
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001246                       # Number of seconds simulated
sim_ticks                                  1246387146                       # Number of ticks simulated
final_tick                               449141466786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 196037                       # Simulator instruction rate (inst/s)
host_op_rate                                   252436                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36570                       # Simulator tick rate (ticks/s)
host_mem_usage                               67375596                       # Number of bytes of host memory used
host_seconds                                 34081.82                       # Real time elapsed on the host
sim_insts                                  6681291715                       # Number of instructions simulated
sim_ops                                    8603493446                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        25344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        74880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        14208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        14208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        14208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data         9216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        20736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data         9216                       # Number of bytes read from this memory
system.physmem.bytes_read::total               206848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           24832                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       107776                       # Number of bytes written to this memory
system.physmem.bytes_written::total            107776                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          585                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          111                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          111                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          111                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           72                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          162                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           72                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1616                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             842                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  842                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2362027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20333971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2567421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     60077641                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2670117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11399347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2670117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11399347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2670117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     11399347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      7394171                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1437756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16636885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      7394171                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               165958066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2362027                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2567421                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2670117                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2670117                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2670117                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1437756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           19923184                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          86470725                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               86470725                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          86470725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2362027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20333971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2567421                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     60077641                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2670117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11399347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2670117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11399347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2670117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     11399347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      7394171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1437756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16636885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      7394171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              252428791                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221894                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       196514                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19109                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       142098                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137852                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13673                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          650                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2301823                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1258721                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221894                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151525                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               278673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62652                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         53028                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140602                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2676946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.530137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.784419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2398273     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41418      1.55%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21622      0.81%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40476      1.51%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13376      0.50%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37395      1.40%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6003      0.22%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10504      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107879      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2676946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074238                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.421126                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2257320                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        98355                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277950                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          314                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         43001                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        21981                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1414188                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1766                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         43001                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2262476                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          64058                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        19373                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           273531                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        14501                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1411517                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1203                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        12347                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1857182                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6405369                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6405369                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478061                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          379098                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            29063                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       248840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          349                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9443                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1402264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1302402                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1337                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       269731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       571466                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2676946                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486525                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.104605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2106740     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       185054      6.91%     85.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       183499      6.85%     92.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       109411      4.09%     96.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58534      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15440      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17467      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          429      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          372      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2676946                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2347     57.54%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           962     23.58%     81.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          770     18.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1024572     78.67%     78.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10501      0.81%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       225204     17.29%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        42030      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1302402                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435741                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4079                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003132                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5287164                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1672218                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1267238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1306481                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1107                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        53543                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1797                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         43001                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          43319                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1705                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1402471                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          185                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       248840                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42683                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           513                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8899                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20230                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1283730                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221572                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18670                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263575                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194572                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             42003                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429494                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1267816                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1267238                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           766146                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1692781                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.423976                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.452596                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129677                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       272866                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18794                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2633945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295406                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2211164     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       167350      6.35%     90.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106577      4.05%     94.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33269      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55135      2.09%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11243      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7291      0.28%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6463      0.25%     98.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35453      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2633945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129677                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236183                       # Number of memory references committed
system.switch_cpus0.commit.loads               195297                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173317                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988113                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35453                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             4001022                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2848126                       # The number of ROB writes
system.switch_cpus0.timesIdled                  52022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 311993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129677                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.988927                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.988927                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.334568                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.334568                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5955939                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1657598                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1490197                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          204737                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       166892                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21726                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        83651                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           78261                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           20385                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          963                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1988027                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1211244                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             204737                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        98646                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               248598                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          68365                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        119818                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           124083                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21713                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2402273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.612799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.972548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2153675     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           13184      0.55%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           21017      0.87%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           31041      1.29%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           13242      0.55%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           15435      0.64%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           16242      0.68%     94.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           11322      0.47%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          127115      5.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2402273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.068498                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.405242                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1961654                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       146954                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           246718                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1486                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         45458                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        33200                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          373                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1467601                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1359                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         45458                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1966768                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          55714                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        75388                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           243248                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        15694                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1464052                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          827                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2997                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         8154                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1071                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      2002267                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6825295                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6825295                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1647174                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          355082                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          358                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          205                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            45154                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       148452                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        81931                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         4238                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        17082                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1459076                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1360091                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2087                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       225857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       526072                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2402273                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.566168                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.250258                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1820891     75.80%     75.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       236732      9.85%     85.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       130465      5.43%     91.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        85876      3.57%     94.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        77436      3.22%     97.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        23945      1.00%     98.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        17025      0.71%     99.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6042      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3861      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2402273                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            347     10.39%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1454     43.52%     53.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1540     46.09%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1119714     82.33%     82.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        25031      1.84%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          150      0.01%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       134954      9.92%     94.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        80242      5.90%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1360091                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.455041                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3341                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002456                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5127879                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1685365                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1335210                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1363432                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         6289                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        31575                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         5466                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1052                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         45458                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          40675                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         2042                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1459444                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          500                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       148452                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        81931                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          208                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1204                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11819                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13281                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        25100                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1340389                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       127766                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        19698                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              207886                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          182008                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             80120                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.448450                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1335348                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1335210                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           789608                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2003489                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.446717                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.394116                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       987493                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1204086                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       256345                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        22107                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2356815                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.510895                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.358711                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1868257     79.27%     79.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       232758      9.88%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        96876      4.11%     93.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        49428      2.10%     95.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        36788      1.56%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        21026      0.89%     97.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        12869      0.55%     98.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10708      0.45%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        28105      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2356815                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       987493                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1204086                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                193338                       # Number of memory references committed
system.switch_cpus1.commit.loads               116873                       # Number of loads committed
system.switch_cpus1.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            167427                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1088336                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        23464                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        28105                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3789128                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2966344                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35723                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 586666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             987493                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1204086                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       987493                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      3.026795                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.026795                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.330382                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.330382                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6083769                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1823904                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1391171                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           306                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          241196                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       197295                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        25193                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        98288                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           92518                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           24441                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1154                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2312971                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1351193                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             241196                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       116959                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               280575                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          70052                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         61108                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines           143063                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        25051                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2699219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.614928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.961450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2418644     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           13000      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           20264      0.75%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           27411      1.02%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           28763      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           24445      0.91%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           13092      0.49%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           20564      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          133036      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2699219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.080696                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.452064                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2288907                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        85697                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           279865                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          413                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         44331                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        39567                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1656151                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         44331                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2295630                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          16961                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        53786                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           273564                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        14942                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1654462                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2098                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         6488                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2309675                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7692463                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7692463                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1968069                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          341577                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          400                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          204                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            46446                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       155723                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        83019                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          942                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        21852                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1651002                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          402                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1556675                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          330                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       202710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       491954                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2699219                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.576713                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.268864                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2039654     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       272369     10.09%     85.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       137570      5.10%     90.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       102833      3.81%     94.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        80508      2.98%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        32962      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        20965      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        10829      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1529      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2699219                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            330     11.99%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           995     36.14%     48.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1428     51.87%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1309581     84.13%     84.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        23185      1.49%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       141112      9.06%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        82604      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1556675                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.520812                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2753                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001769                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5815651                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1854129                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1531370                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1559428                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3215                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        27828                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1626                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         44331                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          13334                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1539                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1651411                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       155723                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        83019                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          206                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1321                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        13741                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14695                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        28436                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1533733                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       132685                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        22941                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              215268                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          217255                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             82583                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.513136                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1531453                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1531370                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           880099                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2370768                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.512346                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371229                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1147135                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1411505                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       239900                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          393                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        25287                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2654888                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.531663                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.376068                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2073730     78.11%     78.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       289114     10.89%     89.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       108174      4.07%     93.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        51509      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        44833      1.69%     96.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        25182      0.95%     97.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        21318      0.80%     98.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9858      0.37%     98.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        31170      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2654888                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1147135                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1411505                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                209284                       # Number of memory references committed
system.switch_cpus2.commit.loads               127891                       # Number of loads committed
system.switch_cpus2.commit.membars                196                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            203484                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1271777                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        29058                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        31170                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4275110                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3347164                       # The number of ROB writes
system.switch_cpus2.timesIdled                  36922                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 289720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1147135                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1411505                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1147135                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.605569                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.605569                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.383793                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.383793                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6901881                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2135047                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1534656                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           392                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          241041                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       197144                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        25149                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        98084                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           92390                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           24447                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1153                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2311588                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1350125                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             241041                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       116837                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               280373                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          69840                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         62443                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           142956                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        25006                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2698801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.614531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.960872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2418428     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           12975      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           20285      0.75%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           27421      1.02%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           28746      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           24454      0.91%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           12984      0.48%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20533      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          132975      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2698801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.080644                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.451707                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2287571                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        86974                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           279678                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          409                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         44163                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        39563                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1654898                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         44163                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2294283                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          17501                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        54541                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           273387                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        14921                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1653251                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          2097                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         6478                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2308143                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7686842                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7686842                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1967896                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          340242                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          400                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          204                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            46328                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       155578                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        82988                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          931                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        21838                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1649843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          402                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1556093                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          332                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       201549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       489384                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2698801                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.576587                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.268669                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2039423     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       272334     10.09%     85.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       137507      5.10%     90.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       102815      3.81%     94.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        80482      2.98%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        32912      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        20989      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        10834      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1505      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2698801                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            330     11.99%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           995     36.14%     48.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1428     51.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1309072     84.13%     84.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        23164      1.49%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       141080      9.07%     94.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        82584      5.31%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1556093                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.520617                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2753                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001769                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5814072                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1851809                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1530792                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1558846                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3215                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27700                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1608                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         44163                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          13918                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1539                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1650252                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       155578                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        82988                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          206                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1324                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        13700                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        14696                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        28396                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1533140                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       132622                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        22953                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              215185                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          217249                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             82563                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.512938                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1530872                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1530792                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           879722                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2369645                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.512152                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371246                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1147015                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1411359                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       238890                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          393                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        25243                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2654638                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.531658                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.376078                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2073505     78.11%     78.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       289145     10.89%     89.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       108139      4.07%     93.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        51541      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        44792      1.69%     96.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        25164      0.95%     97.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        21324      0.80%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         9843      0.37%     98.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        31185      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2654638                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1147015                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1411359                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                209255                       # Number of memory references committed
system.switch_cpus3.commit.loads               127875                       # Number of loads committed
system.switch_cpus3.commit.membars                196                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            203473                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1271636                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        29054                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        31185                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4273689                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3344677                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 290138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1147015                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1411359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1147015                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.605841                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.605841                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.383753                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.383753                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6899044                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2134336                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1533520                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           392                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          240967                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       197079                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        25143                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        98049                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           92361                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           24438                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1153                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2310859                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1349683                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             240967                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       116799                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               280283                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          69820                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         63531                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines           142914                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        25000                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2699056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.614267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.960490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2418773     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           12972      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20282      0.75%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           27412      1.02%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           28738      1.06%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           24447      0.91%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           12974      0.48%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           20525      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          132933      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2699056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.080620                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.451559                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2286842                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        88061                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           279589                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          409                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         44149                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        39554                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1654351                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         44149                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2293553                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          18046                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        55092                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           273299                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        14912                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1652699                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          2091                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         6476                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2307360                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7684240                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7684240                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1967225                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          340135                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          400                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          204                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            46319                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       155522                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        82964                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          930                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        21821                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1649296                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          402                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1555584                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          333                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       201479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       489195                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2699056                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.576344                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.268470                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2039899     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       272243     10.09%     85.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       137458      5.09%     90.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       102783      3.81%     94.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        80452      2.98%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        32901      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        20985      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        10827      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1508      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2699056                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            330     11.99%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           995     36.14%     48.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1428     51.87%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1308648     84.13%     84.13% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        23152      1.49%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       141031      9.07%     94.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        82560      5.31%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1555584                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.520447                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2753                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001770                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5813310                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1851192                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1530293                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1558337                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3215                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        27689                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1608                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         44149                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          14465                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1543                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1649705                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       155522                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        82964                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          206                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1327                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        13694                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        14694                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        28388                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1532638                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       132577                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        22946                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              215116                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          217186                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             82539                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.512770                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1530373                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1530293                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           879425                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2368831                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.511985                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371249                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1146638                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1410891                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       238816                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          393                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        25237                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2654907                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.531428                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.375836                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2073971     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       289046     10.89%     89.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       108103      4.07%     93.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        51524      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        44777      1.69%     96.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        25152      0.95%     97.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        21317      0.80%     98.46% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9839      0.37%     98.83% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        31178      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2654907                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1146638                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1410891                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                209189                       # Number of memory references committed
system.switch_cpus4.commit.loads               127833                       # Number of loads committed
system.switch_cpus4.commit.membars                196                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            203412                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1271209                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        29044                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        31178                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4273423                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3343574                       # The number of ROB writes
system.switch_cpus4.timesIdled                  36833                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 289883                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1146638                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1410891                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1146638                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.606698                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.606698                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.383627                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.383627                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6896756                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        2133622                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1533021                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           392                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          267758                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       223033                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        26070                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       104894                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           95623                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           28439                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1209                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2324764                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1470662                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             267758                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       124062                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               305550                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          73403                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        107076                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           145910                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        24820                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2784482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.649667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.025604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2478932     89.03%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           18487      0.66%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           23413      0.84%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           37338      1.34%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           15328      0.55%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           20010      0.72%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           23294      0.84%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           10908      0.39%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          156772      5.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2784482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089583                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.492035                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2310840                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       122610                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           303971                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          177                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         46878                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        40490                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1796750                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         46878                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2313760                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles           7681                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       107966                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           301202                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6990                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1784457                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           979                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4792                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2493471                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      8294853                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      8294853                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      2052634                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          440831                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          427                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          223                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            25703                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       168797                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        86360                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          985                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        19557                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1740152                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          430                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1657402                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2157                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       232270                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       492111                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2784482                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.595228                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.317792                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      2083026     74.81%     74.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       319129     11.46%     86.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       130848      4.70%     90.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        74122      2.66%     93.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        98559      3.54%     97.17% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        31336      1.13%     98.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        30238      1.09%     99.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        15925      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1299      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2784482                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          11548     78.89%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1604     10.96%     89.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1486     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1396483     84.26%     84.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        22453      1.35%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          203      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       152379      9.19%     94.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        85884      5.18%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1657402                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.554512                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              14638                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008832                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      6116081                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1972872                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1612424                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1672040                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1304                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        35488                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1728                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         46878                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           5886                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          719                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1740583                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1329                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       168797                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        86360                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          224                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        14821                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        14976                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        29797                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1627608                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       149555                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        29794                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              235402                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          229517                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             85847                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.544544                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1612463                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1612424                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           966272                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2597645                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.539464                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371980                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1193867                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1470840                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       269759                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          413                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        26083                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2737604                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.537273                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.356391                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2114560     77.24%     77.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       316109     11.55%     88.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       114622      4.19%     92.98% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        56892      2.08%     95.05% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        52205      1.91%     96.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        21940      0.80%     97.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        21779      0.80%     98.56% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        10359      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        29138      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2737604                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1193867                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1470840                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                217940                       # Number of memory references committed
system.switch_cpus5.commit.loads               133308                       # Number of loads committed
system.switch_cpus5.commit.membars                206                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            213135                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1324228                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        30331                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        29138                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             4449052                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3528087                       # The number of ROB writes
system.switch_cpus5.timesIdled                  37194                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 204457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1193867                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1470840                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1193867                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.503578                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.503578                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.399428                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.399428                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         7320717                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        2255786                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1659702                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           412                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          234074                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       191902                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        24647                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        95486                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           89221                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           23492                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1090                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2235037                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1336568                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             234074                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       112713                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               292280                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          71249                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        124322                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           139260                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        24361                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2697802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.605954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.956093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2405522     89.17%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           31189      1.16%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           36486      1.35%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           19609      0.73%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           22269      0.83%     93.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           13095      0.49%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            8599      0.32%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           22653      0.84%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          138380      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2697802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078313                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.447171                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2215286                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       144738                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           289592                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2398                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         45779                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        37874                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          384                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1629517                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2128                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         45779                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2219426                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          43980                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        89937                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           287885                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        10787                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1627111                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2536                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         5146                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           45                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      2262421                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7572678                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7572678                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1896359                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          366062                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          418                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            31052                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       156020                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        84038                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         2026                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        17375                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1622642                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1521940                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2361                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       224238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       524853                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2697802                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.564141                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.256909                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      2057370     76.26%     76.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       257113      9.53%     85.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       138725      5.14%     90.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        95733      3.55%     94.48% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        83502      3.10%     97.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        42866      1.59%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        10672      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6760      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         5061      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2697802                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            433     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1514     43.90%     56.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1502     43.55%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1274413     83.74%     83.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        23790      1.56%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          185      0.01%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       140420      9.23%     94.54% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        83132      5.46%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1521940                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.509191                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3449                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002266                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5747492                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1847333                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1494851                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1525389                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3747                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        30466                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2664                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           35                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         45779                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          38118                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1628                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1623066                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          145                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       156020                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        84038                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1171                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        13495                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        14478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        27973                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1498064                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       131714                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        23876                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              214815                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          208821                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             83101                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.501203                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1494939                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1494851                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           889387                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2329613                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.500128                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381775                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1113609                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1365963                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       257140                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        24645                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2652023                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.515065                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.332393                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2093705     78.95%     78.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       259123      9.77%     88.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       108912      4.11%     92.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        64628      2.44%     95.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        44941      1.69%     96.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        29102      1.10%     98.05% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        15496      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        12046      0.45%     99.09% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        24070      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2652023                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1113609                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1365963                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                206928                       # Number of memory references committed
system.switch_cpus6.commit.loads               125554                       # Number of loads committed
system.switch_cpus6.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            195322                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1231581                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        27767                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        24070                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             4251056                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3291991                       # The number of ROB writes
system.switch_cpus6.timesIdled                  36447                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 291137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1113609                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1365963                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1113609                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.684011                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.684011                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.372577                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.372577                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6755911                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        2077354                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1520128                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          267586                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       222888                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        26057                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       104832                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           95560                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           28399                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1209                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2323301                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1470035                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             267586                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       123959                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               305392                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          73373                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        108788                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           145809                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        24793                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2784556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.649364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.025243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2479164     89.03%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           18480      0.66%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           23396      0.84%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           37311      1.34%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           15303      0.55%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           19995      0.72%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           23277      0.84%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           10903      0.39%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          156727      5.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2784556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089525                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.491825                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2309389                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       124331                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           303792                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          177                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         46861                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        40464                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1795816                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         46861                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2312316                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles           7697                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       109668                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           301008                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         7001                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1783452                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents           979                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4795                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2492049                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      8290176                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      8290176                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      2051244                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          440784                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          427                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          223                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            25800                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       168685                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        86313                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          985                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        19544                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1739050                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          430                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1656315                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2154                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       232190                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       491948                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2784556                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.594822                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.317404                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      2083525     74.82%     74.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       318951     11.45%     86.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       130774      4.70%     90.98% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        74090      2.66%     93.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        98473      3.54%     97.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        31320      1.12%     98.30% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        30206      1.08%     99.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        15918      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1299      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2784556                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          11541     78.89%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1602     10.95%     89.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1486     10.16%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1395557     84.26%     84.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        22441      1.35%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          203      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       152277      9.19%     94.82% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        85837      5.18%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1656315                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.554148                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              14629                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008832                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      6113968                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1971690                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1611365                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1670944                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         1303                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        35471                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1728                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         46861                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           5886                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          719                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1739481                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1329                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       168685                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        86313                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          224                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        14819                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        14964                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        29783                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1626536                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       149453                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        29778                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              235253                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          229358                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             85800                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.544185                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1611404                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1611365                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           965645                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2595942                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.539109                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371983                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1193076                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1469847                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       269643                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          413                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        26070                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2737695                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.536892                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.355968                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2115054     77.26%     77.26% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       315910     11.54%     88.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       114555      4.18%     92.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        56851      2.08%     95.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        52170      1.91%     96.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        21925      0.80%     97.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        21760      0.79%     98.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        10351      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        29119      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2737695                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1193076                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1469847                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                217799                       # Number of memory references committed
system.switch_cpus7.commit.loads               133214                       # Number of loads committed
system.switch_cpus7.commit.membars                206                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            212983                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1323341                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        30311                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        29119                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4448053                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3525859                       # The number of ROB writes
system.switch_cpus7.timesIdled                  37177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 204383                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1193076                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1469847                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1193076                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.505238                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.505238                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.399164                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.399164                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         7315889                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2254300                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1658966                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           412                       # number of misc regfile writes
system.l20.replacements                           220                       # number of replacements
system.l20.tagsinuse                      4095.349850                       # Cycle average of tags in use
system.l20.total_refs                          115460                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4316                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.751622                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           62.321612                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.152432                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   103.925280                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3914.950525                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.015215                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003455                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.025372                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.955798                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999841                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          441                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    442                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l20.Writeback_hits::total                   89                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          444                       # number of demand (read+write) hits
system.l20.demand_hits::total                     445                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          444                       # number of overall hits
system.l20.overall_hits::total                    445                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           23                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          198                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  221                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           23                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          198                       # number of demand (read+write) misses
system.l20.demand_misses::total                   221                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           23                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          198                       # number of overall misses
system.l20.overall_misses::total                  221                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13309454                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     89758667                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      103068121                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13309454                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     89758667                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       103068121                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13309454                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     89758667                       # number of overall miss cycles
system.l20.overall_miss_latency::total      103068121                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           24                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          639                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                663                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           24                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          642                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 666                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           24                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          642                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                666                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.309859                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.333333                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.308411                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.331832                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.308411                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.331832                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 578671.913043                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 453326.601010                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 466371.588235                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 578671.913043                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 453326.601010                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 466371.588235                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 578671.913043                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 453326.601010                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 466371.588235                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  32                       # number of writebacks
system.l20.writebacks::total                       32                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           23                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          198                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             221                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           23                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          198                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              221                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           23                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          198                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             221                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     11657084                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     75536619                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     87193703                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     11657084                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     75536619                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     87193703                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     11657084                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     75536619                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     87193703                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.309859                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.331832                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.331832                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 506829.739130                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 381498.075758                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 394541.642534                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 506829.739130                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 381498.075758                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 394541.642534                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 506829.739130                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 381498.075758                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 394541.642534                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           611                       # number of replacements
system.l21.tagsinuse                      4088.951451                       # Cycle average of tags in use
system.l21.total_refs                          351852                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4704                       # Sample count of references to valid blocks.
system.l21.avg_refs                         74.798469                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          305.104880                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    23.491491                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   255.121695                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3505.233385                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.074488                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.005735                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.062286                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.855770                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998279                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          587                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    588                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             593                       # number of Writeback hits
system.l21.Writeback_hits::total                  593                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            2                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          589                       # number of demand (read+write) hits
system.l21.demand_hits::total                     590                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          589                       # number of overall hits
system.l21.overall_hits::total                    590                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           25                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          506                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  531                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           79                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 79                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           25                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          585                       # number of demand (read+write) misses
system.l21.demand_misses::total                   610                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           25                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          585                       # number of overall misses
system.l21.overall_misses::total                  610                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     22226683                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    278944226                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      301170909                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data     34547132                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total     34547132                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     22226683                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    313491358                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       335718041                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     22226683                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    313491358                       # number of overall miss cycles
system.l21.overall_miss_latency::total      335718041                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           26                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         1093                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               1119                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          593                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              593                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           81                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               81                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           26                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         1174                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                1200                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           26                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         1174                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               1200                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.462946                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.474531                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.975309                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.975309                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.498296                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.508333                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.498296                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.508333                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 889067.320000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 551273.173913                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 567176.853107                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 437305.468354                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 437305.468354                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 889067.320000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 535882.663248                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 550357.444262                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 889067.320000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 535882.663248                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 550357.444262                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 313                       # number of writebacks
system.l21.writebacks::total                      313                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           25                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          506                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             531                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           79                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            79                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           25                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          585                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              610                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           25                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          585                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             610                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     20421985                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    242421159                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    262843144                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data     28839899                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total     28839899                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     20421985                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    271261058                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    291683043                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     20421985                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    271261058                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    291683043                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.462946                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.474531                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.975309                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.975309                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.498296                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.508333                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.498296                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.508333                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 816879.400000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 479093.199605                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 494996.504708                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 365062.012658                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 365062.012658                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 816879.400000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 463694.116239                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 478168.922951                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 816879.400000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 463694.116239                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 478168.922951                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           137                       # number of replacements
system.l22.tagsinuse                      4095.435948                       # Cycle average of tags in use
system.l22.total_refs                          219601                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4230                       # Sample count of references to valid blocks.
system.l22.avg_refs                         51.915130                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           82.435948                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.960521                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    56.827286                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3940.212192                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020126                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003897                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.013874                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.961966                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999862                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          390                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    391                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             129                       # number of Writeback hits
system.l22.Writeback_hits::total                  129                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          393                       # number of demand (read+write) hits
system.l22.demand_hits::total                     394                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          393                       # number of overall hits
system.l22.overall_hits::total                    394                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           26                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          111                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  137                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           26                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          111                       # number of demand (read+write) misses
system.l22.demand_misses::total                   137                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           26                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          111                       # number of overall misses
system.l22.overall_misses::total                  137                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     25656854                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     54899990                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       80556844                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     25656854                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     54899990                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        80556844                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     25656854                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     54899990                       # number of overall miss cycles
system.l22.overall_miss_latency::total       80556844                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           27                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          501                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                528                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          129                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              129                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           27                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          504                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 531                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           27                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          504                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                531                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.221557                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.259470                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.220238                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.258004                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.220238                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.258004                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 986802.076923                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 494594.504505                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 588006.160584                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 986802.076923                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 494594.504505                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 588006.160584                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 986802.076923                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 494594.504505                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 588006.160584                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  85                       # number of writebacks
system.l22.writebacks::total                       85                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          111                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             137                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          111                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              137                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          111                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             137                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     23790054                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     46930190                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     70720244                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     23790054                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     46930190                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     70720244                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     23790054                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     46930190                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     70720244                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.221557                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.259470                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.220238                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.258004                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.220238                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.258004                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 915002.076923                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 422794.504505                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 516206.160584                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 915002.076923                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 422794.504505                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 516206.160584                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 915002.076923                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 422794.504505                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 516206.160584                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           137                       # number of replacements
system.l23.tagsinuse                      4095.436942                       # Cycle average of tags in use
system.l23.total_refs                          219600                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4230                       # Sample count of references to valid blocks.
system.l23.avg_refs                         51.914894                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           82.436942                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    15.952164                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    56.797228                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3940.250608                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020126                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003895                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.013867                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.961975                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999863                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          389                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    390                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             129                       # number of Writeback hits
system.l23.Writeback_hits::total                  129                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          392                       # number of demand (read+write) hits
system.l23.demand_hits::total                     393                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          392                       # number of overall hits
system.l23.overall_hits::total                    393                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           26                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          111                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  137                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           26                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          111                       # number of demand (read+write) misses
system.l23.demand_misses::total                   137                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           26                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          111                       # number of overall misses
system.l23.overall_misses::total                  137                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     27814129                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     55754500                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       83568629                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     27814129                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     55754500                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        83568629                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     27814129                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     55754500                       # number of overall miss cycles
system.l23.overall_miss_latency::total       83568629                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           27                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          500                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                527                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          129                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              129                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           27                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          503                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 530                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           27                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          503                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                530                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.222000                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.259962                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.220676                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.258491                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.220676                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.258491                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1069774.192308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 502292.792793                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 609989.992701                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1069774.192308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 502292.792793                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 609989.992701                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1069774.192308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 502292.792793                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 609989.992701                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  85                       # number of writebacks
system.l23.writebacks::total                       85                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          111                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             137                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          111                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              137                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          111                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             137                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     25945601                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     47777720                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     73723321                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     25945601                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     47777720                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     73723321                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     25945601                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     47777720                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     73723321                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.222000                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.259962                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.220676                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.258491                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.220676                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.258491                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 997907.730769                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 430429.909910                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 538126.430657                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 997907.730769                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 430429.909910                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 538126.430657                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 997907.730769                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 430429.909910                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 538126.430657                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           137                       # number of replacements
system.l24.tagsinuse                      4095.437758                       # Cycle average of tags in use
system.l24.total_refs                          219600                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4230                       # Sample count of references to valid blocks.
system.l24.avg_refs                         51.914894                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           82.437758                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    15.949620                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    56.771283                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3940.279097                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.020126                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003894                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.013860                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.961982                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999863                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          389                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    390                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             129                       # number of Writeback hits
system.l24.Writeback_hits::total                  129                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          392                       # number of demand (read+write) hits
system.l24.demand_hits::total                     393                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          392                       # number of overall hits
system.l24.overall_hits::total                    393                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           26                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          111                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  137                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           26                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          111                       # number of demand (read+write) misses
system.l24.demand_misses::total                   137                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           26                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          111                       # number of overall misses
system.l24.overall_misses::total                  137                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     24651183                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     55325719                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       79976902                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     24651183                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     55325719                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        79976902                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     24651183                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     55325719                       # number of overall miss cycles
system.l24.overall_miss_latency::total       79976902                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           27                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          500                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                527                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          129                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              129                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           27                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          503                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 530                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           27                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          503                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                530                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.222000                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.259962                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.220676                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.258491                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.220676                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.258491                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 948122.423077                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 498429.900901                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 583773.007299                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 948122.423077                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 498429.900901                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 583773.007299                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 948122.423077                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 498429.900901                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 583773.007299                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  85                       # number of writebacks
system.l24.writebacks::total                       85                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           26                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          111                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             137                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           26                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          111                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              137                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           26                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          111                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             137                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     22783955                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     47351646                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     70135601                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     22783955                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     47351646                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     70135601                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     22783955                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     47351646                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     70135601                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.222000                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.259962                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.220676                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.258491                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.220676                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.258491                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 876305.961538                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 426591.405405                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 511938.693431                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 876305.961538                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 426591.405405                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 511938.693431                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 876305.961538                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 426591.405405                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 511938.693431                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                            99                       # number of replacements
system.l25.tagsinuse                      4095.126056                       # Cycle average of tags in use
system.l25.total_refs                          208177                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4194                       # Sample count of references to valid blocks.
system.l25.avg_refs                         49.636862                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          132.126056                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    18.856039                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    40.102551                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3904.041410                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.032257                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.004604                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.009791                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.953135                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999787                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          383                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    385                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             116                       # number of Writeback hits
system.l25.Writeback_hits::total                  116                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          386                       # number of demand (read+write) hits
system.l25.demand_hits::total                     388                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          386                       # number of overall hits
system.l25.overall_hits::total                    388                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           27                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data           72                       # number of ReadReq misses
system.l25.ReadReq_misses::total                   99                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           27                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data           72                       # number of demand (read+write) misses
system.l25.demand_misses::total                    99                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           27                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data           72                       # number of overall misses
system.l25.overall_misses::total                   99                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     44960639                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     39476186                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       84436825                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     44960639                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     39476186                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        84436825                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     44960639                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     39476186                       # number of overall miss cycles
system.l25.overall_miss_latency::total       84436825                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           29                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          455                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                484                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          116                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              116                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           29                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          458                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 487                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           29                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          458                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                487                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.931034                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.158242                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.204545                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.931034                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.157205                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.203285                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.931034                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.157205                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.203285                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1665208.851852                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 548280.361111                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 852897.222222                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1665208.851852                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 548280.361111                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 852897.222222                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1665208.851852                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 548280.361111                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 852897.222222                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  63                       # number of writebacks
system.l25.writebacks::total                       63                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data           72                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total              99                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data           72                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total               99                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data           72                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total              99                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     43022039                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     34306586                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     77328625                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     43022039                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     34306586                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     77328625                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     43022039                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     34306586                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     77328625                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.158242                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.204545                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.931034                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.157205                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.203285                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.931034                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.157205                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.203285                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1593408.851852                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 476480.361111                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 781097.222222                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1593408.851852                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 476480.361111                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 781097.222222                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1593408.851852                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 476480.361111                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 781097.222222                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           176                       # number of replacements
system.l26.tagsinuse                      4095.331096                       # Cycle average of tags in use
system.l26.total_refs                          291218                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4272                       # Sample count of references to valid blocks.
system.l26.avg_refs                         68.169007                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          203.837829                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    13.818433                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    88.368436                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3789.306398                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.049765                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003374                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.021574                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.925124                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999837                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          452                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    452                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             246                       # number of Writeback hits
system.l26.Writeback_hits::total                  246                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          452                       # number of demand (read+write) hits
system.l26.demand_hits::total                     452                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          452                       # number of overall hits
system.l26.overall_hits::total                    452                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          161                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  175                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          162                       # number of demand (read+write) misses
system.l26.demand_misses::total                   176                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          162                       # number of overall misses
system.l26.overall_misses::total                  176                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      6556614                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     82140463                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       88697077                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       402229                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       402229                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      6556614                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     82542692                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        89099306                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      6556614                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     82542692                       # number of overall miss cycles
system.l26.overall_miss_latency::total       89099306                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          613                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                627                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          246                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              246                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            1                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          614                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 628                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          614                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                628                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.262643                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.279107                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.263844                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.280255                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.263844                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.280255                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 468329.571429                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 510189.211180                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 506840.440000                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       402229                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       402229                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 468329.571429                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 509522.790123                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 506246.056818                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 468329.571429                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 509522.790123                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 506246.056818                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 116                       # number of writebacks
system.l26.writebacks::total                      116                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          161                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             175                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          162                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              176                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          162                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             176                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      5549580                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     70572250                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     76121830                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       330429                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       330429                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      5549580                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     70902679                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     76452259                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      5549580                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     70902679                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     76452259                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.262643                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.279107                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data            1                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.263844                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.280255                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.263844                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.280255                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 396398.571429                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 438336.956522                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 434981.885714                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       330429                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       330429                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 396398.571429                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 437670.858025                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 434387.835227                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 396398.571429                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 437670.858025                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 434387.835227                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                            99                       # number of replacements
system.l27.tagsinuse                      4095.128534                       # Cycle average of tags in use
system.l27.total_refs                          208177                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4194                       # Sample count of references to valid blocks.
system.l27.avg_refs                         49.636862                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          132.128534                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    18.834962                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    40.041000                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3904.124038                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.032258                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.004598                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.009776                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.953155                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999787                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          383                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    385                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             116                       # number of Writeback hits
system.l27.Writeback_hits::total                  116                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          386                       # number of demand (read+write) hits
system.l27.demand_hits::total                     388                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          386                       # number of overall hits
system.l27.overall_hits::total                    388                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data           72                       # number of ReadReq misses
system.l27.ReadReq_misses::total                   99                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data           72                       # number of demand (read+write) misses
system.l27.demand_misses::total                    99                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data           72                       # number of overall misses
system.l27.overall_misses::total                   99                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     43407245                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     40678997                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       84086242                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     43407245                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     40678997                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        84086242                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     43407245                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     40678997                       # number of overall miss cycles
system.l27.overall_miss_latency::total       84086242                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           29                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          455                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                484                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          116                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              116                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           29                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          458                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 487                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           29                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          458                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                487                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.158242                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.204545                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.157205                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.203285                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.157205                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.203285                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1607675.740741                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 564986.069444                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 849355.979798                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1607675.740741                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 564986.069444                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 849355.979798                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1607675.740741                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 564986.069444                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 849355.979798                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  63                       # number of writebacks
system.l27.writebacks::total                       63                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data           72                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total              99                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data           72                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total               99                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data           72                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total              99                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     41468303                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     35506448                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     76974751                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     41468303                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     35506448                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     76974751                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     41468303                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     35506448                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     76974751                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.158242                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.204545                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.157205                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.203285                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.157205                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.203285                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1535863.074074                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 493145.111111                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 777522.737374                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1535863.074074                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 493145.111111                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 777522.737374                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1535863.074074                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 493145.111111                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 777522.737374                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               541.151656                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172764                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1361475.070780                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.417322                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.734334                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023105                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844126                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.867230                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140567                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140567                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140567                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140567                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140567                       # number of overall hits
system.cpu0.icache.overall_hits::total         140567                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.cpu0.icache.overall_misses::total           35                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     16797924                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     16797924                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     16797924                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     16797924                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     16797924                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     16797924                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140602                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140602                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140602                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140602                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 479940.685714                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 479940.685714                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 479940.685714                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 479940.685714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 479940.685714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 479940.685714                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13583937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13583937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13583937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13583937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13583937                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13583937                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 565997.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 565997.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   642                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171131164                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   898                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              190569.224944                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   155.056827                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   100.943173                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.605691                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.394309                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201490                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201490                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40673                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40673                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           99                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           98                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       242163                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          242163                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       242163                       # number of overall hits
system.cpu0.dcache.overall_hits::total         242163                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2195                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           11                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2206                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2206                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2206                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2206                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    531258933                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    531258933                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    532199048                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    532199048                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    532199048                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    532199048                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 242031.404556                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 242031.404556                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data        85465                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        85465                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 241250.701723                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 241250.701723                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 241250.701723                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 241250.701723                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1564                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1564                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          642                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    120340507                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    120340507                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    120532807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    120532807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    120532807                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    120532807                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 188326.302034                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 188326.302034                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 187745.805296                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 187745.805296                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 187745.805296                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 187745.805296                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.460573                       # Cycle average of tags in use
system.cpu1.icache.total_refs               849084491                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1645512.579457                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    24.460573                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.039200                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.824456                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       124043                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         124043                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       124043                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          124043                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       124043                       # number of overall hits
system.cpu1.icache.overall_hits::total         124043                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.cpu1.icache.overall_misses::total           40                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     34239837                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     34239837                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     34239837                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     34239837                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     34239837                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     34239837                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       124083                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       124083                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       124083                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       124083                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       124083                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       124083                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000322                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000322                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000322                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000322                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000322                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000322                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 855995.925000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 855995.925000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 855995.925000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 855995.925000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 855995.925000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 855995.925000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           26                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           26                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           26                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     22500596                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     22500596                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     22500596                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     22500596                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     22500596                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     22500596                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000210                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000210                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000210                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000210                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 865407.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 865407.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 865407.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 865407.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 865407.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 865407.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  1174                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               141309248                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1430                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              98817.655944                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.121170                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.878830                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.777817                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.222183                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        93914                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          93914                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        75422                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         75422                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          188                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          188                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          153                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          153                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       169336                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          169336                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       169336                       # number of overall hits
system.cpu1.dcache.overall_hits::total         169336                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2648                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2648                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          635                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          635                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         3283                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          3283                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         3283                       # number of overall misses
system.cpu1.dcache.overall_misses::total         3283                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    859953548                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    859953548                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    280919160                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    280919160                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1140872708                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1140872708                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1140872708                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1140872708                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        96562                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        96562                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        76057                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        76057                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       172619                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       172619                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       172619                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       172619                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.027423                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027423                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.008349                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008349                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.019019                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.019019                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.019019                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.019019                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 324755.871601                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 324755.871601                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 442392.377953                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 442392.377953                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 347509.201340                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 347509.201340                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 347509.201340                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 347509.201340                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          593                       # number of writebacks
system.cpu1.dcache.writebacks::total              593                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1555                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1555                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          554                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          554                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         2109                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         2109                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         2109                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         2109                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1093                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1093                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           81                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           81                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         1174                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1174                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         1174                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1174                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    322598877                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    322598877                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     35331032                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     35331032                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    357929909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    357929909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    357929909                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    357929909                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.011319                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011319                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001065                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001065                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006801                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006801                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006801                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006801                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 295149.933211                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 295149.933211                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 436185.580247                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 436185.580247                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 304880.672061                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 304880.672061                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 304880.672061                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 304880.672061                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               491.146964                       # Cycle average of tags in use
system.cpu2.icache.total_refs               844473799                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1682218.723108                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.146964                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025877                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.787094                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       143027                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         143027                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       143027                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          143027                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       143027                       # number of overall hits
system.cpu2.icache.overall_hits::total         143027                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.cpu2.icache.overall_misses::total           36                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     30340488                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     30340488                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     30340488                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     30340488                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     30340488                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     30340488                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       143063                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       143063                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       143063                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       143063                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       143063                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       143063                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000252                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000252                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000252                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000252                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000252                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 842791.333333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 842791.333333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 842791.333333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 842791.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 842791.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 842791.333333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     25944690                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     25944690                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     25944690                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     25944690                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     25944690                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     25944690                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 960914.444444                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 960914.444444                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 960914.444444                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 960914.444444                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 960914.444444                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 960914.444444                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   504                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               127664281                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   760                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              167979.317105                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   155.477129                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   100.522871                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.607333                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.392667                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        97177                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          97177                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        80996                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         80996                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          197                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          197                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       178173                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          178173                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       178173                       # number of overall hits
system.cpu2.dcache.overall_hits::total         178173                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1600                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1600                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           14                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1614                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1614                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1614                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1614                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    331809803                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    331809803                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1158168                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1158168                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    332967971                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    332967971                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    332967971                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    332967971                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        98777                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        98777                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        81010                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        81010                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       179787                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       179787                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       179787                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       179787                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016198                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016198                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000173                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008977                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008977                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008977                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008977                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 207381.126875                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 207381.126875                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82726.285714                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82726.285714                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 206299.858116                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 206299.858116                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 206299.858116                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 206299.858116                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          129                       # number of writebacks
system.cpu2.dcache.writebacks::total              129                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1099                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1099                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1110                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1110                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1110                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1110                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          501                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          501                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          504                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          504                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          504                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          504                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     81257864                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     81257864                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     81450164                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     81450164                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     81450164                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     81450164                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005072                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005072                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002803                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002803                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002803                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002803                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 162191.345309                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 162191.345309                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 161607.468254                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 161607.468254                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 161607.468254                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 161607.468254                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               491.138260                       # Cycle average of tags in use
system.cpu3.icache.total_refs               844473693                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1682218.511952                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.138260                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025863                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.787081                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       142921                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         142921                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       142921                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          142921                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       142921                       # number of overall hits
system.cpu3.icache.overall_hits::total         142921                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.cpu3.icache.overall_misses::total           35                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     32311548                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     32311548                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     32311548                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     32311548                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     32311548                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     32311548                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       142956                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       142956                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       142956                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       142956                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       142956                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       142956                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000245                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000245                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000245                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000245                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000245                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000245                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 923187.085714                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 923187.085714                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 923187.085714                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 923187.085714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 923187.085714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 923187.085714                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     28094720                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     28094720                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     28094720                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     28094720                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     28094720                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     28094720                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1040545.185185                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1040545.185185                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1040545.185185                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1040545.185185                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1040545.185185                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1040545.185185                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   503                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               127664216                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   759                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              168200.548090                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   155.413714                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   100.586286                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.607085                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.392915                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        97125                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          97125                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        80983                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         80983                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          197                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          197                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          196                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       178108                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          178108                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       178108                       # number of overall hits
system.cpu3.dcache.overall_hits::total         178108                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1592                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1592                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           14                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1606                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1606                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1606                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1606                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    333563530                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    333563530                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1162983                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1162983                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    334726513                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    334726513                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    334726513                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    334726513                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        98717                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        98717                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        80997                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        80997                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       179714                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       179714                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       179714                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       179714                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016127                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016127                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000173                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008936                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008936                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008936                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008936                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 209524.830402                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 209524.830402                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 83070.214286                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 83070.214286                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 208422.486301                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 208422.486301                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 208422.486301                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 208422.486301                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          129                       # number of writebacks
system.cpu3.dcache.writebacks::total              129                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1092                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1092                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1103                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1103                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1103                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1103                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          500                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          500                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          503                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          503                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     82049941                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     82049941                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     82242241                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     82242241                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     82242241                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     82242241                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005065                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005065                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002799                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002799                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002799                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002799                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 164099.882000                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 164099.882000                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 163503.461233                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 163503.461233                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 163503.461233                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 163503.461233                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               491.135445                       # Cycle average of tags in use
system.cpu4.icache.total_refs               844473651                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1682218.428287                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    16.135445                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.025858                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.787076                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       142879                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         142879                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       142879                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          142879                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       142879                       # number of overall hits
system.cpu4.icache.overall_hits::total         142879                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.cpu4.icache.overall_misses::total           35                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     28268491                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     28268491                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     28268491                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     28268491                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     28268491                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     28268491                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       142914                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       142914                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       142914                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       142914                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       142914                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       142914                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000245                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000245                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000245                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000245                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000245                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000245                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 807671.171429                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 807671.171429                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 807671.171429                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 807671.171429                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 807671.171429                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 807671.171429                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     24931741                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     24931741                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     24931741                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     24931741                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     24931741                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     24931741                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 923397.814815                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 923397.814815                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 923397.814815                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 923397.814815                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 923397.814815                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 923397.814815                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   503                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               127664156                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   759                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              168200.469038                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   155.375689                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   100.624311                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.606936                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.393064                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        97089                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          97089                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        80959                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         80959                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          197                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          197                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          196                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       178048                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          178048                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       178048                       # number of overall hits
system.cpu4.dcache.overall_hits::total         178048                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1592                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1592                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           14                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1606                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1606                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1606                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1606                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    326899934                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    326899934                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1162689                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1162689                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    328062623                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    328062623                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    328062623                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    328062623                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        98681                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        98681                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        80973                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        80973                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       179654                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       179654                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       179654                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       179654                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.016133                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.016133                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000173                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008939                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008939                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008939                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008939                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 205339.154523                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 205339.154523                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 83049.214286                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 83049.214286                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 204273.115193                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 204273.115193                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 204273.115193                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 204273.115193                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          129                       # number of writebacks
system.cpu4.dcache.writebacks::total              129                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1092                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1092                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           11                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1103                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1103                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1103                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1103                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          500                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          500                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          503                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          503                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     81632924                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     81632924                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     81825224                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     81825224                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     81825224                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     81825224                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005067                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005067                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002800                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002800                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002800                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002800                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 163265.848000                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 163265.848000                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 162674.401590                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 162674.401590                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 162674.401590                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 162674.401590                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               474.868147                       # Cycle average of tags in use
system.cpu5.icache.total_refs               847786439                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1751624.873967                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    19.868147                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.031840                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.761007                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       145864                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         145864                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       145864                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          145864                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       145864                       # number of overall hits
system.cpu5.icache.overall_hits::total         145864                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           46                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           46                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           46                       # number of overall misses
system.cpu5.icache.overall_misses::total           46                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     77676556                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     77676556                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     77676556                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     77676556                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     77676556                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     77676556                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       145910                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       145910                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       145910                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       145910                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       145910                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       145910                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000315                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000315                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000315                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000315                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000315                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000315                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1688620.782609                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1688620.782609                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1688620.782609                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1688620.782609                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1688620.782609                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1688620.782609                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           17                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           17                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           29                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           29                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     45331589                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     45331589                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     45331589                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     45331589                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     45331589                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     45331589                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1563158.241379                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1563158.241379                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1563158.241379                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1563158.241379                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1563158.241379                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1563158.241379                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   458                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               123775345                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   714                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              173354.824930                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   152.037257                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   103.962743                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.593896                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.406104                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       114613                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         114613                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        84206                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         84206                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          210                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          206                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       198819                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          198819                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       198819                       # number of overall hits
system.cpu5.dcache.overall_hits::total         198819                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1170                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1170                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            8                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1178                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1178                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1178                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1178                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    164728705                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    164728705                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data       750415                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total       750415                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    165479120                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    165479120                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    165479120                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    165479120                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       115783                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       115783                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        84214                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        84214                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       199997                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       199997                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       199997                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       199997                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010105                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010105                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000095                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000095                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005890                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005890                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005890                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005890                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 140793.764957                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 140793.764957                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 93801.875000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 93801.875000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 140474.634975                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 140474.634975                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 140474.634975                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 140474.634975                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          116                       # number of writebacks
system.cpu5.dcache.writebacks::total              116                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          715                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          715                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          720                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          720                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          720                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          720                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          455                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          458                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          458                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     65084735                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     65084735                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       208343                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       208343                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     65293078                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     65293078                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     65293078                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     65293078                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003930                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003930                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002290                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002290                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002290                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002290                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 143043.373626                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 143043.373626                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 69447.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69447.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 142561.305677                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 142561.305677                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 142561.305677                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 142561.305677                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               495.817619                       # Cycle average of tags in use
system.cpu6.icache.total_refs               845324270                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1704282.802419                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.817619                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.022144                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.794580                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       139242                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         139242                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       139242                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          139242                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       139242                       # number of overall hits
system.cpu6.icache.overall_hits::total         139242                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           18                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           18                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           18                       # number of overall misses
system.cpu6.icache.overall_misses::total           18                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7745421                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7745421                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7745421                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7745421                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7745421                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7745421                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       139260                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       139260                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       139260                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       139260                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       139260                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       139260                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000129                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000129                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000129                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000129                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000129                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000129                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 430301.166667                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 430301.166667                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 430301.166667                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 430301.166667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 430301.166667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 430301.166667                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            4                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            4                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            4                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6680655                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6680655                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6680655                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6680655                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6680655                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6680655                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 477189.642857                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 477189.642857                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 477189.642857                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 477189.642857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 477189.642857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 477189.642857                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   614                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               132975927                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   870                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              152845.893103                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   176.240396                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    79.759604                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.688439                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.311561                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        96449                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          96449                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        80846                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         80846                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          205                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          205                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          186                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       177295                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          177295                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       177295                       # number of overall hits
system.cpu6.dcache.overall_hits::total         177295                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2113                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2113                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          129                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          129                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2242                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2242                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2242                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2242                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    515158533                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    515158533                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     65083743                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     65083743                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    580242276                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    580242276                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    580242276                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    580242276                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        98562                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        98562                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        80975                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        80975                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       179537                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       179537                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       179537                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       179537                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021438                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021438                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.001593                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.001593                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012488                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012488                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012488                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012488                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 243804.322291                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 243804.322291                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 504525.139535                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 504525.139535                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 258805.653880                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 258805.653880                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 258805.653880                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 258805.653880                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       407355                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets       407355                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          246                       # number of writebacks
system.cpu6.dcache.writebacks::total              246                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1500                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1500                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          128                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1628                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1628                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1628                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1628                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          613                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          613                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          614                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          614                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          614                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          614                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    113051258                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    113051258                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       410529                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       410529                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    113461787                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    113461787                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    113461787                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    113461787                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006219                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006219                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003420                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003420                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003420                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003420                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 184422.933116                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 184422.933116                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data       410529                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total       410529                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 184791.184039                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 184791.184039                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 184791.184039                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 184791.184039                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               474.844369                       # Cycle average of tags in use
system.cpu7.icache.total_refs               847786341                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1751624.671488                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    19.844369                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.031802                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.760969                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       145766                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         145766                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       145766                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          145766                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       145766                       # number of overall hits
system.cpu7.icache.overall_hits::total         145766                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           43                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           43                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           43                       # number of overall misses
system.cpu7.icache.overall_misses::total           43                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     74749631                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     74749631                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     74749631                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     74749631                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     74749631                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     74749631                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       145809                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       145809                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       145809                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       145809                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       145809                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       145809                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000295                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000295                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000295                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000295                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000295                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000295                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1738363.511628                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1738363.511628                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1738363.511628                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1738363.511628                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1738363.511628                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1738363.511628                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           14                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           14                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           29                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           29                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     43792464                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     43792464                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     43792464                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     43792464                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     43792464                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     43792464                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1510084.965517                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1510084.965517                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1510084.965517                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1510084.965517                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1510084.965517                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1510084.965517                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   458                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               123775224                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   714                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              173354.655462                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   151.873616                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   104.126384                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.593256                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.406744                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       114539                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         114539                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        84159                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         84159                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          210                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          206                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       198698                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          198698                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       198698                       # number of overall hits
system.cpu7.dcache.overall_hits::total         198698                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1170                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1170                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            8                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1178                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1178                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1178                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1178                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    164825212                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    164825212                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data       751165                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total       751165                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    165576377                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    165576377                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    165576377                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    165576377                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       115709                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       115709                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        84167                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        84167                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       199876                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       199876                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       199876                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       199876                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010112                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010112                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000095                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000095                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005894                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005894                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005894                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005894                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 140876.249573                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 140876.249573                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 93895.625000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 93895.625000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 140557.196095                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 140557.196095                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 140557.196095                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 140557.196095                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          116                       # number of writebacks
system.cpu7.dcache.writebacks::total              116                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          715                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          715                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data            5                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          720                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          720                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          720                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          720                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          455                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          458                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          458                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     66282392                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     66282392                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       208416                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       208416                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     66490808                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     66490808                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     66490808                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     66490808                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003932                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003932                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002291                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002291                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002291                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002291                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 145675.586813                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 145675.586813                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        69472                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        69472                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 145176.436681                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 145176.436681                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 145176.436681                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 145176.436681                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
