-- generated by newgenasym Wed Jul 21 15:02:10 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity TS_1102H is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	GND1:      INOUT  STD_LOGIC;    
	GND2:      INOUT  STD_LOGIC);
end TS_1102H;
