Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan 11 21:41:40 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_VGA_CAMERA_control_sets_placed.rpt
| Design       : top_VGA_CAMERA
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   670 |
|    Minimum number of control sets                        |   670 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1688 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   670 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |   178 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |   483 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |              48 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |           10790 |         5710 |
| Yes          | No                    | Yes                    |             806 |          318 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------------------------+------------------+------------------+----------------+--------------+
|             Clock Signal            |                        Enable Signal                       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[97]_1035              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[45]_1026              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[64]_949               | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[24]_997               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[23]_1025              | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[32]_952               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[41]_1006              | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[43]_1044              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[63]_934               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[65]_960               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[54]_1037              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[28]_998               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[38]_993               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[40]_1004              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[59]_1060              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[61]_933               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[66]_948               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[67]_971               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[25]_999               | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[33]_959               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[44]_1005              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[6]_985                | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[47]_930               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[71]_1066              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[72]_967               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[20]_996               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[3]_957                | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[21]_995               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[37]_1002              | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[46]_1031              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[39]_1041              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[50]_992               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[4]_984                | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[51]_1045              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[5]_983                | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[52]_990               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[27]_1081              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[2]_955                | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[36]_1003              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[30]_1019              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[55]_1021              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[60]_1036              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[68]_966               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[69]_965               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[70]_964               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[73]_969               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[35]_1008              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[29]_1020              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[48]_950               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[22]_994               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[53]_1038              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[62]_927               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[1]_956                | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[74]_970               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[49]_1009              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[75]_1070              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[76]_968               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[77]_1027              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[26]_1000              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[34]_951               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[57]_1043              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[58]_1042              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[56]_991               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[31]_929               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[42]_1007              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[93]_932               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[98]_1033              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[88]_1013              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[96]_946               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[92]_1056              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[95]_936               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[8]_986                | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[82]_1014              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[89]_1047              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[81]_1016              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[79]_935               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[85]_1046              | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[80]_947               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[94]_925               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[83]_1074              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[84]_1015              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[99]_1075              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[91]_1057              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/window_cost[10][3]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[9]_981                | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[86]_1053              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[78]_1030              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[7]_982                | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[87]_1022              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[90]_1052              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[122]_1055             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[132]_973              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[138]_977              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[107]_1076             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[127]_940              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[156]_1054             | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[139]_1079             | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[106]_1068             | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[111]_939              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[120]_1067             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[109]_938              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[125]_937              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[134]_963              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[136]_974              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[142]_1029             | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[149]_1048             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[151]_1024             | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[137]_976              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[157]_931              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[133]_972              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[147]_1080             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[158]_926              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[144]_943              | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[140]_975              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[159]_942              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[15]_928               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[17]_958               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[118]_1018             | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[150]_1051             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[18]_953               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[14]_989               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[116]_1062             | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[19]_1001              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[128]_945              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[119]_1040             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[129]_961              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[13]_979               | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[154]_1050             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[126]_923              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[121]_1058             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[130]_944              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[12]_988               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[141]_1028             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[143]_941              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[131]_978              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[108]_1063             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[114]_1071             | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[11]_980               | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[135]_1078             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[145]_1017             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[146]_1011             | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[112]_1061             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[148]_1012             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[115]_1077             | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[152]_1010             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[153]_1049             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[16]_954               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[117]_1023             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[155]_1059             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[123]_1073             | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[124]_922              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[110]_924              | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[10]_987               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[113]_1072             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/depth_reg__0                       | reset_IBUF       |                1 |              4 |         4.00 |
|  U_DepthAlgorithm_Census/index_next |                                                            |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[102]_1064             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[104]_1032             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[101]_1065             | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[105]_1069             | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[100]_1034             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[0]_962                | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/temp_mem_reg[103]_1039             | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/window_cost[11][3]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/window_cost[0][3]_i_1_n_0          | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/window_cost[12][3]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/window_cost[13][3]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/window_cost[1][3]_i_1_n_0          | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/window_cost[14][3]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/window_cost[15][3]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/window_cost[2][3]_i_1_n_0          | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/window_cost[5][3]_i_1_n_0          | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/window_cost[3][3]_i_1_n_0          | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/window_cost[4][3]_i_1_n_0          | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/window_cost[6][3]_i_1_n_0          | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/window_cost[7][3]_i_1_n_0          | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/window_cost[8][3]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/window_cost[9][3]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  ov7670_pclk1_IBUF_BUFG             | U_OV7670_SetDataLeft/temp_next[7]                          | reset_IBUF       |                6 |              8 |         1.33 |
|  ov7670_pclk2_IBUF_BUFG             | U_OV7670_SetDataRight/temp_reg[15]_i_1__0_n_0              | reset_IBUF       |                6 |              8 |         1.33 |
|  ov7670_pclk2_IBUF_BUFG             | U_OV7670_SetDataRight/v_counter_reg[7]_i_1__0_n_0          | reset_IBUF       |                3 |              8 |         2.67 |
|  ov7670_pclk2_IBUF_BUFG             | U_OV7670_SetDataRight/temp_reg[7]_i_1__0_n_0               | reset_IBUF       |                5 |              8 |         1.60 |
|  ov7670_pclk1_IBUF_BUFG             | U_OV7670_SetDataLeft/v_counter_reg0                        | reset_IBUF       |                3 |              8 |         2.67 |
|  ov7670_pclk1_IBUF_BUFG             | U_OV7670_SetDataLeft/temp_next[10]                         | reset_IBUF       |                4 |              8 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/v_counter[9]_i_1_n_0      | reset_IBUF       |                2 |             10 |         5.00 |
|  ov7670_pclk2_IBUF_BUFG             |                                                            | reset_IBUF       |                8 |             15 |         1.88 |
|  ov7670_pclk1_IBUF_BUFG             |                                                            | reset_IBUF       |                8 |             15 |         1.88 |
|  U_clk_gene/inst/vga_clk            |                                                            | reset_IBUF       |                3 |             18 |         6.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_101[0]   |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_113[0]   |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_112[0]   |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_116[0]   |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_104[0]   |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_122[0]   |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_123[0]   |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_120[0]   |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_107[0]   |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_11[0]    |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_105[0]   |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_110[0]   |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_115[0]   |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_121[0]   |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_125[0]   |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_100[0]   |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_117[0]   |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_1[0]     |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_103[0]   |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_10[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_114[0]   |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_118[0]   |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_119[0]   |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_12[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_124[0]   |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_49[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_134[0]   |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_3[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_18[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_16[0]    |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_13[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_25[0]    |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_44[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_128[0]   |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_5[0]     |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_50[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_51[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_52[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_55[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_43[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_15[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_56[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_57[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_21[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_137[0]   |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_23[0]    |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_136[0]   |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_24[0]    |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_35[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_46[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_47[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_38[0]    |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_58[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_59[0]    |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_6[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_129[0]   |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_131[0]   |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_27[0]    |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_36[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_37[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_135[0]   |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_40[0]    |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_34[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_19[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_22[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_42[0]    |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_2[0]     |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_41[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_45[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_26[0]    |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_53[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_54[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_60[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_30[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_14[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_20[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_132[0]   |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_17[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_28[0]    |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_127[0]   |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_31[0]    |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_32[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_130[0]   |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_133[0]   |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_29[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_33[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_39[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_4[0]     |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_48[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_84[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_98[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_17[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_94[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_2[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_22[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_23[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_78[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_15[0]    |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_16[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_65[0]    |                  |                6 |             22 |         3.67 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_66[0]    |                  |                6 |             22 |         3.67 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_19[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_75[0]    |                  |                4 |             22 |         5.50 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_91[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_26[0]    |                  |                6 |             22 |         3.67 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_79[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_10[0]    |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_25[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_27[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_80[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_69[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_81[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_88[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_61[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_77[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_70[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_85[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_87[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_89[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_97[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_11[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_68[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_7[0]     |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_64[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_67[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_90[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_76[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_96[0]    |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_99[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_93[0]    |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_12[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_13[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_82[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_95[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_18[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_28[0]    |                  |                6 |             22 |         3.67 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_21[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_29[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_3[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_73[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_62[0]    |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_8[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_83[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_86[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_72[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_9[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_92[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_20[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_24[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_74[0]    |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_63[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_14[0]    |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_71[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_76[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_77[0]    |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_32[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_6[0]     |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_65[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_44[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_62[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_74[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_55[0]    |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_34[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_33[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_36[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_39[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_54[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_31[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_59[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_48[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_51[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_4[0]     |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_43[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_75[0]    |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_79[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_8[0]     |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_80[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_30[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_72[0]    |                  |               18 |             22 |         1.22 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_85[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_70[0]    |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_49[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_61[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_56[0]    |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_46[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_66[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_82[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_87[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_9[0]     |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_58[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_37[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_40[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_35[0]    |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_83[0]    |                  |               20 |             22 |         1.10 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_38[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_41[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_57[0]    |                  |                6 |             22 |         3.67 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_52[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_78[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_84[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_81[0]    |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_86[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_42[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_67[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_47[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_5[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_50[0]    |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_63[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_68[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_53[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_45[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_64[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_69[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_71[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_60[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_73[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_7[0]     |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_3[0]     |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_21[0]    |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_51[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_42[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_6[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_1[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_7[0]     |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_8[0]     |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_9[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_10[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_13[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_40[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_0[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_1[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_11[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_12[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_20[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_26[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_14[0]    |                  |                5 |             22 |         4.40 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_10[0]    |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_34[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_35[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_13[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_14[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_5[0]     |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_15[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_32[0]    |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_48[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_16[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_27[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_17[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_18[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_31[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_30[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_43[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_37[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_19[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_11[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_15[0]    |                  |                6 |             22 |         3.67 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_33[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_2[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_12[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_16[0]    |                  |                6 |             22 |         3.67 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_2[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_22[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_23[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_25[0]    |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_19[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_18[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_17[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_28[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_24[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_29[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_36[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_38[0]    |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_39[0]    |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_4[0]     |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_41[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_44[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_45[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_46[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_49[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_50[0]    |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_47[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_14[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_2[0]     |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_6[0]     |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_5[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_7[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_23[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_8[0]     |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_7[0]     |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/mem_R[0][27][10]_i_2_0[0] |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_16[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_15[0]    |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_18[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_9[0]     |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_12[0]    |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_13[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_15[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_13[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_9[0]     |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/mem_R[1][27][10]_i_2_0[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_7[0]     |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_0[0]     |                  |               18 |             22 |         1.22 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_1[0]     |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/mem_R[1][27][10]_i_2_1[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/mem_R[1][27][10]_i_2_2[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_3[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_5[0]     |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/mem_R[2][22][10]_i_2_1[0] |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/mem_R[2][22][10]_i_2_2[0] |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_22[0]    |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/mem_R[0][27][10]_i_2_1[0] |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/mem_R[1][27][10]_i_2_3[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_11[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_4[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_5[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/mem_R[0][27][10]_i_2_3[0] |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_19[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_9[0]     |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_17[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_10[0]    |                  |               20 |             22 |         1.10 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_10[0]    |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_6[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_6[0]     |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/mem_R[0][27][10]_i_2_2[0] |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_20[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/mem_R[2][22][10]_i_2_0[0] |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_5[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_11[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_9[0]     |                  |               18 |             22 |         1.22 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_2[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/mem_R[2][22][10]_i_2_3[0] |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_6[0]     |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_3[0]     |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_14[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_4[0]     |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_4[0]     |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_7[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_8[0]     |                  |               19 |             22 |         1.16 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_8[0]     |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_8[0]     |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_21[0]    |                  |               19 |             22 |         1.16 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_4[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_12[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_124[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_125[0]    |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_113[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_126[0]    |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_13[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_14[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_100[0]    |                  |               18 |             22 |         1.22 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_17[0]     |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_18[0]     |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_20[0]     |                  |               19 |             22 |         1.16 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_21[0]     |                  |               20 |             22 |         1.10 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_22[0]     |                  |               18 |             22 |         1.22 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_110[0]    |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_23[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_24[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_101[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_119[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_123[0]    |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_103[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_15[0]     |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_104[0]    |                  |               18 |             22 |         1.22 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_116[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_12[0]     |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_10[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_2[0]      |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_25[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_27[0]     |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_0[0]      |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_120[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_115[0]    |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_11[0]     |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg[0]        |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_118[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_26[0]     |                  |                6 |             22 |         3.67 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_112[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_121[0]    |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_105[0]    |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_114[0]    |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_127[0]    |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_16[0]     |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_19[0]     |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_1[0]      |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_102[0]    |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_106[0]    |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_107[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_108[0]    |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_109[0]    |                  |               21 |             22 |         1.05 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_111[0]    |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_122[0]    |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_117[0]    |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_49[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_65[0]     |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_73[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_41[0]     |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_3[0]     |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_81[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_31[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_46[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_82[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_38[0]     |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_56[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_32[0]     |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_47[0]     |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_36[0]     |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_57[0]     |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_52[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_64[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_7[0]      |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_77[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_8[0]      |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_80[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_83[0]     |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_84[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_53[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_54[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_58[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_42[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_51[0]     |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_76[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_70[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_78[0]     |                  |               19 |             22 |         1.16 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_85[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_29[0]     |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_34[0]     |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_39[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_4[0]      |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_5[0]      |                  |               15 |             22 |         1.47 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_50[0]     |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_6[0]      |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_33[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_48[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_55[0]     |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_60[0]     |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_61[0]     |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_45[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_63[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_66[0]     |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_59[0]     |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_44[0]     |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_62[0]     |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_3[0]      |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_67[0]     |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_68[0]     |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_30[0]     |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_43[0]     |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_28[0]     |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_69[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_71[0]     |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_72[0]     |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_35[0]     |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_37[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_40[0]     |                  |               21 |             22 |         1.05 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_74[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_75[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_86[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_99[0]     |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_98[0]     |                  |               13 |             22 |         1.69 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_92[0]     |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_95[0]     |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_91[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_88[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_93[0]     |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_97[0]     |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_94[0]     |                  |               14 |             22 |         1.57 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_9[0]      |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_96[0]     |                  |               11 |             22 |         2.00 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_89[0]     |                  |               10 |             22 |         2.20 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_87[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_90[0]     |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/E[0]                      |                  |                8 |             22 |         2.75 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_126[0]   |                  |                9 |             22 |         2.44 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_106[0]   |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_102[0]   |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_109[0]   |                  |               17 |             22 |         1.29 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_108[0]   |                  |               16 |             22 |         1.38 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_111[0]   |                  |                7 |             22 |         3.14 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_79[0]     |                  |               12 |             22 |         1.83 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/j_next                             | reset_IBUF       |               39 |             72 |         1.85 |
|  U_clk_gene/inst/vga_clk            | U_DepthAlgorithm_Census/window_R0[0][1][10]_i_1_n_0        |                  |               71 |            198 |         2.79 |
+-------------------------------------+------------------------------------------------------------+------------------+------------------+----------------+--------------+


