{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 24 21:52:30 2008 " "Info: Processing started: Fri Oct 24 21:52:30 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off control -c control --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off control -c control --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ir\[2\] pc_inr 17.137 ns Longest " "Info: Longest tpd from source pin \"ir\[2\]\" to destination pin \"pc_inr\" is 17.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns ir\[2\] 1 PIN PIN_T12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_T12; Fanout = 1; PIN Node = 'ir\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[2] } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.685 ns) + CELL(0.590 ns) 8.750 ns pc_inr~484 2 COMB LC_X22_Y17_N6 1 " "Info: 2: + IC(6.685 ns) + CELL(0.590 ns) = 8.750 ns; Loc. = LC_X22_Y17_N6; Fanout = 1; COMB Node = 'pc_inr~484'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.275 ns" { ir[2] pc_inr~484 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.590 ns) 9.772 ns pc_inr~487 3 COMB LC_X22_Y17_N2 1 " "Info: 3: + IC(0.432 ns) + CELL(0.590 ns) = 9.772 ns; Loc. = LC_X22_Y17_N2; Fanout = 1; COMB Node = 'pc_inr~487'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { pc_inr~484 pc_inr~487 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.946 ns) + CELL(0.590 ns) 13.308 ns pc_inr~488 4 COMB LC_X2_Y14_N2 1 " "Info: 4: + IC(2.946 ns) + CELL(0.590 ns) = 13.308 ns; Loc. = LC_X2_Y14_N2; Fanout = 1; COMB Node = 'pc_inr~488'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.536 ns" { pc_inr~487 pc_inr~488 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 13.604 ns pc_inr~499 5 COMB LC_X2_Y14_N3 1 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 13.604 ns; Loc. = LC_X2_Y14_N3; Fanout = 1; COMB Node = 'pc_inr~499'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { pc_inr~488 pc_inr~499 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(2.108 ns) 17.137 ns pc_inr 6 PIN PIN_F8 0 " "Info: 6: + IC(1.425 ns) + CELL(2.108 ns) = 17.137 ns; Loc. = PIN_F8; Fanout = 0; PIN Node = 'pc_inr'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.533 ns" { pc_inr~499 pc_inr } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.467 ns ( 31.90 % ) " "Info: Total cell delay = 5.467 ns ( 31.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.670 ns ( 68.10 % ) " "Info: Total interconnect delay = 11.670 ns ( 68.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.137 ns" { ir[2] pc_inr~484 pc_inr~487 pc_inr~488 pc_inr~499 pc_inr } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.137 ns" { ir[2] {} ir[2]~out0 {} pc_inr~484 {} pc_inr~487 {} pc_inr~488 {} pc_inr~499 {} pc_inr {} } { 0.000ns 0.000ns 6.685ns 0.432ns 2.946ns 0.182ns 1.425ns } { 0.000ns 1.475ns 0.590ns 0.590ns 0.590ns 0.114ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Peak virtual memory: 124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 24 21:52:32 2008 " "Info: Processing ended: Fri Oct 24 21:52:32 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
