#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May  7 08:48:59 2024
# Process ID: 9140
# Current directory: C:/workspace/Mipsfpga_soc/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11404 C:\workspace\Mipsfpga_soc\ip_repo\edit_PWM_w_Int_v1_0.xpr
# Log file: C:/workspace/Mipsfpga_soc/ip_repo/vivado.log
# Journal file: C:/workspace/Mipsfpga_soc/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/workspace/Mipsfpga_soc/ip_repo/edit_PWM_w_Int_v1_0.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  7 08:49:25 2024...

WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/workspace/Mipsfpga_soc/ip_repo/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0.v:]
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/workspace/Mipsfpga_soc/ip_repo/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/workspace/Mipsfpga_soc/ip_repo/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0.v:]
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/workspace/Mipsfpga_soc/ip_repo/PWM_w_Int_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/workspace/Mipsfpga_soc/ip_repo/PWM_w_Int_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/workspace/Mipsfpga_soc/ip_repo/PWM_w_Int_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 890.242 ; gain = 219.137
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/workspace/Mipsfpga_soc/ip_repo/PWM_w_Int_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/workspace/Mipsfpga_soc/ip_repo/PWM_w_Int_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/workspace/Mipsfpga_soc/ip_repo/PWM_w_Int_1.0/hdl/PWM_Controller_Int.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/workspace/Mipsfpga_soc/ip_repo/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/workspace/Mipsfpga_soc/ip_repo/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/workspace/Mipsfpga_soc/ip_repo/PWM_w_Int_1.0/hdl/PWM_Controller_Int.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/workspace/Mipsfpga_soc/ip_repo/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/workspace/Mipsfpga_soc/ip_repo/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/workspace/Mipsfpga_soc/ip_repo/PWM_w_Int_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::remove_port PWM_Counter [ipx::current_core]
ipx::remove_port DutyCycle [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/workspace/Mipsfpga_soc/ip_repo/PWM_w_Int_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/workspace/Mipsfpga_soc/ip_repo/PWM_w_Int_1.0'
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\workspace\Mipsfpga_soc\ip_repo\PWM_w_Int_1.0\xilinx.com_user_PWM_w_Int_1.0.zip} [ipx::current_core]
ipx::unload_core component_1
close_project
open_project C:/workspace/Perlpheral_course_2022/RVfpga_Soc_lab5/RVfpga_Soc.xpr
INFO: [Project 1-313] Project file moved from 'C:/workspace/Perlpheral_course_2022/RVfpga_Soc' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/workspace/Perlpheral_course_2022/rtl_src/uart/uart/raminfr.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/workspace/Perlpheral_course_2022/rtl_src/uart/uart/uart_defines.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/workspace/Perlpheral_course_2022/rtl_src/uart/uart/uart_receiver.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/workspace/Perlpheral_course_2022/rtl_src/uart/uart/uart_regs.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/workspace/Perlpheral_course_2022/rtl_src/uart/uart/uart_rfifo.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/workspace/Perlpheral_course_2022/rtl_src/uart/uart/uart_sync_flops.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/workspace/Perlpheral_course_2022/rtl_src/uart/uart/uart_tfifo.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/workspace/Perlpheral_course_2022/rtl_src/uart/uart/uart_top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/workspace/Perlpheral_course_2022/rtl_src/uart/uart/uart_transmitter.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/workspace/Perlpheral_course_2022/rtl_src/uart/uart/uart_wb.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/workspace/Perlpheral_course_2022/rtl_src/uart/uart/wb_uart_wrapper.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/workspace/Perlpheral_course_2022/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <C:\workspace\Perlpheral_course_2022\RVfpga_Soc_lab5\RVfpga_Soc.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1549.055 ; gain = 72.730
update_compile_order -fileset sources_1
open_bd_design {C:/workspace/Perlpheral_course_2022/RVfpga_Soc_lab5/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
Adding component instance block -- xilinx.com:user:axi2wb_intcon_wrapper:1.0 - axi2wb_intcon_wrapper_0
Adding component instance block -- xilinx.com:user:wb_gpio_wrapper:1.0 - wb_gpio_wrapper_0
Adding component instance block -- xilinx.com:user:swerv_wrapper_verilog:1.0 - swerv_wrapper_verilog_0
Adding component instance block -- xilinx.com:module_ref:bootrom_wrapper:1.0 - bootrom_wrapper_0
Adding component instance block -- xilinx.com:module_ref:syscon_wrapper:1.0 - syscon_wrapper_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:module_ref:wb_uart_wrapper:1.0 - wb_uart_wrapper_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/wb_uart_wrapper_0'.
Given inputs for module-source, Top-module name : wb_uart_wrapper, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
WARNING: [BD 41-1731] Type mismatch between connected pins: /syscon_wrapper_0/o_timer_irq(intr) and /swerv_wrapper_verilog_0/timer_int(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /wb_gpio_wrapper_0/wb_inta_o(undef) and /syscon_wrapper_0/gpio_irq(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_gpio_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_uart_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_gpio_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_uart_wrapper_0/wb_rst_i(undef)
Successfully read diagram <swerv_soc> from BD file <C:/workspace/Perlpheral_course_2022/RVfpga_Soc_lab5/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>
current_bd_design [get_bd_designs design_1]
close_bd_design [get_bd_designs design_1]
Wrote  : <C:/workspace/Perlpheral_course_2022/RVfpga_Soc_lab5/RVfpga_Soc.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close_bd_design [get_bd_designs swerv_soc]
Wrote  : <C:/workspace/Perlpheral_course_2022/RVfpga_Soc_lab5/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
close_project
open_project C:/workspace/Perlpheral_course_2022/RVfpga_Soc_lab5/RVfpga_Soc.xpr
INFO: [Project 1-313] Project file moved from 'C:/workspace/Perlpheral_course_2022/RVfpga_Soc' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/workspace/Perlpheral_course_2022/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close_project
create_project MIPSfpga_CustomIP_lab5 C:/workspace/Mipsfpga_soc_lab5/MIPSfpga_CustomIP_lab5 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2019.2/data/ip'.
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
create_peripheral xilinx.com user segment 1.0 -dir C:/workspace/Mipsfpga_soc_lab5/MIPSfpga_CustomIP_lab5/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:segment:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:segment:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:segment:1.0]
set_property  ip_repo_paths  C:/workspace/Mipsfpga_soc_lab5/MIPSfpga_CustomIP_lab5/../ip_repo/segment_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/workspace/Mipsfpga_soc_lab5/ip_repo/segment_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_segment_v1_0 -directory C:/workspace/Mipsfpga_soc_lab5/MIPSfpga_CustomIP_lab5/../ip_repo c:/workspace/Mipsfpga_soc_lab5/ip_repo/segment_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/workspace/Mipsfpga_soc_lab5/ip_repo/segment_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/workspace/Mipsfpga_soc_lab5/ip_repo/segment_1.0/hdl/segment_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/workspace/Mipsfpga_soc_lab5/ip_repo/segment_1.0/hdl/segment_v1_0.v:]
update_compile_order -fileset sources_1
current_project MIPSfpga_CustomIP_lab5
close_project
set_property supported_families {artix7 Pre-Production artix7 Beta artix7l Beta qartix7 Beta qkintex7 Beta qkintex7l Beta kintexu Beta kintexuplus Beta qvirtex7 Beta virtexuplus Beta qzynq Beta zynquplus Beta kintex7 Beta kintex7l Beta spartan7 Beta virtex7 Beta virtexu Beta virtexuplus58g Beta virtexuplusHBM Beta aartix7 Beta akintex7 Beta aspartan7 Beta azynq Beta zynq Beta} [ipx::current_core]
