[N
4
4
8 num_bits
1
79 C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/inverterv2/sim_inv/work
3
10 behavioral
2
11 divnrda_fsm
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
