
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 6.08

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: riscv_pri.CPU_inc_pc_a2[5]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: riscv_pri.CPU_inc_pc_a3[5]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ riscv_pri.CPU_inc_pc_a2[5]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.04    0.28    3.28 ^ riscv_pri.CPU_inc_pc_a2[5]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         riscv_pri.CPU_inc_pc_a2[5] (net)
                  0.04    0.00    3.28 ^ riscv_pri.CPU_inc_pc_a3[5]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.28   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                          0.92    3.92   clock uncertainty
                          0.00    3.92   clock reconvergence pessimism
                                  3.92 ^ riscv_pri.CPU_inc_pc_a3[5]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04    3.88   library hold time
                                  3.88   data required time
-----------------------------------------------------------------------------
                                  3.88   data required time
                                 -3.28   data arrival time
-----------------------------------------------------------------------------
                                 -0.61   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: riscv_pri.CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: riscv_pri.CPU_Xreg_value_a4[15][24]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ riscv_pri.CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
    51    0.42    1.17    1.10    4.10 ^ riscv_pri.CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         riscv_pri.CPU_imm_a3[10] (net)
                  1.18    0.03    4.13 ^ _11532_/B (sky130_fd_sc_hd__ha_2)
     6    0.03    0.16    0.41    4.54 ^ _11532_/SUM (sky130_fd_sc_hd__ha_2)
                                         _05641_ (net)
                  0.16    0.00    4.54 ^ _07982_/A (sky130_fd_sc_hd__inv_1)
     2    0.02    0.10    0.13    4.67 v _07982_/Y (sky130_fd_sc_hd__inv_1)
                                         _02610_ (net)
                  0.10    0.00    4.67 v _07985_/A1 (sky130_fd_sc_hd__a211oi_4)
     3    0.02    0.30    0.33    5.00 ^ _07985_/Y (sky130_fd_sc_hd__a211oi_4)
                                         _02613_ (net)
                  0.30    0.00    5.00 ^ _08060_/A (sky130_fd_sc_hd__nand2_2)
     3    0.02    0.12    0.15    5.14 v _08060_/Y (sky130_fd_sc_hd__nand2_2)
                                         _02686_ (net)
                  0.12    0.00    5.14 v _08063_/A1 (sky130_fd_sc_hd__a211oi_4)
     3    0.04    0.49    0.48    5.63 ^ _08063_/Y (sky130_fd_sc_hd__a211oi_4)
                                         _02689_ (net)
                  0.49    0.00    5.63 ^ _08261_/A1 (sky130_fd_sc_hd__a21oi_4)
     4    0.03    0.14    0.17    5.80 v _08261_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _02878_ (net)
                  0.14    0.00    5.80 v _08358_/A1 (sky130_fd_sc_hd__o31ai_2)
     1    0.01    0.35    0.41    6.21 ^ _08358_/Y (sky130_fd_sc_hd__o31ai_2)
                                         _02971_ (net)
                  0.35    0.00    6.21 ^ _08359_/S (sky130_fd_sc_hd__mux2i_4)
     3    0.03    0.13    0.17    6.38 v _08359_/Y (sky130_fd_sc_hd__mux2i_4)
                                         _02972_ (net)
                  0.13    0.00    6.38 v _08371_/A2 (sky130_fd_sc_hd__o31ai_4)
    15    0.12    1.24    1.03    7.42 ^ _08371_/Y (sky130_fd_sc_hd__o31ai_4)
                                         _02984_ (net)
                  1.24    0.03    7.44 ^ _09112_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.18    0.23    7.67 v _09112_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _00720_ (net)
                  0.18    0.00    7.67 v riscv_pri.CPU_Xreg_value_a4[15][24]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.67   data arrival time

                  0.00   11.50   11.50   clock clk (rise edge)
                          3.00   14.50   clock network delay (ideal)
                         -0.57   13.93   clock uncertainty
                          0.00   13.93   clock reconvergence pessimism
                                 13.93 ^ riscv_pri.CPU_Xreg_value_a4[15][24]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.18   13.74   library setup time
                                 13.74   data required time
-----------------------------------------------------------------------------
                                 13.74   data required time
                                 -7.67   data arrival time
-----------------------------------------------------------------------------
                                  6.08   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: riscv_pri.CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: riscv_pri.CPU_Xreg_value_a4[15][24]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ riscv_pri.CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
    51    0.42    1.17    1.10    4.10 ^ riscv_pri.CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         riscv_pri.CPU_imm_a3[10] (net)
                  1.18    0.03    4.13 ^ _11532_/B (sky130_fd_sc_hd__ha_2)
     6    0.03    0.16    0.41    4.54 ^ _11532_/SUM (sky130_fd_sc_hd__ha_2)
                                         _05641_ (net)
                  0.16    0.00    4.54 ^ _07982_/A (sky130_fd_sc_hd__inv_1)
     2    0.02    0.10    0.13    4.67 v _07982_/Y (sky130_fd_sc_hd__inv_1)
                                         _02610_ (net)
                  0.10    0.00    4.67 v _07985_/A1 (sky130_fd_sc_hd__a211oi_4)
     3    0.02    0.30    0.33    5.00 ^ _07985_/Y (sky130_fd_sc_hd__a211oi_4)
                                         _02613_ (net)
                  0.30    0.00    5.00 ^ _08060_/A (sky130_fd_sc_hd__nand2_2)
     3    0.02    0.12    0.15    5.14 v _08060_/Y (sky130_fd_sc_hd__nand2_2)
                                         _02686_ (net)
                  0.12    0.00    5.14 v _08063_/A1 (sky130_fd_sc_hd__a211oi_4)
     3    0.04    0.49    0.48    5.63 ^ _08063_/Y (sky130_fd_sc_hd__a211oi_4)
                                         _02689_ (net)
                  0.49    0.00    5.63 ^ _08261_/A1 (sky130_fd_sc_hd__a21oi_4)
     4    0.03    0.14    0.17    5.80 v _08261_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _02878_ (net)
                  0.14    0.00    5.80 v _08358_/A1 (sky130_fd_sc_hd__o31ai_2)
     1    0.01    0.35    0.41    6.21 ^ _08358_/Y (sky130_fd_sc_hd__o31ai_2)
                                         _02971_ (net)
                  0.35    0.00    6.21 ^ _08359_/S (sky130_fd_sc_hd__mux2i_4)
     3    0.03    0.13    0.17    6.38 v _08359_/Y (sky130_fd_sc_hd__mux2i_4)
                                         _02972_ (net)
                  0.13    0.00    6.38 v _08371_/A2 (sky130_fd_sc_hd__o31ai_4)
    15    0.12    1.24    1.03    7.42 ^ _08371_/Y (sky130_fd_sc_hd__o31ai_4)
                                         _02984_ (net)
                  1.24    0.03    7.44 ^ _09112_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.18    0.23    7.67 v _09112_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _00720_ (net)
                  0.18    0.00    7.67 v riscv_pri.CPU_Xreg_value_a4[15][24]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.67   data arrival time

                  0.00   11.50   11.50   clock clk (rise edge)
                          3.00   14.50   clock network delay (ideal)
                         -0.57   13.93   clock uncertainty
                          0.00   13.93   clock reconvergence pessimism
                                 13.93 ^ riscv_pri.CPU_Xreg_value_a4[15][24]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.18   13.74   library setup time
                                 13.74   data required time
-----------------------------------------------------------------------------
                                 13.74   data required time
                                 -7.67   data arrival time
-----------------------------------------------------------------------------
                                  6.08   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.005938027985394001

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0040

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.00045116362161934376

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.43305400013923645

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0010

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1253

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: riscv_pri.CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: riscv_pri.CPU_Xreg_value_a4[15][24]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   3.00    3.00   clock network delay (ideal)
   0.00    3.00 ^ riscv_pri.CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
   1.10    4.10 ^ riscv_pri.CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
   0.44    4.54 ^ _11532_/SUM (sky130_fd_sc_hd__ha_2)
   0.13    4.67 v _07982_/Y (sky130_fd_sc_hd__inv_1)
   0.33    5.00 ^ _07985_/Y (sky130_fd_sc_hd__a211oi_4)
   0.15    5.14 v _08060_/Y (sky130_fd_sc_hd__nand2_2)
   0.48    5.63 ^ _08063_/Y (sky130_fd_sc_hd__a211oi_4)
   0.17    5.80 v _08261_/Y (sky130_fd_sc_hd__a21oi_4)
   0.41    6.21 ^ _08358_/Y (sky130_fd_sc_hd__o31ai_2)
   0.17    6.38 v _08359_/Y (sky130_fd_sc_hd__mux2i_4)
   1.04    7.42 ^ _08371_/Y (sky130_fd_sc_hd__o31ai_4)
   0.25    7.67 v _09112_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    7.67 v riscv_pri.CPU_Xreg_value_a4[15][24]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           7.67   data arrival time

  11.50   11.50   clock clk (rise edge)
   3.00   14.50   clock network delay (ideal)
  -0.57   13.93   clock uncertainty
   0.00   13.93   clock reconvergence pessimism
          13.93 ^ riscv_pri.CPU_Xreg_value_a4[15][24]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.18   13.74   library setup time
          13.74   data required time
---------------------------------------------------------
          13.74   data required time
          -7.67   data arrival time
---------------------------------------------------------
           6.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: riscv_pri.CPU_inc_pc_a2[5]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: riscv_pri.CPU_inc_pc_a3[5]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   3.00    3.00   clock network delay (ideal)
   0.00    3.00 ^ riscv_pri.CPU_inc_pc_a2[5]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.28    3.28 ^ riscv_pri.CPU_inc_pc_a2[5]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    3.28 ^ riscv_pri.CPU_inc_pc_a3[5]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           3.28   data arrival time

   0.00    0.00   clock clk (rise edge)
   3.00    3.00   clock network delay (ideal)
   0.92    3.92   clock uncertainty
   0.00    3.92   clock reconvergence pessimism
           3.92 ^ riscv_pri.CPU_inc_pc_a3[5]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.04    3.88   library hold time
           3.88   data required time
---------------------------------------------------------
           3.88   data required time
          -3.28   data arrival time
---------------------------------------------------------
          -0.61   slack (VIOLATED)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
7.6671

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
6.0761

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
79.248999

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.96e-03   1.01e-03   1.04e-08   5.97e-03  48.2%
Combinational          1.82e-03   4.60e-03   1.23e-08   6.42e-03  51.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.78e-03   5.62e-03   2.27e-08   1.24e-02 100.0%
                          54.7%      45.3%       0.0%
