timestamp 1730264365
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_sc_hdll__nand2_1 x1 1 0 -100 0 1 657
use sky130_fd_pr__nfet_01v8_TGNW9T XM6 0 -1 -864 1 0 707
use sky130_fd_pr__nfet_01v8_TGNW9T XM7 0 1 -864 -1 0 391
use sky130_fd_sc_hdll__nand2_1 x2 1 0 268 0 1 657
use sky130_fd_pr__nfet_01v8_TGNW9T XM9 0 1 1402 -1 0 707
use sky130_fd_pr__nfet_01v8_TGNW9T XM10 0 1 1402 -1 0 391
use sky130_fd_pr__pfet_01v8_R8XU9D XM2 0 -1 -655 1 0 1445
use sky130_fd_pr__pfet_01v8_R8XU9D XM5 0 1 -655 -1 0 1129
use sky130_fd_pr__pfet_01v8_R8XU9D XM4 0 1 1193 -1 0 1445
use sky130_fd_pr__pfet_01v8_R8XU9D XM8 0 1 1193 -1 0 1129
use sky130_fd_pr__pfet_01v8_R8XU9D XM1 0 1 -655 -1 0 1761
use sky130_fd_pr__pfet_01v8_R8XU9D XM3 0 1 1193 -1 0 1761
port "INP" 3 -1166 1429 -1130 1459 v
port "INN" 2 -1166 1739 -1130 1769 m2
port "VSSA" 1 -1152 193 -1096 259 m1
port "OUTN" 6 712 749 748 779 m2
port "OUT" 4 -237 749 -201 779 m2
port "VDDA" 0 -1152 1887 -1096 1953 m1
node "m1_1302_412#" 0 0 1302 412 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1214_358#" 0 0 1214 358 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n732_358#" 0 0 -732 358 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1214_674#" 0 0 1214 674 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n732_674#" 0 0 -732 674 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n814_412#" 0 0 -814 412 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_796_1096#" 0 0 796 1096 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1524_1412#" 0 0 1524 1412 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1534_1728#" 0 0 1534 1728 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1443_1466#" 0 0 1443 1466 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n314_1096#" 0 0 -314 1096 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n324_1412#" 0 0 -324 1412 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n324_1590#" 0 0 -324 1590 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n955_1466#" 0 0 -955 1466 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "INP" 0 0 -1166 1429 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "INN" 0 0 -1166 1739 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VSSA" 0 0 -1152 193 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "OUTN" 0 0 712 749 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_492_872#" 0 0 492 872 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "OUT" 0 0 -237 749 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_n64_872#" 0 0 -64 872 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_124_872#" 0 0 124 872 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDDA" 0 0 -1152 1887 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM3/VSUBS" "XM8/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM8/VSUBS" "XM4/VSUBS"
merge "XM4/VSUBS" "XM10/a_n175_n274#"
merge "XM10/a_n175_n274#" "XM9/a_n175_n274#"
merge "XM9/a_n175_n274#" "x2/VNB"
merge "x2/VNB" "x2/VGND"
merge "x2/VGND" "x1/VGND"
merge "x1/VGND" "XM1/VSUBS"
merge "XM1/VSUBS" "XM5/VSUBS"
merge "XM5/VSUBS" "XM2/VSUBS"
merge "XM2/VSUBS" "XM7/a_n175_n274#"
merge "XM7/a_n175_n274#" "VSSA"
merge "VSSA" "XM6/a_n175_n274#"
merge "XM6/a_n175_n274#" "x1/VNB"
merge "x1/VNB" "VSUBS"
merge "XM8/a_15_n300#" "XM4/a_15_n300#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM4/a_15_n300#" "XM9/a_n73_n100#"
merge "XM9/a_n73_n100#" "x2/A"
merge "x2/A" "XM5/a_n33_n397#"
merge "XM5/a_n33_n397#" "m1_n314_1096#"
merge "m1_n314_1096#" "XM6/a_n33_n188#"
merge "XM6/a_n33_n188#" "m1_n732_674#"
merge "m1_n732_674#" "li_492_872#"
merge "XM1/a_n33_n397#" "INN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "INN" "XM4/a_n33_n397#"
merge "XM4/a_n33_n397#" "m1_n324_1590#"
merge "m1_n324_1590#" "XM10/a_n33_n188#"
merge "XM10/a_n33_n188#" "m1_1524_1412#"
merge "m1_1524_1412#" "m1_1214_358#"
merge "x2/B" "x1/Y" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x1/Y" "OUT"
merge "XM3/w_n211_n519#" "XM8/a_n73_n300#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM8/a_n73_n300#" "x2/VPWR"
merge "x2/VPWR" "XM5/a_n73_n300#"
merge "XM5/a_n73_n300#" "x1/VPWR"
merge "x1/VPWR" "VDDA"
merge "VDDA" "XM8/w_n211_n519#"
merge "XM8/w_n211_n519#" "XM4/w_n211_n519#"
merge "XM4/w_n211_n519#" "x2/VPB"
merge "x2/VPB" "XM1/w_n211_n519#"
merge "XM1/w_n211_n519#" "XM5/w_n211_n519#"
merge "XM5/w_n211_n519#" "XM2/w_n211_n519#"
merge "XM2/w_n211_n519#" "x1/VPB"
merge "XM8/a_n33_n397#" "m1_796_1096#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_796_1096#" "XM9/a_n33_n188#"
merge "XM9/a_n33_n188#" "m1_1214_674#"
merge "m1_1214_674#" "XM5/a_15_n300#"
merge "XM5/a_15_n300#" "XM2/a_n73_n300#"
merge "XM2/a_n73_n300#" "XM6/a_15_n100#"
merge "XM6/a_15_n100#" "x1/B"
merge "x1/B" "li_n64_872#"
merge "XM10/a_n73_n100#" "XM9/a_15_n100#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM9/a_15_n100#" "m1_1302_412#"
merge "XM7/a_n73_n100#" "XM6/a_n73_n100#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM6/a_n73_n100#" "m1_n814_412#"
merge "XM3/a_n33_n397#" "m1_1534_1728#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_1534_1728#" "XM2/a_n33_n397#"
merge "XM2/a_n33_n397#" "m1_n324_1412#"
merge "m1_n324_1412#" "XM7/a_n33_n188#"
merge "XM7/a_n33_n188#" "m1_n732_358#"
merge "m1_n732_358#" "INP"
merge "XM3/a_15_n300#" "XM4/a_n73_n300#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM4/a_n73_n300#" "m1_1443_1466#"
merge "x2/Y" "OUTN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "OUTN" "x1/A"
merge "x1/A" "li_124_872#"
merge "XM1/a_15_n300#" "XM2/a_15_n300#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM2/a_15_n300#" "m1_n955_1466#"
