/* Generated by Yosys 0.18+10 (git sha1 b6be8bb62, gcc 11.1.0-1ubuntu1~20.04 -fPIC -Os) */

module primitive_example_design_1(clk, in, rst, Q, mux1_sel, mux2_sel, P, G, ram_addr, ram_we, buft_out, obuft_oe, ibuf0_en, ibuf1_en, ibuf2_en, ibuf3_en, ibuf4_en, ibuf5_en, ibuf6_en, ibuf7_en, ibuf8_en
, ibuf9_en, ibuf10_en, ibuf11_en, ibuf12_en, ibuf13_en, ibuf14_en, ibuf15_en, ibuf16_en);
  input clk;
  input G;
  input P;
  output Q;
  output buft_out;
  input ibuf0_en;
  input ibuf10_en;
  input ibuf11_en;
  input ibuf12_en;
  input ibuf13_en;
  input ibuf14_en;
  input ibuf15_en;
  input ibuf16_en;
  input ibuf1_en;
  input ibuf2_en;
  input ibuf3_en;
  input ibuf4_en;
  input ibuf5_en;
  input ibuf6_en;
  input ibuf7_en;
  input ibuf8_en;
  input ibuf9_en;
  input [2:0] in;
  input mux1_sel;
  input mux2_sel;
  input obuft_oe;
  input [5:0] ram_addr;
  input ram_we;
  input rst;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _000_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _001_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [1:0] _002_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _003_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [1:0] _004_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _005_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _006_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _007_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _008_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _009_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _010_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _011_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _012_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _013_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _014_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _015_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _016_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _017_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _018_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _019_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _020_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _021_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire _022_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire _023_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire _024_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _025_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _026_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _027_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _028_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _029_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _030_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _031_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _032_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _033_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _034_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _035_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _036_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _037_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _038_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _039_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _040_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _041_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _042_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _043_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _044_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _045_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _046_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _047_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _048_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _049_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _050_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _051_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _052_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _053_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _054_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _055_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _056_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _057_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _058_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _059_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _060_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _061_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _062_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _063_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _064_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _065_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _066_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _067_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _068_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _069_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _070_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _071_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _072_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _073_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _074_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _075_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _076_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _077_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _078_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _079_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _080_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _081_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _082_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _083_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _084_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _085_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _086_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _087_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _088_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _089_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _090_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _091_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _092_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _093_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _094_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _095_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _096_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _097_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _098_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _099_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _100_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _101_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _102_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _103_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _104_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _105_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _106_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _107_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _108_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _109_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _110_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _111_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _112_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _113_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _114_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire _115_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire _116_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire _117_;
  wire _118_;
  (* src = "./rtl/primitive_example_design_1.v:3.11-3.14" *)
  (* src = "./rtl/primitive_example_design_1.v:3.11-3.14" *)
  wire clk;
  (* src = "./rtl/primitive_example_design_1.v:6.13-6.14" *)
  (* src = "./rtl/primitive_example_design_1.v:6.13-6.14" *)
  wire G;
  (* src = "./rtl/primitive_example_design_1.v:6.11-6.12" *)
  (* src = "./rtl/primitive_example_design_1.v:6.11-6.12" *)
  wire P;
  (* src = "./rtl/primitive_example_design_1.v:10.12-10.13" *)
  (* src = "./rtl/primitive_example_design_1.v:10.12-10.13" *)
  wire Q;
  (* src = "./rtl/primitive_example_design_1.v:10.14-10.22" *)
  (* src = "./rtl/primitive_example_design_1.v:10.14-10.22" *)
  wire buft_out;
  (* src = "./rtl/primitive_example_design_1.v:5.11-5.19" *)
  (* src = "./rtl/primitive_example_design_1.v:5.11-5.19" *)
  wire ibuf0_en;
  (* src = "./rtl/primitive_example_design_1.v:5.101-5.110" *)
  (* src = "./rtl/primitive_example_design_1.v:5.101-5.110" *)
  wire ibuf10_en;
  (* src = "./rtl/primitive_example_design_1.v:5.111-5.120" *)
  (* src = "./rtl/primitive_example_design_1.v:5.111-5.120" *)
  wire ibuf11_en;
  (* src = "./rtl/primitive_example_design_1.v:5.121-5.130" *)
  (* src = "./rtl/primitive_example_design_1.v:5.121-5.130" *)
  wire ibuf12_en;
  (* src = "./rtl/primitive_example_design_1.v:5.131-5.140" *)
  (* src = "./rtl/primitive_example_design_1.v:5.131-5.140" *)
  wire ibuf13_en;
  (* src = "./rtl/primitive_example_design_1.v:5.141-5.150" *)
  (* src = "./rtl/primitive_example_design_1.v:5.141-5.150" *)
  wire ibuf14_en;
  (* src = "./rtl/primitive_example_design_1.v:5.151-5.160" *)
  (* src = "./rtl/primitive_example_design_1.v:5.151-5.160" *)
  wire ibuf15_en;
  (* src = "./rtl/primitive_example_design_1.v:5.161-5.170" *)
  (* src = "./rtl/primitive_example_design_1.v:5.161-5.170" *)
  wire ibuf16_en;
  (* src = "./rtl/primitive_example_design_1.v:5.20-5.28" *)
  (* src = "./rtl/primitive_example_design_1.v:5.20-5.28" *)
  wire ibuf1_en;
  (* src = "./rtl/primitive_example_design_1.v:5.29-5.37" *)
  (* src = "./rtl/primitive_example_design_1.v:5.29-5.37" *)
  wire ibuf2_en;
  (* src = "./rtl/primitive_example_design_1.v:5.38-5.46" *)
  (* src = "./rtl/primitive_example_design_1.v:5.38-5.46" *)
  wire ibuf3_en;
  (* src = "./rtl/primitive_example_design_1.v:5.47-5.55" *)
  (* src = "./rtl/primitive_example_design_1.v:5.47-5.55" *)
  wire ibuf4_en;
  (* src = "./rtl/primitive_example_design_1.v:5.56-5.64" *)
  (* src = "./rtl/primitive_example_design_1.v:5.56-5.64" *)
  wire ibuf5_en;
  (* src = "./rtl/primitive_example_design_1.v:5.65-5.73" *)
  (* src = "./rtl/primitive_example_design_1.v:5.65-5.73" *)
  wire ibuf6_en;
  (* src = "./rtl/primitive_example_design_1.v:5.74-5.82" *)
  (* src = "./rtl/primitive_example_design_1.v:5.74-5.82" *)
  wire ibuf7_en;
  (* src = "./rtl/primitive_example_design_1.v:5.83-5.91" *)
  (* src = "./rtl/primitive_example_design_1.v:5.83-5.91" *)
  wire ibuf8_en;
  (* src = "./rtl/primitive_example_design_1.v:5.92-5.100" *)
  (* src = "./rtl/primitive_example_design_1.v:5.92-5.100" *)
  wire ibuf9_en;
  (* src = "./rtl/primitive_example_design_1.v:2.17-2.19" *)
  (* src = "./rtl/primitive_example_design_1.v:2.17-2.19" *)
  wire [2:0] in;
  (* src = "./rtl/primitive_example_design_1.v:4.11-4.19" *)
  (* src = "./rtl/primitive_example_design_1.v:4.11-4.19" *)
  wire mux1_sel;
  (* src = "./rtl/primitive_example_design_1.v:4.20-4.28" *)
  (* src = "./rtl/primitive_example_design_1.v:4.20-4.28" *)
  wire mux2_sel;
  (* src = "./rtl/primitive_example_design_1.v:9.11-9.19" *)
  (* src = "./rtl/primitive_example_design_1.v:9.11-9.19" *)
  wire obuft_oe;
  (* src = "./rtl/primitive_example_design_1.v:7.17-7.25" *)
  (* src = "./rtl/primitive_example_design_1.v:7.17-7.25" *)
  wire [5:0] ram_addr;
  (* src = "./rtl/primitive_example_design_1.v:8.11-8.17" *)
  (* src = "./rtl/primitive_example_design_1.v:8.11-8.17" *)
  wire ram_we;
  (* src = "./rtl/primitive_example_design_1.v:3.16-3.19" *)
  (* src = "./rtl/primitive_example_design_1.v:3.16-3.19" *)
  wire rst;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:11.12-11.13" *)
  wire _119_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:10.12-10.13" *)
  wire _120_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:11.12-11.13" *)
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  (* keep = 32'h00000001 *)
  wire _127_;
  (* keep = 32'h00000001 *)
  (* unused_bits = "1 2 3 4 5 6 7" *)
  wire [7:0] _128_;
  (* unused_bits = "1 2 3 4 5 6 7" *)
  wire [7:0] _129_;
  (* unused_bits = "1 2 3 4 5 6 7 8" *)
  wire [8:0] _130_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:461.28-461.34" *)
  (* unused_bits = "0" *)
  wire _131_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _132_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _133_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _134_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  (* src = "./rtl/primitive_example_design_1.v:21.10-21.19" *)
  wire Q_buff_in;
  (* src = "./rtl/primitive_example_design_1.v:19.18-19.25" *)
  wire acc_out;
  wire _139_;
  wire _140_;
  (* src = "./rtl/primitive_example_design_1.v:14.21-14.32" *)
  wire clk_buf_out;
  (* src = "./rtl/primitive_example_design_1.v:18.10-18.20" *)
  wire dffnre_out;
  (* hdlname = "ff_inst1 D" *)
  (* src = "./rtl/primitive_example_design_1.v:48.15-48.66|./rtl/primitive_example_design_1.v:79.11-79.12" *)
  wire \ff_inst1.D ;
  (* hdlname = "ff_inst1 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:48.15-48.66|./rtl/primitive_example_design_1.v:80.16-80.17" *)
  wire \ff_inst1.Q ;
  (* src = "./rtl/primitive_example_design_1.v:17.21-17.27" *)
  wire g_ibuf;
  (* src = "./rtl/primitive_example_design_1.v:16.24-16.38" *)
  wire i_buf_mux1_sel;
  (* src = "./rtl/primitive_example_design_1.v:16.39-16.53" *)
  wire i_buf_mux2_sel;
  (* src = "./rtl/primitive_example_design_1.v:12.16-12.25" *)
  wire [2:0] i_buf_out;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire [2:0] _157_;
  (* src = "./rtl/primitive_example_design_1.v:23.16-23.29" *)
  wire ibuf_obuft_oe;
  wire _158_;
  (* src = "./rtl/primitive_example_design_1.v:15.10-15.17" *)
  wire lut_out;
  wire _159_;
  (* src = "./rtl/primitive_example_design_1.v:20.10-20.18" *)
  wire mux2_out;
  wire _160_;
  wire [5:0] _161_;
  (* src = "./rtl/primitive_example_design_1.v:17.10-17.13" *)
  wire out;
  (* src = "./rtl/primitive_example_design_1.v:17.14-17.20" *)
  wire p_ibuf;
  wire _162_;
  (* hdlname = "ram_inst addr" *)
  (* src = "./rtl/primitive_example_design_1.v:60.27-60.116|./rtl/primitive_example_design_1.v:94.27-94.31" *)
  wire [5:0] \ram_inst.addr ;
  (* hdlname = "ram_inst we" *)
  (* src = "./rtl/primitive_example_design_1.v:60.27-60.116|./rtl/primitive_example_design_1.v:95.8-95.10" *)
  wire \ram_inst.we ;
  (* src = "./rtl/primitive_example_design_1.v:22.10-22.17" *)
  wire ram_out;
  wire _163_;
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:10.12-10.13" *)
  wire _164_;
  (* src = "./rtl/primitive_example_design_1.v:16.10-16.23" *)
  wire rst_i_buf_out;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) _165_ (
    .Y(ram_out),
    .A({ _127_, _125_, _128_[0] })
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _166_ (
    .O(_153_),
    .EN(1'h1),
    .I(ibuf6_en)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _167_ (
    .O(_144_),
    .EN(1'h1),
    .I(ibuf13_en)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _168_ (
    .O(_163_),
    .EN(1'h1),
    .I(rst)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _169_ (
    .O(_159_),
    .EN(1'h1),
    .I(mux2_sel)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _170_ (
    .O(_136_),
    .EN(1'h1),
    .I(P)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _171_ (
    .O(_161_[0]),
    .EN(1'h1),
    .I(ram_addr[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _172_ (
    .O(_160_),
    .EN(1'h1),
    .I(obuft_oe)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _173_ (
    .O(_161_[2]),
    .EN(1'h1),
    .I(ram_addr[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _174_ (
    .O(_152_),
    .EN(1'h1),
    .I(ibuf5_en)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _175_ (
    .O(_143_),
    .EN(1'h1),
    .I(ibuf12_en)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _176_ (
    .O(_158_),
    .EN(1'h1),
    .I(mux1_sel)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _177_ (
    .O(_146_),
    .EN(1'h1),
    .I(ibuf15_en)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _178_ (
    .O(_157_[1]),
    .EN(1'h1),
    .I(in[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _179_ (
    .O(_147_),
    .EN(1'h1),
    .I(ibuf16_en)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _180_ (
    .O(_154_),
    .EN(1'h1),
    .I(ibuf7_en)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF _181_ (
    .O(buft_out),
    .I(_138_)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _182_ (
    .O(_145_),
    .EN(1'h1),
    .I(ibuf14_en)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _183_ (
    .O(_142_),
    .EN(1'h1),
    .I(ibuf11_en)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _184_ (
    .O(_150_),
    .EN(1'h1),
    .I(ibuf3_en)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _185_ (
    .O(_141_),
    .EN(1'h1),
    .I(ibuf10_en)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _186_ (
    .O(_148_),
    .EN(1'h1),
    .I(ibuf1_en)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _187_ (
    .O(_161_[1]),
    .EN(1'h1),
    .I(ram_addr[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _188_ (
    .O(_155_),
    .EN(1'h1),
    .I(ibuf8_en)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _189_ (
    .O(_157_[2]),
    .EN(1'h1),
    .I(in[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _190_ (
    .O(_161_[5]),
    .EN(1'h1),
    .I(ram_addr[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _191_ (
    .O(_161_[3]),
    .EN(1'h1),
    .I(ram_addr[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _192_ (
    .O(_118_),
    .EN(1'h1),
    .I(clk)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _193_ (
    .O(_151_),
    .EN(1'h1),
    .I(ibuf4_en)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _194_ (
    .O(_149_),
    .EN(1'h1),
    .I(ibuf2_en)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _195_ (
    .O(_161_[4]),
    .EN(1'h1),
    .I(ram_addr[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _196_ (
    .O(_139_),
    .EN(1'h1),
    .I(ibuf0_en)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _197_ (
    .O(_162_),
    .EN(1'h1),
    .I(ram_we)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _198_ (
    .O(_157_[0]),
    .EN(1'h1),
    .I(in[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF _199_ (
    .O(Q),
    .I(_137_)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _200_ (
    .O(_123_),
    .EN(1'h1),
    .I(G)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF _201_ (
    .O(clk_buf_out),
    .I(_140_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF _202_ (
    .O(_122_),
    .I(_124_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _203_ (
    .C(_122_),
    .D(\ram_inst.we ),
    .E(1'h1),
    .Q(_127_),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _204_ (
    .C(_122_),
    .D(Q_buff_in),
    .E(1'h1),
    .Q(_128_[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _205_ (
    .C(_122_),
    .D(_126_),
    .E(1'h1),
    .Q(\ff_inst1.Q ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) _206_ (
    .Y(out),
    .A({ i_buf_mux1_sel, dffnre_out })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) _207_ (
    .Y(_126_),
    .A({ \ff_inst1.D , _163_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _208_ (
    .Y(mux2_out),
    .A({ i_buf_mux2_sel, \ff_inst1.D , acc_out })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h3e)
  ) _209_ (
    .Y(lut_out),
    .A({ i_buf_out[1:0], i_buf_out[2] })
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _210_ (
    .O(_156_),
    .EN(1'h1),
    .I(ibuf9_en)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:58.17-58.93" *)
  CARRY_CHAIN carry_chain_inst (
    .CIN(out),
    .COUT(acc_out),
    .G(g_ibuf),
    .O(\ff_inst1.D ),
    .P(p_ibuf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:25.11-25.63" *)
  I_BUF clk_buf_inst (
    .EN(_139_),
    .I(_122_),
    .O(_140_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:54.11-54.90" *)
  DFFRE ff_inst (
    .C(clk_buf_out),
    .D(mux2_out),
    .E(1'h1),
    .Q(Q_buff_in),
    .R(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:44.12-44.92" *)
  DFFNRE ffn_inst (
    .C(clk_buf_out),
    .D(lut_out),
    .E(1'h1),
    .Q(dffnre_out),
    .R(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:27.11-27.64" *)
  I_BUF ibuf_inst1 (
    .EN(_148_),
    .I(_157_[0]),
    .O(i_buf_out[0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:36.11-36.77" *)
  I_BUF ibuf_inst10 (
    .EN(_141_),
    .I(_161_[0]),
    .O(\ram_inst.addr [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:37.11-37.77" *)
  I_BUF ibuf_inst11 (
    .EN(_142_),
    .I(_161_[1]),
    .O(\ram_inst.addr [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:38.11-38.77" *)
  I_BUF ibuf_inst12 (
    .EN(_143_),
    .I(_161_[2]),
    .O(\ram_inst.addr [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:39.11-39.77" *)
  I_BUF ibuf_inst13 (
    .EN(_144_),
    .I(_161_[3]),
    .O(\ram_inst.addr [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:40.11-40.77" *)
  I_BUF ibuf_inst14 (
    .EN(_145_),
    .I(_161_[4]),
    .O(\ram_inst.addr [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:41.11-41.77" *)
  I_BUF ibuf_inst15 (
    .EN(_146_),
    .I(_161_[5]),
    .O(\ram_inst.addr [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:42.11-42.70" *)
  I_BUF ibuf_inst16 (
    .EN(_147_),
    .I(_160_),
    .O(ibuf_obuft_oe)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:28.11-28.64" *)
  I_BUF ibuf_inst2 (
    .EN(_149_),
    .I(_157_[1]),
    .O(i_buf_out[1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:29.11-29.64" *)
  I_BUF ibuf_inst3 (
    .EN(_150_),
    .I(_157_[2]),
    .O(i_buf_out[2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:30.11-30.63" *)
  I_BUF ibuf_inst4 (
    .EN(_151_),
    .I(_163_),
    .O(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:31.11-31.69" *)
  I_BUF ibuf_inst5 (
    .EN(_152_),
    .I(_158_),
    .O(i_buf_mux1_sel)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:32.11-32.69" *)
  I_BUF ibuf_inst6 (
    .EN(_153_),
    .I(_159_),
    .O(i_buf_mux2_sel)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:33.11-33.54" *)
  I_BUF ibuf_inst7 (
    .EN(_154_),
    .I(_136_),
    .O(p_ibuf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:34.11-34.54" *)
  I_BUF ibuf_inst8 (
    .EN(_155_),
    .I(_123_),
    .O(g_ibuf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:35.11-35.65" *)
  I_BUF ibuf_inst9 (
    .EN(_156_),
    .I(_162_),
    .O(\ram_inst.we )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:52.11-52.42" *)
  O_BUF o_buff_inst (
    .I(ram_out),
    .O(_137_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_1.v:50.12-50.65" *)
  O_BUFT obuft_inst (
    .I(\ff_inst1.Q ),
    .O(_138_),
    .T(ibuf_obuft_oe)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_scratch/scratch/eda/behzad/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2" *)
  TDP_RAM18KX2 #(
    .INIT1(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT1_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A1(32'h00000009),
    .READ_WIDTH_A2(32'sh00000001),
    .READ_WIDTH_B1(32'h00000009),
    .READ_WIDTH_B2(32'sh00000001),
    .WRITE_WIDTH_A1(32'h00000009),
    .WRITE_WIDTH_A2(32'sh00000001),
    .WRITE_WIDTH_B1(32'h00000009),
    .WRITE_WIDTH_B2(32'sh00000001)
  ) \ram_inst.ram.0.0  (
    .ADDR_A1({ 5'h00, \ram_inst.addr , 3'h0 }),
    .ADDR_A2(14'hxxxx),
    .ADDR_B1({ 5'h00, \ram_inst.addr , 3'h0 }),
    .ADDR_B2(14'hxxxx),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1({ 1'h0, \ram_inst.we  }),
    .BE_B2(2'hx),
    .CLK_A1(_122_),
    .CLK_A2(1'hx),
    .CLK_B1(_122_),
    .CLK_B2(1'hx),
    .RDATA_A1({ _132_[15:9], _130_[8], _129_[7:1], _125_ }),
    .RDATA_A2({ _133_[15:1], _131_ }),
    .RDATA_B1(_134_[15:0]),
    .RDATA_B2(_135_[15:0]),
    .REN_A1(1'h1),
    .REN_A2(1'hx),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .RPARITY_A1(_132_[17:16]),
    .RPARITY_A2(_133_[17:16]),
    .RPARITY_B1(_134_[17:16]),
    .RPARITY_B2(_135_[17:16]),
    .WDATA_A1(16'hxxxx),
    .WDATA_A2(16'hxxxx),
    .WDATA_B1({ 15'bxxxxxxxx0000000, Q_buff_in }),
    .WDATA_B2(16'hxxxx),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(\ram_inst.we ),
    .WEN_B2(1'hx),
    .WPARITY_A1(2'hx),
    .WPARITY_A2(2'hx),
    .WPARITY_B1(2'hx),
    .WPARITY_B2(2'hx)
  );
  assign _133_[0] = _131_;
  assign _132_[8:0] = { _130_[8], _129_[7:1], _125_ };
  assign _130_[7:0] = { _129_[7:1], _125_ };
  assign _129_[0] = _125_;
  assign _128_[6:1] = { _128_[7], _128_[7], _128_[7], _128_[7], _128_[7], _128_[7] };
  assign _124_ = _118_;
endmodule
