# I2C Master-Slave Communication for Basys3

Basys3 FPGA ë³´ë“œë¥¼ ì‚¬ìš©í•œ I2C í†µì‹  í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.

## í”„ë¡œì íŠ¸ ê°œìš”

ë‘ ê°œì˜ Basys3 ë³´ë“œë¥¼ I2C í”„ë¡œí† ì½œë¡œ ì—°ê²°í•˜ì—¬ ë°ì´í„°ë¥¼ ì†¡ìˆ˜ì‹ í•˜ëŠ” í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.
- **Master Board**: I2C ë§ˆìŠ¤í„°ë¡œ ë™ì‘, ë°ì´í„° ì „ì†¡ ì£¼ë„
- **Slave Board**: I2C ìŠ¬ë ˆì´ë¸Œë¡œ ë™ì‘, ì£¼ì†Œ 0x55ë¡œ ì‘ë‹µ

## ì£¼ìš” ì‚¬ì–‘

- **System Clock**: 100 MHz
- **SCL Frequency**: 100 kHz (í‘œì¤€ ëª¨ë“œ)
- **Data Transfer**: 1 byte per transaction
- **Addressing**: 7-bit (0x55)
- **Bus Control**: Tri-state SDA, open-drain emulation

## íŒŒì¼ êµ¬ì¡°

```
â”œâ”€â”€ docs/                   # ë¬¸ì„œ
â”‚   â””â”€â”€ spec.md            # ìƒì„¸ ìŠ¤í™
â”œâ”€â”€ rtl/                   # RTL ì†ŒìŠ¤
â”‚   â”œâ”€â”€ i2c_master.sv      # I2C Master (ë‹¨ì¼ íŒŒì¼)
â”‚   â””â”€â”€ i2c_slave.sv       # I2C Slave (TODO)
â”œâ”€â”€ tb/                    # í…ŒìŠ¤íŠ¸ë²¤ì¹˜
â”‚   â””â”€â”€ i2c_master_tb.sv   # Master TB
â”œâ”€â”€ constraints/           # XDC ì œì•½ íŒŒì¼
â”‚   â”œâ”€â”€ basys3_i2c_master.xdc
â”‚   â””â”€â”€ basys3_i2c_slave.xdc
â””â”€â”€ hw/                    # Vivado í”„ë¡œì íŠ¸
```

## í•€ ë°°ì¹˜

### Master Board (JB PMOD)
- **JB1 (A14)**: SCL
- **JB2 (A16)**: SDA
- **GND**: Common ground

### Slave Board (JA PMOD)
- **JA1 (J1)**: SCL
- **JA2 (L2)**: SDA
- **GND**: Common ground

## ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰

```bash
# Master í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ì‹¤í–‰
cd tb/
iverilog -g2012 -o i2c_master_tb.out \
    ../rtl/i2c_master.sv \
    i2c_master_tb.sv
vvp i2c_master_tb.out
gtkwave i2c_master_tb.vcd
```

## êµ¬í˜„ ìƒíƒœ

- âœ… I2C Master êµ¬í˜„ ì™„ë£Œ
- âœ… Master í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ì™„ë£Œ
- âœ… ì œì•½ íŒŒì¼ ì‘ì„± ì™„ë£Œ
- ğŸ”„ I2C Slave êµ¬í˜„ ì¤‘
- ğŸ“‹ í†µí•© í…ŒìŠ¤íŠ¸ ì˜ˆì •

## ì°¸ê³  ë¬¸ì„œ

- [ìƒì„¸ ìŠ¤í™](docs/spec.md)
- [I2C Protocol Standard](https://www.nxp.com/docs/en/user-guide/UM10204.pdf)

## ë¼ì´ì„ ìŠ¤

MIT License

## ì‘ì„±ì

2025-11-11