{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684641659975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684641659991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 21 12:00:59 2023 " "Processing started: Sun May 21 12:00:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684641659991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641659991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key_clock -c key_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off key_clock -c key_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641659991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684641662705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684641662705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_4khz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_4khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_4Khz " "Found entity 1: clk_div_4Khz" {  } { { "clk_div_4Khz.v" "" { Text "D:/051501/key_/clk_div_4Khz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641675126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641675126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file key_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_clock " "Found entity 1: key_clock" {  } { { "key_clock.v" "" { Text "D:/051501/key_/key_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641675142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641675142 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7_scan.v(150) " "Verilog HDL information at seg7_scan.v(150): always construct contains both blocking and non-blocking assignments" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684641675142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_scan " "Found entity 1: seg7_scan" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641675142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641675142 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key_scan.v(130) " "Verilog HDL information at key_scan.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684641675157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file key_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_scan " "Found entity 1: key_scan" {  } { { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641675157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641675157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_25hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_25hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_25hz " "Found entity 1: clk_div_25hz" {  } { { "clk_div_25hz.v" "" { Text "D:/051501/key_/clk_div_25hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641675157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641675157 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(13) " "Verilog HDL information at control.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "control.v" "" { Text "D:/051501/key_/control.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684641675173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/051501/key_/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641675173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641675173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runing.v 1 1 " "Found 1 design units, including 1 entities, in source file runing.v" { { "Info" "ISGN_ENTITY_NAME" "1 runing " "Found entity 1: runing" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641675173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641675173 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_vale key_clock.v(30) " "Verilog HDL Implicit Net warning at key_clock.v(30): created implicit net for \"key_vale\"" {  } { { "key_clock.v" "" { Text "D:/051501/key_/key_clock.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641675173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "key_clock " "Elaborating entity \"key_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684641676110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_4Khz clk_div_4Khz:U1 " "Elaborating entity \"clk_div_4Khz\" for hierarchy \"clk_div_4Khz:U1\"" {  } { { "key_clock.v" "U1" { Text "D:/051501/key_/key_clock.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641676110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_25hz clk_div_25hz:U4 " "Elaborating entity \"clk_div_25hz\" for hierarchy \"clk_div_25hz:U4\"" {  } { { "key_clock.v" "U4" { Text "D:/051501/key_/key_clock.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641676110 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_div_25hz.v(34) " "Verilog HDL assignment warning at clk_div_25hz.v(34): truncated value with size 32 to match size of target (25)" {  } { { "clk_div_25hz.v" "" { Text "D:/051501/key_/clk_div_25hz.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676110 "|key_clock|clk_div_25hz:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_scan key_scan:U3 " "Elaborating entity \"key_scan\" for hierarchy \"key_scan:U3\"" {  } { { "key_clock.v" "U3" { Text "D:/051501/key_/key_clock.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641676110 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 key_scan.v(180) " "Verilog HDL assignment warning at key_scan.v(180): truncated value with size 32 to match size of target (6)" {  } { { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676110 "|key_clock|key_scan:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 key_scan.v(181) " "Verilog HDL assignment warning at key_scan.v(181): truncated value with size 32 to match size of target (6)" {  } { { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676110 "|key_clock|key_scan:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 key_scan.v(182) " "Verilog HDL assignment warning at key_scan.v(182): truncated value with size 32 to match size of target (6)" {  } { { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676110 "|key_clock|key_scan:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 key_scan.v(190) " "Verilog HDL assignment warning at key_scan.v(190): truncated value with size 32 to match size of target (6)" {  } { { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676110 "|key_clock|key_scan:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 key_scan.v(191) " "Verilog HDL assignment warning at key_scan.v(191): truncated value with size 32 to match size of target (6)" {  } { { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676110 "|key_clock|key_scan:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 key_scan.v(192) " "Verilog HDL assignment warning at key_scan.v(192): truncated value with size 32 to match size of target (6)" {  } { { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676110 "|key_clock|key_scan:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runing runing:U6 " "Elaborating entity \"runing\" for hierarchy \"runing:U6\"" {  } { { "key_clock.v" "U6" { Text "D:/051501/key_/key_clock.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 runing.v(23) " "Verilog HDL assignment warning at runing.v(23): truncated value with size 32 to match size of target (25)" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|runing:U6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 runing.v(46) " "Verilog HDL assignment warning at runing.v(46): truncated value with size 32 to match size of target (6)" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|runing:U6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 runing.v(49) " "Verilog HDL assignment warning at runing.v(49): truncated value with size 32 to match size of target (6)" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|runing:U6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 runing.v(55) " "Verilog HDL assignment warning at runing.v(55): truncated value with size 32 to match size of target (6)" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|runing:U6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_scan seg7_scan:U2 " "Elaborating entity \"seg7_scan\" for hierarchy \"seg7_scan:U2\"" {  } { { "key_clock.v" "U2" { Text "D:/051501/key_/key_clock.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec seg7_scan.v(155) " "Verilog HDL Always Construct warning at seg7_scan.v(155): variable \"sec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 seg7_scan.v(155) " "Verilog HDL assignment warning at seg7_scan.v(155): truncated value with size 32 to match size of target (7)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7_scan.v(157) " "Verilog HDL Case Statement warning at seg7_scan.v(157): incomplete case statement has no default case item" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 157 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec seg7_scan.v(172) " "Verilog HDL Always Construct warning at seg7_scan.v(172): variable \"sec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 seg7_scan.v(172) " "Verilog HDL assignment warning at seg7_scan.v(172): truncated value with size 32 to match size of target (7)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7_scan.v(174) " "Verilog HDL Case Statement warning at seg7_scan.v(174): incomplete case statement has no default case item" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 174 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min seg7_scan.v(189) " "Verilog HDL Always Construct warning at seg7_scan.v(189): variable \"min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 seg7_scan.v(189) " "Verilog HDL assignment warning at seg7_scan.v(189): truncated value with size 32 to match size of target (7)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7_scan.v(191) " "Verilog HDL Case Statement warning at seg7_scan.v(191): incomplete case statement has no default case item" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 191 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min seg7_scan.v(207) " "Verilog HDL Always Construct warning at seg7_scan.v(207): variable \"min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 seg7_scan.v(207) " "Verilog HDL assignment warning at seg7_scan.v(207): truncated value with size 32 to match size of target (7)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7_scan.v(209) " "Verilog HDL Case Statement warning at seg7_scan.v(209): incomplete case statement has no default case item" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 209 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hou seg7_scan.v(224) " "Verilog HDL Always Construct warning at seg7_scan.v(224): variable \"hou\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 seg7_scan.v(224) " "Verilog HDL assignment warning at seg7_scan.v(224): truncated value with size 32 to match size of target (7)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7_scan.v(226) " "Verilog HDL Case Statement warning at seg7_scan.v(226): incomplete case statement has no default case item" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 226 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hou seg7_scan.v(241) " "Verilog HDL Always Construct warning at seg7_scan.v(241): variable \"hou\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 seg7_scan.v(241) " "Verilog HDL assignment warning at seg7_scan.v(241): truncated value with size 32 to match size of target (7)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7_scan.v(243) " "Verilog HDL Case Statement warning at seg7_scan.v(243): incomplete case statement has no default case item" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 243 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7_scan.v(152) " "Verilog HDL Case Statement warning at seg7_scan.v(152): incomplete case statement has no default case item" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 152 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "seg7_scan.v(152) " "Verilog HDL Case Statement information at seg7_scan.v(152): all case item expressions in this case statement are onehot" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 152 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val seg7_scan.v(150) " "Verilog HDL Always Construct warning at seg7_scan.v(150): inferring latch(es) for variable \"val\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SEL seg7_scan.v(150) " "Verilog HDL Always Construct warning at seg7_scan.v(150): inferring latch(es) for variable \"SEL\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DIG_OUT seg7_scan.v(150) " "Verilog HDL Always Construct warning at seg7_scan.v(150): inferring latch(es) for variable \"DIG_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIG_OUT\[0\] seg7_scan.v(150) " "Inferred latch for \"DIG_OUT\[0\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIG_OUT\[1\] seg7_scan.v(150) " "Inferred latch for \"DIG_OUT\[1\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIG_OUT\[2\] seg7_scan.v(150) " "Inferred latch for \"DIG_OUT\[2\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIG_OUT\[3\] seg7_scan.v(150) " "Inferred latch for \"DIG_OUT\[3\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIG_OUT\[4\] seg7_scan.v(150) " "Inferred latch for \"DIG_OUT\[4\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIG_OUT\[5\] seg7_scan.v(150) " "Inferred latch for \"DIG_OUT\[5\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIG_OUT\[6\] seg7_scan.v(150) " "Inferred latch for \"DIG_OUT\[6\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIG_OUT\[7\] seg7_scan.v(150) " "Inferred latch for \"DIG_OUT\[7\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[0\] seg7_scan.v(150) " "Inferred latch for \"SEL\[0\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[1\] seg7_scan.v(150) " "Inferred latch for \"SEL\[1\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[2\] seg7_scan.v(150) " "Inferred latch for \"SEL\[2\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[3\] seg7_scan.v(150) " "Inferred latch for \"SEL\[3\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[4\] seg7_scan.v(150) " "Inferred latch for \"SEL\[4\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[5\] seg7_scan.v(150) " "Inferred latch for \"SEL\[5\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641676157 "|key_clock|seg7_scan:U2"}
{ "Warning" "WSGN_SEARCH_FILE" "music_top.v 1 1 " "Using design file music_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 music_top " "Found entity 1: music_top" {  } { { "music_top.v" "" { Text "D:/051501/key_/music_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641676235 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684641676235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_top music_top:music " "Elaborating entity \"music_top\" for hierarchy \"music_top:music\"" {  } { { "key_clock.v" "music" { Text "D:/051501/key_/key_clock.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641676235 ""}
{ "Warning" "WSGN_SEARCH_FILE" "music_hz.v 1 1 " "Using design file music_hz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 music_hz " "Found entity 1: music_hz" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641676313 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_hz music_top:music\|music_hz:hz0 " "Elaborating entity \"music_hz\" for hierarchy \"music_top:music\|music_hz:hz0\"" {  } { { "music_top.v" "hz0" { Text "D:/051501/key_/music_top.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(12) " "Verilog HDL assignment warning at music_hz.v(12): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(13) " "Verilog HDL assignment warning at music_hz.v(13): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(14) " "Verilog HDL assignment warning at music_hz.v(14): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(15) " "Verilog HDL assignment warning at music_hz.v(15): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(16) " "Verilog HDL assignment warning at music_hz.v(16): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(17) " "Verilog HDL assignment warning at music_hz.v(17): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(18) " "Verilog HDL assignment warning at music_hz.v(18): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(19) " "Verilog HDL assignment warning at music_hz.v(19): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(20) " "Verilog HDL assignment warning at music_hz.v(20): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(21) " "Verilog HDL assignment warning at music_hz.v(21): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(22) " "Verilog HDL assignment warning at music_hz.v(22): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(23) " "Verilog HDL assignment warning at music_hz.v(23): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(24) " "Verilog HDL assignment warning at music_hz.v(24): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(25) " "Verilog HDL assignment warning at music_hz.v(25): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(26) " "Verilog HDL assignment warning at music_hz.v(26): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(27) " "Verilog HDL assignment warning at music_hz.v(27): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(28) " "Verilog HDL assignment warning at music_hz.v(28): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(29) " "Verilog HDL assignment warning at music_hz.v(29): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(30) " "Verilog HDL assignment warning at music_hz.v(30): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(31) " "Verilog HDL assignment warning at music_hz.v(31): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(32) " "Verilog HDL assignment warning at music_hz.v(32): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(33) " "Verilog HDL assignment warning at music_hz.v(33): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(34) " "Verilog HDL assignment warning at music_hz.v(34): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(35) " "Verilog HDL assignment warning at music_hz.v(35): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(36) " "Verilog HDL assignment warning at music_hz.v(36): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(37) " "Verilog HDL assignment warning at music_hz.v(37): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(38) " "Verilog HDL assignment warning at music_hz.v(38): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(39) " "Verilog HDL assignment warning at music_hz.v(39): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641676313 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WSGN_SEARCH_FILE" "music_rom.v 1 1 " "Using design file music_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 music_rom " "Found entity 1: music_rom" {  } { { "music_rom.v" "" { Text "D:/051501/key_/music_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641676376 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684641676376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_rom music_top:music\|music_rom:hz_rom " "Elaborating entity \"music_rom\" for hierarchy \"music_top:music\|music_rom:hz_rom\"" {  } { { "music_top.v" "hz_rom" { Text "D:/051501/key_/music_top.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641676376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram music_top:music\|music_rom:hz_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"music_top:music\|music_rom:hz_rom\|altsyncram:altsyncram_component\"" {  } { { "music_rom.v" "altsyncram_component" { Text "D:/051501/key_/music_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641676595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "music_top:music\|music_rom:hz_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"music_top:music\|music_rom:hz_rom\|altsyncram:altsyncram_component\"" {  } { { "music_rom.v" "" { Text "D:/051501/key_/music_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641676595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "music_top:music\|music_rom:hz_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"music_top:music\|music_rom:hz_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../src/ipcore/music_hz.mif " "Parameter \"init_file\" = \"../src/ipcore/music_hz.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676595 ""}  } { { "music_rom.v" "" { Text "D:/051501/key_/music_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684641676595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hka1 " "Found entity 1: altsyncram_hka1" {  } { { "db/altsyncram_hka1.tdf" "" { Text "D:/051501/key_/db/altsyncram_hka1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641676720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641676720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hka1 music_top:music\|music_rom:hz_rom\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated " "Elaborating entity \"altsyncram_hka1\" for hierarchy \"music_top:music\|music_rom:hz_rom\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641676720 ""}
{ "Warning" "WSGN_SEARCH_FILE" "music_time_rom.v 1 1 " "Using design file music_time_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 music_time_rom " "Found entity 1: music_time_rom" {  } { { "music_time_rom.v" "" { Text "D:/051501/key_/music_time_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641676813 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684641676813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_time_rom music_top:music\|music_time_rom:time_rom " "Elaborating entity \"music_time_rom\" for hierarchy \"music_top:music\|music_time_rom:time_rom\"" {  } { { "music_top.v" "time_rom" { Text "D:/051501/key_/music_top.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641676813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram music_top:music\|music_time_rom:time_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"music_top:music\|music_time_rom:time_rom\|altsyncram:altsyncram_component\"" {  } { { "music_time_rom.v" "altsyncram_component" { Text "D:/051501/key_/music_time_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641676845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "music_top:music\|music_time_rom:time_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"music_top:music\|music_time_rom:time_rom\|altsyncram:altsyncram_component\"" {  } { { "music_time_rom.v" "" { Text "D:/051501/key_/music_time_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641676845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "music_top:music\|music_time_rom:time_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"music_top:music\|music_time_rom:time_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../src/ipcore/music_time.mif " "Parameter \"init_file\" = \"../src/ipcore/music_time.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641676845 ""}  } { { "music_time_rom.v" "" { Text "D:/051501/key_/music_time_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684641676845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uqa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uqa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uqa1 " "Found entity 1: altsyncram_uqa1" {  } { { "db/altsyncram_uqa1.tdf" "" { Text "D:/051501/key_/db/altsyncram_uqa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641676954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641676954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uqa1 music_top:music\|music_time_rom:time_rom\|altsyncram:altsyncram_component\|altsyncram_uqa1:auto_generated " "Elaborating entity \"altsyncram_uqa1\" for hierarchy \"music_top:music\|music_time_rom:time_rom\|altsyncram:altsyncram_component\|altsyncram_uqa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641676954 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_scan:U2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_scan:U2\|Mod0\"" {  } { { "seg7_scan.v" "Mod0" { Text "D:/051501/key_/seg7_scan.v" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684641677735 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_scan:U2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_scan:U2\|Mod1\"" {  } { { "seg7_scan.v" "Mod1" { Text "D:/051501/key_/seg7_scan.v" 189 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684641677735 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_scan:U2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_scan:U2\|Mod2\"" {  } { { "seg7_scan.v" "Mod2" { Text "D:/051501/key_/seg7_scan.v" 224 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684641677735 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "music_top:music\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"music_top:music\|Mult0\"" {  } { { "music_top.v" "Mult0" { Text "D:/051501/key_/music_top.v" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684641677735 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1684641677735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg7_scan:U2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg7_scan:U2\|lpm_divide:Mod0\"" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641677938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg7_scan:U2\|lpm_divide:Mod0 " "Instantiated megafunction \"seg7_scan:U2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641677938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641677938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641677938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641677938 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684641677938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "D:/051501/key_/db/lpm_divide_k9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641678048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641678048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/051501/key_/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641678126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641678126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "D:/051501/key_/db/alt_u_div_64f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641678204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641678204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/051501/key_/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641678313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641678313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/051501/key_/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641678423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641678423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg7_scan:U2\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"seg7_scan:U2\|lpm_divide:Mod2\"" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 224 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641678501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg7_scan:U2\|lpm_divide:Mod2 " "Instantiated megafunction \"seg7_scan:U2\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641678501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641678501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641678501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641678501 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 224 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684641678501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "music_top:music\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"music_top:music\|lpm_mult:Mult0\"" {  } { { "music_top.v" "" { Text "D:/051501/key_/music_top.v" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641678735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "music_top:music\|lpm_mult:Mult0 " "Instantiated megafunction \"music_top:music\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641678735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 23 " "Parameter \"LPM_WIDTHB\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641678735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641678735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641678735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641678735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641678735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641678735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641678735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641678735 ""}  } { { "music_top.v" "" { Text "D:/051501/key_/music_top.v" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684641678735 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "music_top:music\|lpm_mult:Mult0\|multcore:mult_core music_top:music\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"music_top:music\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"music_top:music\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "music_top.v" "" { Text "D:/051501/key_/music_top.v" 72 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641679017 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "music_top:music\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder music_top:music\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"music_top:music\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"music_top:music\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "music_top.v" "" { Text "D:/051501/key_/music_top.v" 72 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641679188 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "music_top:music\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] music_top:music\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"music_top:music\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"music_top:music\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "music_top.v" "" { Text "D:/051501/key_/music_top.v" 72 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641679423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "D:/051501/key_/db/add_sub_rgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641679548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641679548 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "music_top:music\|lpm_mult:Mult0\|altshift:external_latency_ffs music_top:music\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"music_top:music\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"music_top:music\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "music_top.v" "" { Text "D:/051501/key_/music_top.v" 72 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641679688 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1684641680235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7_scan:U2\|DIG_OUT\[0\] " "Latch seg7_scan:U2\|DIG_OUT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg7_scan:U2\|current_state.SEL_hou0 " "Ports D and ENA on the latch are fed by the same signal seg7_scan:U2\|current_state.SEL_hou0" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684641680251 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684641680251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7_scan:U2\|DIG_OUT\[1\] " "Latch seg7_scan:U2\|DIG_OUT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg7_scan:U2\|current_state.SEL_hou0 " "Ports D and ENA on the latch are fed by the same signal seg7_scan:U2\|current_state.SEL_hou0" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684641680251 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684641680251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7_scan:U2\|DIG_OUT\[2\] " "Latch seg7_scan:U2\|DIG_OUT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg7_scan:U2\|current_state.SEL_hou0 " "Ports D and ENA on the latch are fed by the same signal seg7_scan:U2\|current_state.SEL_hou0" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684641680251 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684641680251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7_scan:U2\|DIG_OUT\[3\] " "Latch seg7_scan:U2\|DIG_OUT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg7_scan:U2\|current_state.SEL_hou0 " "Ports D and ENA on the latch are fed by the same signal seg7_scan:U2\|current_state.SEL_hou0" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684641680251 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684641680251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7_scan:U2\|DIG_OUT\[4\] " "Latch seg7_scan:U2\|DIG_OUT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg7_scan:U2\|current_state.SEL_hou0 " "Ports D and ENA on the latch are fed by the same signal seg7_scan:U2\|current_state.SEL_hou0" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684641680251 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684641680251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7_scan:U2\|DIG_OUT\[5\] " "Latch seg7_scan:U2\|DIG_OUT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg7_scan:U2\|current_state.SEL_hou0 " "Ports D and ENA on the latch are fed by the same signal seg7_scan:U2\|current_state.SEL_hou0" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684641680251 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684641680251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7_scan:U2\|DIG_OUT\[6\] " "Latch seg7_scan:U2\|DIG_OUT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg7_scan:U2\|current_state.SEL_hou0 " "Ports D and ENA on the latch are fed by the same signal seg7_scan:U2\|current_state.SEL_hou0" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684641680251 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684641680251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7_scan:U2\|DIG_OUT\[7\] " "Latch seg7_scan:U2\|DIG_OUT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg7_scan:U2\|current_state.SEL_hou0 " "Ports D and ENA on the latch are fed by the same signal seg7_scan:U2\|current_state.SEL_hou0" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684641680251 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684641680251 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 50 -1 0 } } { "music_top.v" "" { Text "D:/051501/key_/music_top.v" 7 -1 0 } } { "music_top.v" "" { Text "D:/051501/key_/music_top.v" 72 -1 0 } } { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 140 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1684641680251 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1684641680251 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684641681032 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684641682376 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/051501/key_/output_files/key_clock.map.smsg " "Generated suppressed messages file D:/051501/key_/output_files/key_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641682454 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684641682688 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641682688 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "key_clock.v" "" { Text "D:/051501/key_/key_clock.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684641683016 "|key_clock|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "key_clock.v" "" { Text "D:/051501/key_/key_clock.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684641683016 "|key_clock|key2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684641683016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1009 " "Implemented 1009 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684641683016 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684641683016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "946 " "Implemented 946 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684641683016 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684641683016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684641683016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684641683063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 21 12:01:23 2023 " "Processing ended: Sun May 21 12:01:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684641683063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684641683063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684641683063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641683063 ""}
