

<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      <link rel="icon" href="">
    
    
      
        <title>1. RISC-V VeeR EL2 Programmer’s Reference Manual - RISC-V VeeR EL2 Programmer's Reference Manual  documentation</title>
      
    
    
      
        
        
      
      

    
    
    
      
        
        
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
        <link rel="stylesheet" type="text/css" href="_static/sphinx_immaterial_theme.c5589c0bd87d933a4.min.css?v=eeeb54bc" />
        <link rel="stylesheet" type="text/css" href="_static/main.css" />
    <script>__md_scope=new URL(".",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    
    
      
    
    
    
    
    <body dir="ltr" data-md-color-scheme="slate" data-md-color-primary="teal" data-md-color-accent="white">
  
    
    
      <script>var palette=__md_get("__palette");if(palette&&"object"==typeof palette.color)for(var key of Object.keys(palette.color))document.body.setAttribute("data-md-color-"+key,palette.color[key])</script>
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

<header class="md-header" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="index.html" title="RISC-V VeeR EL2 Programmer&#39;s Reference Manual  documentation" class="md-header__button md-logo" aria-label="RISC-V VeeR EL2 Programmer's Reference Manual  documentation" data-md-component="logo">
      <img src="_static/white.svg" alt="logo">
    </a>
    <label class="md-header__button md-icon" for="__drawer">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            RISC-V VeeR EL2 Programmer's Reference Manual  documentation
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              1. RISC-V VeeR EL2 Programmer’s Reference Manual
            
          </span>
        </div>
      </div>
    </div>
    
      <form class="md-header__option" data-md-component="palette">
        
          
          
          <input class="md-option" data-md-color-media="" data-md-color-scheme="slate" data-md-color-primary="teal" data-md-color-accent="white"  aria-label="Switch to light mode"  type="radio" name="__palette" id="__palette_1">
          
            <label class="md-header__button md-icon" title="Switch to light mode" for="__palette_2" hidden>
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 7a5 5 0 0 1 5 5 5 5 0 0 1-5 5 5 5 0 0 1-5-5 5 5 0 0 1 5-5m0 2a3 3 0 0 0-3 3 3 3 0 0 0 3 3 3 3 0 0 0 3-3 3 3 0 0 0-3-3m0-7 2.39 3.42C13.65 5.15 12.84 5 12 5c-.84 0-1.65.15-2.39.42L12 2M3.34 7l4.16-.35A7.2 7.2 0 0 0 5.94 8.5c-.44.74-.69 1.5-.83 2.29L3.34 7m.02 10 1.76-3.77a7.131 7.131 0 0 0 2.38 4.14L3.36 17M20.65 7l-1.77 3.79a7.023 7.023 0 0 0-2.38-4.15l4.15.36m-.01 10-4.14.36c.59-.51 1.12-1.14 1.54-1.86.42-.73.69-1.5.83-2.29L20.64 17M12 22l-2.41-3.44c.74.27 1.55.44 2.41.44.82 0 1.63-.17 2.37-.44L12 22Z"/></svg>
            </label>
          
        
          
          
          <input class="md-option" data-md-color-media="" data-md-color-scheme="default" data-md-color-primary="teal" data-md-color-accent="deep-orange"  aria-label="Switch to dark mode"  type="radio" name="__palette" id="__palette_2">
          
            <label class="md-header__button md-icon" title="Switch to dark mode" for="__palette_1" hidden>
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="m17.75 4.09-2.53 1.94.91 3.06-2.63-1.81-2.63 1.81.91-3.06-2.53-1.94L12.44 4l1.06-3 1.06 3 3.19.09m3.5 6.91-1.64 1.25.59 1.98-1.7-1.17-1.7 1.17.59-1.98L15.75 11l2.06-.05L18.5 9l.69 1.95 2.06.05m-2.28 4.95c.83-.08 1.72 1.1 1.19 1.85-.32.45-.66.87-1.08 1.27C15.17 23 8.84 23 4.94 19.07c-3.91-3.9-3.91-10.24 0-14.14.4-.4.82-.76 1.27-1.08.75-.53 1.93.36 1.85 1.19-.27 2.86.69 5.83 2.89 8.02a9.96 9.96 0 0 0 8.02 2.89m-1.64 2.02a12.08 12.08 0 0 1-7.8-3.47c-2.17-2.19-3.33-5-3.49-7.82-2.81 3.14-2.7 7.96.31 10.98 3.02 3.01 7.84 3.12 10.98.31Z"/></svg>
            </label>
          
        
      </form>
    
    
    
    
      <label class="md-header__button md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    


  

<nav class="md-nav md-nav--primary md-nav--integrated" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="index.html" title="RISC-V VeeR EL2 Programmer&#39;s Reference Manual  documentation" class="md-nav__button md-logo" aria-label="RISC-V VeeR EL2 Programmer's Reference Manual  documentation" data-md-component="logo">
      <img src="_static/white.svg" alt="logo">
    </a>
    RISC-V VeeR EL2 Programmer's Reference Manual  documentation
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
      

  
  
    
  
    
  
  
    <li class="md-nav__item md-nav__item--active">
      
      
      <input class="md-nav__toggle md-toggle" data-md-toggle="toc" type="checkbox" id="__toc">
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          <span class="md-ellipsis">RISC-<wbr>V Vee<wbr>R EL2 Programmer’s Reference Manual</span>
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="#" class="md-nav__link md-nav__link--active">
        <span class="md-ellipsis">RISC-<wbr>V Vee<wbr>R EL2 Programmer’s Reference Manual</span>
      </a>
      
        

<nav class="md-nav md-nav--secondary">
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#document-revision-history" class="md-nav__link">
    <span class="md-ellipsis">Document Revision History</span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#reference-documents" class="md-nav__link">
    <span class="md-ellipsis">Reference Documents</span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#abbreviations" class="md-nav__link">
    <span class="md-ellipsis">Abbreviations</span>
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="overview.html" class="md-nav__link">
        <span class="md-ellipsis">Core Overview</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="memory-map.html" class="md-nav__link">
        <span class="md-ellipsis">Memory Map</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="error-protection.html" class="md-nav__link">
        <span class="md-ellipsis">Memory Error Protection</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="dual-core-lock-step.html" class="md-nav__link">
        <span class="md-ellipsis">Dual-<wbr>Core Lockstep <wbr>(DCLS)</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="timers.html" class="md-nav__link">
        <span class="md-ellipsis">Internal Timers</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="power.html" class="md-nav__link">
        <span class="md-ellipsis">Power Management and Multi-<wbr>Core Debug Control</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="interrupts.html" class="md-nav__link">
        <span class="md-ellipsis">External Interrupts</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="performance.html" class="md-nav__link">
        <span class="md-ellipsis">Performance Monitoring</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="cache.html" class="md-nav__link">
        <span class="md-ellipsis">Cache Control</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="debugging.html" class="md-nav__link">
        <span class="md-ellipsis">Debug Support</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="core-control.html" class="md-nav__link">
        <span class="md-ellipsis">Low-<wbr>Level Core Control</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="adaptations.html" class="md-nav__link">
        <span class="md-ellipsis">Standard RISC-<wbr>V CSRs with Core-<wbr>Specific Adaptations</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="csrs.html" class="md-nav__link">
        <span class="md-ellipsis">CSR Address Map</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="interrupt-priority.html" class="md-nav__link">
        <span class="md-ellipsis">Interrupt Priorities</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="clocks.html" class="md-nav__link">
        <span class="md-ellipsis">Clock And Reset</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="complex-ports.html" class="md-nav__link">
        <span class="md-ellipsis">Complex Port List</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="build-args.html" class="md-nav__link">
        <span class="md-ellipsis">Build Arguments</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="tests.html" class="md-nav__link">
        <span class="md-ellipsis">Compliance Test Suite Failures</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="errata.html" class="md-nav__link">
        <span class="md-ellipsis">Errata</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="physical-memory-protection.html" class="md-nav__link">
        <span class="md-ellipsis">Physical Memory Protection</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="user-mode.html" class="md-nav__link">
        <span class="md-ellipsis">User Mode</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="verification.html" class="md-nav__link">
        <span class="md-ellipsis">Verification</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="simulation-debugging.html" class="md-nav__link">
        <span class="md-ellipsis">Interactive Debugging in Simulation</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="tock.html" class="md-nav__link">
        <span class="md-ellipsis">Running Tock OS</span>
      </a>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset" role="main">
                  


<h1 id="risc-v-veer-el2-programmer-s-reference-manual"><span class="section-number">1. </span>RISC-V VeeR EL2 Programmer’s Reference Manual<a class="headerlink" href="#risc-v-veer-el2-programmer-s-reference-manual" title="Link to this heading">¶</a></h1>
<p><strong>Revision:</strong> 2.0  January 14, 2025</p>
<p><img alt="CHIPS Alliance logo" src="_images/logo.png" />
<img alt="VeeR project logo" src="_images/VeeR-logo-white-rgb.png" /></p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><code>SPDX-License-Identifier: Apache-2.0 Copyright © 2022 CHIPS Alliance.
Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);
you may not use this file except in compliance with the License.
You may obtain a copy of the License at

    https://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an &quot;AS IS&quot; BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and limitations under the License.
</code></pre></div>
</div>
<h2 id="document-revision-history"><span class="section-number">1.1. </span>Document Revision History<a class="headerlink" href="#document-revision-history" title="Link to this heading">¶</a></h2>
<table class="docutils data align-default" id="tab-revision-history">
<caption><span class="caption-number">Table 1.1 </span><span class="caption-text">Revision History</span><a class="headerlink" href="#tab-revision-history" title="Link to this table">¶</a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>Revision</p></th>
<th class="head"><p>Date</p></th>
<th class="head"><p>Contents</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>1.0</p></td>
<td><p>Jan 23, 2020</p></td>
<td><p>Changes:</p>
<ul class="simple">
<li><p>initial revision</p></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>1.1</p></td>
<td><p>Mar 4, 2020</p></td>
<td><p>Changes:</p>
<ul class="simple">
<li><p>added note that mscause values are subject to change (section <a class="reference internal" href="memory-map.html#machine-secondary-cause-register-mscause"><span class="std std-ref">Machine Secondary Cause Register (mscause)</span></a>)</p></li>
<li><p>added note that uninitialized DCCM may cause loads to get incorrect data (section <a class="reference internal" href="error-protection.html#error-detection-and-handling"><span class="std std-ref">Error Detection and Handling</span></a>)</p></li>
<li><p>added Debug Module reset description (section <a class="reference internal" href="clocks.html#debug-module-reset-dbg-rst-l"><span class="std std-ref">Debug Module Reset (dbg_rst_l)</span></a>)</p></li>
<li><p>updated port list (<a class="reference internal" href="complex-ports.html#tab-core-complex-signals"><span class="std std-numref">Table 17.1</span></a>):</p>
<ul>
<li><p>added dbg_rst_l signal</p></li>
<li><p>added footnote clarifying trace port signals</p></li>
<li><p>fixed width of trace_rv_i_interrupt_ip bus</p></li>
</ul>
</li>
<li><p>added ‘Compliance Test Suite Failures’ chapter <a class="reference internal" href="tests.html"><span class="std std-doc">Compliance Test Suite Failures</span></a></p></li>
</ul>
</td>
</tr>
<tr class="row-even"><td><p>1.2</p></td>
<td><p>Mar 29, 2020</p></td>
<td><p>Changes:</p>
<ul class="simple">
<li><p>fixed note how writing illegal value to mrac register is handled by hardware in <a class="reference internal" href="memory-map.html#region-access-control-register-mrac"><span class="std std-ref">Region Access Control Register (mrac)</span></a></p></li>
<li><p>removed note that mscause values are subject to change in <a class="reference internal" href="memory-map.html#machine-secondary-cause-register-mscause"><span class="std std-ref">Machine Secondary Cause Register (mscause)</span></a></p></li>
<li><p>updated mscause values (<a class="reference internal" href="memory-map.html#tab-machine-secondary-cause-register"><span class="std std-numref">Table 3.10</span></a>)</p></li>
<li><p>added <a class="reference internal" href="timers.html"><span class="std std-doc">Internal Timers chapter</span></a> and references throughout document</p></li>
<li><p>incremented mimpid register value from ‘1’ to ‘2’ (<a class="reference internal" href="csrs.html#tab-veer-el2-core-specific-std-rv-machine-information-csrs"><span class="std std-numref">Table 14.1</span></a>)</p></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>1.3</p></td>
<td><p>Nov 16, 2020</p></td>
<td><p>Changes:</p>
<ul class="simple">
<li><p>updated versions of RISC-V Base ISA <a class="reference internal" href="#ref-1"><span class="xref myst">[1]</span></a> and Privileged <a class="reference internal" href="#ref-2"><span class="xref myst">[2]</span></a> and link to RISC-V Debug <a class="reference internal" href="#ref-3"><span class="xref myst">[3]</span></a> specifications (Reference Documents)</p></li>
<li><p>added RISC-V Bit-manipulation sub-extensions (Reference Documents, sections  <a class="reference internal" href="overview.html#features"><span class="std std-ref">Features</span></a> and <a class="reference internal" href="overview.html#standard-extensions"><span class="std std-ref">Standard Extensions</span></a>, and <a class="reference internal" href="performance.html#tab-list-of-countable-events"><span class="std std-numref">Table 9.1</span></a>)</p></li>
<li><p>added footnote that misaligned accesses to side-effect regions trigger a misaligned exception instead of the recommended access fault exception (<a class="reference internal" href="memory-map.html#tab-handling-misaligned-addresses"><span class="std std-numref">Table 3.3</span></a>)</p></li>
<li><p>added note to mdseac register description clarifying captured address in <a class="reference internal" href="memory-map.html#d-bus-first-error-address-capture-register-mdseac"><span class="std std-ref">D-Bus First Error Address Capture Register (mdseac)</span></a></p></li>
<li><p>clarified that mscause value of ‘0’ indicates no additional information available (<a class="reference internal" href="memory-map.html#machine-secondary-cause-register-mscause"><span class="std std-ref">Machine Secondary Cause Register (mscause)</span></a>)</p></li>
<li><p>added description of SoC access expectation (<a class="reference internal" href="memory-map.html#expected-soc-behavior-for-accesses"><span class="std std-ref">Expected SoC Behavior for Accesses</span></a>)</p></li>
<li><p>added note that NMIs are fatal (<a class="reference internal" href="memory-map.html#non-maskable-interrupt-nmi-signal-and-vector"><span class="std std-ref">Non-Maskable Interrupt (NMI) Signal and Vector</span></a>)</p></li>
<li><p>added note that mitcnt0/1 register is not cleared if write to it coincides with internal timer interrupt (<a class="reference internal" href="timers.html#internal-timer-counter-0-1-register-mitcnt0-1"><span class="std std-ref">Internal Timer Counter 0 / 1 Register (mitcnt0/1)</span></a>)</p></li>
<li><p>clarified note that debug single-step action is delayed while MPC debug halted (<a class="reference internal" href="power.html#power-states"><span class="std std-ref">Power States</span></a>)</p></li>
<li><p>added cross-references to debug CSR descriptions (<a class="reference internal" href="power.html#tab-core-activity-states"><span class="std std-numref">Table 7.2</span></a>, <a class="reference internal" href="power.html#tab-veer-el2-multi-core-debug-ctrl-status-signals"><span class="std std-numref">Table 7.4</span></a>, <a class="reference internal" href="csrs.html#tab-veer-el2-std-risc-v-csr-address-map"><span class="std std-numref">Table 14.2</span></a>, and sections <a class="reference internal" href="performance.html#count-impacting-conditions"><span class="std std-ref">Count-Impacting Conditions</span></a> and <a class="reference internal" href="clocks.html#core-complex-reset-to-debug-mode"><span class="std std-ref">Core Complex Reset to Debug Mode</span></a>)</p></li>
<li><p>added note that debug single-stepping stays pending while MPC debug halted (<a class="reference internal" href="power.html#single-stepping"><span class="std std-ref">Single Stepping</span></a>)</p></li>
<li><p>removed note that PMU halt or run request may not be acknowledged if already in requested activity state (<a class="reference internal" href="power.html#power-control-and-status-signals"><span class="std std-ref">Power Control and Status Signals</span></a>)</p></li>
<li><p>amended debug_mode_status signal description (<a class="reference internal" href="power.html#tab-veer-el2-multi-core-debug-ctrl-status-signals"><span class="std std-numref">Table 7.4</span></a>)</p></li>
<li><p>added note that mpc_debug_run_req is required to exit Debug Mode if entered after reset using mpc_reset_run_req (<a class="reference internal" href="power.html#multi-core-debug-control-and-status-signals"><span class="std std-ref">Multi-Core Debug Control and Status Signals</span></a>)</p></li>
<li><p>added PIC I/O power reduction feature description (sections <a class="reference internal" href="interrupts.html#features"><span class="std std-ref">Features</span></a>, <a class="reference internal" href="interrupts.html#power-reduction"><span class="std std-ref">Power Reduction</span></a>, and <a class="reference internal" href="interrupts.html#external-interrupt-pending-registers-meipx"><span class="std std-ref">External Interrupt Pending Registers (meipX)</span></a> and <a class="reference internal" href="core-control.html#tab-clock-gating-cr"><span class="std std-numref">Table 12.2</span></a>)</p></li>
<li><p>added note that spurious interrupts may be captured for disabled external interrupts (<a class="reference internal" href="interrupts.html#gateway"><span class="std std-ref">Gateway</span></a>)</p></li>
<li><p>added note that edge-triggered interrupt lines must be tied off to inactive state (<a class="reference internal" href="interrupts.html#gateway"><span class="std std-ref">Gateway</span></a>)</p></li>
<li><p>fixed gateway initialization macro example (<a class="reference internal" href="interrupts.html#example-interrupt-macros"><span class="std std-ref">Example Interrupt Macros</span></a>)</p></li>
<li><p>added note that mtime and mtimecmp registers must be provided by SoC (<a class="reference internal" href="performance.html#standard-risc-v-registers"><span class="std std-ref">Standard RISC-V Registers</span></a>)</p></li>
<li><p>changed value when writing unsupported event number to mhpmevent3-6 registers to ‘0’ (<a class="reference internal" href="performance.html#events"><span class="std std-ref">Events</span></a>)</p></li>
<li><p>added note that index field does not have WARL behavior (<a class="reference internal" href="cache.html#tab-cache-array-dicawics"><span class="std std-numref">Table 10.1</span></a>)</p></li>
<li><p>added <a class="reference internal" href="debugging.html"><span class="std std-doc">Debug Support chapter</span></a></p></li>
<li><p>added ‘trace disable’ bit to mfdc register (<a class="reference internal" href="core-control.html#tab-feature-disable-cr"><span class="std std-numref">Table 12.1</span></a>)</p></li>
<li><p>clarified effect of sepd bit of mfdc register (<a class="reference internal" href="core-control.html#tab-feature-disable-cr"><span class="std std-numref">Table 12.1</span></a>)</p></li>
<li><p>added note regarding physical design considerations for rst_l signal (<a class="reference internal" href="clocks.html#core-complex-reset-rst-l"><span class="std std-ref">Core Complex Reset (rst_l)</span></a>)</p></li>
<li><p>updated ‘Reset to Debug-Mode’ description (<a class="reference internal" href="clocks.html#core-complex-reset-to-debug-mode"><span class="std std-ref">Core Complex Reset to Debug Mode</span></a>)</p></li>
<li><p>updated trace port interrupt/exception signaling to new optimized scheme (<a class="reference internal" href="complex-ports.html#tab-core-complex-signals"><span class="std std-numref">Table 17.1</span></a>)</p></li>
<li><p>added erratum for abstract command register read capability (<a class="reference internal" href="errata.html#debug-abstract-command-register-may-return-non-zero-value-on-read"><span class="std std-ref">Debug Abstract Command Register May Return Non-Zero Value On Read</span></a>)</p></li>
<li><p>incremented mimpid register value from ‘2’ to ‘3’ (<a class="reference internal" href="csrs.html#tab-veer-el2-core-specific-std-rv-machine-information-csrs"><span class="std std-numref">Table 14.1</span></a>)</p></li>
</ul>
</td>
</tr>
<tr class="row-even"><td><p>1.4</p></td>
<td><p>Apr 19, 2022</p></td>
<td><p>Changes:</p>
<ul class="simple">
<li><p>updated version and link of RISC-V Bit-manipulation <a class="reference internal" href="#ref-4"><span class="xref myst">[4]</span></a> specification (Reference Documents)</p></li>
<li><p>updated list of sub-extension instructions to RISC-V Bitmanip Extension specification version 0.94-draft (1/20/21) (<a class="reference internal" href="overview.html#standard-extensions"><span class="std std-ref">Standard Extensions</span></a>)</p></li>
<li><p>updated note regarding priority of simultaneous store and non-blocking load bus errors (<a class="reference internal" href="memory-map.html#imprecise-bus-error-non-maskable-interrupt"><span class="std std-ref">Imprecise Bus Error Non-Maskable Interrupt</span></a>)</p></li>
<li><p>fixed register name and added cross-reference (Footnote 20)</p></li>
<li><p>added footnote that load/store access crossing upper boundary of DCCM or PIC memory range report base address of access in mtval register (Footnote 22)</p></li>
<li><p>clarified that correctable error counter/threshold registers are always instantiated (sections <a class="reference internal" href="error-protection.html#i-cache-error-counter-threshold-register-micect"><span class="std std-ref">I-Cache Error Counter/Threshold Register (micect)</span></a>, <a class="reference internal" href="error-protection.html#iccm-correctable-error-counter-threshold-register-miccmect"><span class="std std-ref">Iccm Correctable Error Counter/Threshold Register (miccmect)</span></a>, and <a class="reference internal" href="error-protection.html#dccm-correctable-error-counter-threshold-register-mdccmect"><span class="std std-ref">Dccm Correctable Error Counter/Threshold Register (mdccmect)</span></a>)</p></li>
<li><p>corrected PIC I/O power reduction feature description (<a class="reference internal" href="interrupts.html#power-reduction"><span class="std std-ref">Power Reduction</span></a>)</p></li>
<li><p>incremented mimpid register value from ‘3’ to ‘4’ (<a class="reference internal" href="csrs.html#tab-veer-el2-core-specific-std-rv-machine-information-csrs"><span class="std std-numref">Table 14.1</span></a>)</p></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>2.0</p></td>
<td><p>Jan 14, 2025</p></td>
<td><p>Changes:</p>
<ul class="simple">
<li><p>Added description of PMP and ePMP functionalities</p></li>
<li><p>Added description of RISC-V User privilege level</p></li>
<li><p>Added information on verification, debugging and running Tock</p></li>
</ul>
</td>
</tr>
</tbody>
</table>
<h2 id="reference-documents"><span class="section-number">1.2. </span>Reference Documents<a class="headerlink" href="#reference-documents" title="Link to this heading">¶</a></h2>
<table class="docutils data align-default" id="tab-reference-documents">
<caption><span class="caption-number">Table 1.2 </span><span class="caption-text">Reference Documents</span><a class="headerlink" href="#tab-reference-documents" title="Link to this table">¶</a></caption>
<thead>
<tr class="row-odd"><th class="head"><p><strong>Item #</strong></p></th>
<th class="head"><p><strong>Document</strong></p></th>
<th class="head"><p><strong>Revision Used</strong></p></th>
<th class="head"><p><strong>Comment</strong></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a name="ref-1"></a>1</p></td>
<td><p>The RISC-V Instruction Set Manual  Volume I: User-Level ISA</p></td>
<td><p>20190608-Base-Ratified</p></td>
<td><p>Specification ratified</p></td>
</tr>
<tr class="row-odd"><td><p><a name="ref-2"></a>2</p></td>
<td><p>The RISC-V Instruction Set Manual  Volume II: Privileged Architecture</p></td>
<td><p>20190608-Priv-MSU-Ratified</p></td>
<td><p>Specification ratified</p></td>
</tr>
<tr class="row-even"><td><p><a name="ref-2-plic"></a>2 (PLIC)</p></td>
<td><p>The RISC-V Instruction Set Manual Volume II: Privileged Architecture</p></td>
<td><p>1.11-draft</p>
<p>December 1, 2018</p>
</td>
<td><p>Last specification version with PLIC chapter</p></td>
</tr>
<tr class="row-odd"><td><p><a name="ref-3"></a>3</p></td>
<td><p>RISC-V External Debug Support</p></td>
<td><p>0.13.2</p></td>
<td><p>Specification ratified</p></td>
</tr>
<tr class="row-even"><td><p><a name="ref-4"></a>4</p></td>
<td><p>RISC-V Bitmanip Extension</p></td>
<td><p>0.94-draft (January 20, 2021)</p></td>
<td><p>Zba, Zbb, Zbc, and Zbs subextensions are “frozen”</p></td>
</tr>
<tr class="row-odd"><td><p><a name="ref-5"></a>5</p></td>
<td><p>The RISC-V Instruction Set Manual Volume II: Privileged Architecture</p></td>
<td><p>Document Version 20211203</p></td>
<td><p>Specification ratified</p></td>
</tr>
<tr class="row-even"><td><p><a name="ref-6"></a>6</p></td>
<td><p>PMP Enhancements for memory access and execution prevention on Machine mode (Smepmp)</p></td>
<td><p>Version 1.0, 12/2021</p></td>
<td><p>Specification ratified</p></td>
</tr>
</tbody>
</table>
<h2 id="abbreviations"><span class="section-number">1.3. </span>Abbreviations<a class="headerlink" href="#abbreviations" title="Link to this heading">¶</a></h2>
<table class="docutils data align-default" id="tab-abbreviations">
<caption><span class="caption-number">Table 1.3 </span><span class="caption-text">Abbreviations</span><a class="headerlink" href="#tab-abbreviations" title="Link to this table">¶</a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>Abbreviation</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>AHB</p></td>
<td><p>Advanced High-performance Bus (by ARM)</p></td>
</tr>
<tr class="row-odd"><td><p>AMBA</p></td>
<td><p>Advanced Microcontroller Bus Architecture (by ARM)</p></td>
</tr>
<tr class="row-even"><td><p>ASIC</p></td>
<td><p>Application Specific Integrated Circuit</p></td>
</tr>
<tr class="row-odd"><td><p>AXI</p></td>
<td><p>Advanced eXtensible Interface (by ARM)</p></td>
</tr>
<tr class="row-even"><td><p>CCM</p></td>
<td><p>Closely Coupled Memory (= TCM)</p></td>
</tr>
<tr class="row-odd"><td><p>CPU</p></td>
<td><p>Central Processing Unit</p></td>
</tr>
<tr class="row-even"><td><p>CSR</p></td>
<td><p>Control and Status Register</p></td>
</tr>
<tr class="row-odd"><td><p>DCCM</p></td>
<td><p>Data Closely Coupled Memory (= DTCM)</p></td>
</tr>
<tr class="row-even"><td><p>DEC</p></td>
<td><p>DECoder unit (part of core)</p></td>
</tr>
<tr class="row-odd"><td><p>DMA</p></td>
<td><p>Direct Memory Access</p></td>
</tr>
<tr class="row-even"><td><p>DTCM</p></td>
<td><p>Data Tightly Coupled Memory (= DCCM)</p></td>
</tr>
<tr class="row-odd"><td><p>ECC</p></td>
<td><p>Error Correcting Code</p></td>
</tr>
<tr class="row-even"><td><p>EXU</p></td>
<td><p>EXecution Unit (part of core)</p></td>
</tr>
<tr class="row-odd"><td><p>ICCM</p></td>
<td><p>Instruction Closely Coupled Memory (= ITCM)</p></td>
</tr>
<tr class="row-even"><td><p>IFU</p></td>
<td><p>Instruction Fetch Unit</p></td>
</tr>
<tr class="row-odd"><td><p>ITCM</p></td>
<td><p>Instruction Tightly Coupled Memory (= ICCM)</p></td>
</tr>
<tr class="row-even"><td><p>JTAG</p></td>
<td><p>Joint Test Action Group</p></td>
</tr>
<tr class="row-odd"><td><p>LSU</p></td>
<td><p>Load/Store Unit (part of core)</p></td>
</tr>
<tr class="row-even"><td><p>MPC</p></td>
<td><p>Multi-Processor Controller</p></td>
</tr>
<tr class="row-odd"><td><p>MPU</p></td>
<td><p>Memory Protection Unit</p></td>
</tr>
<tr class="row-even"><td><p>NMI</p></td>
<td><p>Non-Maskable Interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>PIC</p></td>
<td><p>Programmable Interrupt Controller</p></td>
</tr>
<tr class="row-even"><td><p>PLIC</p></td>
<td><p>Platform-Level Interrupt Controller</p></td>
</tr>
<tr class="row-odd"><td><p>POR</p></td>
<td><p>Power-On Reset</p></td>
</tr>
<tr class="row-even"><td><p>RAM</p></td>
<td><p>Random Access Memory</p></td>
</tr>
<tr class="row-odd"><td><p>RAS</p></td>
<td><p>Return Address Stack</p></td>
</tr>
<tr class="row-even"><td><p>ROM</p></td>
<td><p>Read-Only Memory</p></td>
</tr>
<tr class="row-odd"><td><p>SECDED</p></td>
<td><p>Single-bit Error Correction/Double-bit Error Detection</p></td>
</tr>
<tr class="row-even"><td><p>SEDDED</p></td>
<td><p>Single-bit Error Detection/Double-bit Error Detection</p></td>
</tr>
<tr class="row-odd"><td><p>SoC</p></td>
<td><p>System on Chip</p></td>
</tr>
<tr class="row-even"><td><p>TBD</p></td>
<td><p>To Be Determined</p></td>
</tr>
<tr class="row-odd"><td><p>TCM</p></td>
<td><p>Tightly Coupled Memory (= CCM)</p></td>
</tr>
</tbody>
</table>


  <hr>
<div class="md-source-file">
  <small>
    
      Last update:
      2025-12-22
    
  </small>
</div>





                
              </article>
            </div>
          
          
        </div>
        
      </main>
      
        <footer class="md-footer">
  
    
    <nav class="md-footer__inner md-grid" aria-label="Footer" >
      
        
        <a href="index.html" class="md-footer__link md-footer__link--prev" aria-label="Previous: RISC-V VeeR EL2 Programmer’s Reference Manual" rel="prev">
          <div class="md-footer__button md-icon">
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
          </div>
          <div class="md-footer__title">
            <div class="md-ellipsis">
              <span class="md-footer__direction">
                Previous
              </span>
              RISC-V VeeR EL2 Programmer’s Reference Manual
            </div>
          </div>
        </a>
      
      
        
        <a href="overview.html" class="md-footer__link md-footer__link--next" aria-label="Next: 2. Core Overview" rel="next">
          <div class="md-footer__title">
            <div class="md-ellipsis">
              <span class="md-footer__direction">
                Next
              </span>
              2. Core Overview
            </div>
          </div>
          <div class="md-footer__button md-icon">
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M4 11v2h12l-5.5 5.5 1.42 1.42L19.84 12l-7.92-7.92L10.5 5.5 16 11H4Z"/></svg>
          </div>
        </a>
      
    </nav>
  
  
  
  <div class="md-footer-meta md-typeset">
    
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
    <div class="md-footer-copyright__highlight">
        Copyright &#169; 2025 CHIPS Alliance The Linux Foundation®.
        
    </div>
  
  
</div>
      
        <div class="md-social">
  
    
    
      
      
    
    <a href="https://github.com/antmicro" target="_blank" rel="noopener" title="github.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
    </a>
  
    
    
      
      
    
    <a href="https://twitter.com/antmicro" target="_blank" rel="noopener" title="twitter.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc.--><path d="M459.37 151.716c.325 4.548.325 9.097.325 13.645 0 138.72-105.583 298.558-298.558 298.558-59.452 0-114.68-17.219-161.137-47.106 8.447.974 16.568 1.299 25.34 1.299 49.055 0 94.213-16.568 130.274-44.832-46.132-.975-84.792-31.188-98.112-72.772 6.498.974 12.995 1.624 19.818 1.624 9.421 0 18.843-1.3 27.614-3.573-48.081-9.747-84.143-51.98-84.143-102.985v-1.299c13.969 7.797 30.214 12.67 47.431 13.319-28.264-18.843-46.781-51.005-46.781-87.391 0-19.492 5.197-37.36 14.294-52.954 51.655 63.675 129.3 105.258 216.365 109.807-1.624-7.797-2.599-15.918-2.599-24.04 0-57.828 46.782-104.934 104.934-104.934 30.213 0 57.502 12.67 76.67 33.137 23.715-4.548 46.456-13.32 66.599-25.34-7.798 24.366-24.366 44.833-46.132 57.827 21.117-2.273 41.584-8.122 60.426-16.243-14.292 20.791-32.161 39.308-52.628 54.253z"/></svg>
    </a>
  
</div>
      
    </div>
    
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    <script id="__config" type="application/json">{"base": ".", "features": ["toc.integrate"], "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.config.lang": "en", "search.config.pipeline": "trimmer, stopWordFilter", "search.config.separator": "[\\s\\-]+", "search.placeholder": "Search", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version.title": "Select version"}}</script>
    
      
        <script src="_static/sphinx_immaterial_theme.f9d9eeeb247ace16c.min.js?v=8ec58cb5"></script>
    
  </body>
</html>