;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV 0, 332
	CMP #48, -33
	SLT <300, 1
	SUB #12, @201
	SLT -1, <0
	SUB <0, @2
	SLT 12, @10
	SUB @127, 106
	SUB @121, 103
	SUB #-68, -233
	ADD @1, 0
	JMN 0, -33
	CMP <0, @2
	ADD @0, @2
	JMN 0, -33
	CMP <0, @2
	SUB 41, 107
	CMP @127, 106
	SUB #48, -33
	ADD @1, 0
	ADD 210, 32
	ADD <308, @90
	SUB 1, 22
	ADD <0, @2
	ADD <0, @2
	JMN 21, 101
	DJN -7, @-20
	ADD <308, @90
	SUB 21, 101
	SUB @127, 106
	SUB @127, 106
	ADD <308, @90
	SLT <0, @2
	JMP -90, 9
	CMP #12, 70
	JMP -7, @-20
	JMP -7, @-20
	SUB @127, 106
	MOV -7, <-20
	ADD 270, 63
	MOV -1, <-20
	SUB #48, -33
	DJN -1, @-20
	DJN -1, @-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
