--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml ht_8so_8l7d_8dp_8ena.twx ht_8so_8l7d_8dp_8ena.ncd -o
ht_8so_8l7d_8dp_8ena.twr ht_8so_8l7d_8dp_8ena.pcf -ucf KIT_XC3S500E_PQ208.ucf

Design file:              ht_8so_8l7d_8dp_8ena.ncd
Physical constraint file: ht_8so_8l7d_8dp_8ena.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock ckht to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cathode<0>  |    9.083(F)|ckht_BUFGP        |   0.000|
cathode<1>  |    9.709(F)|ckht_BUFGP        |   0.000|
cathode<2>  |    8.844(F)|ckht_BUFGP        |   0.000|
cathode<3>  |    9.428(F)|ckht_BUFGP        |   0.000|
cathode<4>  |    8.974(F)|ckht_BUFGP        |   0.000|
cathode<5>  |    9.272(F)|ckht_BUFGP        |   0.000|
cathode<6>  |   11.231(F)|ckht_BUFGP        |   0.000|
cathode<7>  |    9.368(F)|ckht_BUFGP        |   0.000|
sseg<0>     |   13.978(F)|ckht_BUFGP        |   0.000|
sseg<1>     |   15.418(F)|ckht_BUFGP        |   0.000|
sseg<2>     |   15.179(F)|ckht_BUFGP        |   0.000|
sseg<3>     |   15.140(F)|ckht_BUFGP        |   0.000|
sseg<4>     |   14.227(F)|ckht_BUFGP        |   0.000|
sseg<5>     |   14.445(F)|ckht_BUFGP        |   0.000|
sseg<6>     |   15.685(F)|ckht_BUFGP        |   0.000|
sseg<7>     |   15.183(F)|ckht_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock ckht
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckht           |         |         |         |    4.136|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |sseg<7>        |   10.505|
sw<1>          |sseg<7>        |    9.853|
sw<2>          |sseg<7>        |    9.885|
sw<3>          |sseg<7>        |    9.982|
sw<4>          |sseg<7>        |    9.729|
sw<5>          |sseg<7>        |   10.619|
sw<6>          |sseg<7>        |   10.300|
sw<7>          |sseg<7>        |   10.570|
sw<8>          |sseg<0>        |   10.076|
sw<8>          |sseg<1>        |   11.516|
sw<8>          |sseg<2>        |   11.277|
sw<8>          |sseg<3>        |   11.238|
sw<8>          |sseg<4>        |   10.325|
sw<8>          |sseg<5>        |   10.543|
sw<8>          |sseg<6>        |   11.783|
sw<8>          |sseg<7>        |   11.281|
sw<9>          |sseg<0>        |    9.977|
sw<9>          |sseg<1>        |   11.417|
sw<9>          |sseg<2>        |   11.178|
sw<9>          |sseg<3>        |   11.139|
sw<9>          |sseg<4>        |   10.226|
sw<9>          |sseg<5>        |   10.444|
sw<9>          |sseg<6>        |   11.684|
sw<9>          |sseg<7>        |   11.182|
sw<10>         |sseg<0>        |    9.431|
sw<10>         |sseg<1>        |   10.871|
sw<10>         |sseg<2>        |   10.632|
sw<10>         |sseg<3>        |   10.593|
sw<10>         |sseg<4>        |    9.680|
sw<10>         |sseg<5>        |    9.898|
sw<10>         |sseg<6>        |   11.138|
sw<10>         |sseg<7>        |   10.636|
sw<11>         |sseg<0>        |    9.969|
sw<11>         |sseg<1>        |   11.409|
sw<11>         |sseg<2>        |   11.170|
sw<11>         |sseg<3>        |   11.131|
sw<11>         |sseg<4>        |   10.218|
sw<11>         |sseg<5>        |   10.436|
sw<11>         |sseg<6>        |   11.676|
sw<11>         |sseg<7>        |   11.174|
sw<12>         |sseg<0>        |   10.600|
sw<12>         |sseg<1>        |   12.040|
sw<12>         |sseg<2>        |   11.801|
sw<12>         |sseg<3>        |   11.762|
sw<12>         |sseg<4>        |   10.849|
sw<12>         |sseg<5>        |   11.067|
sw<12>         |sseg<6>        |   12.307|
sw<12>         |sseg<7>        |   11.805|
sw<13>         |sseg<0>        |    9.942|
sw<13>         |sseg<1>        |   11.382|
sw<13>         |sseg<2>        |   11.143|
sw<13>         |sseg<3>        |   11.104|
sw<13>         |sseg<4>        |   10.191|
sw<13>         |sseg<5>        |   10.409|
sw<13>         |sseg<6>        |   11.649|
sw<13>         |sseg<7>        |   11.147|
sw<14>         |sseg<0>        |    8.756|
sw<14>         |sseg<1>        |   10.196|
sw<14>         |sseg<2>        |    9.957|
sw<14>         |sseg<3>        |    9.918|
sw<14>         |sseg<4>        |    9.005|
sw<14>         |sseg<5>        |    9.223|
sw<14>         |sseg<6>        |   10.463|
sw<14>         |sseg<7>        |    9.961|
sw<15>         |sseg<0>        |    9.994|
sw<15>         |sseg<1>        |   11.434|
sw<15>         |sseg<2>        |   11.195|
sw<15>         |sseg<3>        |   11.156|
sw<15>         |sseg<4>        |   10.243|
sw<15>         |sseg<5>        |   10.461|
sw<15>         |sseg<6>        |   11.701|
sw<15>         |sseg<7>        |   11.199|
---------------+---------------+---------+


Analysis completed Tue Apr  4 03:53:22 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 348 MB



