
DingoPDM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017a64  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007e8  08017bf4  08017bf4  00027bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080183dc  080183dc  000301e4  2**0
                  CONTENTS
  4 .ARM          00000000  080183dc  080183dc  000301e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080183dc  080183dc  000301e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080183dc  080183dc  000283dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080183e0  080183e0  000283e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  080183e4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000516c  200001e4  080185c8  000301e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005350  080185c8  00035350  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00033a20  00000000  00000000  00030214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000073b8  00000000  00000000  00063c34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002778  00000000  00000000  0006aff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000023d0  00000000  00000000  0006d768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a3a1  00000000  00000000  0006fb38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00038df0  00000000  00000000  00099ed9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dad4a  00000000  00000000  000d2cc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001ada13  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a9f8  00000000  00000000  001ada64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08017bdc 	.word	0x08017bdc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	08017bdc 	.word	0x08017bdc

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__aeabi_d2uiz>:
 800096c:	004a      	lsls	r2, r1, #1
 800096e:	d211      	bcs.n	8000994 <__aeabi_d2uiz+0x28>
 8000970:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000974:	d211      	bcs.n	800099a <__aeabi_d2uiz+0x2e>
 8000976:	d50d      	bpl.n	8000994 <__aeabi_d2uiz+0x28>
 8000978:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800097c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000980:	d40e      	bmi.n	80009a0 <__aeabi_d2uiz+0x34>
 8000982:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000986:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800098a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800098e:	fa23 f002 	lsr.w	r0, r3, r2
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800099e:	d102      	bne.n	80009a6 <__aeabi_d2uiz+0x3a>
 80009a0:	f04f 30ff 	mov.w	r0, #4294967295
 80009a4:	4770      	bx	lr
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	4770      	bx	lr

080009ac <__aeabi_d2f>:
 80009ac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009b4:	bf24      	itt	cs
 80009b6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009ba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009be:	d90d      	bls.n	80009dc <__aeabi_d2f+0x30>
 80009c0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009c4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009c8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009cc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009d0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009d4:	bf08      	it	eq
 80009d6:	f020 0001 	biceq.w	r0, r0, #1
 80009da:	4770      	bx	lr
 80009dc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009e0:	d121      	bne.n	8000a26 <__aeabi_d2f+0x7a>
 80009e2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009e6:	bfbc      	itt	lt
 80009e8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009ec:	4770      	bxlt	lr
 80009ee:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009f2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009f6:	f1c2 0218 	rsb	r2, r2, #24
 80009fa:	f1c2 0c20 	rsb	ip, r2, #32
 80009fe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a02:	fa20 f002 	lsr.w	r0, r0, r2
 8000a06:	bf18      	it	ne
 8000a08:	f040 0001 	orrne.w	r0, r0, #1
 8000a0c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a10:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a14:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a18:	ea40 000c 	orr.w	r0, r0, ip
 8000a1c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a20:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a24:	e7cc      	b.n	80009c0 <__aeabi_d2f+0x14>
 8000a26:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a2a:	d107      	bne.n	8000a3c <__aeabi_d2f+0x90>
 8000a2c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a30:	bf1e      	ittt	ne
 8000a32:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a36:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a3a:	4770      	bxne	lr
 8000a3c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a40:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <EvaluateCANInput>:
 */

#include "can_input.h"

uint8_t EvaluateCANInput(CAN_RxHeaderTypeDef* stRxHeader, uint8_t nRxData[8], PdmConfig_CanInput_t *in, uint16_t* nResult)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b088      	sub	sp, #32
 8000a50:	af02      	add	r7, sp, #8
 8000a52:	60f8      	str	r0, [r7, #12]
 8000a54:	60b9      	str	r1, [r7, #8]
 8000a56:	607a      	str	r2, [r7, #4]
 8000a58:	603b      	str	r3, [r7, #0]
  if(!in->nEnabled)
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d101      	bne.n	8000a66 <EvaluateCANInput+0x1a>
    return 0;
 8000a62:	2300      	movs	r3, #0
 8000a64:	e0a6      	b.n	8000bb4 <EvaluateCANInput+0x168>
  if(stRxHeader->StdId != in->nId)
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	687a      	ldr	r2, [r7, #4]
 8000a6c:	8852      	ldrh	r2, [r2, #2]
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d001      	beq.n	8000a76 <EvaluateCANInput+0x2a>
    return 0;
 8000a72:	2300      	movs	r3, #0
 8000a74:	e09e      	b.n	8000bb4 <EvaluateCANInput+0x168>

  uint16_t nSelected;

  //8 bit
  if(in->nHighByte == 0)
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	88db      	ldrh	r3, [r3, #6]
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d107      	bne.n	8000a8e <EvaluateCANInput+0x42>
  {
    nSelected = nRxData[in->nLowByte];
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	889b      	ldrh	r3, [r3, #4]
 8000a82:	461a      	mov	r2, r3
 8000a84:	68bb      	ldr	r3, [r7, #8]
 8000a86:	4413      	add	r3, r2
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	82fb      	strh	r3, [r7, #22]
 8000a8c:	e011      	b.n	8000ab2 <EvaluateCANInput+0x66>
  }
  else
  {
    nSelected = (nRxData[in->nHighByte] << 8) + nRxData[in->nLowByte];
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	88db      	ldrh	r3, [r3, #6]
 8000a92:	461a      	mov	r2, r3
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	4413      	add	r3, r2
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	b29b      	uxth	r3, r3
 8000a9c:	021b      	lsls	r3, r3, #8
 8000a9e:	b29a      	uxth	r2, r3
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	889b      	ldrh	r3, [r3, #4]
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	68bb      	ldr	r3, [r7, #8]
 8000aa8:	440b      	add	r3, r1
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	b29b      	uxth	r3, r3
 8000aae:	4413      	add	r3, r2
 8000ab0:	82fb      	strh	r3, [r7, #22]
  }

  switch(in->eOperator)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	7a1b      	ldrb	r3, [r3, #8]
 8000ab6:	2b04      	cmp	r3, #4
 8000ab8:	d87b      	bhi.n	8000bb2 <EvaluateCANInput+0x166>
 8000aba:	a201      	add	r2, pc, #4	; (adr r2, 8000ac0 <EvaluateCANInput+0x74>)
 8000abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ac0:	08000ad5 	.word	0x08000ad5
 8000ac4:	08000ae3 	.word	0x08000ae3
 8000ac8:	08000afd 	.word	0x08000afd
 8000acc:	08000b17 	.word	0x08000b17
 8000ad0:	08000b5d 	.word	0x08000b5d
  {
  case OPER_EQUAL:
    *nResult = nSelected & 0xFF;
 8000ad4:	8afb      	ldrh	r3, [r7, #22]
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	b29a      	uxth	r2, r3
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	801a      	strh	r2, [r3, #0]
    return 1;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	e068      	b.n	8000bb4 <EvaluateCANInput+0x168>

  case OPER_GREATER_THAN:
    *nResult = nSelected > in->nOnVal;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	895b      	ldrh	r3, [r3, #10]
 8000ae6:	8afa      	ldrh	r2, [r7, #22]
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	bf8c      	ite	hi
 8000aec:	2301      	movhi	r3, #1
 8000aee:	2300      	movls	r3, #0
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	b29a      	uxth	r2, r3
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	801a      	strh	r2, [r3, #0]
    return 1;
 8000af8:	2301      	movs	r3, #1
 8000afa:	e05b      	b.n	8000bb4 <EvaluateCANInput+0x168>

  case OPER_LESS_THAN:
    *nResult = nSelected < in->nOnVal;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	895b      	ldrh	r3, [r3, #10]
 8000b00:	8afa      	ldrh	r2, [r7, #22]
 8000b02:	429a      	cmp	r2, r3
 8000b04:	bf34      	ite	cc
 8000b06:	2301      	movcc	r3, #1
 8000b08:	2300      	movcs	r3, #0
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	b29a      	uxth	r2, r3
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	801a      	strh	r2, [r3, #0]
    return 1;
 8000b12:	2301      	movs	r3, #1
 8000b14:	e04e      	b.n	8000bb4 <EvaluateCANInput+0x168>

  case OPER_BITWISE_AND:
    if (in->eMode == MODE_NUM)
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	7b1b      	ldrb	r3, [r3, #12]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d107      	bne.n	8000b2e <EvaluateCANInput+0xe2>
      *nResult = (nSelected & in->nOnVal);
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	895a      	ldrh	r2, [r3, #10]
 8000b22:	8afb      	ldrh	r3, [r7, #22]
 8000b24:	4013      	ands	r3, r2
 8000b26:	b29a      	uxth	r2, r3
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	801a      	strh	r2, [r3, #0]
 8000b2c:	e014      	b.n	8000b58 <EvaluateCANInput+0x10c>
    else
      CheckPushbutton(&in->ePbConfig, in->eMode, ((nSelected & in->nOnVal) > 0), nResult, NO_DEBOUNCE);
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	f103 0010 	add.w	r0, r3, #16
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	7b19      	ldrb	r1, [r3, #12]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	895a      	ldrh	r2, [r3, #10]
 8000b3c:	8afb      	ldrh	r3, [r7, #22]
 8000b3e:	4013      	ands	r3, r2
 8000b40:	b29b      	uxth	r3, r3
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	bf14      	ite	ne
 8000b46:	2301      	movne	r3, #1
 8000b48:	2300      	moveq	r3, #0
 8000b4a:	b2db      	uxtb	r3, r3
 8000b4c:	b29a      	uxth	r2, r3
 8000b4e:	2300      	movs	r3, #0
 8000b50:	9300      	str	r3, [sp, #0]
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	f007 f904 	bl	8007d60 <CheckPushbutton>
    return 1;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	e02b      	b.n	8000bb4 <EvaluateCANInput+0x168>

  case OPER_BITWISE_NAND:
    if (in->eMode == MODE_NUM)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	7b1b      	ldrb	r3, [r3, #12]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d10f      	bne.n	8000b84 <EvaluateCANInput+0x138>
      *nResult = (nSelected & !in->nOnVal);
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	895b      	ldrh	r3, [r3, #10]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	bf0c      	ite	eq
 8000b6c:	2301      	moveq	r3, #1
 8000b6e:	2300      	movne	r3, #0
 8000b70:	b2db      	uxtb	r3, r3
 8000b72:	b21a      	sxth	r2, r3
 8000b74:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000b78:	4013      	ands	r3, r2
 8000b7a:	b21b      	sxth	r3, r3
 8000b7c:	b29a      	uxth	r2, r3
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	801a      	strh	r2, [r3, #0]
 8000b82:	e014      	b.n	8000bae <EvaluateCANInput+0x162>
    else
      CheckPushbutton(&in->ePbConfig, in->eMode, !((nSelected & in->nOnVal) > 0), nResult, NO_DEBOUNCE);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	f103 0010 	add.w	r0, r3, #16
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	7b19      	ldrb	r1, [r3, #12]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	895a      	ldrh	r2, [r3, #10]
 8000b92:	8afb      	ldrh	r3, [r7, #22]
 8000b94:	4013      	ands	r3, r2
 8000b96:	b29b      	uxth	r3, r3
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	bf0c      	ite	eq
 8000b9c:	2301      	moveq	r3, #1
 8000b9e:	2300      	movne	r3, #0
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	b29a      	uxth	r2, r3
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	9300      	str	r3, [sp, #0]
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	f007 f8d9 	bl	8007d60 <CheckPushbutton>
    return 1;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	e000      	b.n	8000bb4 <EvaluateCANInput+0x168>
  }

  return 0;
 8000bb2:	2300      	movs	r3, #0

}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3718      	adds	r7, #24
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b083      	sub	sp, #12
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000bc4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000bc8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000bcc:	f003 0301 	and.w	r3, r3, #1
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d013      	beq.n	8000bfc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000bd4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000bd8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000bdc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d00b      	beq.n	8000bfc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000be4:	e000      	b.n	8000be8 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000be6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000be8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d0f9      	beq.n	8000be6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000bf2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000bf6:	687a      	ldr	r2, [r7, #4]
 8000bf8:	b2d2      	uxtb	r2, r2
 8000bfa:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000bfc:	687b      	ldr	r3, [r7, #4]
}
 8000bfe:	4618      	mov	r0, r3
 8000c00:	370c      	adds	r7, #12
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
	...

08000c0c <USBD_CDC_Init>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t USBD_CDC_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUSBD, USBD_TxBuffer, 0);
 8000c10:	2200      	movs	r2, #0
 8000c12:	4905      	ldr	r1, [pc, #20]	; (8000c28 <USBD_CDC_Init+0x1c>)
 8000c14:	4805      	ldr	r0, [pc, #20]	; (8000c2c <USBD_CDC_Init+0x20>)
 8000c16:	f011 ff2a 	bl	8012a6e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUSBD, USBD_RxBuffer);
 8000c1a:	4905      	ldr	r1, [pc, #20]	; (8000c30 <USBD_CDC_Init+0x24>)
 8000c1c:	4803      	ldr	r0, [pc, #12]	; (8000c2c <USBD_CDC_Init+0x20>)
 8000c1e:	f011 ff40 	bl	8012aa2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8000c22:	2300      	movs	r3, #0
}
 8000c24:	4618      	mov	r0, r3
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	200018f4 	.word	0x200018f4
 8000c2c:	200020f4 	.word	0x200020f4
 8000c30:	200010f4 	.word	0x200010f4

08000c34 <USBD_CDC_DeInit>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t USBD_CDC_DeInit(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  return (USBD_OK);
 8000c38:	2300      	movs	r3, #0
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr

08000c44 <USBD_CDC_Control>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t USBD_CDC_Control(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	6039      	str	r1, [r7, #0]
 8000c4e:	71fb      	strb	r3, [r7, #7]
 8000c50:	4613      	mov	r3, r2
 8000c52:	80bb      	strh	r3, [r7, #4]
  switch(cmd)
 8000c54:	79fb      	ldrb	r3, [r7, #7]
 8000c56:	2b23      	cmp	r3, #35	; 0x23
 8000c58:	d866      	bhi.n	8000d28 <USBD_CDC_Control+0xe4>
 8000c5a:	a201      	add	r2, pc, #4	; (adr r2, 8000c60 <USBD_CDC_Control+0x1c>)
 8000c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c60:	08000d29 	.word	0x08000d29
 8000c64:	08000d29 	.word	0x08000d29
 8000c68:	08000d29 	.word	0x08000d29
 8000c6c:	08000d29 	.word	0x08000d29
 8000c70:	08000d29 	.word	0x08000d29
 8000c74:	08000d29 	.word	0x08000d29
 8000c78:	08000d29 	.word	0x08000d29
 8000c7c:	08000d29 	.word	0x08000d29
 8000c80:	08000d29 	.word	0x08000d29
 8000c84:	08000d29 	.word	0x08000d29
 8000c88:	08000d29 	.word	0x08000d29
 8000c8c:	08000d29 	.word	0x08000d29
 8000c90:	08000d29 	.word	0x08000d29
 8000c94:	08000d29 	.word	0x08000d29
 8000c98:	08000d29 	.word	0x08000d29
 8000c9c:	08000d29 	.word	0x08000d29
 8000ca0:	08000d29 	.word	0x08000d29
 8000ca4:	08000d29 	.word	0x08000d29
 8000ca8:	08000d29 	.word	0x08000d29
 8000cac:	08000d29 	.word	0x08000d29
 8000cb0:	08000d29 	.word	0x08000d29
 8000cb4:	08000d29 	.word	0x08000d29
 8000cb8:	08000d29 	.word	0x08000d29
 8000cbc:	08000d29 	.word	0x08000d29
 8000cc0:	08000d29 	.word	0x08000d29
 8000cc4:	08000d29 	.word	0x08000d29
 8000cc8:	08000d29 	.word	0x08000d29
 8000ccc:	08000d29 	.word	0x08000d29
 8000cd0:	08000d29 	.word	0x08000d29
 8000cd4:	08000d29 	.word	0x08000d29
 8000cd8:	08000d29 	.word	0x08000d29
 8000cdc:	08000d29 	.word	0x08000d29
 8000ce0:	08000d29 	.word	0x08000d29
 8000ce4:	08000cf1 	.word	0x08000cf1
 8000ce8:	08000d29 	.word	0x08000d29
 8000cec:	08000d29 	.word	0x08000d29
    case CDC_SET_LINE_CODING:

    break;

    case CDC_GET_LINE_CODING:
      pbuf[0] = (uint8_t)(115200);
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	701a      	strb	r2, [r3, #0]
      pbuf[1] = (uint8_t)(115200 >> 8);
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	22c2      	movs	r2, #194	; 0xc2
 8000cfc:	701a      	strb	r2, [r3, #0]
      pbuf[2] = (uint8_t)(115200 >> 16);
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	3302      	adds	r3, #2
 8000d02:	2201      	movs	r2, #1
 8000d04:	701a      	strb	r2, [r3, #0]
      pbuf[3] = (uint8_t)(115200 >> 24);
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	3303      	adds	r3, #3
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	701a      	strb	r2, [r3, #0]
      pbuf[4] = 0; //Stop bits (1)
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	3304      	adds	r3, #4
 8000d12:	2200      	movs	r2, #0
 8000d14:	701a      	strb	r2, [r3, #0]
      pbuf[5] = 0; //Parity (none)
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	3305      	adds	r3, #5
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	701a      	strb	r2, [r3, #0]
      pbuf[6] = 8; //Number of bits (8)
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	3306      	adds	r3, #6
 8000d22:	2208      	movs	r2, #8
 8000d24:	701a      	strb	r2, [r3, #0]
    break;
 8000d26:	e000      	b.n	8000d2a <USBD_CDC_Control+0xe6>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8000d28:	bf00      	nop
  }

  return (USBD_OK);
 8000d2a:	2300      	movs	r3, #0
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	370c      	adds	r7, #12
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr

08000d38 <USBD_CDC_Receive>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t USBD_CDC_Receive(uint8_t* Buf, uint32_t *Len)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b090      	sub	sp, #64	; 0x40
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
 8000d40:	6039      	str	r1, [r7, #0]
  MsgQueueRx_t stMsg;
  stMsg.eMsgSrc = USB_RX;
 8000d42:	2301      	movs	r3, #1
 8000d44:	733b      	strb	r3, [r7, #12]
  stMsg.nCRC = 0xFFFFFFFF;
 8000d46:	f04f 33ff 	mov.w	r3, #4294967295
 8000d4a:	63bb      	str	r3, [r7, #56]	; 0x38
  stMsg.nRxLen = 0;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  for(uint8_t i=0; i<*Len; i++){
 8000d52:	2300      	movs	r3, #0
 8000d54:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000d58:	e019      	b.n	8000d8e <USBD_CDC_Receive+0x56>
    if(i < 8){
 8000d5a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000d5e:	2b07      	cmp	r3, #7
 8000d60:	d810      	bhi.n	8000d84 <USBD_CDC_Receive+0x4c>
      stMsg.nRxData[i] = Buf[i];
 8000d62:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000d66:	687a      	ldr	r2, [r7, #4]
 8000d68:	441a      	add	r2, r3
 8000d6a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000d6e:	7812      	ldrb	r2, [r2, #0]
 8000d70:	3340      	adds	r3, #64	; 0x40
 8000d72:	443b      	add	r3, r7
 8000d74:	f803 2c14 	strb.w	r2, [r3, #-20]
      stMsg.nRxLen++;
 8000d78:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000d7c:	3301      	adds	r3, #1
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  for(uint8_t i=0; i<*Len; i++){
 8000d84:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000d88:	3301      	adds	r3, #1
 8000d8a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000d8e:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	429a      	cmp	r2, r3
 8000d98:	d3df      	bcc.n	8000d5a <USBD_CDC_Receive+0x22>
    }
  }

  osMessageQueuePut(qMsgQueueRx, &stMsg, 0U, 0U);
 8000d9a:	4b0a      	ldr	r3, [pc, #40]	; (8000dc4 <USBD_CDC_Receive+0x8c>)
 8000d9c:	6818      	ldr	r0, [r3, #0]
 8000d9e:	f107 010c 	add.w	r1, r7, #12
 8000da2:	2300      	movs	r3, #0
 8000da4:	2200      	movs	r2, #0
 8000da6:	f013 f951 	bl	801404c <osMessageQueuePut>

  USBD_CDC_SetRxBuffer(&hUSBD, &Buf[0]);
 8000daa:	6879      	ldr	r1, [r7, #4]
 8000dac:	4806      	ldr	r0, [pc, #24]	; (8000dc8 <USBD_CDC_Receive+0x90>)
 8000dae:	f011 fe78 	bl	8012aa2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUSBD);
 8000db2:	4805      	ldr	r0, [pc, #20]	; (8000dc8 <USBD_CDC_Receive+0x90>)
 8000db4:	f011 feb8 	bl	8012b28 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8000db8:	2300      	movs	r3, #0
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	3740      	adds	r7, #64	; 0x40
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	20000ad4 	.word	0x20000ad4
 8000dc8:	200020f4 	.word	0x200020f4

08000dcc <USBD_CDC_Transmit>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t USBD_CDC_Transmit(uint8_t* Buf, uint16_t Len)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
 8000dd4:	460b      	mov	r3, r1
 8000dd6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUSBD.pClassData;
 8000ddc:	4b0d      	ldr	r3, [pc, #52]	; (8000e14 <USBD_CDC_Transmit+0x48>)
 8000dde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8000de2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <USBD_CDC_Transmit+0x26>
    return USBD_BUSY;
 8000dee:	2301      	movs	r3, #1
 8000df0:	e00b      	b.n	8000e0a <USBD_CDC_Transmit+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUSBD, Buf, Len);
 8000df2:	887b      	ldrh	r3, [r7, #2]
 8000df4:	461a      	mov	r2, r3
 8000df6:	6879      	ldr	r1, [r7, #4]
 8000df8:	4806      	ldr	r0, [pc, #24]	; (8000e14 <USBD_CDC_Transmit+0x48>)
 8000dfa:	f011 fe38 	bl	8012a6e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUSBD);
 8000dfe:	4805      	ldr	r0, [pc, #20]	; (8000e14 <USBD_CDC_Transmit+0x48>)
 8000e00:	f011 fe63 	bl	8012aca <USBD_CDC_TransmitPacket>
 8000e04:	4603      	mov	r3, r0
 8000e06:	73fb      	strb	r3, [r7, #15]
  return result;
 8000e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3710      	adds	r7, #16
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	200020f4 	.word	0x200020f4

08000e18 <HAL_CAN_RxFifo0MsgPendingCallback>:

//========================================================================
// CAN Receive Callback
//========================================================================
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000e18:	b5b0      	push	{r4, r5, r7, lr}
 8000e1a:	b08e      	sub	sp, #56	; 0x38
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]

  if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &stCanRxHeader, nCanRxData) != HAL_OK)
 8000e20:	4b19      	ldr	r3, [pc, #100]	; (8000e88 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 8000e22:	4a1a      	ldr	r2, [pc, #104]	; (8000e8c <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8000e24:	2100      	movs	r1, #0
 8000e26:	6878      	ldr	r0, [r7, #4]
 8000e28:	f009 f8b0 	bl	8009f8c <HAL_CAN_GetRxMessage>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
  {
    Error_Handler();
 8000e32:	f002 fd95 	bl	8003960 <Error_Handler>
  }

  //Store latest receive time
  //Use to determine connection status
  nLastCanUpdate = HAL_GetTick();
 8000e36:	f007 fd91 	bl	800895c <HAL_GetTick>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	4a14      	ldr	r2, [pc, #80]	; (8000e90 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 8000e3e:	6013      	str	r3, [r2, #0]

  MsgQueueRx_t stMsg;
  stMsg.eMsgSrc = CAN_RX;
 8000e40:	2300      	movs	r3, #0
 8000e42:	723b      	strb	r3, [r7, #8]
  stMsg.nRxLen = (uint8_t)stCanRxHeader.DLC;
 8000e44:	4b11      	ldr	r3, [pc, #68]	; (8000e8c <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8000e46:	691b      	ldr	r3, [r3, #16]
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  memcpy(&stMsg.stCanRxHeader, &stCanRxHeader, sizeof(stCanRxHeader));
 8000e4e:	4b0f      	ldr	r3, [pc, #60]	; (8000e8c <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8000e50:	f107 040c 	add.w	r4, r7, #12
 8000e54:	461d      	mov	r5, r3
 8000e56:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e58:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e5a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e5e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  memcpy(&stMsg.nRxData, &nCanRxData, sizeof(nCanRxData));
 8000e62:	4a09      	ldr	r2, [pc, #36]	; (8000e88 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 8000e64:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e68:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e6c:	e883 0003 	stmia.w	r3, {r0, r1}
  osMessageQueuePut(qMsgQueueRx, &stMsg, 0U, 0U);
 8000e70:	4b08      	ldr	r3, [pc, #32]	; (8000e94 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8000e72:	6818      	ldr	r0, [r3, #0]
 8000e74:	f107 0108 	add.w	r1, r7, #8
 8000e78:	2300      	movs	r3, #0
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f013 f8e6 	bl	801404c <osMessageQueuePut>

}
 8000e80:	bf00      	nop
 8000e82:	3738      	adds	r7, #56	; 0x38
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bdb0      	pop	{r4, r5, r7, pc}
 8000e88:	20000e88 	.word	0x20000e88
 8000e8c:	20000e64 	.word	0x20000e64
 8000e90:	20000e94 	.word	0x20000e94
 8000e94:	20000ad4 	.word	0x20000ad4

08000e98 <PdmMainTask>:
//========================================================================
//========================================================================
// MAIN
//========================================================================
//========================================================================
void PdmMainTask(osThreadId_t* thisThreadId, ADC_HandleTypeDef* hadc1, ADC_HandleTypeDef* hadc4, CAN_HandleTypeDef* hcan, RTC_HandleTypeDef* hrtc, CRC_HandleTypeDef* hcrc){
 8000e98:	b5b0      	push	{r4, r5, r7, lr}
 8000e9a:	b090      	sub	sp, #64	; 0x40
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60f8      	str	r0, [r7, #12]
 8000ea0:	60b9      	str	r1, [r7, #8]
 8000ea2:	607a      	str	r2, [r7, #4]
 8000ea4:	603b      	str	r3, [r7, #0]

  HAL_ADC_Start_DMA(hadc1, (uint32_t*) nAdc1Data, ADC_1_COUNT);
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	499f      	ldr	r1, [pc, #636]	; (8001128 <PdmMainTask+0x290>)
 8000eaa:	68b8      	ldr	r0, [r7, #8]
 8000eac:	f007 ff60 	bl	8008d70 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(hadc4, (uint32_t*) nAdc4Data, ADC_4_COUNT);
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	499e      	ldr	r1, [pc, #632]	; (800112c <PdmMainTask+0x294>)
 8000eb4:	6878      	ldr	r0, [r7, #4]
 8000eb6:	f007 ff5b 	bl	8008d70 <HAL_ADC_Start_DMA>

  //Configure the CAN Filter
  CAN_FilterTypeDef  sFilterConfig;
  sFilterConfig.FilterBank = 0;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	62bb      	str	r3, [r7, #40]	; 0x28
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	633b      	str	r3, [r7, #48]	; 0x30
  sFilterConfig.FilterIdHigh = 0x0000;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterIdLow = 0x0000;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	623b      	str	r3, [r7, #32]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	627b      	str	r3, [r7, #36]	; 0x24
  sFilterConfig.FilterActivation = ENABLE;
 8000eda:	2301      	movs	r3, #1
 8000edc:	637b      	str	r3, [r7, #52]	; 0x34
  sFilterConfig.SlaveStartFilterBank = 14;
 8000ede:	230e      	movs	r3, #14
 8000ee0:	63bb      	str	r3, [r7, #56]	; 0x38

  if (HAL_CAN_ConfigFilter(hcan, &sFilterConfig) != HAL_OK)
 8000ee2:	f107 0314 	add.w	r3, r7, #20
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	6838      	ldr	r0, [r7, #0]
 8000eea:	f008 fe66 	bl	8009bba <HAL_CAN_ConfigFilter>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <PdmMainTask+0x60>
  {
    /* Filter configuration Error */
    Error_Handler();
 8000ef4:	f002 fd34 	bl	8003960 <Error_Handler>
  }

  //Start the CAN periphera
  if (HAL_CAN_Start(hcan) != HAL_OK)
 8000ef8:	6838      	ldr	r0, [r7, #0]
 8000efa:	f008 ff28 	bl	8009d4e <HAL_CAN_Start>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <PdmMainTask+0x70>
  {
    /* Start Error */
    Error_Handler();
 8000f04:	f002 fd2c 	bl	8003960 <Error_Handler>
  }

  //Activate CAN RX notification
  if (HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8000f08:	2102      	movs	r1, #2
 8000f0a:	6838      	ldr	r0, [r7, #0]
 8000f0c:	f009 f950 	bl	800a1b0 <HAL_CAN_ActivateNotification>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <PdmMainTask+0x82>
  {
    /* Notification Error */
    Error_Handler();
 8000f16:	f002 fd23 	bl	8003960 <Error_Handler>
  }

  //Configure Transmission
  stCanTxHeader.StdId = 1620;
 8000f1a:	4b85      	ldr	r3, [pc, #532]	; (8001130 <PdmMainTask+0x298>)
 8000f1c:	f240 6254 	movw	r2, #1620	; 0x654
 8000f20:	601a      	str	r2, [r3, #0]
  stCanTxHeader.ExtId = 0;
 8000f22:	4b83      	ldr	r3, [pc, #524]	; (8001130 <PdmMainTask+0x298>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	605a      	str	r2, [r3, #4]
  stCanTxHeader.RTR = CAN_RTR_DATA;
 8000f28:	4b81      	ldr	r3, [pc, #516]	; (8001130 <PdmMainTask+0x298>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	60da      	str	r2, [r3, #12]
  stCanTxHeader.IDE = CAN_ID_STD;
 8000f2e:	4b80      	ldr	r3, [pc, #512]	; (8001130 <PdmMainTask+0x298>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	609a      	str	r2, [r3, #8]
  stCanTxHeader.DLC = 8;
 8000f34:	4b7e      	ldr	r3, [pc, #504]	; (8001130 <PdmMainTask+0x298>)
 8000f36:	2208      	movs	r2, #8
 8000f38:	611a      	str	r2, [r3, #16]
  stCanTxHeader.TransmitGlobalTime = DISABLE;
 8000f3a:	4b7d      	ldr	r3, [pc, #500]	; (8001130 <PdmMainTask+0x298>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	751a      	strb	r2, [r3, #20]


  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUSBD, &FS_Desc, DEVICE_FS) != USBD_OK)
 8000f40:	2200      	movs	r2, #0
 8000f42:	497c      	ldr	r1, [pc, #496]	; (8001134 <PdmMainTask+0x29c>)
 8000f44:	487c      	ldr	r0, [pc, #496]	; (8001138 <PdmMainTask+0x2a0>)
 8000f46:	f011 fe19 	bl	8012b7c <USBD_Init>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <PdmMainTask+0xbc>
  {
    Error_Handler();
 8000f50:	f002 fd06 	bl	8003960 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUSBD, &USBD_CDC) != USBD_OK)
 8000f54:	4979      	ldr	r1, [pc, #484]	; (800113c <PdmMainTask+0x2a4>)
 8000f56:	4878      	ldr	r0, [pc, #480]	; (8001138 <PdmMainTask+0x2a0>)
 8000f58:	f011 fe3b 	bl	8012bd2 <USBD_RegisterClass>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <PdmMainTask+0xce>
  {
    Error_Handler();
 8000f62:	f002 fcfd 	bl	8003960 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUSBD, &USBD_Interface_PDM) != USBD_OK)
 8000f66:	4976      	ldr	r1, [pc, #472]	; (8001140 <PdmMainTask+0x2a8>)
 8000f68:	4873      	ldr	r0, [pc, #460]	; (8001138 <PdmMainTask+0x2a0>)
 8000f6a:	f011 fd69 	bl	8012a40 <USBD_CDC_RegisterInterface>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <PdmMainTask+0xe0>
  {
    Error_Handler();
 8000f74:	f002 fcf4 	bl	8003960 <Error_Handler>
  }
  if (USBD_Start(&hUSBD) != USBD_OK)
 8000f78:	486f      	ldr	r0, [pc, #444]	; (8001138 <PdmMainTask+0x2a0>)
 8000f7a:	f011 fe44 	bl	8012c06 <USBD_Start>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <PdmMainTask+0xf0>
  {
    Error_Handler();
 8000f84:	f002 fcec 	bl	8003960 <Error_Handler>
    //=====================================================================================================
    // ADC channels
    // ADC1 = Vbat and device temperature
    // ADC4 = Battery sense
    //=====================================================================================================
    nBattSense = (uint16_t)(((float)nAdc4Data[0]) * 0.0519 - 11.3);
 8000f88:	4b68      	ldr	r3, [pc, #416]	; (800112c <PdmMainTask+0x294>)
 8000f8a:	881b      	ldrh	r3, [r3, #0]
 8000f8c:	b29b      	uxth	r3, r3
 8000f8e:	ee07 3a90 	vmov	s15, r3
 8000f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f96:	ee17 0a90 	vmov	r0, s15
 8000f9a:	f7ff fa7d 	bl	8000498 <__aeabi_f2d>
 8000f9e:	a35e      	add	r3, pc, #376	; (adr r3, 8001118 <PdmMainTask+0x280>)
 8000fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fa4:	f7ff fad0 	bl	8000548 <__aeabi_dmul>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	460b      	mov	r3, r1
 8000fac:	4610      	mov	r0, r2
 8000fae:	4619      	mov	r1, r3
 8000fb0:	a35b      	add	r3, pc, #364	; (adr r3, 8001120 <PdmMainTask+0x288>)
 8000fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fb6:	f7ff f90f 	bl	80001d8 <__aeabi_dsub>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	4610      	mov	r0, r2
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	f7ff fcd3 	bl	800096c <__aeabi_d2uiz>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	b29a      	uxth	r2, r3
 8000fca:	4b5e      	ldr	r3, [pc, #376]	; (8001144 <PdmMainTask+0x2ac>)
 8000fcc:	801a      	strh	r2, [r3, #0]
    nStmTemp = (uint16_t)((80.0 / ((float)(*STM32_TEMP_3V3_110C) - (float)(*STM32_TEMP_3V3_30C)) *
 8000fce:	4b5e      	ldr	r3, [pc, #376]	; (8001148 <PdmMainTask+0x2b0>)
 8000fd0:	881b      	ldrh	r3, [r3, #0]
 8000fd2:	ee07 3a90 	vmov	s15, r3
 8000fd6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fda:	4b5c      	ldr	r3, [pc, #368]	; (800114c <PdmMainTask+0x2b4>)
 8000fdc:	881b      	ldrh	r3, [r3, #0]
 8000fde:	ee07 3a90 	vmov	s15, r3
 8000fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fe6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fea:	ee17 0a90 	vmov	r0, s15
 8000fee:	f7ff fa53 	bl	8000498 <__aeabi_f2d>
 8000ff2:	4602      	mov	r2, r0
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	f04f 0000 	mov.w	r0, #0
 8000ffa:	4955      	ldr	r1, [pc, #340]	; (8001150 <PdmMainTask+0x2b8>)
 8000ffc:	f7ff fbce 	bl	800079c <__aeabi_ddiv>
 8001000:	4602      	mov	r2, r0
 8001002:	460b      	mov	r3, r1
 8001004:	4614      	mov	r4, r2
 8001006:	461d      	mov	r5, r3
                          (((float)nAdc1Data[0]) - (float)(*STM32_TEMP_3V3_30C)) + 30.0) * 10.0);
 8001008:	4b47      	ldr	r3, [pc, #284]	; (8001128 <PdmMainTask+0x290>)
 800100a:	881b      	ldrh	r3, [r3, #0]
 800100c:	b29b      	uxth	r3, r3
 800100e:	ee07 3a90 	vmov	s15, r3
 8001012:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001016:	4b4d      	ldr	r3, [pc, #308]	; (800114c <PdmMainTask+0x2b4>)
 8001018:	881b      	ldrh	r3, [r3, #0]
 800101a:	ee07 3a90 	vmov	s15, r3
 800101e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001022:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001026:	ee17 0a90 	vmov	r0, s15
 800102a:	f7ff fa35 	bl	8000498 <__aeabi_f2d>
 800102e:	4602      	mov	r2, r0
 8001030:	460b      	mov	r3, r1
    nStmTemp = (uint16_t)((80.0 / ((float)(*STM32_TEMP_3V3_110C) - (float)(*STM32_TEMP_3V3_30C)) *
 8001032:	4620      	mov	r0, r4
 8001034:	4629      	mov	r1, r5
 8001036:	f7ff fa87 	bl	8000548 <__aeabi_dmul>
 800103a:	4602      	mov	r2, r0
 800103c:	460b      	mov	r3, r1
 800103e:	4610      	mov	r0, r2
 8001040:	4619      	mov	r1, r3
                          (((float)nAdc1Data[0]) - (float)(*STM32_TEMP_3V3_30C)) + 30.0) * 10.0);
 8001042:	f04f 0200 	mov.w	r2, #0
 8001046:	4b43      	ldr	r3, [pc, #268]	; (8001154 <PdmMainTask+0x2bc>)
 8001048:	f7ff f8c8 	bl	80001dc <__adddf3>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	4610      	mov	r0, r2
 8001052:	4619      	mov	r1, r3
 8001054:	f04f 0200 	mov.w	r2, #0
 8001058:	4b3f      	ldr	r3, [pc, #252]	; (8001158 <PdmMainTask+0x2c0>)
 800105a:	f7ff fa75 	bl	8000548 <__aeabi_dmul>
 800105e:	4602      	mov	r2, r0
 8001060:	460b      	mov	r3, r1
    nStmTemp = (uint16_t)((80.0 / ((float)(*STM32_TEMP_3V3_110C) - (float)(*STM32_TEMP_3V3_30C)) *
 8001062:	4610      	mov	r0, r2
 8001064:	4619      	mov	r1, r3
 8001066:	f7ff fc81 	bl	800096c <__aeabi_d2uiz>
 800106a:	4603      	mov	r3, r0
 800106c:	b29a      	uxth	r2, r3
 800106e:	4b3b      	ldr	r3, [pc, #236]	; (800115c <PdmMainTask+0x2c4>)
 8001070:	801a      	strh	r2, [r3, #0]

    //=====================================================================================================
    // CANBoard check connection
    //=====================================================================================================
    CANBoardCheckConnection(&stCANBoard_RX);
 8001072:	483b      	ldr	r0, [pc, #236]	; (8001160 <PdmMainTask+0x2c8>)
 8001074:	f005 ff08 	bl	8006e88 <CANBoardCheckConnection>

    //=====================================================================================================
    // USB Connection
    //=====================================================================================================
    if( (USB_VBUS_GPIO_Port->IDR & USB_VBUS_Pin) && !bUsbConnected){
 8001078:	4b3a      	ldr	r3, [pc, #232]	; (8001164 <PdmMainTask+0x2cc>)
 800107a:	691b      	ldr	r3, [r3, #16]
 800107c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001080:	2b00      	cmp	r3, #0
 8001082:	d00f      	beq.n	80010a4 <PdmMainTask+0x20c>
 8001084:	4b38      	ldr	r3, [pc, #224]	; (8001168 <PdmMainTask+0x2d0>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	f083 0301 	eor.w	r3, r3, #1
 800108c:	b2db      	uxtb	r3, r3
 800108e:	2b00      	cmp	r3, #0
 8001090:	d008      	beq.n	80010a4 <PdmMainTask+0x20c>
      USB_PULLUP_GPIO_Port->ODR |= USB_PULLUP_Pin;
 8001092:	4b34      	ldr	r3, [pc, #208]	; (8001164 <PdmMainTask+0x2cc>)
 8001094:	695b      	ldr	r3, [r3, #20]
 8001096:	4a33      	ldr	r2, [pc, #204]	; (8001164 <PdmMainTask+0x2cc>)
 8001098:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800109c:	6153      	str	r3, [r2, #20]
      bUsbConnected = true;
 800109e:	4b32      	ldr	r3, [pc, #200]	; (8001168 <PdmMainTask+0x2d0>)
 80010a0:	2201      	movs	r2, #1
 80010a2:	701a      	strb	r2, [r3, #0]
    }

    if( !(USB_VBUS_GPIO_Port->IDR & USB_VBUS_Pin) && bUsbConnected){
 80010a4:	4b2f      	ldr	r3, [pc, #188]	; (8001164 <PdmMainTask+0x2cc>)
 80010a6:	691b      	ldr	r3, [r3, #16]
 80010a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d10c      	bne.n	80010ca <PdmMainTask+0x232>
 80010b0:	4b2d      	ldr	r3, [pc, #180]	; (8001168 <PdmMainTask+0x2d0>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d008      	beq.n	80010ca <PdmMainTask+0x232>
      USB_PULLUP_GPIO_Port->ODR &= ~USB_PULLUP_Pin;
 80010b8:	4b2a      	ldr	r3, [pc, #168]	; (8001164 <PdmMainTask+0x2cc>)
 80010ba:	695b      	ldr	r3, [r3, #20]
 80010bc:	4a29      	ldr	r2, [pc, #164]	; (8001164 <PdmMainTask+0x2cc>)
 80010be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80010c2:	6153      	str	r3, [r2, #20]
      bUsbConnected = false;
 80010c4:	4b28      	ldr	r3, [pc, #160]	; (8001168 <PdmMainTask+0x2d0>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	701a      	strb	r2, [r3, #0]
    }

    nILTotal = 0;
 80010ca:	4b28      	ldr	r3, [pc, #160]	; (800116c <PdmMainTask+0x2d4>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	801a      	strh	r2, [r3, #0]
    for(int i=0;i<12;i++)
 80010d0:	2300      	movs	r3, #0
 80010d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80010d4:	e010      	b.n	80010f8 <PdmMainTask+0x260>
      nILTotal += pf[i].nIL;
 80010d6:	4a26      	ldr	r2, [pc, #152]	; (8001170 <PdmMainTask+0x2d8>)
 80010d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80010da:	019b      	lsls	r3, r3, #6
 80010dc:	4413      	add	r3, r2
 80010de:	3328      	adds	r3, #40	; 0x28
 80010e0:	881b      	ldrh	r3, [r3, #0]
 80010e2:	b29a      	uxth	r2, r3
 80010e4:	4b21      	ldr	r3, [pc, #132]	; (800116c <PdmMainTask+0x2d4>)
 80010e6:	881b      	ldrh	r3, [r3, #0]
 80010e8:	b29b      	uxth	r3, r3
 80010ea:	4413      	add	r3, r2
 80010ec:	b29a      	uxth	r2, r3
 80010ee:	4b1f      	ldr	r3, [pc, #124]	; (800116c <PdmMainTask+0x2d4>)
 80010f0:	801a      	strh	r2, [r3, #0]
    for(int i=0;i<12;i++)
 80010f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80010f4:	3301      	adds	r3, #1
 80010f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80010f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80010fa:	2b0b      	cmp	r3, #11
 80010fc:	ddeb      	ble.n	80010d6 <PdmMainTask+0x23e>

#ifdef MEAS_HEAP_USE
    __attribute__((unused)) uint32_t nThisThreadSpace = osThreadGetStackSpace(*thisThreadId);
#endif

    osDelay(MAIN_TASK_DELAY);
 80010fe:	2064      	movs	r0, #100	; 0x64
 8001100:	f012 fef0 	bl	8013ee4 <osDelay>

    //Debug GPIO
    EXTRA3_GPIO_Port->ODR ^= EXTRA3_Pin;
 8001104:	4b17      	ldr	r3, [pc, #92]	; (8001164 <PdmMainTask+0x2cc>)
 8001106:	695b      	ldr	r3, [r3, #20]
 8001108:	4a16      	ldr	r2, [pc, #88]	; (8001164 <PdmMainTask+0x2cc>)
 800110a:	f083 0310 	eor.w	r3, r3, #16
 800110e:	6153      	str	r3, [r2, #20]
    nBattSense = (uint16_t)(((float)nAdc4Data[0]) * 0.0519 - 11.3);
 8001110:	e73a      	b.n	8000f88 <PdmMainTask+0xf0>
 8001112:	bf00      	nop
 8001114:	f3af 8000 	nop.w
 8001118:	05532618 	.word	0x05532618
 800111c:	3faa92a3 	.word	0x3faa92a3
 8001120:	9999999a 	.word	0x9999999a
 8001124:	40269999 	.word	0x40269999
 8001128:	20000e24 	.word	0x20000e24
 800112c:	20000e28 	.word	0x20000e28
 8001130:	20000e4c 	.word	0x20000e4c
 8001134:	20000130 	.word	0x20000130
 8001138:	200020f4 	.word	0x200020f4
 800113c:	20000028 	.word	0x20000028
 8001140:	20000000 	.word	0x20000000
 8001144:	20000e2a 	.word	0x20000e2a
 8001148:	1ffff7c2 	.word	0x1ffff7c2
 800114c:	1ffff7b8 	.word	0x1ffff7b8
 8001150:	40540000 	.word	0x40540000
 8001154:	403e0000 	.word	0x403e0000
 8001158:	40240000 	.word	0x40240000
 800115c:	20000e2c 	.word	0x20000e2c
 8001160:	20000e98 	.word	0x20000e98
 8001164:	48000400 	.word	0x48000400
 8001168:	20000e18 	.word	0x20000e18
 800116c:	20000de4 	.word	0x20000de4
 8001170:	20000ae4 	.word	0x20000ae4

08001174 <InputLogic>:
  }
}

void InputLogic(){
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af00      	add	r7, sp, #0
  for(int i=0; i<PDM_NUM_INPUTS; i++)
 800117a:	2300      	movs	r3, #0
 800117c:	617b      	str	r3, [r7, #20]
 800117e:	e012      	b.n	80011a6 <InputLogic+0x32>
    EvaluateInput(&stPdmConfig.stInput[i], &nPdmInputs[i]);
 8001180:	697a      	ldr	r2, [r7, #20]
 8001182:	4613      	mov	r3, r2
 8001184:	00db      	lsls	r3, r3, #3
 8001186:	1a9b      	subs	r3, r3, r2
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	3308      	adds	r3, #8
 800118c:	4a48      	ldr	r2, [pc, #288]	; (80012b0 <InputLogic+0x13c>)
 800118e:	441a      	add	r2, r3
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	4947      	ldr	r1, [pc, #284]	; (80012b4 <InputLogic+0x140>)
 8001196:	440b      	add	r3, r1
 8001198:	4619      	mov	r1, r3
 800119a:	4610      	mov	r0, r2
 800119c:	f005 f933 	bl	8006406 <EvaluateInput>
  for(int i=0; i<PDM_NUM_INPUTS; i++)
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	3301      	adds	r3, #1
 80011a4:	617b      	str	r3, [r7, #20]
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	2b05      	cmp	r3, #5
 80011aa:	dde9      	ble.n	8001180 <InputLogic+0xc>

  for(int i=0; i<PDM_NUM_VIRT_INPUTS; i++)
 80011ac:	2300      	movs	r3, #0
 80011ae:	613b      	str	r3, [r7, #16]
 80011b0:	e012      	b.n	80011d8 <InputLogic+0x64>
    EvaluateVirtInput(&stPdmConfig.stVirtualInput[i], &nVirtInputs[i]);
 80011b2:	693a      	ldr	r2, [r7, #16]
 80011b4:	4613      	mov	r3, r2
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	4413      	add	r3, r2
 80011ba:	00db      	lsls	r3, r3, #3
 80011bc:	33b0      	adds	r3, #176	; 0xb0
 80011be:	4a3c      	ldr	r2, [pc, #240]	; (80012b0 <InputLogic+0x13c>)
 80011c0:	441a      	add	r2, r3
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	005b      	lsls	r3, r3, #1
 80011c6:	493c      	ldr	r1, [pc, #240]	; (80012b8 <InputLogic+0x144>)
 80011c8:	440b      	add	r3, r1
 80011ca:	4619      	mov	r1, r3
 80011cc:	4610      	mov	r0, r2
 80011ce:	f005 fcc5 	bl	8006b5c <EvaluateVirtInput>
  for(int i=0; i<PDM_NUM_VIRT_INPUTS; i++)
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	3301      	adds	r3, #1
 80011d6:	613b      	str	r3, [r7, #16]
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	2b13      	cmp	r3, #19
 80011dc:	dde9      	ble.n	80011b2 <InputLogic+0x3e>

  //Map profet state to integer for use as virtual input pointer
  for(int i=0; i<PDM_NUM_OUTPUTS; i++){
 80011de:	2300      	movs	r3, #0
 80011e0:	60fb      	str	r3, [r7, #12]
 80011e2:	e01d      	b.n	8001220 <InputLogic+0xac>
    nOutputs[i] = pf[i].eState == ON;
 80011e4:	4a35      	ldr	r2, [pc, #212]	; (80012bc <InputLogic+0x148>)
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	019b      	lsls	r3, r3, #6
 80011ea:	4413      	add	r3, r2
 80011ec:	3301      	adds	r3, #1
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	bf0c      	ite	eq
 80011f6:	2301      	moveq	r3, #1
 80011f8:	2300      	movne	r3, #0
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	b299      	uxth	r1, r3
 80011fe:	4a30      	ldr	r2, [pc, #192]	; (80012c0 <InputLogic+0x14c>)
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    EvaluateStarter(&stPdmConfig.stStarter, i, &nStarterDisable[i]);
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	b2d9      	uxtb	r1, r3
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	005b      	lsls	r3, r3, #1
 800120e:	4a2d      	ldr	r2, [pc, #180]	; (80012c4 <InputLogic+0x150>)
 8001210:	4413      	add	r3, r2
 8001212:	461a      	mov	r2, r3
 8001214:	482c      	ldr	r0, [pc, #176]	; (80012c8 <InputLogic+0x154>)
 8001216:	f005 f91b 	bl	8006450 <EvaluateStarter>
  for(int i=0; i<PDM_NUM_OUTPUTS; i++){
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	3301      	adds	r3, #1
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	2b0b      	cmp	r3, #11
 8001224:	ddde      	ble.n	80011e4 <InputLogic+0x70>
  }

  for(int i=0; i<PDM_NUM_OUTPUTS; i++){
 8001226:	2300      	movs	r3, #0
 8001228:	60bb      	str	r3, [r7, #8]
 800122a:	e023      	b.n	8001274 <InputLogic+0x100>
      if( (stPdmConfig.stFlasher[0].nOutput != i) &&
 800122c:	4b20      	ldr	r3, [pc, #128]	; (80012b0 <InputLogic+0x13c>)
 800122e:	f893 351d 	ldrb.w	r3, [r3, #1309]	; 0x51d
 8001232:	461a      	mov	r2, r3
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	4293      	cmp	r3, r2
 8001238:	d019      	beq.n	800126e <InputLogic+0xfa>
          (stPdmConfig.stFlasher[1].nOutput != i) &&
 800123a:	4b1d      	ldr	r3, [pc, #116]	; (80012b0 <InputLogic+0x13c>)
 800123c:	f893 3535 	ldrb.w	r3, [r3, #1333]	; 0x535
 8001240:	461a      	mov	r2, r3
      if( (stPdmConfig.stFlasher[0].nOutput != i) &&
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	4293      	cmp	r3, r2
 8001246:	d012      	beq.n	800126e <InputLogic+0xfa>
          (stPdmConfig.stFlasher[2].nOutput != i) &&
 8001248:	4b19      	ldr	r3, [pc, #100]	; (80012b0 <InputLogic+0x13c>)
 800124a:	f893 354d 	ldrb.w	r3, [r3, #1357]	; 0x54d
 800124e:	461a      	mov	r2, r3
          (stPdmConfig.stFlasher[1].nOutput != i) &&
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	4293      	cmp	r3, r2
 8001254:	d00b      	beq.n	800126e <InputLogic+0xfa>
          (stPdmConfig.stFlasher[3].nOutput != i))
 8001256:	4b16      	ldr	r3, [pc, #88]	; (80012b0 <InputLogic+0x13c>)
 8001258:	f893 3565 	ldrb.w	r3, [r3, #1381]	; 0x565
 800125c:	461a      	mov	r2, r3
          (stPdmConfig.stFlasher[2].nOutput != i) &&
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	4293      	cmp	r3, r2
 8001262:	d004      	beq.n	800126e <InputLogic+0xfa>
        nOutputFlasher[i] = 1;
 8001264:	4a19      	ldr	r2, [pc, #100]	; (80012cc <InputLogic+0x158>)
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	2101      	movs	r1, #1
 800126a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for(int i=0; i<PDM_NUM_OUTPUTS; i++){
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	3301      	adds	r3, #1
 8001272:	60bb      	str	r3, [r7, #8]
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	2b0b      	cmp	r3, #11
 8001278:	ddd8      	ble.n	800122c <InputLogic+0xb8>
  }
  for(int i=0; i<PDM_NUM_FLASHERS; i++){
 800127a:	2300      	movs	r3, #0
 800127c:	607b      	str	r3, [r7, #4]
 800127e:	e00f      	b.n	80012a0 <InputLogic+0x12c>
    EvaluateFlasher(&stPdmConfig.stFlasher[i], nOutputFlasher);
 8001280:	687a      	ldr	r2, [r7, #4]
 8001282:	4613      	mov	r3, r2
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	4413      	add	r3, r2
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	f503 63a2 	add.w	r3, r3, #1296	; 0x510
 800128e:	4a08      	ldr	r2, [pc, #32]	; (80012b0 <InputLogic+0x13c>)
 8001290:	4413      	add	r3, r2
 8001292:	490e      	ldr	r1, [pc, #56]	; (80012cc <InputLogic+0x158>)
 8001294:	4618      	mov	r0, r3
 8001296:	f001 fe85 	bl	8002fa4 <EvaluateFlasher>
  for(int i=0; i<PDM_NUM_FLASHERS; i++){
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	3301      	adds	r3, #1
 800129e:	607b      	str	r3, [r7, #4]
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2b03      	cmp	r3, #3
 80012a4:	ddec      	ble.n	8001280 <InputLogic+0x10c>
  }
}
 80012a6:	bf00      	nop
 80012a8:	bf00      	nop
 80012aa:	3718      	adds	r7, #24
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	20000200 	.word	0x20000200
 80012b4:	20001038 	.word	0x20001038
 80012b8:	20001080 	.word	0x20001080
 80012bc:	20000ae4 	.word	0x20000ae4
 80012c0:	200010a8 	.word	0x200010a8
 80012c4:	200010c0 	.word	0x200010c0
 80012c8:	20000770 	.word	0x20000770
 80012cc:	200010d8 	.word	0x200010d8

080012d0 <OutputLogic>:

void OutputLogic(){
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
  //Copy output logic to profet requested state
  for(int i=0; i<PDM_NUM_OUTPUTS; i++)
 80012d6:	2300      	movs	r3, #0
 80012d8:	607b      	str	r3, [r7, #4]
 80012da:	e039      	b.n	8001350 <OutputLogic+0x80>
  {
    if(eDevMode == DEVICE_AUTO){
 80012dc:	4b21      	ldr	r3, [pc, #132]	; (8001364 <OutputLogic+0x94>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d123      	bne.n	800132c <OutputLogic+0x5c>
      pf[i].eReqState = (ProfetStateTypeDef)(*stPdmConfig.stOutput[i].pInput && nStarterDisable[i] && nOutputFlasher[i]);
 80012e4:	4920      	ldr	r1, [pc, #128]	; (8001368 <OutputLogic+0x98>)
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	4613      	mov	r3, r2
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	4413      	add	r3, r2
 80012ee:	00db      	lsls	r3, r3, #3
 80012f0:	440b      	add	r3, r1
 80012f2:	f503 7375 	add.w	r3, r3, #980	; 0x3d4
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	881b      	ldrh	r3, [r3, #0]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d00d      	beq.n	800131a <OutputLogic+0x4a>
 80012fe:	4a1b      	ldr	r2, [pc, #108]	; (800136c <OutputLogic+0x9c>)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d007      	beq.n	800131a <OutputLogic+0x4a>
 800130a:	4a19      	ldr	r2, [pc, #100]	; (8001370 <OutputLogic+0xa0>)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <OutputLogic+0x4a>
 8001316:	2301      	movs	r3, #1
 8001318:	e000      	b.n	800131c <OutputLogic+0x4c>
 800131a:	2300      	movs	r3, #0
 800131c:	b2d9      	uxtb	r1, r3
 800131e:	4a15      	ldr	r2, [pc, #84]	; (8001374 <OutputLogic+0xa4>)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	019b      	lsls	r3, r3, #6
 8001324:	4413      	add	r3, r2
 8001326:	3302      	adds	r3, #2
 8001328:	460a      	mov	r2, r1
 800132a:	701a      	strb	r2, [r3, #0]
    }
    if(eDevMode == DEVICE_MANUAL){
 800132c:	4b0d      	ldr	r3, [pc, #52]	; (8001364 <OutputLogic+0x94>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	2b01      	cmp	r3, #1
 8001332:	d10a      	bne.n	800134a <OutputLogic+0x7a>
      pf[i].eReqState = (ProfetStateTypeDef)nManualOutputs[i];
 8001334:	4a10      	ldr	r2, [pc, #64]	; (8001378 <OutputLogic+0xa8>)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4413      	add	r3, r2
 800133a:	7819      	ldrb	r1, [r3, #0]
 800133c:	4a0d      	ldr	r2, [pc, #52]	; (8001374 <OutputLogic+0xa4>)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	019b      	lsls	r3, r3, #6
 8001342:	4413      	add	r3, r2
 8001344:	3302      	adds	r3, #2
 8001346:	460a      	mov	r2, r1
 8001348:	701a      	strb	r2, [r3, #0]
  for(int i=0; i<PDM_NUM_OUTPUTS; i++)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	3301      	adds	r3, #1
 800134e:	607b      	str	r3, [r7, #4]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2b0b      	cmp	r3, #11
 8001354:	ddc2      	ble.n	80012dc <OutputLogic+0xc>
    }
  }
}
 8001356:	bf00      	nop
 8001358:	bf00      	nop
 800135a:	370c      	adds	r7, #12
 800135c:	46bd      	mov	sp, r7
 800135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001362:	4770      	bx	lr
 8001364:	20000ae0 	.word	0x20000ae0
 8001368:	20000200 	.word	0x20000200
 800136c:	200010c0 	.word	0x200010c0
 8001370:	200010d8 	.word	0x200010d8
 8001374:	20000ae4 	.word	0x20000ae4
 8001378:	200023b8 	.word	0x200023b8

0800137c <I2C1Task>:

void I2C1Task(osThreadId_t* thisThreadId, I2C_HandleTypeDef* hi2c){
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	6039      	str	r1, [r7, #0]
  //=====================================================================================================
  // MCP9808 Temperature Sensor Configuration
  //=====================================================================================================
  if(MCP9808_Init(hi2c, MCP9808_ADDRESS) != MCP9808_OK)
 8001386:	2118      	movs	r1, #24
 8001388:	6838      	ldr	r0, [r7, #0]
 800138a:	f005 fe33 	bl	8006ff4 <MCP9808_Init>
 800138e:	4603      	mov	r3, r0
 8001390:	2b01      	cmp	r3, #1
 8001392:	d002      	beq.n	800139a <I2C1Task+0x1e>
    printf("MCP9808 Init FAIL\n");
 8001394:	4887      	ldr	r0, [pc, #540]	; (80015b4 <I2C1Task+0x238>)
 8001396:	f015 ff91 	bl	80172bc <puts>

  MCP9808_SetResolution(hi2c, MCP9808_ADDRESS, MCP9808_RESOLUTION_0_5DEG);
 800139a:	2200      	movs	r2, #0
 800139c:	2118      	movs	r1, #24
 800139e:	6838      	ldr	r0, [r7, #0]
 80013a0:	f005 feca 	bl	8007138 <MCP9808_SetResolution>

  if(MCP9808_SetLimit(hi2c, MCP9808_ADDRESS, MCP9808_REG_UPPER_TEMP, BOARD_TEMP_MAX) != MCP9808_OK)
 80013a4:	ed9f 0a84 	vldr	s0, [pc, #528]	; 80015b8 <I2C1Task+0x23c>
 80013a8:	2202      	movs	r2, #2
 80013aa:	2118      	movs	r1, #24
 80013ac:	6838      	ldr	r0, [r7, #0]
 80013ae:	f005 fed7 	bl	8007160 <MCP9808_SetLimit>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b01      	cmp	r3, #1
 80013b6:	d002      	beq.n	80013be <I2C1Task+0x42>
    printf("MCP9808 Set Upper Limit Failed\n");
 80013b8:	4880      	ldr	r0, [pc, #512]	; (80015bc <I2C1Task+0x240>)
 80013ba:	f015 ff7f 	bl	80172bc <puts>
  if(MCP9808_SetLimit(hi2c, MCP9808_ADDRESS, MCP9808_REG_LOWER_TEMP, BOARD_TEMP_MIN) != MCP9808_OK)
 80013be:	ed9f 0a80 	vldr	s0, [pc, #512]	; 80015c0 <I2C1Task+0x244>
 80013c2:	2203      	movs	r2, #3
 80013c4:	2118      	movs	r1, #24
 80013c6:	6838      	ldr	r0, [r7, #0]
 80013c8:	f005 feca 	bl	8007160 <MCP9808_SetLimit>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d002      	beq.n	80013d8 <I2C1Task+0x5c>
    printf("MCP9808 Set Lower Limit Failed\n");
 80013d2:	487c      	ldr	r0, [pc, #496]	; (80015c4 <I2C1Task+0x248>)
 80013d4:	f015 ff72 	bl	80172bc <puts>
  if(MCP9808_SetLimit(hi2c, MCP9808_ADDRESS, MCP9808_REG_CRIT_TEMP, BOARD_TEMP_CRIT) != MCP9808_OK)
 80013d8:	ed9f 0a7b 	vldr	s0, [pc, #492]	; 80015c8 <I2C1Task+0x24c>
 80013dc:	2204      	movs	r2, #4
 80013de:	2118      	movs	r1, #24
 80013e0:	6838      	ldr	r0, [r7, #0]
 80013e2:	f005 febd 	bl	8007160 <MCP9808_SetLimit>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d002      	beq.n	80013f2 <I2C1Task+0x76>
    printf("MCP9808 Set Critical Limit Failed\n");
 80013ec:	4877      	ldr	r0, [pc, #476]	; (80015cc <I2C1Task+0x250>)
 80013ee:	f015 ff65 	bl	80172bc <puts>
  //Setup configuration
  //Enable alert pin
  //Lock Tupper/Tlower window settings
  //Lock Tcrit settings
  //Set Tupper/Tlower hysteresis to +1.5 deg C
  MCP9808_Write16(hi2c, MCP9808_ADDRESS, MCP9808_REG_CONFIG, (MCP9808_REG_CONFIG_ALERTCTRL | MCP9808_REG_CONFIG_WINLOCKED | MCP9808_REG_CONFIG_CRITLOCKED | MCP9808_REG_CONFIG_HYST_1_5));
 80013f2:	f44f 7332 	mov.w	r3, #712	; 0x2c8
 80013f6:	2201      	movs	r2, #1
 80013f8:	2118      	movs	r1, #24
 80013fa:	6838      	ldr	r0, [r7, #0]
 80013fc:	f005 ff68 	bl	80072d0 <MCP9808_Write16>

  //=====================================================================================================
  // PCAL9554B User Input Configuration
  //=====================================================================================================
  //Set configuration registers (all to input = 1)
  PCAL9554B_WriteReg8(hi2c, PCAL9554B_ADDRESS, PCAL9554B_CMD_CFG, 0xFF);
 8001400:	23ff      	movs	r3, #255	; 0xff
 8001402:	2203      	movs	r2, #3
 8001404:	2120      	movs	r1, #32
 8001406:	6838      	ldr	r0, [r7, #0]
 8001408:	f006 f94e 	bl	80076a8 <PCAL9554B_WriteReg8>
  //Set latch register (no latch = 0)
  PCAL9554B_WriteReg8(hi2c, PCAL9554B_ADDRESS, PCAL9554B_CMD_IN_LATCH, 0x00);
 800140c:	2300      	movs	r3, #0
 800140e:	2242      	movs	r2, #66	; 0x42
 8001410:	2120      	movs	r1, #32
 8001412:	6838      	ldr	r0, [r7, #0]
 8001414:	f006 f948 	bl	80076a8 <PCAL9554B_WriteReg8>
  //Set pullup/pulldown enable register (all enable = 1)
  PCAL9554B_WriteReg8(hi2c, PCAL9554B_ADDRESS, PCAL9554B_CMD_PU_PD_ENABLE, 0xFF);
 8001418:	23ff      	movs	r3, #255	; 0xff
 800141a:	2243      	movs	r2, #67	; 0x43
 800141c:	2120      	movs	r1, #32
 800141e:	6838      	ldr	r0, [r7, #0]
 8001420:	f006 f942 	bl	80076a8 <PCAL9554B_WriteReg8>
  //Set pullup/pulldown selection register (all to pullup = 1)
  PCAL9554B_WriteReg8(hi2c, PCAL9554B_ADDRESS, PCAL9554B_CMD_PU_PD_SELECT, 0xFF);
 8001424:	23ff      	movs	r3, #255	; 0xff
 8001426:	2244      	movs	r2, #68	; 0x44
 8001428:	2120      	movs	r1, #32
 800142a:	6838      	ldr	r0, [r7, #0]
 800142c:	f006 f93c 	bl	80076a8 <PCAL9554B_WriteReg8>
  //Set interrupt mask (all to disable interrupt = 1)
  PCAL9554B_WriteReg8(hi2c, PCAL9554B_ADDRESS, PCAL9554B_CMD_INT_MASK, 0xFF);
 8001430:	23ff      	movs	r3, #255	; 0xff
 8001432:	2245      	movs	r2, #69	; 0x45
 8001434:	2120      	movs	r1, #32
 8001436:	6838      	ldr	r0, [r7, #0]
 8001438:	f006 f936 	bl	80076a8 <PCAL9554B_WriteReg8>

  //=====================================================================================================
  // PCA9539 Profet GPIO Configuration
  //=====================================================================================================
  //Set configuration registers (all to output)
  PCA9539_WriteReg16(hi2c, PCA9539_ADDRESS_BANK1, PCA9539_CMD_CONFIG_PORT0, 0x0000);
 800143c:	2300      	movs	r3, #0
 800143e:	2206      	movs	r2, #6
 8001440:	2174      	movs	r1, #116	; 0x74
 8001442:	6838      	ldr	r0, [r7, #0]
 8001444:	f005 ffd8 	bl	80073f8 <PCA9539_WriteReg16>

  //=====================================================================================================
  // ADS1x15 Analog In Configuration
  //=====================================================================================================
  stAdcPfBank1.deviceType = ADS1015;
 8001448:	4b61      	ldr	r3, [pc, #388]	; (80015d0 <I2C1Task+0x254>)
 800144a:	2200      	movs	r2, #0
 800144c:	701a      	strb	r2, [r3, #0]
  stAdcPfBank1.bitShift = 0;
 800144e:	4b60      	ldr	r3, [pc, #384]	; (80015d0 <I2C1Task+0x254>)
 8001450:	2200      	movs	r2, #0
 8001452:	715a      	strb	r2, [r3, #5]
  stAdcPfBank1.gain = GAIN_ONE;
 8001454:	4b5e      	ldr	r3, [pc, #376]	; (80015d0 <I2C1Task+0x254>)
 8001456:	f44f 7200 	mov.w	r2, #512	; 0x200
 800145a:	805a      	strh	r2, [r3, #2]
  stAdcPfBank1.dataRate = ADS1015_DATARATE_3300SPS;
 800145c:	4b5c      	ldr	r3, [pc, #368]	; (80015d0 <I2C1Task+0x254>)
 800145e:	22c0      	movs	r2, #192	; 0xc0
 8001460:	711a      	strb	r2, [r3, #4]
  for(;;)
  {
   //=====================================================================================================
   // PCAL9554B User Input
   //=====================================================================================================
   PCAL9554B_ReadReg8(hi2c, PCAL9554B_CMD_IN_PORT, nUserDigInputRaw);
 8001462:	4b5c      	ldr	r3, [pc, #368]	; (80015d4 <I2C1Task+0x258>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	461a      	mov	r2, r3
 8001468:	2100      	movs	r1, #0
 800146a:	6838      	ldr	r0, [r7, #0]
 800146c:	f006 f93d 	bl	80076ea <PCAL9554B_ReadReg8>
   nUserDigInput[0] = nUserDigInputRaw & 0x01;
 8001470:	4b58      	ldr	r3, [pc, #352]	; (80015d4 <I2C1Task+0x258>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	f003 0301 	and.w	r3, r3, #1
 8001478:	b2da      	uxtb	r2, r3
 800147a:	4b57      	ldr	r3, [pc, #348]	; (80015d8 <I2C1Task+0x25c>)
 800147c:	701a      	strb	r2, [r3, #0]
   nUserDigInput[1] = (nUserDigInputRaw & 0x02) >> 1;
 800147e:	4b55      	ldr	r3, [pc, #340]	; (80015d4 <I2C1Task+0x258>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	105b      	asrs	r3, r3, #1
 8001484:	b2db      	uxtb	r3, r3
 8001486:	f003 0301 	and.w	r3, r3, #1
 800148a:	b2da      	uxtb	r2, r3
 800148c:	4b52      	ldr	r3, [pc, #328]	; (80015d8 <I2C1Task+0x25c>)
 800148e:	705a      	strb	r2, [r3, #1]
   nUserDigInput[2] = (nUserDigInputRaw & 0x04) >> 2;
 8001490:	4b50      	ldr	r3, [pc, #320]	; (80015d4 <I2C1Task+0x258>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	109b      	asrs	r3, r3, #2
 8001496:	b2db      	uxtb	r3, r3
 8001498:	f003 0301 	and.w	r3, r3, #1
 800149c:	b2da      	uxtb	r2, r3
 800149e:	4b4e      	ldr	r3, [pc, #312]	; (80015d8 <I2C1Task+0x25c>)
 80014a0:	709a      	strb	r2, [r3, #2]
   nUserDigInput[3] = (nUserDigInputRaw & 0x08) >> 3;
 80014a2:	4b4c      	ldr	r3, [pc, #304]	; (80015d4 <I2C1Task+0x258>)
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	10db      	asrs	r3, r3, #3
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	f003 0301 	and.w	r3, r3, #1
 80014ae:	b2da      	uxtb	r2, r3
 80014b0:	4b49      	ldr	r3, [pc, #292]	; (80015d8 <I2C1Task+0x25c>)
 80014b2:	70da      	strb	r2, [r3, #3]
   nUserDigInput[4] = (nUserDigInputRaw & 0x10) >> 4;
 80014b4:	4b47      	ldr	r3, [pc, #284]	; (80015d4 <I2C1Task+0x258>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	111b      	asrs	r3, r3, #4
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	f003 0301 	and.w	r3, r3, #1
 80014c0:	b2da      	uxtb	r2, r3
 80014c2:	4b45      	ldr	r3, [pc, #276]	; (80015d8 <I2C1Task+0x25c>)
 80014c4:	711a      	strb	r2, [r3, #4]
   nUserDigInput[5] = (nUserDigInputRaw & 0x20) >> 5;
 80014c6:	4b43      	ldr	r3, [pc, #268]	; (80015d4 <I2C1Task+0x258>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	115b      	asrs	r3, r3, #5
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	b2da      	uxtb	r2, r3
 80014d4:	4b40      	ldr	r3, [pc, #256]	; (80015d8 <I2C1Task+0x25c>)
 80014d6:	715a      	strb	r2, [r3, #5]
   nUserDigInput[6] = (nUserDigInputRaw & 0x40) >> 6;
 80014d8:	4b3e      	ldr	r3, [pc, #248]	; (80015d4 <I2C1Task+0x258>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	119b      	asrs	r3, r3, #6
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	f003 0301 	and.w	r3, r3, #1
 80014e4:	b2da      	uxtb	r2, r3
 80014e6:	4b3c      	ldr	r3, [pc, #240]	; (80015d8 <I2C1Task+0x25c>)
 80014e8:	719a      	strb	r2, [r3, #6]
   nUserDigInput[7] = (nUserDigInputRaw & 0x80) >> 7;
 80014ea:	4b3a      	ldr	r3, [pc, #232]	; (80015d4 <I2C1Task+0x258>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	09db      	lsrs	r3, r3, #7
 80014f0:	b2da      	uxtb	r2, r3
 80014f2:	4b39      	ldr	r3, [pc, #228]	; (80015d8 <I2C1Task+0x25c>)
 80014f4:	71da      	strb	r2, [r3, #7]
   //=====================================================================================================
   // Set Profet
   // DSEL to channel 1
   // Enable all DEN
   //=====================================================================================================
   pfGpioBank1 &= ~PF_BANK1_DSEL;
 80014f6:	4b39      	ldr	r3, [pc, #228]	; (80015dc <I2C1Task+0x260>)
 80014f8:	881b      	ldrh	r3, [r3, #0]
 80014fa:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 80014fe:	b29a      	uxth	r2, r3
 8001500:	4b36      	ldr	r3, [pc, #216]	; (80015dc <I2C1Task+0x260>)
 8001502:	801a      	strh	r2, [r3, #0]
   pfGpioBank1 |= PF_BANK1_DEN;
 8001504:	4b35      	ldr	r3, [pc, #212]	; (80015dc <I2C1Task+0x260>)
 8001506:	881b      	ldrh	r3, [r3, #0]
 8001508:	f443 4388 	orr.w	r3, r3, #17408	; 0x4400
 800150c:	f043 0341 	orr.w	r3, r3, #65	; 0x41
 8001510:	b29a      	uxth	r2, r3
 8001512:	4b32      	ldr	r3, [pc, #200]	; (80015dc <I2C1Task+0x260>)
 8001514:	801a      	strh	r2, [r3, #0]

   PCA9539_WriteReg16(hi2c, PCA9539_ADDRESS_BANK1, PCA9539_CMD_OUT_PORT0, pfGpioBank1);
 8001516:	4b31      	ldr	r3, [pc, #196]	; (80015dc <I2C1Task+0x260>)
 8001518:	881b      	ldrh	r3, [r3, #0]
 800151a:	2202      	movs	r2, #2
 800151c:	2174      	movs	r1, #116	; 0x74
 800151e:	6838      	ldr	r0, [r7, #0]
 8001520:	f005 ff6a 	bl	80073f8 <PCA9539_WriteReg16>

   //=====================================================================================================
   // ADS1x15 Analog Input
   //=====================================================================================================
   for(int i = 0; i < 4; i++){
 8001524:	2300      	movs	r3, #0
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	e017      	b.n	800155a <I2C1Task+0x1de>
     //Send channel register
     //Sets ADC multiplexer - must delay after for conversion
     ADS1x15_SendRegs(hi2c, ADS1015_ADDRESS_PF_BANK1, &stAdcPfBank1, i);
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	b2db      	uxtb	r3, r3
 800152e:	4a28      	ldr	r2, [pc, #160]	; (80015d0 <I2C1Task+0x254>)
 8001530:	2148      	movs	r1, #72	; 0x48
 8001532:	6838      	ldr	r0, [r7, #0]
 8001534:	f005 fc0a 	bl	8006d4c <ADS1x15_SendRegs>

     //Delay for conversion
     //860 SPS = 1.16ms per conversion - delay 2ms
     osDelay(ADS1015_CONVERSIONDELAY);
 8001538:	2001      	movs	r0, #1
 800153a:	f012 fcd3 	bl	8013ee4 <osDelay>

     //Read channel value
     nPfISBank1Raw[i] = ADS1x15_ReadADC(hi2c, ADS1015_ADDRESS_PF_BANK1, &stAdcPfBank1);
 800153e:	4a24      	ldr	r2, [pc, #144]	; (80015d0 <I2C1Task+0x254>)
 8001540:	2148      	movs	r1, #72	; 0x48
 8001542:	6838      	ldr	r0, [r7, #0]
 8001544:	f005 fc6e 	bl	8006e24 <ADS1x15_ReadADC>
 8001548:	4603      	mov	r3, r0
 800154a:	4619      	mov	r1, r3
 800154c:	4a24      	ldr	r2, [pc, #144]	; (80015e0 <I2C1Task+0x264>)
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   for(int i = 0; i < 4; i++){
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	3301      	adds	r3, #1
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	2b03      	cmp	r3, #3
 800155e:	dde4      	ble.n	800152a <I2C1Task+0x1ae>
   }

   Profet_UpdateIS(&pf[0], nPfISBank1Raw[3]);
 8001560:	4b1f      	ldr	r3, [pc, #124]	; (80015e0 <I2C1Task+0x264>)
 8001562:	88db      	ldrh	r3, [r3, #6]
 8001564:	4619      	mov	r1, r3
 8001566:	481f      	ldr	r0, [pc, #124]	; (80015e4 <I2C1Task+0x268>)
 8001568:	f006 fb3c 	bl	8007be4 <Profet_UpdateIS>
   Profet_UpdateIS(&pf[1], nPfISBank1Raw[2]);
 800156c:	4b1c      	ldr	r3, [pc, #112]	; (80015e0 <I2C1Task+0x264>)
 800156e:	889b      	ldrh	r3, [r3, #4]
 8001570:	4619      	mov	r1, r3
 8001572:	481d      	ldr	r0, [pc, #116]	; (80015e8 <I2C1Task+0x26c>)
 8001574:	f006 fb36 	bl	8007be4 <Profet_UpdateIS>
   Profet_UpdateIS(&pf[2], nPfISBank1Raw[1]);
 8001578:	4b19      	ldr	r3, [pc, #100]	; (80015e0 <I2C1Task+0x264>)
 800157a:	885b      	ldrh	r3, [r3, #2]
 800157c:	4619      	mov	r1, r3
 800157e:	481b      	ldr	r0, [pc, #108]	; (80015ec <I2C1Task+0x270>)
 8001580:	f006 fb30 	bl	8007be4 <Profet_UpdateIS>
   Profet_UpdateIS(&pf[4], nPfISBank1Raw[0]);
 8001584:	4b16      	ldr	r3, [pc, #88]	; (80015e0 <I2C1Task+0x264>)
 8001586:	881b      	ldrh	r3, [r3, #0]
 8001588:	4619      	mov	r1, r3
 800158a:	4819      	ldr	r0, [pc, #100]	; (80015f0 <I2C1Task+0x274>)
 800158c:	f006 fb2a 	bl	8007be4 <Profet_UpdateIS>

   //=====================================================================================================
   //Flip Profet DSEL to channel 2
   //=====================================================================================================
   pfGpioBank1 |= PF_BANK1_DSEL;
 8001590:	4b12      	ldr	r3, [pc, #72]	; (80015dc <I2C1Task+0x260>)
 8001592:	881b      	ldrh	r3, [r3, #0]
 8001594:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 8001598:	b29a      	uxth	r2, r3
 800159a:	4b10      	ldr	r3, [pc, #64]	; (80015dc <I2C1Task+0x260>)
 800159c:	801a      	strh	r2, [r3, #0]

   PCA9539_WriteReg16(hi2c, PCA9539_ADDRESS_BANK1, PCA9539_CMD_OUT_PORT0, pfGpioBank1);
 800159e:	4b0f      	ldr	r3, [pc, #60]	; (80015dc <I2C1Task+0x260>)
 80015a0:	881b      	ldrh	r3, [r3, #0]
 80015a2:	2202      	movs	r2, #2
 80015a4:	2174      	movs	r1, #116	; 0x74
 80015a6:	6838      	ldr	r0, [r7, #0]
 80015a8:	f005 ff26 	bl	80073f8 <PCA9539_WriteReg16>

   for(int i = 0; i < 2; i++){
 80015ac:	2300      	movs	r3, #0
 80015ae:	60bb      	str	r3, [r7, #8]
 80015b0:	e038      	b.n	8001624 <I2C1Task+0x2a8>
 80015b2:	bf00      	nop
 80015b4:	08017bf4 	.word	0x08017bf4
 80015b8:	42480000 	.word	0x42480000
 80015bc:	08017c08 	.word	0x08017c08
 80015c0:	00000000 	.word	0x00000000
 80015c4:	08017c28 	.word	0x08017c28
 80015c8:	42a00000 	.word	0x42a00000
 80015cc:	08017c48 	.word	0x08017c48
 80015d0:	20000dfc 	.word	0x20000dfc
 80015d4:	20000e0c 	.word	0x20000e0c
 80015d8:	20000e10 	.word	0x20000e10
 80015dc:	20000de6 	.word	0x20000de6
 80015e0:	20000dec 	.word	0x20000dec
 80015e4:	20000ae4 	.word	0x20000ae4
 80015e8:	20000b24 	.word	0x20000b24
 80015ec:	20000b64 	.word	0x20000b64
 80015f0:	20000be4 	.word	0x20000be4
     //Send channel register
     //Sets ADC multiplexer - must delay after for conversion
     ADS1x15_SendRegs(hi2c, ADS1015_ADDRESS_PF_BANK1, &stAdcPfBank1, i);
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	4a2e      	ldr	r2, [pc, #184]	; (80016b4 <I2C1Task+0x338>)
 80015fa:	2148      	movs	r1, #72	; 0x48
 80015fc:	6838      	ldr	r0, [r7, #0]
 80015fe:	f005 fba5 	bl	8006d4c <ADS1x15_SendRegs>

     //Delay for conversion
     //860 SPS = 1.16ms per conversion - delay 2ms
     osDelay(ADS1015_CONVERSIONDELAY);
 8001602:	2001      	movs	r0, #1
 8001604:	f012 fc6e 	bl	8013ee4 <osDelay>

     //Read channel value
     nPfISBank1Raw[i] = ADS1x15_ReadADC(hi2c, ADS1015_ADDRESS_PF_BANK1, &stAdcPfBank1);
 8001608:	4a2a      	ldr	r2, [pc, #168]	; (80016b4 <I2C1Task+0x338>)
 800160a:	2148      	movs	r1, #72	; 0x48
 800160c:	6838      	ldr	r0, [r7, #0]
 800160e:	f005 fc09 	bl	8006e24 <ADS1x15_ReadADC>
 8001612:	4603      	mov	r3, r0
 8001614:	4619      	mov	r1, r3
 8001616:	4a28      	ldr	r2, [pc, #160]	; (80016b8 <I2C1Task+0x33c>)
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   for(int i = 0; i < 2; i++){
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	3301      	adds	r3, #1
 8001622:	60bb      	str	r3, [r7, #8]
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	2b01      	cmp	r3, #1
 8001628:	dde4      	ble.n	80015f4 <I2C1Task+0x278>
   }

   //=====================================================================================================
   // Scale to IS Values
   //=====================================================================================================
   Profet_UpdateIS(&pf[3], nPfISBank1Raw[1]);
 800162a:	4b23      	ldr	r3, [pc, #140]	; (80016b8 <I2C1Task+0x33c>)
 800162c:	885b      	ldrh	r3, [r3, #2]
 800162e:	4619      	mov	r1, r3
 8001630:	4822      	ldr	r0, [pc, #136]	; (80016bc <I2C1Task+0x340>)
 8001632:	f006 fad7 	bl	8007be4 <Profet_UpdateIS>
   Profet_UpdateIS(&pf[5], nPfISBank1Raw[0]);
 8001636:	4b20      	ldr	r3, [pc, #128]	; (80016b8 <I2C1Task+0x33c>)
 8001638:	881b      	ldrh	r3, [r3, #0]
 800163a:	4619      	mov	r1, r3
 800163c:	4820      	ldr	r0, [pc, #128]	; (80016c0 <I2C1Task+0x344>)
 800163e:	f006 fad1 	bl	8007be4 <Profet_UpdateIS>
   //=====================================================================================================
   // Profet I2C GPIO
   // PCA9555
   // PF1-6 Bank 1
   //=====================================================================================================
   InputLogic();
 8001642:	f7ff fd97 	bl	8001174 <InputLogic>
   OutputLogic();
 8001646:	f7ff fe43 	bl	80012d0 <OutputLogic>
   PCA9539_WriteReg16(hi2c, PCA9539_ADDRESS_BANK1, PCA9539_CMD_OUT_PORT0, pfGpioBank1);
 800164a:	4b1e      	ldr	r3, [pc, #120]	; (80016c4 <I2C1Task+0x348>)
 800164c:	881b      	ldrh	r3, [r3, #0]
 800164e:	2202      	movs	r2, #2
 8001650:	2174      	movs	r1, #116	; 0x74
 8001652:	6838      	ldr	r0, [r7, #0]
 8001654:	f005 fed0 	bl	80073f8 <PCA9539_WriteReg16>

   //=====================================================================================================
   // MCP9808 temperature sensor
   //=====================================================================================================
   fBoardTempC = MCP9808_ReadTempC(hi2c, MCP9808_ADDRESS);
 8001658:	2118      	movs	r1, #24
 800165a:	6838      	ldr	r0, [r7, #0]
 800165c:	f005 fcf6 	bl	800704c <MCP9808_ReadTempC>
 8001660:	eef0 7a40 	vmov.f32	s15, s0
 8001664:	4b18      	ldr	r3, [pc, #96]	; (80016c8 <I2C1Task+0x34c>)
 8001666:	edc3 7a00 	vstr	s15, [r3]
   fBoardTempF = MCP9808_ConvertToF(fBoardTempC);
 800166a:	4b17      	ldr	r3, [pc, #92]	; (80016c8 <I2C1Task+0x34c>)
 800166c:	edd3 7a00 	vldr	s15, [r3]
 8001670:	eeb0 0a67 	vmov.f32	s0, s15
 8001674:	f005 fd2c 	bl	80070d0 <MCP9808_ConvertToF>
 8001678:	eef0 7a40 	vmov.f32	s15, s0
 800167c:	4b13      	ldr	r3, [pc, #76]	; (80016cc <I2C1Task+0x350>)
 800167e:	edc3 7a00 	vstr	s15, [r3]

   if(MCP9808_GetOvertemp()) printf("*******MCP9808 Overtemp Detected*******\n");
 8001682:	f005 fead 	bl	80073e0 <MCP9808_GetOvertemp>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d002      	beq.n	8001692 <I2C1Task+0x316>
 800168c:	4810      	ldr	r0, [pc, #64]	; (80016d0 <I2C1Task+0x354>)
 800168e:	f015 fe15 	bl	80172bc <puts>
   if(MCP9808_GetCriticalTemp()) printf("*******MCP9808 CRITICAL Overtemp Detected*******\n");
 8001692:	f005 fe99 	bl	80073c8 <MCP9808_GetCriticalTemp>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d002      	beq.n	80016a2 <I2C1Task+0x326>
 800169c:	480d      	ldr	r0, [pc, #52]	; (80016d4 <I2C1Task+0x358>)
 800169e:	f015 fe0d 	bl	80172bc <puts>

   //Debug GPIO
   EXTRA1_GPIO_Port->ODR ^= EXTRA1_Pin;
 80016a2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80016a6:	695b      	ldr	r3, [r3, #20]
 80016a8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80016ac:	f083 0310 	eor.w	r3, r3, #16
 80016b0:	6153      	str	r3, [r2, #20]
   PCAL9554B_ReadReg8(hi2c, PCAL9554B_CMD_IN_PORT, nUserDigInputRaw);
 80016b2:	e6d6      	b.n	8001462 <I2C1Task+0xe6>
 80016b4:	20000dfc 	.word	0x20000dfc
 80016b8:	20000dec 	.word	0x20000dec
 80016bc:	20000ba4 	.word	0x20000ba4
 80016c0:	20000c24 	.word	0x20000c24
 80016c4:	20000de6 	.word	0x20000de6
 80016c8:	20000e1c 	.word	0x20000e1c
 80016cc:	20000e20 	.word	0x20000e20
 80016d0:	08017c6c 	.word	0x08017c6c
 80016d4:	08017c94 	.word	0x08017c94

080016d8 <I2C2Task>:

   //osDelay(I2C_TASK_DELAY);
 }
}

void I2C2Task(osThreadId_t* thisThreadId, I2C_HandleTypeDef* hi2c){
 80016d8:	b590      	push	{r4, r7, lr}
 80016da:	b087      	sub	sp, #28
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
  //=====================================================================================================
  // PCA9555 Profet GPIO Configuration
  //=====================================================================================================
  //Set configuration registers (all to output)
  PCA9539_WriteReg16(hi2c, PCA9539_ADDRESS_BANK2, PCA9539_CMD_CONFIG_PORT0, 0x0000);
 80016e2:	2300      	movs	r3, #0
 80016e4:	2206      	movs	r2, #6
 80016e6:	2174      	movs	r1, #116	; 0x74
 80016e8:	6838      	ldr	r0, [r7, #0]
 80016ea:	f005 fe85 	bl	80073f8 <PCA9539_WriteReg16>

  //=====================================================================================================
  // ADS1x15 Analog In Configuration
  //=====================================================================================================
  stAdcPfBank2.deviceType = ADS1015;
 80016ee:	4ba2      	ldr	r3, [pc, #648]	; (8001978 <I2C2Task+0x2a0>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	701a      	strb	r2, [r3, #0]
  stAdcPfBank2.bitShift = 0;
 80016f4:	4ba0      	ldr	r3, [pc, #640]	; (8001978 <I2C2Task+0x2a0>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	715a      	strb	r2, [r3, #5]
  stAdcPfBank2.gain = GAIN_ONE;
 80016fa:	4b9f      	ldr	r3, [pc, #636]	; (8001978 <I2C2Task+0x2a0>)
 80016fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001700:	805a      	strh	r2, [r3, #2]
  stAdcPfBank2.dataRate = ADS1015_DATARATE_3300SPS;
 8001702:	4b9d      	ldr	r3, [pc, #628]	; (8001978 <I2C2Task+0x2a0>)
 8001704:	22c0      	movs	r2, #192	; 0xc0
 8001706:	711a      	strb	r2, [r3, #4]

  //=====================================================================================================
  // PCA9635 LED Configuration
  //=====================================================================================================
  //Send configuration, set to blink/flasher
  PCA9635_Init(hi2c, PCA9635_ADDRESS, PCA9635_BLINK);
 8001708:	2201      	movs	r2, #1
 800170a:	2130      	movs	r1, #48	; 0x30
 800170c:	6838      	ldr	r0, [r7, #0]
 800170e:	f005 fe9a 	bl	8007446 <PCA9635_Init>

  //Set flashing frequency
  PCA9635_SetGroupFreq(hi2c, PCA9635_ADDRESS, PCA9635_FLASH_FREQ);
 8001712:	2202      	movs	r2, #2
 8001714:	2130      	movs	r1, #48	; 0x30
 8001716:	6838      	ldr	r0, [r7, #0]
 8001718:	f005 ff06 	bl	8007528 <PCA9635_SetGroupFreq>

  //Set PWM duty cycle for each channel (overriden by group PWM)
  for(int i=0; i<16; i++){
 800171c:	2300      	movs	r3, #0
 800171e:	617b      	str	r3, [r7, #20]
 8001720:	e009      	b.n	8001736 <I2C2Task+0x5e>
    PCA9635_SetPWM(hi2c, PCA9635_ADDRESS, i, 255);
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	b2da      	uxtb	r2, r3
 8001726:	23ff      	movs	r3, #255	; 0xff
 8001728:	2130      	movs	r1, #48	; 0x30
 800172a:	6838      	ldr	r0, [r7, #0]
 800172c:	f005 feba 	bl	80074a4 <PCA9635_SetPWM>
  for(int i=0; i<16; i++){
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	3301      	adds	r3, #1
 8001734:	617b      	str	r3, [r7, #20]
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	2b0f      	cmp	r3, #15
 800173a:	ddf2      	ble.n	8001722 <I2C2Task+0x4a>
  }

  //Set flashing duty cycle
  PCA9635_SetGroupPWM(hi2c, PCA9635_ADDRESS, PCA9635_FLASH_DUTY_CYCLE); //Have to set individual brightness levels first
 800173c:	2280      	movs	r2, #128	; 0x80
 800173e:	2130      	movs	r1, #48	; 0x30
 8001740:	6838      	ldr	r0, [r7, #0]
 8001742:	f005 fed5 	bl	80074f0 <PCA9635_SetGroupPWM>

  //Start LED test sequence
  nLEDTestSeqIndex = 1;
 8001746:	4b8d      	ldr	r3, [pc, #564]	; (800197c <I2C2Task+0x2a4>)
 8001748:	2201      	movs	r2, #1
 800174a:	701a      	strb	r2, [r3, #0]
  nLEDTestSeqLastTime = HAL_GetTick();
 800174c:	f007 f906 	bl	800895c <HAL_GetTick>
 8001750:	4603      	mov	r3, r0
 8001752:	4a8b      	ldr	r2, [pc, #556]	; (8001980 <I2C2Task+0x2a8>)
 8001754:	6013      	str	r3, [r2, #0]
    //=====================================================================================================
    // Set Profet
    // DSEL to channel 1
    // Enable all DEN
    //=====================================================================================================
    pfGpioBank2 &= ~PF_BANK2_DSEL;
 8001756:	4b8b      	ldr	r3, [pc, #556]	; (8001984 <I2C2Task+0x2ac>)
 8001758:	881b      	ldrh	r3, [r3, #0]
 800175a:	f423 7308 	bic.w	r3, r3, #544	; 0x220
 800175e:	b29a      	uxth	r2, r3
 8001760:	4b88      	ldr	r3, [pc, #544]	; (8001984 <I2C2Task+0x2ac>)
 8001762:	801a      	strh	r2, [r3, #0]
    pfGpioBank2 |= PF_BANK2_DEN;
 8001764:	4b87      	ldr	r3, [pc, #540]	; (8001984 <I2C2Task+0x2ac>)
 8001766:	881b      	ldrh	r3, [r3, #0]
 8001768:	f443 6388 	orr.w	r3, r3, #1088	; 0x440
 800176c:	f043 0305 	orr.w	r3, r3, #5
 8001770:	b29a      	uxth	r2, r3
 8001772:	4b84      	ldr	r3, [pc, #528]	; (8001984 <I2C2Task+0x2ac>)
 8001774:	801a      	strh	r2, [r3, #0]

    PCA9539_WriteReg16(hi2c, PCA9539_ADDRESS_BANK2, PCA9539_CMD_OUT_PORT0, pfGpioBank2);
 8001776:	4b83      	ldr	r3, [pc, #524]	; (8001984 <I2C2Task+0x2ac>)
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	2202      	movs	r2, #2
 800177c:	2174      	movs	r1, #116	; 0x74
 800177e:	6838      	ldr	r0, [r7, #0]
 8001780:	f005 fe3a 	bl	80073f8 <PCA9539_WriteReg16>

    //=====================================================================================================
    // ADS1115 Analog Input
    //=====================================================================================================
    for(int i = 0; i < 4; i++){
 8001784:	2300      	movs	r3, #0
 8001786:	613b      	str	r3, [r7, #16]
 8001788:	e017      	b.n	80017ba <I2C2Task+0xe2>
      //Send channel register
      //Sets ADC multiplexer - must delay after for conversion
      ADS1x15_SendRegs(hi2c, ADS1015_ADDRESS_PF_BANK2, &stAdcPfBank2, i);
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	b2db      	uxtb	r3, r3
 800178e:	4a7a      	ldr	r2, [pc, #488]	; (8001978 <I2C2Task+0x2a0>)
 8001790:	2148      	movs	r1, #72	; 0x48
 8001792:	6838      	ldr	r0, [r7, #0]
 8001794:	f005 fada 	bl	8006d4c <ADS1x15_SendRegs>

      //Delay for conversion
      //860 SPS = 1.16ms per conversion - delay 2ms
      osDelay(ADS1015_CONVERSIONDELAY);
 8001798:	2001      	movs	r0, #1
 800179a:	f012 fba3 	bl	8013ee4 <osDelay>

      //Read channel value
      nPfISBank2Raw[i] = ADS1x15_ReadADC(hi2c, ADS1015_ADDRESS_PF_BANK2, &stAdcPfBank2);
 800179e:	4a76      	ldr	r2, [pc, #472]	; (8001978 <I2C2Task+0x2a0>)
 80017a0:	2148      	movs	r1, #72	; 0x48
 80017a2:	6838      	ldr	r0, [r7, #0]
 80017a4:	f005 fb3e 	bl	8006e24 <ADS1x15_ReadADC>
 80017a8:	4603      	mov	r3, r0
 80017aa:	4619      	mov	r1, r3
 80017ac:	4a76      	ldr	r2, [pc, #472]	; (8001988 <I2C2Task+0x2b0>)
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(int i = 0; i < 4; i++){
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	3301      	adds	r3, #1
 80017b8:	613b      	str	r3, [r7, #16]
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	2b03      	cmp	r3, #3
 80017be:	dde4      	ble.n	800178a <I2C2Task+0xb2>
    }

    Profet_UpdateIS(&pf[6], nPfISBank2Raw[0]);
 80017c0:	4b71      	ldr	r3, [pc, #452]	; (8001988 <I2C2Task+0x2b0>)
 80017c2:	881b      	ldrh	r3, [r3, #0]
 80017c4:	4619      	mov	r1, r3
 80017c6:	4871      	ldr	r0, [pc, #452]	; (800198c <I2C2Task+0x2b4>)
 80017c8:	f006 fa0c 	bl	8007be4 <Profet_UpdateIS>
    Profet_UpdateIS(&pf[7], nPfISBank2Raw[1]);
 80017cc:	4b6e      	ldr	r3, [pc, #440]	; (8001988 <I2C2Task+0x2b0>)
 80017ce:	885b      	ldrh	r3, [r3, #2]
 80017d0:	4619      	mov	r1, r3
 80017d2:	486f      	ldr	r0, [pc, #444]	; (8001990 <I2C2Task+0x2b8>)
 80017d4:	f006 fa06 	bl	8007be4 <Profet_UpdateIS>
    Profet_UpdateIS(&pf[9], nPfISBank2Raw[2]);
 80017d8:	4b6b      	ldr	r3, [pc, #428]	; (8001988 <I2C2Task+0x2b0>)
 80017da:	889b      	ldrh	r3, [r3, #4]
 80017dc:	4619      	mov	r1, r3
 80017de:	486d      	ldr	r0, [pc, #436]	; (8001994 <I2C2Task+0x2bc>)
 80017e0:	f006 fa00 	bl	8007be4 <Profet_UpdateIS>
    Profet_UpdateIS(&pf[11], nPfISBank2Raw[3]);
 80017e4:	4b68      	ldr	r3, [pc, #416]	; (8001988 <I2C2Task+0x2b0>)
 80017e6:	88db      	ldrh	r3, [r3, #6]
 80017e8:	4619      	mov	r1, r3
 80017ea:	486b      	ldr	r0, [pc, #428]	; (8001998 <I2C2Task+0x2c0>)
 80017ec:	f006 f9fa 	bl	8007be4 <Profet_UpdateIS>

    //=====================================================================================================
    //Flip Profet DSEL to channel 2
    //=====================================================================================================
    pfGpioBank2 |= PF_BANK2_DSEL;
 80017f0:	4b64      	ldr	r3, [pc, #400]	; (8001984 <I2C2Task+0x2ac>)
 80017f2:	881b      	ldrh	r3, [r3, #0]
 80017f4:	f443 7308 	orr.w	r3, r3, #544	; 0x220
 80017f8:	b29a      	uxth	r2, r3
 80017fa:	4b62      	ldr	r3, [pc, #392]	; (8001984 <I2C2Task+0x2ac>)
 80017fc:	801a      	strh	r2, [r3, #0]

    PCA9539_WriteReg16(hi2c, PCA9539_ADDRESS_BANK2, PCA9539_CMD_OUT_PORT0, pfGpioBank2);
 80017fe:	4b61      	ldr	r3, [pc, #388]	; (8001984 <I2C2Task+0x2ac>)
 8001800:	881b      	ldrh	r3, [r3, #0]
 8001802:	2202      	movs	r2, #2
 8001804:	2174      	movs	r1, #116	; 0x74
 8001806:	6838      	ldr	r0, [r7, #0]
 8001808:	f005 fdf6 	bl	80073f8 <PCA9539_WriteReg16>

    for(int i = 0; i < 2; i++){
 800180c:	2300      	movs	r3, #0
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	e01a      	b.n	8001848 <I2C2Task+0x170>
      //Send channel register
      //Sets ADC multiplexer - must delay after for conversion
      ADS1x15_SendRegs(hi2c, ADS1015_ADDRESS_PF_BANK2, &stAdcPfBank2, i+2);
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	b2db      	uxtb	r3, r3
 8001816:	3302      	adds	r3, #2
 8001818:	b2db      	uxtb	r3, r3
 800181a:	4a57      	ldr	r2, [pc, #348]	; (8001978 <I2C2Task+0x2a0>)
 800181c:	2148      	movs	r1, #72	; 0x48
 800181e:	6838      	ldr	r0, [r7, #0]
 8001820:	f005 fa94 	bl	8006d4c <ADS1x15_SendRegs>

      //Delay for conversion
      //860 SPS = 1.16ms per conversion - delay 2ms
      osDelay(ADS1015_CONVERSIONDELAY);
 8001824:	2001      	movs	r0, #1
 8001826:	f012 fb5d 	bl	8013ee4 <osDelay>

      //Read channel value
      nPfISBank2Raw[i+2] = ADS1x15_ReadADC(hi2c, ADS1015_ADDRESS_PF_BANK2, &stAdcPfBank2);
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	1c9c      	adds	r4, r3, #2
 800182e:	4a52      	ldr	r2, [pc, #328]	; (8001978 <I2C2Task+0x2a0>)
 8001830:	2148      	movs	r1, #72	; 0x48
 8001832:	6838      	ldr	r0, [r7, #0]
 8001834:	f005 faf6 	bl	8006e24 <ADS1x15_ReadADC>
 8001838:	4603      	mov	r3, r0
 800183a:	461a      	mov	r2, r3
 800183c:	4b52      	ldr	r3, [pc, #328]	; (8001988 <I2C2Task+0x2b0>)
 800183e:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
    for(int i = 0; i < 2; i++){
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	3301      	adds	r3, #1
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	2b01      	cmp	r3, #1
 800184c:	dde1      	ble.n	8001812 <I2C2Task+0x13a>
    }

    //=====================================================================================================
    // Scale to IS Values
    //=====================================================================================================
    Profet_UpdateIS(&pf[8], nPfISBank2Raw[2]);
 800184e:	4b4e      	ldr	r3, [pc, #312]	; (8001988 <I2C2Task+0x2b0>)
 8001850:	889b      	ldrh	r3, [r3, #4]
 8001852:	4619      	mov	r1, r3
 8001854:	4851      	ldr	r0, [pc, #324]	; (800199c <I2C2Task+0x2c4>)
 8001856:	f006 f9c5 	bl	8007be4 <Profet_UpdateIS>
    Profet_UpdateIS(&pf[10], nPfISBank2Raw[3]);
 800185a:	4b4b      	ldr	r3, [pc, #300]	; (8001988 <I2C2Task+0x2b0>)
 800185c:	88db      	ldrh	r3, [r3, #6]
 800185e:	4619      	mov	r1, r3
 8001860:	484f      	ldr	r0, [pc, #316]	; (80019a0 <I2C2Task+0x2c8>)
 8001862:	f006 f9bf 	bl	8007be4 <Profet_UpdateIS>
    // Profet I2C GPIO
    // PCA9555
    // PF1-6 Bank 1
    // PF7-12 Bank 2
    //=====================================================================================================
    InputLogic();
 8001866:	f7ff fc85 	bl	8001174 <InputLogic>
    OutputLogic();
 800186a:	f7ff fd31 	bl	80012d0 <OutputLogic>
    PCA9539_WriteReg16(hi2c, PCA9539_ADDRESS_BANK2, PCA9539_CMD_OUT_PORT0, pfGpioBank2);
 800186e:	4b45      	ldr	r3, [pc, #276]	; (8001984 <I2C2Task+0x2ac>)
 8001870:	881b      	ldrh	r3, [r3, #0]
 8001872:	2202      	movs	r2, #2
 8001874:	2174      	movs	r1, #116	; 0x74
 8001876:	6838      	ldr	r0, [r7, #0]
 8001878:	f005 fdbe 	bl	80073f8 <PCA9539_WriteReg16>

    //=====================================================================================================
    // Status LEDs
    //=====================================================================================================
    if(nLEDTestSeqIndex > 0)
 800187c:	4b3f      	ldr	r3, [pc, #252]	; (800197c <I2C2Task+0x2a4>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d02c      	beq.n	80018de <I2C2Task+0x206>
    {
      nLEDTestSeqValues = (0x00000001 << ((nLEDTestSeqIndex-1)*2));
 8001884:	4b3d      	ldr	r3, [pc, #244]	; (800197c <I2C2Task+0x2a4>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	3b01      	subs	r3, #1
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	2201      	movs	r2, #1
 800188e:	fa02 f303 	lsl.w	r3, r2, r3
 8001892:	461a      	mov	r2, r3
 8001894:	4b43      	ldr	r3, [pc, #268]	; (80019a4 <I2C2Task+0x2cc>)
 8001896:	601a      	str	r2, [r3, #0]

      PCA9635_SetAllNum(hi2c, PCA9635_ADDRESS, nLEDTestSeqValues);
 8001898:	4b42      	ldr	r3, [pc, #264]	; (80019a4 <I2C2Task+0x2cc>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	461a      	mov	r2, r3
 800189e:	2130      	movs	r1, #48	; 0x30
 80018a0:	6838      	ldr	r0, [r7, #0]
 80018a2:	f005 fe5d 	bl	8007560 <PCA9635_SetAllNum>

      if((HAL_GetTick() - nLEDTestSeqLastTime) > LED_TEST_SEQ_DELAY)
 80018a6:	f007 f859 	bl	800895c <HAL_GetTick>
 80018aa:	4602      	mov	r2, r0
 80018ac:	4b34      	ldr	r3, [pc, #208]	; (8001980 <I2C2Task+0x2a8>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	2b32      	cmp	r3, #50	; 0x32
 80018b4:	d90a      	bls.n	80018cc <I2C2Task+0x1f4>
      {
        nLEDTestSeqLastTime = HAL_GetTick();
 80018b6:	f007 f851 	bl	800895c <HAL_GetTick>
 80018ba:	4603      	mov	r3, r0
 80018bc:	4a30      	ldr	r2, [pc, #192]	; (8001980 <I2C2Task+0x2a8>)
 80018be:	6013      	str	r3, [r2, #0]
        nLEDTestSeqIndex++;
 80018c0:	4b2e      	ldr	r3, [pc, #184]	; (800197c <I2C2Task+0x2a4>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	3301      	adds	r3, #1
 80018c6:	b2da      	uxtb	r2, r3
 80018c8:	4b2c      	ldr	r3, [pc, #176]	; (800197c <I2C2Task+0x2a4>)
 80018ca:	701a      	strb	r2, [r3, #0]
      }

      //Last step
      if(nLEDTestSeqIndex > 16)
 80018cc:	4b2b      	ldr	r3, [pc, #172]	; (800197c <I2C2Task+0x2a4>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	2b10      	cmp	r3, #16
 80018d2:	f67f af40 	bls.w	8001756 <I2C2Task+0x7e>
        nLEDTestSeqIndex = 0;
 80018d6:	4b29      	ldr	r3, [pc, #164]	; (800197c <I2C2Task+0x2a4>)
 80018d8:	2200      	movs	r2, #0
 80018da:	701a      	strb	r2, [r3, #0]
 80018dc:	e73b      	b.n	8001756 <I2C2Task+0x7e>
    }
    else
    {
      for(int i=0; i<12; i++){
 80018de:	2300      	movs	r3, #0
 80018e0:	60bb      	str	r3, [r7, #8]
 80018e2:	e00d      	b.n	8001900 <I2C2Task+0x228>
        SetPfStatusLed(&eStatusLeds[i], &pf[i]);
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	4a30      	ldr	r2, [pc, #192]	; (80019a8 <I2C2Task+0x2d0>)
 80018e8:	441a      	add	r2, r3
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	019b      	lsls	r3, r3, #6
 80018ee:	492f      	ldr	r1, [pc, #188]	; (80019ac <I2C2Task+0x2d4>)
 80018f0:	440b      	add	r3, r1
 80018f2:	4619      	mov	r1, r3
 80018f4:	4610      	mov	r0, r2
 80018f6:	f000 febf 	bl	8002678 <SetPfStatusLed>
      for(int i=0; i<12; i++){
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	3301      	adds	r3, #1
 80018fe:	60bb      	str	r3, [r7, #8]
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	2b0b      	cmp	r3, #11
 8001904:	ddee      	ble.n	80018e4 <I2C2Task+0x20c>
      }
      eStatusLeds[12] = (eDevMode == DEVICE_AUTO) + ((eDevMode == DEVICE_MANUAL) * LED_FLASH);              //State
 8001906:	4b2a      	ldr	r3, [pc, #168]	; (80019b0 <I2C2Task+0x2d8>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2b00      	cmp	r3, #0
 800190c:	bf0c      	ite	eq
 800190e:	2301      	moveq	r3, #1
 8001910:	2300      	movne	r3, #0
 8001912:	b2db      	uxtb	r3, r3
 8001914:	461a      	mov	r2, r3
 8001916:	4b26      	ldr	r3, [pc, #152]	; (80019b0 <I2C2Task+0x2d8>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	2b01      	cmp	r3, #1
 800191c:	d101      	bne.n	8001922 <I2C2Task+0x24a>
 800191e:	2303      	movs	r3, #3
 8001920:	e000      	b.n	8001924 <I2C2Task+0x24c>
 8001922:	2300      	movs	r3, #0
 8001924:	4413      	add	r3, r2
 8001926:	b2da      	uxtb	r2, r3
 8001928:	4b1f      	ldr	r3, [pc, #124]	; (80019a8 <I2C2Task+0x2d0>)
 800192a:	731a      	strb	r2, [r3, #12]
      eStatusLeds[13] = bUsbConnected;   //USB
 800192c:	4b21      	ldr	r3, [pc, #132]	; (80019b4 <I2C2Task+0x2dc>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	461a      	mov	r2, r3
 8001932:	4b1d      	ldr	r3, [pc, #116]	; (80019a8 <I2C2Task+0x2d0>)
 8001934:	735a      	strb	r2, [r3, #13]
      eStatusLeds[14] = (HAL_GetTick() - nLastCanUpdate) < 1000;              //CAN
 8001936:	f007 f811 	bl	800895c <HAL_GetTick>
 800193a:	4602      	mov	r2, r0
 800193c:	4b1e      	ldr	r3, [pc, #120]	; (80019b8 <I2C2Task+0x2e0>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001946:	4293      	cmp	r3, r2
 8001948:	bf94      	ite	ls
 800194a:	2301      	movls	r3, #1
 800194c:	2300      	movhi	r3, #0
 800194e:	b2db      	uxtb	r3, r3
 8001950:	461a      	mov	r2, r3
 8001952:	4b15      	ldr	r3, [pc, #84]	; (80019a8 <I2C2Task+0x2d0>)
 8001954:	739a      	strb	r2, [r3, #14]
      eStatusLeds[15] = (eDevState == DEVICE_ERROR);   //Fault
 8001956:	4b19      	ldr	r3, [pc, #100]	; (80019bc <I2C2Task+0x2e4>)
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	2b03      	cmp	r3, #3
 800195c:	bf0c      	ite	eq
 800195e:	2301      	moveq	r3, #1
 8001960:	2300      	movne	r3, #0
 8001962:	b2db      	uxtb	r3, r3
 8001964:	461a      	mov	r2, r3
 8001966:	4b10      	ldr	r3, [pc, #64]	; (80019a8 <I2C2Task+0x2d0>)
 8001968:	73da      	strb	r2, [r3, #15]
      PCA9635_SetAll(hi2c, PCA9635_ADDRESS, eStatusLeds);
 800196a:	4a0f      	ldr	r2, [pc, #60]	; (80019a8 <I2C2Task+0x2d0>)
 800196c:	2130      	movs	r1, #48	; 0x30
 800196e:	6838      	ldr	r0, [r7, #0]
 8001970:	f005 fe1e 	bl	80075b0 <PCA9635_SetAll>
    pfGpioBank2 &= ~PF_BANK2_DSEL;
 8001974:	e6ef      	b.n	8001756 <I2C2Task+0x7e>
 8001976:	bf00      	nop
 8001978:	20000e04 	.word	0x20000e04
 800197c:	20000e40 	.word	0x20000e40
 8001980:	20000e48 	.word	0x20000e48
 8001984:	20000de8 	.word	0x20000de8
 8001988:	20000df4 	.word	0x20000df4
 800198c:	20000c64 	.word	0x20000c64
 8001990:	20000ca4 	.word	0x20000ca4
 8001994:	20000d24 	.word	0x20000d24
 8001998:	20000da4 	.word	0x20000da4
 800199c:	20000ce4 	.word	0x20000ce4
 80019a0:	20000d64 	.word	0x20000d64
 80019a4:	20000e44 	.word	0x20000e44
 80019a8:	20000e30 	.word	0x20000e30
 80019ac:	20000ae4 	.word	0x20000ae4
 80019b0:	20000ae0 	.word	0x20000ae0
 80019b4:	20000e18 	.word	0x20000e18
 80019b8:	20000e94 	.word	0x20000e94
 80019bc:	20000ae1 	.word	0x20000ae1

080019c0 <ProfetSMTask>:
  }
}


void ProfetSMTask(osThreadId_t* thisThreadId, I2C_HandleTypeDef* hi2c2, RTC_HandleTypeDef* hrtc)
{
 80019c0:	b590      	push	{r4, r7, lr}
 80019c2:	b0ab      	sub	sp, #172	; 0xac
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	607a      	str	r2, [r7, #4]
  Profet_Init();
 80019cc:	f000 fe9c 	bl	8002708 <Profet_Init>

  MsgQueueUsbTx_t stMsgUsbTx;
  MsgQueueCanTx_t stMsgCanTx;

  RTC_TimeTypeDef stTime = {0};
 80019d0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
 80019de:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef stDate = {0};
 80019e0:	2300      	movs	r3, #0
 80019e2:	653b      	str	r3, [r7, #80]	; 0x50

  uint8_t nSend;

  for(;;){
    for(int i=0; i<12; i++){
 80019e4:	2300      	movs	r3, #0
 80019e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80019ea:	e00c      	b.n	8001a06 <ProfetSMTask+0x46>
      Profet_SM(&pf[i]);
 80019ec:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80019f0:	019b      	lsls	r3, r3, #6
 80019f2:	4ab7      	ldr	r2, [pc, #732]	; (8001cd0 <ProfetSMTask+0x310>)
 80019f4:	4413      	add	r3, r2
 80019f6:	4618      	mov	r0, r3
 80019f8:	f006 f890 	bl	8007b1c <Profet_SM>
    for(int i=0; i<12; i++){
 80019fc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001a00:	3301      	adds	r3, #1
 8001a02:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001a06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001a0a:	2b0b      	cmp	r3, #11
 8001a0c:	ddee      	ble.n	80019ec <ProfetSMTask+0x2c>
    }
    WiperSM(&stWiper);
 8001a0e:	48b1      	ldr	r0, [pc, #708]	; (8001cd4 <ProfetSMTask+0x314>)
 8001a10:	f006 ff30 	bl	8008874 <WiperSM>
    MsgQueueRx_t stMsgRx;
    osStatus_t eStatus;

    nMsgCnt = osMessageQueueGetCount(qMsgQueueRx);
 8001a14:	4bb0      	ldr	r3, [pc, #704]	; (8001cd8 <ProfetSMTask+0x318>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f012 fbfd 	bl	8014218 <osMessageQueueGetCount>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	4aae      	ldr	r2, [pc, #696]	; (8001cdc <ProfetSMTask+0x31c>)
 8001a22:	6013      	str	r3, [r2, #0]
    if(nMsgCnt == 16)
      EXTRA2_GPIO_Port->ODR |= EXTRA2_Pin;
    else
      EXTRA2_GPIO_Port->ODR &= ~EXTRA2_Pin;
*/
    eStatus = osMessageQueueGet(qMsgQueueRx, &stMsgRx, NULL, 0U);
 8001a24:	4bac      	ldr	r3, [pc, #688]	; (8001cd8 <ProfetSMTask+0x318>)
 8001a26:	6818      	ldr	r0, [r3, #0]
 8001a28:	f107 0114 	add.w	r1, r7, #20
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f012 fb80 	bl	8014134 <osMessageQueueGet>
 8001a34:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
    if(eStatus == osOK){
 8001a38:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	f040 837a 	bne.w	8002136 <ProfetSMTask+0x776>
      if(stMsgRx.eMsgSrc == CAN_RX){
 8001a42:	7d3b      	ldrb	r3, [r7, #20]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d126      	bne.n	8001a96 <ProfetSMTask+0xd6>
        for(int i=0; i<30; i++){
 8001a48:	2300      	movs	r3, #0
 8001a4a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001a4e:	e01e      	b.n	8001a8e <ProfetSMTask+0xce>
          EvaluateCANInput(&stMsgRx.stCanRxHeader, stMsgRx.nRxData, &stPdmConfig.stCanInput[i], &nCanInputs[i]);
 8001a50:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8001a54:	4613      	mov	r3, r2
 8001a56:	00db      	lsls	r3, r3, #3
 8001a58:	1a9b      	subs	r3, r3, r2
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	f503 63b0 	add.w	r3, r3, #1408	; 0x580
 8001a60:	4a9f      	ldr	r2, [pc, #636]	; (8001ce0 <ProfetSMTask+0x320>)
 8001a62:	4413      	add	r3, r2
 8001a64:	1d1a      	adds	r2, r3, #4
 8001a66:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001a6a:	005b      	lsls	r3, r3, #1
 8001a6c:	499d      	ldr	r1, [pc, #628]	; (8001ce4 <ProfetSMTask+0x324>)
 8001a6e:	185c      	adds	r4, r3, r1
 8001a70:	f107 0314 	add.w	r3, r7, #20
 8001a74:	f103 0120 	add.w	r1, r3, #32
 8001a78:	f107 0314 	add.w	r3, r7, #20
 8001a7c:	1d18      	adds	r0, r3, #4
 8001a7e:	4623      	mov	r3, r4
 8001a80:	f7fe ffe4 	bl	8000a4c <EvaluateCANInput>
        for(int i=0; i<30; i++){
 8001a84:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001a88:	3301      	adds	r3, #1
 8001a8a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001a8e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001a92:	2b1d      	cmp	r3, #29
 8001a94:	dddc      	ble.n	8001a50 <ProfetSMTask+0x90>
        }
      }
      if((stMsgRx.eMsgSrc == CAN_RX && stMsgRx.stCanRxHeader.StdId == stPdmConfig.stCanOutput.nBaseId + 21) || (stMsgRx.eMsgSrc == USB_RX)){
 8001a96:	7d3b      	ldrb	r3, [r7, #20]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d106      	bne.n	8001aaa <ProfetSMTask+0xea>
 8001a9c:	69bb      	ldr	r3, [r7, #24]
 8001a9e:	4a90      	ldr	r2, [pc, #576]	; (8001ce0 <ProfetSMTask+0x320>)
 8001aa0:	f8b2 28ce 	ldrh.w	r2, [r2, #2254]	; 0x8ce
 8001aa4:	3215      	adds	r2, #21
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d003      	beq.n	8001ab2 <ProfetSMTask+0xf2>
 8001aaa:	7d3b      	ldrb	r3, [r7, #20]
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	f040 8342 	bne.w	8002136 <ProfetSMTask+0x776>
        EXTRA2_GPIO_Port->ODR ^= EXTRA2_Pin;
 8001ab2:	4b8d      	ldr	r3, [pc, #564]	; (8001ce8 <ProfetSMTask+0x328>)
 8001ab4:	695b      	ldr	r3, [r3, #20]
 8001ab6:	4a8c      	ldr	r2, [pc, #560]	; (8001ce8 <ProfetSMTask+0x328>)
 8001ab8:	f083 0304 	eor.w	r3, r3, #4
 8001abc:	6153      	str	r3, [r2, #20]

        nSend = 0;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

        switch((MsgQueueRxCmd_t)stMsgRx.nRxData[0]){
 8001ac4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001ac8:	3b42      	subs	r3, #66	; 0x42
 8001aca:	2b12      	cmp	r3, #18
 8001acc:	f200 832b 	bhi.w	8002126 <ProfetSMTask+0x766>
 8001ad0:	a201      	add	r2, pc, #4	; (adr r2, 8001ad8 <ProfetSMTask+0x118>)
 8001ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ad6:	bf00      	nop
 8001ad8:	08001b25 	.word	0x08001b25
 8001adc:	08002127 	.word	0x08002127
 8001ae0:	08002127 	.word	0x08002127
 8001ae4:	08002127 	.word	0x08002127
 8001ae8:	08002127 	.word	0x08002127
 8001aec:	08002127 	.word	0x08002127
 8001af0:	08002127 	.word	0x08002127
 8001af4:	08002127 	.word	0x08002127
 8001af8:	08002127 	.word	0x08002127
 8001afc:	08002127 	.word	0x08002127
 8001b00:	08002127 	.word	0x08002127
 8001b04:	08001bd5 	.word	0x08001bd5
 8001b08:	08002127 	.word	0x08002127
 8001b0c:	08002127 	.word	0x08002127
 8001b10:	08002127 	.word	0x08002127
 8001b14:	08001cfd 	.word	0x08001cfd
 8001b18:	08001f39 	.word	0x08001f39
 8001b1c:	08002127 	.word	0x08002127
 8001b20:	08002011 	.word	0x08002011

            //Burn Settings
            // 'B'
            case MSG_RX_BURN_SETTINGS:
              //Check special number sequence
              if(stMsgRx.nRxLen == 4){
 8001b24:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001b28:	2b04      	cmp	r3, #4
 8001b2a:	f040 8306 	bne.w	800213a <ProfetSMTask+0x77a>
                if((stMsgRx.nRxData[1] == 1) && (stMsgRx.nRxData[2] == 23) && (stMsgRx.nRxData[3] == 20)){
 8001b2e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	f040 8301 	bne.w	800213a <ProfetSMTask+0x77a>
 8001b38:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001b3c:	2b17      	cmp	r3, #23
 8001b3e:	f040 82fc 	bne.w	800213a <ProfetSMTask+0x77a>
 8001b42:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001b46:	2b14      	cmp	r3, #20
 8001b48:	f040 82f7 	bne.w	800213a <ProfetSMTask+0x77a>
                  //Write settings to FRAM
                  uint8_t nRet = PdmConfig_Write(hi2c2, MB85RC_ADDRESS, &stPdmConfig);
 8001b4c:	4a64      	ldr	r2, [pc, #400]	; (8001ce0 <ProfetSMTask+0x320>)
 8001b4e:	2150      	movs	r1, #80	; 0x50
 8001b50:	68b8      	ldr	r0, [r7, #8]
 8001b52:	f001 ff2c 	bl	80039ae <PdmConfig_Write>
 8001b56:	4603      	mov	r3, r0
 8001b58:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93

                  stMsgUsbTx.nTxLen = 2;
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
                  stMsgCanTx.stTxHeader.DLC = 2;
 8001b62:	2302      	movs	r3, #2
 8001b64:	67bb      	str	r3, [r7, #120]	; 0x78

                  stMsgUsbTx.nTxData[0] = MSG_TX_BURN_SETTINGS;
 8001b66:	2362      	movs	r3, #98	; 0x62
 8001b68:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
                  stMsgUsbTx.nTxData[1] = nRet;
 8001b6c:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8001b70:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89
                  stMsgUsbTx.nTxData[2] = 0;
 8001b74:	2300      	movs	r3, #0
 8001b76:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
                  stMsgUsbTx.nTxData[3] = 0;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
                  stMsgUsbTx.nTxData[4] = 0;
 8001b80:	2300      	movs	r3, #0
 8001b82:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
                  stMsgUsbTx.nTxData[5] = 0;
 8001b86:	2300      	movs	r3, #0
 8001b88:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
                  stMsgUsbTx.nTxData[6] = 0;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
                  stMsgUsbTx.nTxData[7] = 0;
 8001b92:	2300      	movs	r3, #0
 8001b94:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

                  stMsgCanTx.stTxHeader.StdId = stPdmConfig.stCanOutput.nBaseId + 20;
 8001b98:	4b51      	ldr	r3, [pc, #324]	; (8001ce0 <ProfetSMTask+0x320>)
 8001b9a:	f8b3 38ce 	ldrh.w	r3, [r3, #2254]	; 0x8ce
 8001b9e:	3314      	adds	r3, #20
 8001ba0:	66bb      	str	r3, [r7, #104]	; 0x68

                  memcpy(&stMsgCanTx.nTxData, &stMsgUsbTx.nTxData, sizeof(stMsgCanTx.nTxData));
 8001ba2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001ba6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001baa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001bae:	e883 0003 	stmia.w	r3, {r0, r1}

                  osMessageQueuePut(qMsgQueueUsbTx, &stMsgUsbTx, 0U, 0U);
 8001bb2:	4b4e      	ldr	r3, [pc, #312]	; (8001cec <ProfetSMTask+0x32c>)
 8001bb4:	6818      	ldr	r0, [r3, #0]
 8001bb6:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8001bba:	2300      	movs	r3, #0
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	f012 fa45 	bl	801404c <osMessageQueuePut>
                  osMessageQueuePut(qMsgQueueCanTx, &stMsgCanTx, 0U, 0U);
 8001bc2:	4b4b      	ldr	r3, [pc, #300]	; (8001cf0 <ProfetSMTask+0x330>)
 8001bc4:	6818      	ldr	r0, [r3, #0]
 8001bc6:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8001bca:	2300      	movs	r3, #0
 8001bcc:	2200      	movs	r2, #0
 8001bce:	f012 fa3d 	bl	801404c <osMessageQueuePut>
                }
              }
            break;
 8001bd2:	e2b2      	b.n	800213a <ProfetSMTask+0x77a>

           //Set Mode
           // 'M'
           case MSG_RX_SET_MODE:
             if(stMsgRx.nRxLen == 2){
 8001bd4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d133      	bne.n	8001c44 <ProfetSMTask+0x284>
               switch(eDevMode){
 8001bdc:	4b45      	ldr	r3, [pc, #276]	; (8001cf4 <ProfetSMTask+0x334>)
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d002      	beq.n	8001bea <ProfetSMTask+0x22a>
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d01d      	beq.n	8001c24 <ProfetSMTask+0x264>
 8001be8:	e029      	b.n	8001c3e <ProfetSMTask+0x27e>
               case DEVICE_AUTO:
                 if(stMsgRx.nRxData[1] & 0x01){ //Manual sent
 8001bea:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001bee:	f003 0301 	and.w	r3, r3, #1
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d020      	beq.n	8001c38 <ProfetSMTask+0x278>
                   for(int i=0; i<12; i++)
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001bfc:	e00a      	b.n	8001c14 <ProfetSMTask+0x254>
                     nManualOutputs[i] = 0;
 8001bfe:	4a3e      	ldr	r2, [pc, #248]	; (8001cf8 <ProfetSMTask+0x338>)
 8001c00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001c04:	4413      	add	r3, r2
 8001c06:	2200      	movs	r2, #0
 8001c08:	701a      	strb	r2, [r3, #0]
                   for(int i=0; i<12; i++)
 8001c0a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001c0e:	3301      	adds	r3, #1
 8001c10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001c14:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001c18:	2b0b      	cmp	r3, #11
 8001c1a:	ddf0      	ble.n	8001bfe <ProfetSMTask+0x23e>
                   eDevMode = DEVICE_MANUAL;
 8001c1c:	4b35      	ldr	r3, [pc, #212]	; (8001cf4 <ProfetSMTask+0x334>)
 8001c1e:	2201      	movs	r2, #1
 8001c20:	701a      	strb	r2, [r3, #0]
                 }
                 break;
 8001c22:	e009      	b.n	8001c38 <ProfetSMTask+0x278>

               case DEVICE_MANUAL:
                 if(!(stMsgRx.nRxData[1] & 0x01)){ //Auto sent
 8001c24:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001c28:	f003 0301 	and.w	r3, r3, #1
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d105      	bne.n	8001c3c <ProfetSMTask+0x27c>
                   eDevMode = DEVICE_AUTO;
 8001c30:	4b30      	ldr	r3, [pc, #192]	; (8001cf4 <ProfetSMTask+0x334>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	701a      	strb	r2, [r3, #0]
                 }
                 break;
 8001c36:	e001      	b.n	8001c3c <ProfetSMTask+0x27c>
                 break;
 8001c38:	bf00      	nop
 8001c3a:	e000      	b.n	8001c3e <ProfetSMTask+0x27e>
                 break;
 8001c3c:	bf00      	nop
               }
               nSend = 1;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
             }

             if((stMsgRx.nRxLen == 1) || (nSend)){
 8001c44:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d004      	beq.n	8001c56 <ProfetSMTask+0x296>
 8001c4c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	f000 8274 	beq.w	800213e <ProfetSMTask+0x77e>
               stMsgUsbTx.nTxLen = 2;
 8001c56:	2302      	movs	r3, #2
 8001c58:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
               stMsgCanTx.stTxHeader.DLC = 2;
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	67bb      	str	r3, [r7, #120]	; 0x78

               stMsgUsbTx.nTxData[0] = MSG_TX_SET_MODE;
 8001c60:	236d      	movs	r3, #109	; 0x6d
 8001c62:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
               stMsgUsbTx.nTxData[1] = (uint8_t)eDevMode;
 8001c66:	4b23      	ldr	r3, [pc, #140]	; (8001cf4 <ProfetSMTask+0x334>)
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89
               stMsgUsbTx.nTxData[2] = 0;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
               stMsgUsbTx.nTxData[3] = 0;
 8001c74:	2300      	movs	r3, #0
 8001c76:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
               stMsgUsbTx.nTxData[4] = 0;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
               stMsgUsbTx.nTxData[5] = 0;
 8001c80:	2300      	movs	r3, #0
 8001c82:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
               stMsgUsbTx.nTxData[6] = 0;
 8001c86:	2300      	movs	r3, #0
 8001c88:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
               stMsgUsbTx.nTxData[7] = 0;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

               stMsgCanTx.stTxHeader.StdId = stPdmConfig.stCanOutput.nBaseId + 20;
 8001c92:	4b13      	ldr	r3, [pc, #76]	; (8001ce0 <ProfetSMTask+0x320>)
 8001c94:	f8b3 38ce 	ldrh.w	r3, [r3, #2254]	; 0x8ce
 8001c98:	3314      	adds	r3, #20
 8001c9a:	66bb      	str	r3, [r7, #104]	; 0x68

               memcpy(&stMsgCanTx.nTxData, &stMsgUsbTx.nTxData, sizeof(stMsgCanTx.nTxData));
 8001c9c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001ca0:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001ca4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ca8:	e883 0003 	stmia.w	r3, {r0, r1}

               osMessageQueuePut(qMsgQueueUsbTx, &stMsgUsbTx, 0U, 0U);
 8001cac:	4b0f      	ldr	r3, [pc, #60]	; (8001cec <ProfetSMTask+0x32c>)
 8001cae:	6818      	ldr	r0, [r3, #0]
 8001cb0:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	f012 f9c8 	bl	801404c <osMessageQueuePut>
               osMessageQueuePut(qMsgQueueCanTx, &stMsgCanTx, 0U, 0U);
 8001cbc:	4b0c      	ldr	r3, [pc, #48]	; (8001cf0 <ProfetSMTask+0x330>)
 8001cbe:	6818      	ldr	r0, [r3, #0]
 8001cc0:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	f012 f9c0 	bl	801404c <osMessageQueuePut>
             }
           break;
 8001ccc:	e237      	b.n	800213e <ProfetSMTask+0x77e>
 8001cce:	bf00      	nop
 8001cd0:	20000ae4 	.word	0x20000ae4
 8001cd4:	20000ecc 	.word	0x20000ecc
 8001cd8:	20000ad4 	.word	0x20000ad4
 8001cdc:	200010f0 	.word	0x200010f0
 8001ce0:	20000200 	.word	0x20000200
 8001ce4:	20001044 	.word	0x20001044
 8001ce8:	48000400 	.word	0x48000400
 8001cec:	20000ad8 	.word	0x20000ad8
 8001cf0:	20000adc 	.word	0x20000adc
 8001cf4:	20000ae0 	.word	0x20000ae0
 8001cf8:	200023b8 	.word	0x200023b8


           //Force Outputs
           // 'Q'
           case MSG_RX_FORCE_OUTPUTS:
             if(stMsgRx.nRxLen == 7){
 8001cfc:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001d00:	2b07      	cmp	r3, #7
 8001d02:	d16b      	bne.n	8001ddc <ProfetSMTask+0x41c>
               if(eDevMode == DEVICE_MANUAL){
 8001d04:	4b87      	ldr	r3, [pc, #540]	; (8001f24 <ProfetSMTask+0x564>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	d167      	bne.n	8001ddc <ProfetSMTask+0x41c>
                 nManualOutputs[0] = (stMsgRx.nRxData[1] & 0x01);
 8001d0c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001d10:	f003 0301 	and.w	r3, r3, #1
 8001d14:	b2da      	uxtb	r2, r3
 8001d16:	4b84      	ldr	r3, [pc, #528]	; (8001f28 <ProfetSMTask+0x568>)
 8001d18:	701a      	strb	r2, [r3, #0]
                 nManualOutputs[1] = (stMsgRx.nRxData[1] & 0x02) >> 1;
 8001d1a:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001d1e:	105b      	asrs	r3, r3, #1
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	f003 0301 	and.w	r3, r3, #1
 8001d26:	b2da      	uxtb	r2, r3
 8001d28:	4b7f      	ldr	r3, [pc, #508]	; (8001f28 <ProfetSMTask+0x568>)
 8001d2a:	705a      	strb	r2, [r3, #1]
                 nManualOutputs[2] = (stMsgRx.nRxData[1] & 0x04) >> 2;
 8001d2c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001d30:	109b      	asrs	r3, r3, #2
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	f003 0301 	and.w	r3, r3, #1
 8001d38:	b2da      	uxtb	r2, r3
 8001d3a:	4b7b      	ldr	r3, [pc, #492]	; (8001f28 <ProfetSMTask+0x568>)
 8001d3c:	709a      	strb	r2, [r3, #2]
                 nManualOutputs[3] = (stMsgRx.nRxData[1] & 0x08) >> 3;
 8001d3e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001d42:	10db      	asrs	r3, r3, #3
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	b2da      	uxtb	r2, r3
 8001d4c:	4b76      	ldr	r3, [pc, #472]	; (8001f28 <ProfetSMTask+0x568>)
 8001d4e:	70da      	strb	r2, [r3, #3]
                 nManualOutputs[4] = (stMsgRx.nRxData[1] & 0x10) >> 4;
 8001d50:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001d54:	111b      	asrs	r3, r3, #4
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	f003 0301 	and.w	r3, r3, #1
 8001d5c:	b2da      	uxtb	r2, r3
 8001d5e:	4b72      	ldr	r3, [pc, #456]	; (8001f28 <ProfetSMTask+0x568>)
 8001d60:	711a      	strb	r2, [r3, #4]
                 nManualOutputs[5] = (stMsgRx.nRxData[1] & 0x20) >> 5;
 8001d62:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001d66:	115b      	asrs	r3, r3, #5
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	f003 0301 	and.w	r3, r3, #1
 8001d6e:	b2da      	uxtb	r2, r3
 8001d70:	4b6d      	ldr	r3, [pc, #436]	; (8001f28 <ProfetSMTask+0x568>)
 8001d72:	715a      	strb	r2, [r3, #5]
                 nManualOutputs[6] = (stMsgRx.nRxData[1] & 0x40) >> 6;
 8001d74:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001d78:	119b      	asrs	r3, r3, #6
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	f003 0301 	and.w	r3, r3, #1
 8001d80:	b2da      	uxtb	r2, r3
 8001d82:	4b69      	ldr	r3, [pc, #420]	; (8001f28 <ProfetSMTask+0x568>)
 8001d84:	719a      	strb	r2, [r3, #6]
                 nManualOutputs[7] = (stMsgRx.nRxData[1] & 0x80) >> 7;
 8001d86:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001d8a:	09db      	lsrs	r3, r3, #7
 8001d8c:	b2da      	uxtb	r2, r3
 8001d8e:	4b66      	ldr	r3, [pc, #408]	; (8001f28 <ProfetSMTask+0x568>)
 8001d90:	71da      	strb	r2, [r3, #7]
                 nManualOutputs[8] = (stMsgRx.nRxData[2] & 0x01);
 8001d92:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001d96:	f003 0301 	and.w	r3, r3, #1
 8001d9a:	b2da      	uxtb	r2, r3
 8001d9c:	4b62      	ldr	r3, [pc, #392]	; (8001f28 <ProfetSMTask+0x568>)
 8001d9e:	721a      	strb	r2, [r3, #8]
                 nManualOutputs[9] = (stMsgRx.nRxData[2] & 0x02) >> 1;
 8001da0:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001da4:	105b      	asrs	r3, r3, #1
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	f003 0301 	and.w	r3, r3, #1
 8001dac:	b2da      	uxtb	r2, r3
 8001dae:	4b5e      	ldr	r3, [pc, #376]	; (8001f28 <ProfetSMTask+0x568>)
 8001db0:	725a      	strb	r2, [r3, #9]
                 nManualOutputs[10] = (stMsgRx.nRxData[2] & 0x04) >> 2;
 8001db2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001db6:	109b      	asrs	r3, r3, #2
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	b2da      	uxtb	r2, r3
 8001dc0:	4b59      	ldr	r3, [pc, #356]	; (8001f28 <ProfetSMTask+0x568>)
 8001dc2:	729a      	strb	r2, [r3, #10]
                 nManualOutputs[11] = (stMsgRx.nRxData[2] & 0x08) >> 3;
 8001dc4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001dc8:	10db      	asrs	r3, r3, #3
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	f003 0301 	and.w	r3, r3, #1
 8001dd0:	b2da      	uxtb	r2, r3
 8001dd2:	4b55      	ldr	r3, [pc, #340]	; (8001f28 <ProfetSMTask+0x568>)
 8001dd4:	72da      	strb	r2, [r3, #11]
                 nSend = 1;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
               }
             }
             if((stMsgRx.nRxLen == 1) || (nSend)){
 8001ddc:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d004      	beq.n	8001dee <ProfetSMTask+0x42e>
 8001de4:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	f000 81aa 	beq.w	8002142 <ProfetSMTask+0x782>
               stMsgUsbTx.nTxLen = 7;
 8001dee:	2307      	movs	r3, #7
 8001df0:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
               stMsgCanTx.stTxHeader.DLC = 7;
 8001df4:	2307      	movs	r3, #7
 8001df6:	67bb      	str	r3, [r7, #120]	; 0x78

               stMsgUsbTx.nTxData[0] = MSG_TX_FORCE_OUTPUTS;
 8001df8:	2371      	movs	r3, #113	; 0x71
 8001dfa:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
               stMsgUsbTx.nTxData[1] = ((nManualOutputs[7] & 0x01) << 7) + ((nManualOutputs[6] & 0x01) << 6) +
 8001dfe:	4b4a      	ldr	r3, [pc, #296]	; (8001f28 <ProfetSMTask+0x568>)
 8001e00:	79db      	ldrb	r3, [r3, #7]
 8001e02:	01db      	lsls	r3, r3, #7
 8001e04:	b2da      	uxtb	r2, r3
 8001e06:	4b48      	ldr	r3, [pc, #288]	; (8001f28 <ProfetSMTask+0x568>)
 8001e08:	799b      	ldrb	r3, [r3, #6]
 8001e0a:	019b      	lsls	r3, r3, #6
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	4413      	add	r3, r2
 8001e16:	b2da      	uxtb	r2, r3
                                       ((nManualOutputs[5] & 0x01) << 5) + ((nManualOutputs[4] & 0x01) << 4) +
 8001e18:	4b43      	ldr	r3, [pc, #268]	; (8001f28 <ProfetSMTask+0x568>)
 8001e1a:	795b      	ldrb	r3, [r3, #5]
 8001e1c:	015b      	lsls	r3, r3, #5
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	f003 0320 	and.w	r3, r3, #32
 8001e24:	b2db      	uxtb	r3, r3
               stMsgUsbTx.nTxData[1] = ((nManualOutputs[7] & 0x01) << 7) + ((nManualOutputs[6] & 0x01) << 6) +
 8001e26:	4413      	add	r3, r2
 8001e28:	b2da      	uxtb	r2, r3
                                       ((nManualOutputs[5] & 0x01) << 5) + ((nManualOutputs[4] & 0x01) << 4) +
 8001e2a:	4b3f      	ldr	r3, [pc, #252]	; (8001f28 <ProfetSMTask+0x568>)
 8001e2c:	791b      	ldrb	r3, [r3, #4]
 8001e2e:	011b      	lsls	r3, r3, #4
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	f003 0310 	and.w	r3, r3, #16
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	4413      	add	r3, r2
 8001e3a:	b2da      	uxtb	r2, r3
                                       ((nManualOutputs[3] & 0x01) << 3) + ((nManualOutputs[2] & 0x01) << 2) +
 8001e3c:	4b3a      	ldr	r3, [pc, #232]	; (8001f28 <ProfetSMTask+0x568>)
 8001e3e:	78db      	ldrb	r3, [r3, #3]
 8001e40:	00db      	lsls	r3, r3, #3
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	f003 0308 	and.w	r3, r3, #8
 8001e48:	b2db      	uxtb	r3, r3
                                       ((nManualOutputs[5] & 0x01) << 5) + ((nManualOutputs[4] & 0x01) << 4) +
 8001e4a:	4413      	add	r3, r2
 8001e4c:	b2da      	uxtb	r2, r3
                                       ((nManualOutputs[3] & 0x01) << 3) + ((nManualOutputs[2] & 0x01) << 2) +
 8001e4e:	4b36      	ldr	r3, [pc, #216]	; (8001f28 <ProfetSMTask+0x568>)
 8001e50:	789b      	ldrb	r3, [r3, #2]
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	f003 0304 	and.w	r3, r3, #4
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	4413      	add	r3, r2
 8001e5e:	b2da      	uxtb	r2, r3
                                       ((nManualOutputs[1] & 0x01) << 1) + (nManualOutputs[0] & 0x01);
 8001e60:	4b31      	ldr	r3, [pc, #196]	; (8001f28 <ProfetSMTask+0x568>)
 8001e62:	785b      	ldrb	r3, [r3, #1]
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	f003 0302 	and.w	r3, r3, #2
 8001e6c:	b2db      	uxtb	r3, r3
                                       ((nManualOutputs[3] & 0x01) << 3) + ((nManualOutputs[2] & 0x01) << 2) +
 8001e6e:	4413      	add	r3, r2
 8001e70:	b2da      	uxtb	r2, r3
                                       ((nManualOutputs[1] & 0x01) << 1) + (nManualOutputs[0] & 0x01);
 8001e72:	4b2d      	ldr	r3, [pc, #180]	; (8001f28 <ProfetSMTask+0x568>)
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	f003 0301 	and.w	r3, r3, #1
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	4413      	add	r3, r2
 8001e7e:	b2db      	uxtb	r3, r3
               stMsgUsbTx.nTxData[1] = ((nManualOutputs[7] & 0x01) << 7) + ((nManualOutputs[6] & 0x01) << 6) +
 8001e80:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89
               stMsgUsbTx.nTxData[2] = ((nManualOutputs[11] & 0x01) << 3) + ((nManualOutputs[10] & 0x01) << 2) +
 8001e84:	4b28      	ldr	r3, [pc, #160]	; (8001f28 <ProfetSMTask+0x568>)
 8001e86:	7adb      	ldrb	r3, [r3, #11]
 8001e88:	00db      	lsls	r3, r3, #3
 8001e8a:	b25b      	sxtb	r3, r3
 8001e8c:	f003 0308 	and.w	r3, r3, #8
 8001e90:	b25a      	sxtb	r2, r3
 8001e92:	4b25      	ldr	r3, [pc, #148]	; (8001f28 <ProfetSMTask+0x568>)
 8001e94:	7a9b      	ldrb	r3, [r3, #10]
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	b25b      	sxtb	r3, r3
 8001e9a:	f003 0304 	and.w	r3, r3, #4
 8001e9e:	b25b      	sxtb	r3, r3
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	b25b      	sxtb	r3, r3
 8001ea4:	b2da      	uxtb	r2, r3
                                       ((nManualOutputs[9] & 0x01) << 1) + (nManualOutputs[8] & 0x01);
 8001ea6:	4b20      	ldr	r3, [pc, #128]	; (8001f28 <ProfetSMTask+0x568>)
 8001ea8:	7a5b      	ldrb	r3, [r3, #9]
 8001eaa:	005b      	lsls	r3, r3, #1
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	f003 0302 	and.w	r3, r3, #2
 8001eb2:	b2db      	uxtb	r3, r3
               stMsgUsbTx.nTxData[2] = ((nManualOutputs[11] & 0x01) << 3) + ((nManualOutputs[10] & 0x01) << 2) +
 8001eb4:	4413      	add	r3, r2
 8001eb6:	b2da      	uxtb	r2, r3
                                       ((nManualOutputs[9] & 0x01) << 1) + (nManualOutputs[8] & 0x01);
 8001eb8:	4b1b      	ldr	r3, [pc, #108]	; (8001f28 <ProfetSMTask+0x568>)
 8001eba:	7a1b      	ldrb	r3, [r3, #8]
 8001ebc:	f003 0301 	and.w	r3, r3, #1
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	4413      	add	r3, r2
 8001ec4:	b2db      	uxtb	r3, r3
               stMsgUsbTx.nTxData[2] = ((nManualOutputs[11] & 0x01) << 3) + ((nManualOutputs[10] & 0x01) << 2) +
 8001ec6:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a

               //TODO:Add manual output modes
               stMsgUsbTx.nTxData[3] = 0;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
               stMsgUsbTx.nTxData[4] = 0;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
               stMsgUsbTx.nTxData[5] = 0;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
               stMsgUsbTx.nTxData[6] = 0;
 8001edc:	2300      	movs	r3, #0
 8001ede:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
               stMsgUsbTx.nTxData[7] = 0;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

               stMsgCanTx.stTxHeader.StdId = stPdmConfig.stCanOutput.nBaseId + 20;
 8001ee8:	4b10      	ldr	r3, [pc, #64]	; (8001f2c <ProfetSMTask+0x56c>)
 8001eea:	f8b3 38ce 	ldrh.w	r3, [r3, #2254]	; 0x8ce
 8001eee:	3314      	adds	r3, #20
 8001ef0:	66bb      	str	r3, [r7, #104]	; 0x68

               memcpy(&stMsgCanTx.nTxData, &stMsgUsbTx.nTxData, sizeof(stMsgCanTx.nTxData));
 8001ef2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001ef6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001efa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001efe:	e883 0003 	stmia.w	r3, {r0, r1}

               osMessageQueuePut(qMsgQueueUsbTx, &stMsgUsbTx, 0U, 0U);
 8001f02:	4b0b      	ldr	r3, [pc, #44]	; (8001f30 <ProfetSMTask+0x570>)
 8001f04:	6818      	ldr	r0, [r3, #0]
 8001f06:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	f012 f89d 	bl	801404c <osMessageQueuePut>
               osMessageQueuePut(qMsgQueueCanTx, &stMsgCanTx, 0U, 0U);
 8001f12:	4b08      	ldr	r3, [pc, #32]	; (8001f34 <ProfetSMTask+0x574>)
 8001f14:	6818      	ldr	r0, [r3, #0]
 8001f16:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	f012 f895 	bl	801404c <osMessageQueuePut>
             }
           break;
 8001f22:	e10e      	b.n	8002142 <ProfetSMTask+0x782>
 8001f24:	20000ae0 	.word	0x20000ae0
 8001f28:	200023b8 	.word	0x200023b8
 8001f2c:	20000200 	.word	0x20000200
 8001f30:	20000ad8 	.word	0x20000ad8
 8001f34:	20000adc 	.word	0x20000adc

           //Set Reporting
           // 'R'
           case MSG_RX_SET_REPORTING:
             if(stMsgRx.nRxLen == 3){
 8001f38:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001f3c:	2b03      	cmp	r3, #3
 8001f3e:	d118      	bne.n	8001f72 <ProfetSMTask+0x5b2>
               nReportingOn = stMsgRx.nRxData[1] & 0x01;
 8001f40:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001f44:	f003 0301 	and.w	r3, r3, #1
 8001f48:	b2da      	uxtb	r2, r3
 8001f4a:	4b8e      	ldr	r3, [pc, #568]	; (8002184 <ProfetSMTask+0x7c4>)
 8001f4c:	701a      	strb	r2, [r3, #0]
               nReportingDelay = stMsgRx.nRxData[2] * 100;
 8001f4e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	461a      	mov	r2, r3
 8001f56:	0092      	lsls	r2, r2, #2
 8001f58:	4413      	add	r3, r2
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	0091      	lsls	r1, r2, #2
 8001f5e:	461a      	mov	r2, r3
 8001f60:	460b      	mov	r3, r1
 8001f62:	4413      	add	r3, r2
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	b29a      	uxth	r2, r3
 8001f68:	4b87      	ldr	r3, [pc, #540]	; (8002188 <ProfetSMTask+0x7c8>)
 8001f6a:	801a      	strh	r2, [r3, #0]
               nSend = 1;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
             }
             if((stMsgRx.nRxLen == 1) || (nSend)){
 8001f72:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d004      	beq.n	8001f84 <ProfetSMTask+0x5c4>
 8001f7a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	f000 80e1 	beq.w	8002146 <ProfetSMTask+0x786>
               stMsgUsbTx.nTxLen = 3;
 8001f84:	2303      	movs	r3, #3
 8001f86:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
               stMsgCanTx.stTxHeader.DLC = 3;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	67bb      	str	r3, [r7, #120]	; 0x78

               stMsgUsbTx.nTxData[0] = MSG_TX_SET_REPORTING;
 8001f8e:	2372      	movs	r3, #114	; 0x72
 8001f90:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
               stMsgUsbTx.nTxData[1] = (nReportingOn & 0x01);
 8001f94:	4b7b      	ldr	r3, [pc, #492]	; (8002184 <ProfetSMTask+0x7c4>)
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	f003 0301 	and.w	r3, r3, #1
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89
               stMsgUsbTx.nTxData[2] = (uint8_t)(nReportingDelay / 100);
 8001fa2:	4b79      	ldr	r3, [pc, #484]	; (8002188 <ProfetSMTask+0x7c8>)
 8001fa4:	881b      	ldrh	r3, [r3, #0]
 8001fa6:	4a79      	ldr	r2, [pc, #484]	; (800218c <ProfetSMTask+0x7cc>)
 8001fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fac:	095b      	lsrs	r3, r3, #5
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
               stMsgUsbTx.nTxData[3] = 0;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
               stMsgUsbTx.nTxData[4] = 0;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
               stMsgUsbTx.nTxData[5] = 0;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
               stMsgUsbTx.nTxData[6] = 0;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
               stMsgUsbTx.nTxData[7] = 0;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

               stMsgCanTx.stTxHeader.StdId = stPdmConfig.stCanOutput.nBaseId + 20;
 8001fd4:	4b6e      	ldr	r3, [pc, #440]	; (8002190 <ProfetSMTask+0x7d0>)
 8001fd6:	f8b3 38ce 	ldrh.w	r3, [r3, #2254]	; 0x8ce
 8001fda:	3314      	adds	r3, #20
 8001fdc:	66bb      	str	r3, [r7, #104]	; 0x68

               memcpy(&stMsgCanTx.nTxData, &stMsgUsbTx.nTxData, sizeof(stMsgCanTx.nTxData));
 8001fde:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001fe2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001fe6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001fea:	e883 0003 	stmia.w	r3, {r0, r1}

               osMessageQueuePut(qMsgQueueUsbTx, &stMsgUsbTx, 0U, 0U);
 8001fee:	4b69      	ldr	r3, [pc, #420]	; (8002194 <ProfetSMTask+0x7d4>)
 8001ff0:	6818      	ldr	r0, [r3, #0]
 8001ff2:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f012 f827 	bl	801404c <osMessageQueuePut>
               osMessageQueuePut(qMsgQueueCanTx, &stMsgCanTx, 0U, 0U);
 8001ffe:	4b66      	ldr	r3, [pc, #408]	; (8002198 <ProfetSMTask+0x7d8>)
 8002000:	6818      	ldr	r0, [r3, #0]
 8002002:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8002006:	2300      	movs	r3, #0
 8002008:	2200      	movs	r2, #0
 800200a:	f012 f81f 	bl	801404c <osMessageQueuePut>
             }
           break;
 800200e:	e09a      	b.n	8002146 <ProfetSMTask+0x786>

           //Set Time
           // 'T'
           case MSG_RX_SET_TIME:
             if(stMsgRx.nRxLen == 7){
 8002010:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002014:	2b07      	cmp	r3, #7
 8002016:	d12f      	bne.n	8002078 <ProfetSMTask+0x6b8>
               stTime.Hours = stMsgRx.nRxData[1];
 8002018:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800201c:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
               stTime.Minutes = stMsgRx.nRxData[2];
 8002020:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002024:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
               stTime.Seconds = stMsgRx.nRxData[3];
 8002028:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800202c:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
               stTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002030:	2300      	movs	r3, #0
 8002032:	663b      	str	r3, [r7, #96]	; 0x60
               stTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002034:	2300      	movs	r3, #0
 8002036:	667b      	str	r3, [r7, #100]	; 0x64

               stDate.Year = stMsgRx.nRxData[4];
 8002038:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800203c:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
               stDate.Month = stMsgRx.nRxData[5];
 8002040:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8002044:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
               stDate.Date = stMsgRx.nRxData[6];
 8002048:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800204c:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
               stDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002050:	2301      	movs	r3, #1
 8002052:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50

               HAL_RTC_SetTime(hrtc, &stTime, RTC_FORMAT_BCD);
 8002056:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800205a:	2201      	movs	r2, #1
 800205c:	4619      	mov	r1, r3
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f00d f9d7 	bl	800f412 <HAL_RTC_SetTime>
               HAL_RTC_SetDate(hrtc, &stDate, RTC_FORMAT_BCD);
 8002064:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002068:	2201      	movs	r2, #1
 800206a:	4619      	mov	r1, r3
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f00d faeb 	bl	800f648 <HAL_RTC_SetDate>
               nSend = 1;
 8002072:	2301      	movs	r3, #1
 8002074:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
             }

             if((stMsgRx.nRxLen == 1) || nSend){
 8002078:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800207c:	2b01      	cmp	r3, #1
 800207e:	d003      	beq.n	8002088 <ProfetSMTask+0x6c8>
 8002080:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8002084:	2b00      	cmp	r3, #0
 8002086:	d060      	beq.n	800214a <ProfetSMTask+0x78a>
                 HAL_RTC_GetTime(hrtc, &stTime, RTC_FORMAT_BCD);
 8002088:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800208c:	2201      	movs	r2, #1
 800208e:	4619      	mov	r1, r3
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f00d fa7b 	bl	800f58c <HAL_RTC_GetTime>
                 HAL_RTC_GetDate(hrtc, &stDate, RTC_FORMAT_BCD);
 8002096:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800209a:	2201      	movs	r2, #1
 800209c:	4619      	mov	r1, r3
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f00d fb79 	bl	800f796 <HAL_RTC_GetDate>

                 stMsgUsbTx.nTxLen = 7;
 80020a4:	2307      	movs	r3, #7
 80020a6:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
                 stMsgCanTx.stTxHeader.DLC = 7;
 80020aa:	2307      	movs	r3, #7
 80020ac:	67bb      	str	r3, [r7, #120]	; 0x78

                 stMsgUsbTx.nTxData[0] = MSG_TX_SET_TIME;
 80020ae:	2374      	movs	r3, #116	; 0x74
 80020b0:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
                 stMsgUsbTx.nTxData[1] = stTime.Hours;
 80020b4:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80020b8:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89
                 stMsgUsbTx.nTxData[2] = stTime.Minutes;
 80020bc:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80020c0:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
                 stMsgUsbTx.nTxData[3] = stTime.Seconds;
 80020c4:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80020c8:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
                 stMsgUsbTx.nTxData[4] = stDate.Year;
 80020cc:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80020d0:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
                 stMsgUsbTx.nTxData[5] = stDate.Month;
 80020d4:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 80020d8:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
                 stMsgUsbTx.nTxData[6] = stDate.Date;
 80020dc:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 80020e0:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
                 stMsgUsbTx.nTxData[7] = 0;
 80020e4:	2300      	movs	r3, #0
 80020e6:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

                 stMsgCanTx.stTxHeader.StdId = stPdmConfig.stCanOutput.nBaseId + 20;
 80020ea:	4b29      	ldr	r3, [pc, #164]	; (8002190 <ProfetSMTask+0x7d0>)
 80020ec:	f8b3 38ce 	ldrh.w	r3, [r3, #2254]	; 0x8ce
 80020f0:	3314      	adds	r3, #20
 80020f2:	66bb      	str	r3, [r7, #104]	; 0x68

                 memcpy(&stMsgCanTx.nTxData, &stMsgUsbTx.nTxData, sizeof(stMsgCanTx.nTxData));
 80020f4:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80020f8:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80020fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002100:	e883 0003 	stmia.w	r3, {r0, r1}

                 osMessageQueuePut(qMsgQueueUsbTx, &stMsgUsbTx, 0U, 0U);
 8002104:	4b23      	ldr	r3, [pc, #140]	; (8002194 <ProfetSMTask+0x7d4>)
 8002106:	6818      	ldr	r0, [r3, #0]
 8002108:	f107 0188 	add.w	r1, r7, #136	; 0x88
 800210c:	2300      	movs	r3, #0
 800210e:	2200      	movs	r2, #0
 8002110:	f011 ff9c 	bl	801404c <osMessageQueuePut>
                 osMessageQueuePut(qMsgQueueCanTx, &stMsgCanTx, 0U, 0U);
 8002114:	4b20      	ldr	r3, [pc, #128]	; (8002198 <ProfetSMTask+0x7d8>)
 8002116:	6818      	ldr	r0, [r3, #0]
 8002118:	f107 0168 	add.w	r1, r7, #104	; 0x68
 800211c:	2300      	movs	r3, #0
 800211e:	2200      	movs	r2, #0
 8002120:	f011 ff94 	bl	801404c <osMessageQueuePut>
             }


             break;
 8002124:	e011      	b.n	800214a <ProfetSMTask+0x78a>

           default:
             PdmConfig_Set(&stPdmConfig, &stMsgRx, &qMsgQueueUsbTx, &qMsgQueueCanTx);
 8002126:	f107 0114 	add.w	r1, r7, #20
 800212a:	4b1b      	ldr	r3, [pc, #108]	; (8002198 <ProfetSMTask+0x7d8>)
 800212c:	4a19      	ldr	r2, [pc, #100]	; (8002194 <ProfetSMTask+0x7d4>)
 800212e:	4818      	ldr	r0, [pc, #96]	; (8002190 <ProfetSMTask+0x7d0>)
 8002130:	f001 fc5c 	bl	80039ec <PdmConfig_Set>
             break;
 8002134:	e00a      	b.n	800214c <ProfetSMTask+0x78c>
        }
      }
 8002136:	bf00      	nop
 8002138:	e008      	b.n	800214c <ProfetSMTask+0x78c>
            break;
 800213a:	bf00      	nop
 800213c:	e006      	b.n	800214c <ProfetSMTask+0x78c>
           break;
 800213e:	bf00      	nop
 8002140:	e004      	b.n	800214c <ProfetSMTask+0x78c>
           break;
 8002142:	bf00      	nop
 8002144:	e002      	b.n	800214c <ProfetSMTask+0x78c>
           break;
 8002146:	bf00      	nop
 8002148:	e000      	b.n	800214c <ProfetSMTask+0x78c>
             break;
 800214a:	bf00      	nop
    }

    MsgQueueUsbTx_t stMsgTx;
    if(osMessageQueueGet(qMsgQueueUsbTx, &stMsgTx, NULL, 0U) == osOK){
 800214c:	4b11      	ldr	r3, [pc, #68]	; (8002194 <ProfetSMTask+0x7d4>)
 800214e:	6818      	ldr	r0, [r3, #0]
 8002150:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8002154:	2300      	movs	r3, #0
 8002156:	2200      	movs	r2, #0
 8002158:	f011 ffec 	bl	8014134 <osMessageQueueGet>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d10c      	bne.n	800217c <ProfetSMTask+0x7bc>
      if(bUsbConnected){
 8002162:	4b0e      	ldr	r3, [pc, #56]	; (800219c <ProfetSMTask+0x7dc>)
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d008      	beq.n	800217c <ProfetSMTask+0x7bc>
        //memcpy(&nUsbMsgTx, &stMsgTx.nTxData, stMsgTx.nTxLen);
        //nUsbMsgTx[stMsgTx.nTxLen] = '\r';
        if(USBD_CDC_Transmit((uint8_t*)stMsgTx.nTxData, stMsgTx.nTxLen) != USBD_OK){
 800216a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800216e:	b29a      	uxth	r2, r3
 8002170:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002174:	4611      	mov	r1, r2
 8002176:	4618      	mov	r0, r3
 8002178:	f7fe fe28 	bl	8000dcc <USBD_CDC_Transmit>

#ifdef MEAS_HEAP_USE
    __attribute__((unused)) uint32_t nThisThreadSpace = osThreadGetStackSpace(*thisThreadId);
#endif

    osDelay(5);
 800217c:	2005      	movs	r0, #5
 800217e:	f011 feb1 	bl	8013ee4 <osDelay>
  for(;;){
 8002182:	e42f      	b.n	80019e4 <ProfetSMTask+0x24>
 8002184:	200023c4 	.word	0x200023c4
 8002188:	200023c6 	.word	0x200023c6
 800218c:	51eb851f 	.word	0x51eb851f
 8002190:	20000200 	.word	0x20000200
 8002194:	20000ad8 	.word	0x20000ad8
 8002198:	20000adc 	.word	0x20000adc
 800219c:	20000e18 	.word	0x20000e18

080021a0 <CanTxTask>:
  }

}

void CanTxTask(osThreadId_t* thisThreadId, CAN_HandleTypeDef* hcan)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b08c      	sub	sp, #48	; 0x30
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
 80021a8:	6039      	str	r1, [r7, #0]
  for(;;){
    if(stPdmConfig.stCanOutput.nEnabled &&
 80021aa:	4ba8      	ldr	r3, [pc, #672]	; (800244c <CanTxTask+0x2ac>)
 80021ac:	f893 38cc 	ldrb.w	r3, [r3, #2252]	; 0x8cc
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	f000 8253 	beq.w	800265c <CanTxTask+0x4bc>
        (stPdmConfig.stCanOutput.nUpdateTime > 0) &&
 80021b6:	4ba5      	ldr	r3, [pc, #660]	; (800244c <CanTxTask+0x2ac>)
 80021b8:	f8b3 38d0 	ldrh.w	r3, [r3, #2256]	; 0x8d0
    if(stPdmConfig.stCanOutput.nEnabled &&
 80021bc:	2b00      	cmp	r3, #0
 80021be:	f000 824d 	beq.w	800265c <CanTxTask+0x4bc>
        stPdmConfig.stCanOutput.nBaseId > 0 &&
 80021c2:	4ba2      	ldr	r3, [pc, #648]	; (800244c <CanTxTask+0x2ac>)
 80021c4:	f8b3 38ce 	ldrh.w	r3, [r3, #2254]	; 0x8ce
        (stPdmConfig.stCanOutput.nUpdateTime > 0) &&
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	f000 8247 	beq.w	800265c <CanTxTask+0x4bc>
        stPdmConfig.stCanOutput.nBaseId < 2048){
 80021ce:	4b9f      	ldr	r3, [pc, #636]	; (800244c <CanTxTask+0x2ac>)
 80021d0:	f8b3 38ce 	ldrh.w	r3, [r3, #2254]	; 0x8ce
        stPdmConfig.stCanOutput.nBaseId > 0 &&
 80021d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80021d8:	f080 8240 	bcs.w	800265c <CanTxTask+0x4bc>

      MsgQueueCanTx_t stMsgTx;
      osStatus_t stStatus;
      //Keep sending queued messages until empty
      do{
        stStatus = osMessageQueueGet(qMsgQueueCanTx, &stMsgTx, NULL, 0U);
 80021dc:	4b9c      	ldr	r3, [pc, #624]	; (8002450 <CanTxTask+0x2b0>)
 80021de:	6818      	ldr	r0, [r3, #0]
 80021e0:	f107 010c 	add.w	r1, r7, #12
 80021e4:	2300      	movs	r3, #0
 80021e6:	2200      	movs	r2, #0
 80021e8:	f011 ffa4 	bl	8014134 <osMessageQueueGet>
 80021ec:	62f8      	str	r0, [r7, #44]	; 0x2c
        if(stStatus == osOK){
 80021ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d11d      	bne.n	8002230 <CanTxTask+0x90>
          stMsgTx.stTxHeader.ExtId = 0;
 80021f4:	2300      	movs	r3, #0
 80021f6:	613b      	str	r3, [r7, #16]
          stMsgTx.stTxHeader.IDE = CAN_ID_STD;
 80021f8:	2300      	movs	r3, #0
 80021fa:	617b      	str	r3, [r7, #20]
          stMsgTx.stTxHeader.RTR = CAN_RTR_DATA;
 80021fc:	2300      	movs	r3, #0
 80021fe:	61bb      	str	r3, [r7, #24]
          stMsgTx.stTxHeader.TransmitGlobalTime = DISABLE;
 8002200:	2300      	movs	r3, #0
 8002202:	f887 3020 	strb.w	r3, [r7, #32]

          if(HAL_CAN_AddTxMessage(hcan, &stMsgTx.stTxHeader, stMsgTx.nTxData, &nCanTxMailbox) != HAL_OK){
 8002206:	f107 030c 	add.w	r3, r7, #12
 800220a:	f103 0218 	add.w	r2, r3, #24
 800220e:	f107 010c 	add.w	r1, r7, #12
 8002212:	4b90      	ldr	r3, [pc, #576]	; (8002454 <CanTxTask+0x2b4>)
 8002214:	6838      	ldr	r0, [r7, #0]
 8002216:	f007 fdde 	bl	8009dd6 <HAL_CAN_AddTxMessage>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d007      	beq.n	8002230 <CanTxTask+0x90>
            //Send failed - add back to queue
            osMessageQueuePut(qMsgQueueCanTx, &stMsgTx, 0U, 0U);
 8002220:	4b8b      	ldr	r3, [pc, #556]	; (8002450 <CanTxTask+0x2b0>)
 8002222:	6818      	ldr	r0, [r3, #0]
 8002224:	f107 010c 	add.w	r1, r7, #12
 8002228:	2300      	movs	r3, #0
 800222a:	2200      	movs	r2, #0
 800222c:	f011 ff0e 	bl	801404c <osMessageQueuePut>
          }
        }
      }while(stStatus == osOK);
 8002230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002232:	2b00      	cmp	r3, #0
 8002234:	d0d2      	beq.n	80021dc <CanTxTask+0x3c>


      //=======================================================
      //Build Msg 0 (Analog inputs 1-4)
      //=======================================================
      stCanTxHeader.StdId = stPdmConfig.stCanOutput.nBaseId + 0;
 8002236:	4b85      	ldr	r3, [pc, #532]	; (800244c <CanTxTask+0x2ac>)
 8002238:	f8b3 38ce 	ldrh.w	r3, [r3, #2254]	; 0x8ce
 800223c:	461a      	mov	r2, r3
 800223e:	4b86      	ldr	r3, [pc, #536]	; (8002458 <CanTxTask+0x2b8>)
 8002240:	601a      	str	r2, [r3, #0]
      stCanTxHeader.DLC = 8; //Bytes to send
 8002242:	4b85      	ldr	r3, [pc, #532]	; (8002458 <CanTxTask+0x2b8>)
 8002244:	2208      	movs	r2, #8
 8002246:	611a      	str	r2, [r3, #16]
      //nCanTxData[7] = nAiBank1Raw[3];

      //=======================================================
      //Send CAN msg
      //=======================================================
      if(HAL_CAN_AddTxMessage(hcan, &stCanTxHeader, nCanTxData, &nCanTxMailbox) != HAL_OK){
 8002248:	4b82      	ldr	r3, [pc, #520]	; (8002454 <CanTxTask+0x2b4>)
 800224a:	4a84      	ldr	r2, [pc, #528]	; (800245c <CanTxTask+0x2bc>)
 800224c:	4982      	ldr	r1, [pc, #520]	; (8002458 <CanTxTask+0x2b8>)
 800224e:	6838      	ldr	r0, [r7, #0]
 8002250:	f007 fdc1 	bl	8009dd6 <HAL_CAN_AddTxMessage>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <CanTxTask+0xbe>
        Error_Handler();
 800225a:	f001 fb81 	bl	8003960 <Error_Handler>
      }

      osDelay(CAN_TX_MSG_SPLIT);
 800225e:	2005      	movs	r0, #5
 8002260:	f011 fe40 	bl	8013ee4 <osDelay>

      //=======================================================
      //Build Msg 1 (Analog inputs 5-6)
      //=======================================================
      stCanTxHeader.StdId = stPdmConfig.stCanOutput.nBaseId + 1;
 8002264:	4b79      	ldr	r3, [pc, #484]	; (800244c <CanTxTask+0x2ac>)
 8002266:	f8b3 38ce 	ldrh.w	r3, [r3, #2254]	; 0x8ce
 800226a:	3301      	adds	r3, #1
 800226c:	461a      	mov	r2, r3
 800226e:	4b7a      	ldr	r3, [pc, #488]	; (8002458 <CanTxTask+0x2b8>)
 8002270:	601a      	str	r2, [r3, #0]
      stCanTxHeader.DLC = 8; //Bytes to send
 8002272:	4b79      	ldr	r3, [pc, #484]	; (8002458 <CanTxTask+0x2b8>)
 8002274:	2208      	movs	r2, #8
 8002276:	611a      	str	r2, [r3, #16]
      //nCanTxData[7] = 0;

      //=======================================================
      //Send CAN msg
      //=======================================================
      if(HAL_CAN_AddTxMessage(hcan, &stCanTxHeader, nCanTxData, &nCanTxMailbox) != HAL_OK){
 8002278:	4b76      	ldr	r3, [pc, #472]	; (8002454 <CanTxTask+0x2b4>)
 800227a:	4a78      	ldr	r2, [pc, #480]	; (800245c <CanTxTask+0x2bc>)
 800227c:	4976      	ldr	r1, [pc, #472]	; (8002458 <CanTxTask+0x2b8>)
 800227e:	6838      	ldr	r0, [r7, #0]
 8002280:	f007 fda9 	bl	8009dd6 <HAL_CAN_AddTxMessage>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <CanTxTask+0xee>
        Error_Handler();
 800228a:	f001 fb69 	bl	8003960 <Error_Handler>
      }

      osDelay(CAN_TX_MSG_SPLIT);
 800228e:	2005      	movs	r0, #5
 8002290:	f011 fe28 	bl	8013ee4 <osDelay>

      //=======================================================
      //Build Msg 2 (Device status)
      //=======================================================
      stCanTxHeader.StdId = stPdmConfig.stCanOutput.nBaseId + 2;
 8002294:	4b6d      	ldr	r3, [pc, #436]	; (800244c <CanTxTask+0x2ac>)
 8002296:	f8b3 38ce 	ldrh.w	r3, [r3, #2254]	; 0x8ce
 800229a:	3302      	adds	r3, #2
 800229c:	461a      	mov	r2, r3
 800229e:	4b6e      	ldr	r3, [pc, #440]	; (8002458 <CanTxTask+0x2b8>)
 80022a0:	601a      	str	r2, [r3, #0]
      stCanTxHeader.DLC = 8; //Bytes to send
 80022a2:	4b6d      	ldr	r3, [pc, #436]	; (8002458 <CanTxTask+0x2b8>)
 80022a4:	2208      	movs	r2, #8
 80022a6:	611a      	str	r2, [r3, #16]
      nCanTxData[0] = eDevState;
 80022a8:	4b6d      	ldr	r3, [pc, #436]	; (8002460 <CanTxTask+0x2c0>)
 80022aa:	781a      	ldrb	r2, [r3, #0]
 80022ac:	4b6b      	ldr	r3, [pc, #428]	; (800245c <CanTxTask+0x2bc>)
 80022ae:	701a      	strb	r2, [r3, #0]
      nCanTxData[1] = 0;
 80022b0:	4b6a      	ldr	r3, [pc, #424]	; (800245c <CanTxTask+0x2bc>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	705a      	strb	r2, [r3, #1]
      nCanTxData[2] = nILTotal >> 8;
 80022b6:	4b6b      	ldr	r3, [pc, #428]	; (8002464 <CanTxTask+0x2c4>)
 80022b8:	881b      	ldrh	r3, [r3, #0]
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	0a1b      	lsrs	r3, r3, #8
 80022be:	b29b      	uxth	r3, r3
 80022c0:	b2da      	uxtb	r2, r3
 80022c2:	4b66      	ldr	r3, [pc, #408]	; (800245c <CanTxTask+0x2bc>)
 80022c4:	709a      	strb	r2, [r3, #2]
      nCanTxData[3] = nILTotal;
 80022c6:	4b67      	ldr	r3, [pc, #412]	; (8002464 <CanTxTask+0x2c4>)
 80022c8:	881b      	ldrh	r3, [r3, #0]
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	b2da      	uxtb	r2, r3
 80022ce:	4b63      	ldr	r3, [pc, #396]	; (800245c <CanTxTask+0x2bc>)
 80022d0:	70da      	strb	r2, [r3, #3]
      nCanTxData[4] = nBattSense >> 8;
 80022d2:	4b65      	ldr	r3, [pc, #404]	; (8002468 <CanTxTask+0x2c8>)
 80022d4:	881b      	ldrh	r3, [r3, #0]
 80022d6:	b29b      	uxth	r3, r3
 80022d8:	0a1b      	lsrs	r3, r3, #8
 80022da:	b29b      	uxth	r3, r3
 80022dc:	b2da      	uxtb	r2, r3
 80022de:	4b5f      	ldr	r3, [pc, #380]	; (800245c <CanTxTask+0x2bc>)
 80022e0:	711a      	strb	r2, [r3, #4]
      nCanTxData[5] = nBattSense;
 80022e2:	4b61      	ldr	r3, [pc, #388]	; (8002468 <CanTxTask+0x2c8>)
 80022e4:	881b      	ldrh	r3, [r3, #0]
 80022e6:	b29b      	uxth	r3, r3
 80022e8:	b2da      	uxtb	r2, r3
 80022ea:	4b5c      	ldr	r3, [pc, #368]	; (800245c <CanTxTask+0x2bc>)
 80022ec:	715a      	strb	r2, [r3, #5]
      nCanTxData[6] = (uint16_t)fBoardTempC >> 8;
 80022ee:	4b5f      	ldr	r3, [pc, #380]	; (800246c <CanTxTask+0x2cc>)
 80022f0:	edd3 7a00 	vldr	s15, [r3]
 80022f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022f8:	ee17 3a90 	vmov	r3, s15
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	0a1b      	lsrs	r3, r3, #8
 8002300:	b29b      	uxth	r3, r3
 8002302:	b2da      	uxtb	r2, r3
 8002304:	4b55      	ldr	r3, [pc, #340]	; (800245c <CanTxTask+0x2bc>)
 8002306:	719a      	strb	r2, [r3, #6]
      nCanTxData[7] = (uint16_t)fBoardTempC;
 8002308:	4b58      	ldr	r3, [pc, #352]	; (800246c <CanTxTask+0x2cc>)
 800230a:	edd3 7a00 	vldr	s15, [r3]
 800230e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002312:	ee17 3a90 	vmov	r3, s15
 8002316:	b29b      	uxth	r3, r3
 8002318:	b2da      	uxtb	r2, r3
 800231a:	4b50      	ldr	r3, [pc, #320]	; (800245c <CanTxTask+0x2bc>)
 800231c:	71da      	strb	r2, [r3, #7]

      //=======================================================
      //Send CAN msg
      //=======================================================
      if(HAL_CAN_AddTxMessage(hcan, &stCanTxHeader, nCanTxData, &nCanTxMailbox) != HAL_OK){
 800231e:	4b4d      	ldr	r3, [pc, #308]	; (8002454 <CanTxTask+0x2b4>)
 8002320:	4a4e      	ldr	r2, [pc, #312]	; (800245c <CanTxTask+0x2bc>)
 8002322:	494d      	ldr	r1, [pc, #308]	; (8002458 <CanTxTask+0x2b8>)
 8002324:	6838      	ldr	r0, [r7, #0]
 8002326:	f007 fd56 	bl	8009dd6 <HAL_CAN_AddTxMessage>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d001      	beq.n	8002334 <CanTxTask+0x194>
        Error_Handler();
 8002330:	f001 fb16 	bl	8003960 <Error_Handler>
      }

      osDelay(CAN_TX_MSG_SPLIT);
 8002334:	2005      	movs	r0, #5
 8002336:	f011 fdd5 	bl	8013ee4 <osDelay>

      //=======================================================
      //Build Msg 3 (Out 1-4 Current)
      //=======================================================
      stCanTxHeader.StdId = stPdmConfig.stCanOutput.nBaseId + 3;
 800233a:	4b44      	ldr	r3, [pc, #272]	; (800244c <CanTxTask+0x2ac>)
 800233c:	f8b3 38ce 	ldrh.w	r3, [r3, #2254]	; 0x8ce
 8002340:	3303      	adds	r3, #3
 8002342:	461a      	mov	r2, r3
 8002344:	4b44      	ldr	r3, [pc, #272]	; (8002458 <CanTxTask+0x2b8>)
 8002346:	601a      	str	r2, [r3, #0]
      stCanTxHeader.DLC = 8; //Bytes to send
 8002348:	4b43      	ldr	r3, [pc, #268]	; (8002458 <CanTxTask+0x2b8>)
 800234a:	2208      	movs	r2, #8
 800234c:	611a      	str	r2, [r3, #16]
      nCanTxData[0] = pf[0].nIL >> 8;
 800234e:	4b48      	ldr	r3, [pc, #288]	; (8002470 <CanTxTask+0x2d0>)
 8002350:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002352:	b29b      	uxth	r3, r3
 8002354:	0a1b      	lsrs	r3, r3, #8
 8002356:	b29b      	uxth	r3, r3
 8002358:	b2da      	uxtb	r2, r3
 800235a:	4b40      	ldr	r3, [pc, #256]	; (800245c <CanTxTask+0x2bc>)
 800235c:	701a      	strb	r2, [r3, #0]
      nCanTxData[1] = pf[0].nIL;
 800235e:	4b44      	ldr	r3, [pc, #272]	; (8002470 <CanTxTask+0x2d0>)
 8002360:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002362:	b29b      	uxth	r3, r3
 8002364:	b2da      	uxtb	r2, r3
 8002366:	4b3d      	ldr	r3, [pc, #244]	; (800245c <CanTxTask+0x2bc>)
 8002368:	705a      	strb	r2, [r3, #1]
      nCanTxData[2] = pf[1].nIL >> 8;
 800236a:	4b41      	ldr	r3, [pc, #260]	; (8002470 <CanTxTask+0x2d0>)
 800236c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8002370:	b29b      	uxth	r3, r3
 8002372:	0a1b      	lsrs	r3, r3, #8
 8002374:	b29b      	uxth	r3, r3
 8002376:	b2da      	uxtb	r2, r3
 8002378:	4b38      	ldr	r3, [pc, #224]	; (800245c <CanTxTask+0x2bc>)
 800237a:	709a      	strb	r2, [r3, #2]
      nCanTxData[3] = pf[1].nIL;
 800237c:	4b3c      	ldr	r3, [pc, #240]	; (8002470 <CanTxTask+0x2d0>)
 800237e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8002382:	b29b      	uxth	r3, r3
 8002384:	b2da      	uxtb	r2, r3
 8002386:	4b35      	ldr	r3, [pc, #212]	; (800245c <CanTxTask+0x2bc>)
 8002388:	70da      	strb	r2, [r3, #3]
      nCanTxData[4] = pf[2].nIL >> 8;
 800238a:	4b39      	ldr	r3, [pc, #228]	; (8002470 <CanTxTask+0x2d0>)
 800238c:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8002390:	b29b      	uxth	r3, r3
 8002392:	0a1b      	lsrs	r3, r3, #8
 8002394:	b29b      	uxth	r3, r3
 8002396:	b2da      	uxtb	r2, r3
 8002398:	4b30      	ldr	r3, [pc, #192]	; (800245c <CanTxTask+0x2bc>)
 800239a:	711a      	strb	r2, [r3, #4]
      nCanTxData[5] = pf[2].nIL;
 800239c:	4b34      	ldr	r3, [pc, #208]	; (8002470 <CanTxTask+0x2d0>)
 800239e:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	b2da      	uxtb	r2, r3
 80023a6:	4b2d      	ldr	r3, [pc, #180]	; (800245c <CanTxTask+0x2bc>)
 80023a8:	715a      	strb	r2, [r3, #5]
      nCanTxData[6] = pf[3].nIL >> 8;
 80023aa:	4b31      	ldr	r3, [pc, #196]	; (8002470 <CanTxTask+0x2d0>)
 80023ac:	f8b3 30e8 	ldrh.w	r3, [r3, #232]	; 0xe8
 80023b0:	b29b      	uxth	r3, r3
 80023b2:	0a1b      	lsrs	r3, r3, #8
 80023b4:	b29b      	uxth	r3, r3
 80023b6:	b2da      	uxtb	r2, r3
 80023b8:	4b28      	ldr	r3, [pc, #160]	; (800245c <CanTxTask+0x2bc>)
 80023ba:	719a      	strb	r2, [r3, #6]
      nCanTxData[7] = pf[3].nIL;
 80023bc:	4b2c      	ldr	r3, [pc, #176]	; (8002470 <CanTxTask+0x2d0>)
 80023be:	f8b3 30e8 	ldrh.w	r3, [r3, #232]	; 0xe8
 80023c2:	b29b      	uxth	r3, r3
 80023c4:	b2da      	uxtb	r2, r3
 80023c6:	4b25      	ldr	r3, [pc, #148]	; (800245c <CanTxTask+0x2bc>)
 80023c8:	71da      	strb	r2, [r3, #7]

      //=======================================================
      //Send CAN msg
      //=======================================================
      if(HAL_CAN_AddTxMessage(hcan, &stCanTxHeader, nCanTxData, &nCanTxMailbox) != HAL_OK){
 80023ca:	4b22      	ldr	r3, [pc, #136]	; (8002454 <CanTxTask+0x2b4>)
 80023cc:	4a23      	ldr	r2, [pc, #140]	; (800245c <CanTxTask+0x2bc>)
 80023ce:	4922      	ldr	r1, [pc, #136]	; (8002458 <CanTxTask+0x2b8>)
 80023d0:	6838      	ldr	r0, [r7, #0]
 80023d2:	f007 fd00 	bl	8009dd6 <HAL_CAN_AddTxMessage>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <CanTxTask+0x240>
        Error_Handler();
 80023dc:	f001 fac0 	bl	8003960 <Error_Handler>
      }

      osDelay(CAN_TX_MSG_SPLIT);
 80023e0:	2005      	movs	r0, #5
 80023e2:	f011 fd7f 	bl	8013ee4 <osDelay>

      //=======================================================
      //Build Msg 4 (Out 5-8 Current)
      //=======================================================
      stCanTxHeader.StdId = stPdmConfig.stCanOutput.nBaseId + 4;
 80023e6:	4b19      	ldr	r3, [pc, #100]	; (800244c <CanTxTask+0x2ac>)
 80023e8:	f8b3 38ce 	ldrh.w	r3, [r3, #2254]	; 0x8ce
 80023ec:	3304      	adds	r3, #4
 80023ee:	461a      	mov	r2, r3
 80023f0:	4b19      	ldr	r3, [pc, #100]	; (8002458 <CanTxTask+0x2b8>)
 80023f2:	601a      	str	r2, [r3, #0]
      stCanTxHeader.DLC = 8; //Bytes to send
 80023f4:	4b18      	ldr	r3, [pc, #96]	; (8002458 <CanTxTask+0x2b8>)
 80023f6:	2208      	movs	r2, #8
 80023f8:	611a      	str	r2, [r3, #16]
      nCanTxData[0] = pf[4].nIL >> 8;
 80023fa:	4b1d      	ldr	r3, [pc, #116]	; (8002470 <CanTxTask+0x2d0>)
 80023fc:	f8b3 3128 	ldrh.w	r3, [r3, #296]	; 0x128
 8002400:	b29b      	uxth	r3, r3
 8002402:	0a1b      	lsrs	r3, r3, #8
 8002404:	b29b      	uxth	r3, r3
 8002406:	b2da      	uxtb	r2, r3
 8002408:	4b14      	ldr	r3, [pc, #80]	; (800245c <CanTxTask+0x2bc>)
 800240a:	701a      	strb	r2, [r3, #0]
      nCanTxData[1] = pf[4].nIL;
 800240c:	4b18      	ldr	r3, [pc, #96]	; (8002470 <CanTxTask+0x2d0>)
 800240e:	f8b3 3128 	ldrh.w	r3, [r3, #296]	; 0x128
 8002412:	b29b      	uxth	r3, r3
 8002414:	b2da      	uxtb	r2, r3
 8002416:	4b11      	ldr	r3, [pc, #68]	; (800245c <CanTxTask+0x2bc>)
 8002418:	705a      	strb	r2, [r3, #1]
      nCanTxData[2] = pf[5].nIL >> 8;
 800241a:	4b15      	ldr	r3, [pc, #84]	; (8002470 <CanTxTask+0x2d0>)
 800241c:	f8b3 3168 	ldrh.w	r3, [r3, #360]	; 0x168
 8002420:	b29b      	uxth	r3, r3
 8002422:	0a1b      	lsrs	r3, r3, #8
 8002424:	b29b      	uxth	r3, r3
 8002426:	b2da      	uxtb	r2, r3
 8002428:	4b0c      	ldr	r3, [pc, #48]	; (800245c <CanTxTask+0x2bc>)
 800242a:	709a      	strb	r2, [r3, #2]
      nCanTxData[3] = pf[5].nIL;
 800242c:	4b10      	ldr	r3, [pc, #64]	; (8002470 <CanTxTask+0x2d0>)
 800242e:	f8b3 3168 	ldrh.w	r3, [r3, #360]	; 0x168
 8002432:	b29b      	uxth	r3, r3
 8002434:	b2da      	uxtb	r2, r3
 8002436:	4b09      	ldr	r3, [pc, #36]	; (800245c <CanTxTask+0x2bc>)
 8002438:	70da      	strb	r2, [r3, #3]
      nCanTxData[4] = pf[6].nIL >> 8;
 800243a:	4b0d      	ldr	r3, [pc, #52]	; (8002470 <CanTxTask+0x2d0>)
 800243c:	f8b3 31a8 	ldrh.w	r3, [r3, #424]	; 0x1a8
 8002440:	b29b      	uxth	r3, r3
 8002442:	0a1b      	lsrs	r3, r3, #8
 8002444:	b29b      	uxth	r3, r3
 8002446:	b2da      	uxtb	r2, r3
 8002448:	e014      	b.n	8002474 <CanTxTask+0x2d4>
 800244a:	bf00      	nop
 800244c:	20000200 	.word	0x20000200
 8002450:	20000adc 	.word	0x20000adc
 8002454:	20000e90 	.word	0x20000e90
 8002458:	20000e4c 	.word	0x20000e4c
 800245c:	20000e80 	.word	0x20000e80
 8002460:	20000ae1 	.word	0x20000ae1
 8002464:	20000de4 	.word	0x20000de4
 8002468:	20000e2a 	.word	0x20000e2a
 800246c:	20000e1c 	.word	0x20000e1c
 8002470:	20000ae4 	.word	0x20000ae4
 8002474:	4b7b      	ldr	r3, [pc, #492]	; (8002664 <CanTxTask+0x4c4>)
 8002476:	711a      	strb	r2, [r3, #4]
      nCanTxData[5] = pf[6].nIL;
 8002478:	4b7b      	ldr	r3, [pc, #492]	; (8002668 <CanTxTask+0x4c8>)
 800247a:	f8b3 31a8 	ldrh.w	r3, [r3, #424]	; 0x1a8
 800247e:	b29b      	uxth	r3, r3
 8002480:	b2da      	uxtb	r2, r3
 8002482:	4b78      	ldr	r3, [pc, #480]	; (8002664 <CanTxTask+0x4c4>)
 8002484:	715a      	strb	r2, [r3, #5]
      nCanTxData[6] = pf[7].nIL >> 8;
 8002486:	4b78      	ldr	r3, [pc, #480]	; (8002668 <CanTxTask+0x4c8>)
 8002488:	f8b3 31e8 	ldrh.w	r3, [r3, #488]	; 0x1e8
 800248c:	b29b      	uxth	r3, r3
 800248e:	0a1b      	lsrs	r3, r3, #8
 8002490:	b29b      	uxth	r3, r3
 8002492:	b2da      	uxtb	r2, r3
 8002494:	4b73      	ldr	r3, [pc, #460]	; (8002664 <CanTxTask+0x4c4>)
 8002496:	719a      	strb	r2, [r3, #6]
      nCanTxData[7] = pf[7].nIL;
 8002498:	4b73      	ldr	r3, [pc, #460]	; (8002668 <CanTxTask+0x4c8>)
 800249a:	f8b3 31e8 	ldrh.w	r3, [r3, #488]	; 0x1e8
 800249e:	b29b      	uxth	r3, r3
 80024a0:	b2da      	uxtb	r2, r3
 80024a2:	4b70      	ldr	r3, [pc, #448]	; (8002664 <CanTxTask+0x4c4>)
 80024a4:	71da      	strb	r2, [r3, #7]

      //=======================================================
      //Send CAN msg
      //=======================================================
      if(HAL_CAN_AddTxMessage(hcan, &stCanTxHeader, nCanTxData, &nCanTxMailbox) != HAL_OK){
 80024a6:	4b71      	ldr	r3, [pc, #452]	; (800266c <CanTxTask+0x4cc>)
 80024a8:	4a6e      	ldr	r2, [pc, #440]	; (8002664 <CanTxTask+0x4c4>)
 80024aa:	4971      	ldr	r1, [pc, #452]	; (8002670 <CanTxTask+0x4d0>)
 80024ac:	6838      	ldr	r0, [r7, #0]
 80024ae:	f007 fc92 	bl	8009dd6 <HAL_CAN_AddTxMessage>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <CanTxTask+0x31c>
        Error_Handler();
 80024b8:	f001 fa52 	bl	8003960 <Error_Handler>
      }

      osDelay(CAN_TX_MSG_SPLIT);
 80024bc:	2005      	movs	r0, #5
 80024be:	f011 fd11 	bl	8013ee4 <osDelay>

      //=======================================================
      //Build Msg 5 (Out 9-12 Current)
      //=======================================================
      stCanTxHeader.StdId = stPdmConfig.stCanOutput.nBaseId + 5;
 80024c2:	4b6c      	ldr	r3, [pc, #432]	; (8002674 <CanTxTask+0x4d4>)
 80024c4:	f8b3 38ce 	ldrh.w	r3, [r3, #2254]	; 0x8ce
 80024c8:	3305      	adds	r3, #5
 80024ca:	461a      	mov	r2, r3
 80024cc:	4b68      	ldr	r3, [pc, #416]	; (8002670 <CanTxTask+0x4d0>)
 80024ce:	601a      	str	r2, [r3, #0]
      stCanTxHeader.DLC = 8; //Bytes to send
 80024d0:	4b67      	ldr	r3, [pc, #412]	; (8002670 <CanTxTask+0x4d0>)
 80024d2:	2208      	movs	r2, #8
 80024d4:	611a      	str	r2, [r3, #16]
      nCanTxData[0] = pf[8].nIL >> 8;
 80024d6:	4b64      	ldr	r3, [pc, #400]	; (8002668 <CanTxTask+0x4c8>)
 80024d8:	f8b3 3228 	ldrh.w	r3, [r3, #552]	; 0x228
 80024dc:	b29b      	uxth	r3, r3
 80024de:	0a1b      	lsrs	r3, r3, #8
 80024e0:	b29b      	uxth	r3, r3
 80024e2:	b2da      	uxtb	r2, r3
 80024e4:	4b5f      	ldr	r3, [pc, #380]	; (8002664 <CanTxTask+0x4c4>)
 80024e6:	701a      	strb	r2, [r3, #0]
      nCanTxData[1] = pf[8].nIL;
 80024e8:	4b5f      	ldr	r3, [pc, #380]	; (8002668 <CanTxTask+0x4c8>)
 80024ea:	f8b3 3228 	ldrh.w	r3, [r3, #552]	; 0x228
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	b2da      	uxtb	r2, r3
 80024f2:	4b5c      	ldr	r3, [pc, #368]	; (8002664 <CanTxTask+0x4c4>)
 80024f4:	705a      	strb	r2, [r3, #1]
      nCanTxData[2] = pf[9].nIL >> 8;
 80024f6:	4b5c      	ldr	r3, [pc, #368]	; (8002668 <CanTxTask+0x4c8>)
 80024f8:	f8b3 3268 	ldrh.w	r3, [r3, #616]	; 0x268
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	0a1b      	lsrs	r3, r3, #8
 8002500:	b29b      	uxth	r3, r3
 8002502:	b2da      	uxtb	r2, r3
 8002504:	4b57      	ldr	r3, [pc, #348]	; (8002664 <CanTxTask+0x4c4>)
 8002506:	709a      	strb	r2, [r3, #2]
      nCanTxData[3] = pf[9].nIL;
 8002508:	4b57      	ldr	r3, [pc, #348]	; (8002668 <CanTxTask+0x4c8>)
 800250a:	f8b3 3268 	ldrh.w	r3, [r3, #616]	; 0x268
 800250e:	b29b      	uxth	r3, r3
 8002510:	b2da      	uxtb	r2, r3
 8002512:	4b54      	ldr	r3, [pc, #336]	; (8002664 <CanTxTask+0x4c4>)
 8002514:	70da      	strb	r2, [r3, #3]
      nCanTxData[4] = pf[10].nIL >> 8;
 8002516:	4b54      	ldr	r3, [pc, #336]	; (8002668 <CanTxTask+0x4c8>)
 8002518:	f8b3 32a8 	ldrh.w	r3, [r3, #680]	; 0x2a8
 800251c:	b29b      	uxth	r3, r3
 800251e:	0a1b      	lsrs	r3, r3, #8
 8002520:	b29b      	uxth	r3, r3
 8002522:	b2da      	uxtb	r2, r3
 8002524:	4b4f      	ldr	r3, [pc, #316]	; (8002664 <CanTxTask+0x4c4>)
 8002526:	711a      	strb	r2, [r3, #4]
      nCanTxData[5] = pf[10].nIL;
 8002528:	4b4f      	ldr	r3, [pc, #316]	; (8002668 <CanTxTask+0x4c8>)
 800252a:	f8b3 32a8 	ldrh.w	r3, [r3, #680]	; 0x2a8
 800252e:	b29b      	uxth	r3, r3
 8002530:	b2da      	uxtb	r2, r3
 8002532:	4b4c      	ldr	r3, [pc, #304]	; (8002664 <CanTxTask+0x4c4>)
 8002534:	715a      	strb	r2, [r3, #5]
      nCanTxData[6] = pf[11].nIL >> 8;
 8002536:	4b4c      	ldr	r3, [pc, #304]	; (8002668 <CanTxTask+0x4c8>)
 8002538:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 800253c:	b29b      	uxth	r3, r3
 800253e:	0a1b      	lsrs	r3, r3, #8
 8002540:	b29b      	uxth	r3, r3
 8002542:	b2da      	uxtb	r2, r3
 8002544:	4b47      	ldr	r3, [pc, #284]	; (8002664 <CanTxTask+0x4c4>)
 8002546:	719a      	strb	r2, [r3, #6]
      nCanTxData[7] = pf[11].nIL;
 8002548:	4b47      	ldr	r3, [pc, #284]	; (8002668 <CanTxTask+0x4c8>)
 800254a:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 800254e:	b29b      	uxth	r3, r3
 8002550:	b2da      	uxtb	r2, r3
 8002552:	4b44      	ldr	r3, [pc, #272]	; (8002664 <CanTxTask+0x4c4>)
 8002554:	71da      	strb	r2, [r3, #7]

      //=======================================================
      //Send CAN msg
      //=======================================================
      if(HAL_CAN_AddTxMessage(hcan, &stCanTxHeader, nCanTxData, &nCanTxMailbox) != HAL_OK){
 8002556:	4b45      	ldr	r3, [pc, #276]	; (800266c <CanTxTask+0x4cc>)
 8002558:	4a42      	ldr	r2, [pc, #264]	; (8002664 <CanTxTask+0x4c4>)
 800255a:	4945      	ldr	r1, [pc, #276]	; (8002670 <CanTxTask+0x4d0>)
 800255c:	6838      	ldr	r0, [r7, #0]
 800255e:	f007 fc3a 	bl	8009dd6 <HAL_CAN_AddTxMessage>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d001      	beq.n	800256c <CanTxTask+0x3cc>
        Error_Handler();
 8002568:	f001 f9fa 	bl	8003960 <Error_Handler>
      }

      osDelay(CAN_TX_MSG_SPLIT);
 800256c:	2005      	movs	r0, #5
 800256e:	f011 fcb9 	bl	8013ee4 <osDelay>

      //=======================================================
      //Build Msg 6 (Out 1-12 Status)
      //=======================================================
      stCanTxHeader.StdId = stPdmConfig.stCanOutput.nBaseId + 6;
 8002572:	4b40      	ldr	r3, [pc, #256]	; (8002674 <CanTxTask+0x4d4>)
 8002574:	f8b3 38ce 	ldrh.w	r3, [r3, #2254]	; 0x8ce
 8002578:	3306      	adds	r3, #6
 800257a:	461a      	mov	r2, r3
 800257c:	4b3c      	ldr	r3, [pc, #240]	; (8002670 <CanTxTask+0x4d0>)
 800257e:	601a      	str	r2, [r3, #0]
      stCanTxHeader.DLC = 8; //Bytes to send
 8002580:	4b3b      	ldr	r3, [pc, #236]	; (8002670 <CanTxTask+0x4d0>)
 8002582:	2208      	movs	r2, #8
 8002584:	611a      	str	r2, [r3, #16]
      nCanTxData[0] = (pf[1].eState << 4) + pf[0].eState;
 8002586:	4b38      	ldr	r3, [pc, #224]	; (8002668 <CanTxTask+0x4c8>)
 8002588:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800258c:	b2db      	uxtb	r3, r3
 800258e:	011b      	lsls	r3, r3, #4
 8002590:	b2da      	uxtb	r2, r3
 8002592:	4b35      	ldr	r3, [pc, #212]	; (8002668 <CanTxTask+0x4c8>)
 8002594:	785b      	ldrb	r3, [r3, #1]
 8002596:	b2db      	uxtb	r3, r3
 8002598:	4413      	add	r3, r2
 800259a:	b2da      	uxtb	r2, r3
 800259c:	4b31      	ldr	r3, [pc, #196]	; (8002664 <CanTxTask+0x4c4>)
 800259e:	701a      	strb	r2, [r3, #0]
      nCanTxData[1] = (pf[3].eState << 4) + pf[2].eState;
 80025a0:	4b31      	ldr	r3, [pc, #196]	; (8002668 <CanTxTask+0x4c8>)
 80025a2:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	011b      	lsls	r3, r3, #4
 80025aa:	b2da      	uxtb	r2, r3
 80025ac:	4b2e      	ldr	r3, [pc, #184]	; (8002668 <CanTxTask+0x4c8>)
 80025ae:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	4413      	add	r3, r2
 80025b6:	b2da      	uxtb	r2, r3
 80025b8:	4b2a      	ldr	r3, [pc, #168]	; (8002664 <CanTxTask+0x4c4>)
 80025ba:	705a      	strb	r2, [r3, #1]
      nCanTxData[2] = (pf[5].eState << 4) + pf[4].eState;
 80025bc:	4b2a      	ldr	r3, [pc, #168]	; (8002668 <CanTxTask+0x4c8>)
 80025be:	f893 3141 	ldrb.w	r3, [r3, #321]	; 0x141
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	011b      	lsls	r3, r3, #4
 80025c6:	b2da      	uxtb	r2, r3
 80025c8:	4b27      	ldr	r3, [pc, #156]	; (8002668 <CanTxTask+0x4c8>)
 80025ca:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	4413      	add	r3, r2
 80025d2:	b2da      	uxtb	r2, r3
 80025d4:	4b23      	ldr	r3, [pc, #140]	; (8002664 <CanTxTask+0x4c4>)
 80025d6:	709a      	strb	r2, [r3, #2]
      nCanTxData[3] = (pf[7].eState << 4) + pf[6].eState;
 80025d8:	4b23      	ldr	r3, [pc, #140]	; (8002668 <CanTxTask+0x4c8>)
 80025da:	f893 31c1 	ldrb.w	r3, [r3, #449]	; 0x1c1
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	011b      	lsls	r3, r3, #4
 80025e2:	b2da      	uxtb	r2, r3
 80025e4:	4b20      	ldr	r3, [pc, #128]	; (8002668 <CanTxTask+0x4c8>)
 80025e6:	f893 3181 	ldrb.w	r3, [r3, #385]	; 0x181
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	4413      	add	r3, r2
 80025ee:	b2da      	uxtb	r2, r3
 80025f0:	4b1c      	ldr	r3, [pc, #112]	; (8002664 <CanTxTask+0x4c4>)
 80025f2:	70da      	strb	r2, [r3, #3]
      nCanTxData[4] = (pf[9].eState << 4) + pf[8].eState;
 80025f4:	4b1c      	ldr	r3, [pc, #112]	; (8002668 <CanTxTask+0x4c8>)
 80025f6:	f893 3241 	ldrb.w	r3, [r3, #577]	; 0x241
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	011b      	lsls	r3, r3, #4
 80025fe:	b2da      	uxtb	r2, r3
 8002600:	4b19      	ldr	r3, [pc, #100]	; (8002668 <CanTxTask+0x4c8>)
 8002602:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8002606:	b2db      	uxtb	r3, r3
 8002608:	4413      	add	r3, r2
 800260a:	b2da      	uxtb	r2, r3
 800260c:	4b15      	ldr	r3, [pc, #84]	; (8002664 <CanTxTask+0x4c4>)
 800260e:	711a      	strb	r2, [r3, #4]
      nCanTxData[5] = (pf[11].eState << 4) + pf[10].eState;
 8002610:	4b15      	ldr	r3, [pc, #84]	; (8002668 <CanTxTask+0x4c8>)
 8002612:	f893 32c1 	ldrb.w	r3, [r3, #705]	; 0x2c1
 8002616:	b2db      	uxtb	r3, r3
 8002618:	011b      	lsls	r3, r3, #4
 800261a:	b2da      	uxtb	r2, r3
 800261c:	4b12      	ldr	r3, [pc, #72]	; (8002668 <CanTxTask+0x4c8>)
 800261e:	f893 3281 	ldrb.w	r3, [r3, #641]	; 0x281
 8002622:	b2db      	uxtb	r3, r3
 8002624:	4413      	add	r3, r2
 8002626:	b2da      	uxtb	r2, r3
 8002628:	4b0e      	ldr	r3, [pc, #56]	; (8002664 <CanTxTask+0x4c4>)
 800262a:	715a      	strb	r2, [r3, #5]
      nCanTxData[6] = 0;
 800262c:	4b0d      	ldr	r3, [pc, #52]	; (8002664 <CanTxTask+0x4c4>)
 800262e:	2200      	movs	r2, #0
 8002630:	719a      	strb	r2, [r3, #6]
      nCanTxData[7] = 0;
 8002632:	4b0c      	ldr	r3, [pc, #48]	; (8002664 <CanTxTask+0x4c4>)
 8002634:	2200      	movs	r2, #0
 8002636:	71da      	strb	r2, [r3, #7]

      //=======================================================
      //Send CAN msg
      //=======================================================
      if(HAL_CAN_AddTxMessage(hcan, &stCanTxHeader, nCanTxData, &nCanTxMailbox) != HAL_OK){
 8002638:	4b0c      	ldr	r3, [pc, #48]	; (800266c <CanTxTask+0x4cc>)
 800263a:	4a0a      	ldr	r2, [pc, #40]	; (8002664 <CanTxTask+0x4c4>)
 800263c:	490c      	ldr	r1, [pc, #48]	; (8002670 <CanTxTask+0x4d0>)
 800263e:	6838      	ldr	r0, [r7, #0]
 8002640:	f007 fbc9 	bl	8009dd6 <HAL_CAN_AddTxMessage>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <CanTxTask+0x4ae>
        Error_Handler();
 800264a:	f001 f989 	bl	8003960 <Error_Handler>

#ifdef MEAS_HEAP_USE
      __attribute__((unused)) uint32_t nThisThreadSpace = osThreadGetStackSpace(*thisThreadId);
#endif

      osDelay(stPdmConfig.stCanOutput.nUpdateTime);
 800264e:	4b09      	ldr	r3, [pc, #36]	; (8002674 <CanTxTask+0x4d4>)
 8002650:	f8b3 38d0 	ldrh.w	r3, [r3, #2256]	; 0x8d0
 8002654:	4618      	mov	r0, r3
 8002656:	f011 fc45 	bl	8013ee4 <osDelay>
        stPdmConfig.stCanOutput.nBaseId < 2048){
 800265a:	e002      	b.n	8002662 <CanTxTask+0x4c2>
    }
    else{
      osDelay(50);
 800265c:	2032      	movs	r0, #50	; 0x32
 800265e:	f011 fc41 	bl	8013ee4 <osDelay>
    if(stPdmConfig.stCanOutput.nEnabled &&
 8002662:	e5a2      	b.n	80021aa <CanTxTask+0xa>
 8002664:	20000e80 	.word	0x20000e80
 8002668:	20000ae4 	.word	0x20000ae4
 800266c:	20000e90 	.word	0x20000e90
 8002670:	20000e4c 	.word	0x20000e4c
 8002674:	20000200 	.word	0x20000200

08002678 <SetPfStatusLed>:

  }
}

void SetPfStatusLed(PCA9635_LEDOnState_t *ledState, volatile ProfetTypeDef *profet)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	6039      	str	r1, [r7, #0]
  //0 = Off
  //1 = On
  //3 = Flash
  *ledState = (profet->eState == ON) +          //On
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	785b      	ldrb	r3, [r3, #1]
 8002686:	b2db      	uxtb	r3, r3
 8002688:	2b01      	cmp	r3, #1
 800268a:	bf0c      	ite	eq
 800268c:	2301      	moveq	r3, #1
 800268e:	2300      	movne	r3, #0
 8002690:	b2db      	uxtb	r3, r3
 8002692:	461a      	mov	r2, r3
              (profet->eState == IN_RUSH) +     //On
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	785b      	ldrb	r3, [r3, #1]
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b02      	cmp	r3, #2
 800269c:	bf0c      	ite	eq
 800269e:	2301      	moveq	r3, #1
 80026a0:	2300      	movne	r3, #0
 80026a2:	b2db      	uxtb	r3, r3
  *ledState = (profet->eState == ON) +          //On
 80026a4:	4413      	add	r3, r2
 80026a6:	b2db      	uxtb	r3, r3
              (profet->eState == OVERCURRENT)   * LED_FLASH +
 80026a8:	683a      	ldr	r2, [r7, #0]
 80026aa:	7852      	ldrb	r2, [r2, #1]
 80026ac:	b2d2      	uxtb	r2, r2
              (profet->eState == IN_RUSH) +     //On
 80026ae:	2a04      	cmp	r2, #4
 80026b0:	d101      	bne.n	80026b6 <SetPfStatusLed+0x3e>
 80026b2:	2203      	movs	r2, #3
 80026b4:	e000      	b.n	80026b8 <SetPfStatusLed+0x40>
 80026b6:	2200      	movs	r2, #0
 80026b8:	4413      	add	r3, r2
 80026ba:	b2db      	uxtb	r3, r3
              (profet->eState == SHORT_CIRCUIT) * LED_FLASH +
 80026bc:	683a      	ldr	r2, [r7, #0]
 80026be:	7852      	ldrb	r2, [r2, #1]
 80026c0:	b2d2      	uxtb	r2, r2
              (profet->eState == OVERCURRENT)   * LED_FLASH +
 80026c2:	2a03      	cmp	r2, #3
 80026c4:	d101      	bne.n	80026ca <SetPfStatusLed+0x52>
 80026c6:	2203      	movs	r2, #3
 80026c8:	e000      	b.n	80026cc <SetPfStatusLed+0x54>
 80026ca:	2200      	movs	r2, #0
 80026cc:	4413      	add	r3, r2
 80026ce:	b2db      	uxtb	r3, r3
              (profet->eState == SUSPENDED)     * LED_FLASH +
 80026d0:	683a      	ldr	r2, [r7, #0]
 80026d2:	7852      	ldrb	r2, [r2, #1]
 80026d4:	b2d2      	uxtb	r2, r2
              (profet->eState == SHORT_CIRCUIT) * LED_FLASH +
 80026d6:	2a06      	cmp	r2, #6
 80026d8:	d101      	bne.n	80026de <SetPfStatusLed+0x66>
 80026da:	2203      	movs	r2, #3
 80026dc:	e000      	b.n	80026e0 <SetPfStatusLed+0x68>
 80026de:	2200      	movs	r2, #0
 80026e0:	4413      	add	r3, r2
 80026e2:	b2db      	uxtb	r3, r3
              (profet->eState == FAULT)         * LED_FLASH;
 80026e4:	683a      	ldr	r2, [r7, #0]
 80026e6:	7852      	ldrb	r2, [r2, #1]
 80026e8:	b2d2      	uxtb	r2, r2
              (profet->eState == SUSPENDED)     * LED_FLASH +
 80026ea:	2a05      	cmp	r2, #5
 80026ec:	d101      	bne.n	80026f2 <SetPfStatusLed+0x7a>
 80026ee:	2203      	movs	r2, #3
 80026f0:	e000      	b.n	80026f4 <SetPfStatusLed+0x7c>
 80026f2:	2200      	movs	r2, #0
 80026f4:	4413      	add	r3, r2
 80026f6:	b2da      	uxtb	r2, r3
  *ledState = (profet->eState == ON) +          //On
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	701a      	strb	r2, [r3, #0]
}
 80026fc:	bf00      	nop
 80026fe:	370c      	adds	r7, #12
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr

08002708 <Profet_Init>:

void Profet_Init(){
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0

  pf[0].eModel = BTS7002_1EPP;
 800270c:	4bbf      	ldr	r3, [pc, #764]	; (8002a0c <Profet_Init+0x304>)
 800270e:	2200      	movs	r2, #0
 8002710:	701a      	strb	r2, [r3, #0]
  pf[0].eState = OFF;
 8002712:	4bbe      	ldr	r3, [pc, #760]	; (8002a0c <Profet_Init+0x304>)
 8002714:	2200      	movs	r2, #0
 8002716:	705a      	strb	r2, [r3, #1]
  pf[0].nNum = 0;
 8002718:	4bbc      	ldr	r3, [pc, #752]	; (8002a0c <Profet_Init+0x304>)
 800271a:	2200      	movs	r2, #0
 800271c:	809a      	strh	r2, [r3, #4]
  pf[0].nIN_Port = &pfGpioBank1;
 800271e:	4bbb      	ldr	r3, [pc, #748]	; (8002a0c <Profet_Init+0x304>)
 8002720:	4abb      	ldr	r2, [pc, #748]	; (8002a10 <Profet_Init+0x308>)
 8002722:	609a      	str	r2, [r3, #8]
  pf[0].nIN_Pin = 0x0080;
 8002724:	4bb9      	ldr	r3, [pc, #740]	; (8002a0c <Profet_Init+0x304>)
 8002726:	2280      	movs	r2, #128	; 0x80
 8002728:	819a      	strh	r2, [r3, #12]
  pf[0].nDEN_Port = 0;
 800272a:	4bb8      	ldr	r3, [pc, #736]	; (8002a0c <Profet_Init+0x304>)
 800272c:	2200      	movs	r2, #0
 800272e:	611a      	str	r2, [r3, #16]
  pf[0].nDEN_Pin = 0;
 8002730:	4bb6      	ldr	r3, [pc, #728]	; (8002a0c <Profet_Init+0x304>)
 8002732:	2200      	movs	r2, #0
 8002734:	829a      	strh	r2, [r3, #20]
  pf[0].nIL_Limit = 250; //25.0A;
 8002736:	4bb5      	ldr	r3, [pc, #724]	; (8002a0c <Profet_Init+0x304>)
 8002738:	22fa      	movs	r2, #250	; 0xfa
 800273a:	839a      	strh	r2, [r3, #28]
  pf[0].nIL_InRush_Limit = 300; //30A
 800273c:	4bb3      	ldr	r3, [pc, #716]	; (8002a0c <Profet_Init+0x304>)
 800273e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002742:	83da      	strh	r2, [r3, #30]
  pf[0].nIL_InRush_Time = 2000; //ms
 8002744:	4bb1      	ldr	r3, [pc, #708]	; (8002a0c <Profet_Init+0x304>)
 8002746:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800274a:	841a      	strh	r2, [r3, #32]
  pf[0].nOC_ResetTime = 1000;
 800274c:	4baf      	ldr	r3, [pc, #700]	; (8002a0c <Profet_Init+0x304>)
 800274e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002752:	861a      	strh	r2, [r3, #48]	; 0x30
  pf[0].nOC_ResetLimit = 1;
 8002754:	4bad      	ldr	r3, [pc, #692]	; (8002a0c <Profet_Init+0x304>)
 8002756:	2201      	movs	r2, #1
 8002758:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  pf[0].fKilis = 2.286;
 800275c:	4bab      	ldr	r3, [pc, #684]	; (8002a0c <Profet_Init+0x304>)
 800275e:	4aad      	ldr	r2, [pc, #692]	; (8002a14 <Profet_Init+0x30c>)
 8002760:	63da      	str	r2, [r3, #60]	; 0x3c

  pf[1].eModel = BTS7002_1EPP;
 8002762:	4baa      	ldr	r3, [pc, #680]	; (8002a0c <Profet_Init+0x304>)
 8002764:	2200      	movs	r2, #0
 8002766:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  pf[1].eState = OFF;
 800276a:	4ba8      	ldr	r3, [pc, #672]	; (8002a0c <Profet_Init+0x304>)
 800276c:	2200      	movs	r2, #0
 800276e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  pf[1].nNum = 1;
 8002772:	4ba6      	ldr	r3, [pc, #664]	; (8002a0c <Profet_Init+0x304>)
 8002774:	2201      	movs	r2, #1
 8002776:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  pf[1].nIN_Port = &pfGpioBank1;
 800277a:	4ba4      	ldr	r3, [pc, #656]	; (8002a0c <Profet_Init+0x304>)
 800277c:	4aa4      	ldr	r2, [pc, #656]	; (8002a10 <Profet_Init+0x308>)
 800277e:	649a      	str	r2, [r3, #72]	; 0x48
  pf[1].nIN_Pin = 0x0002;
 8002780:	4ba2      	ldr	r3, [pc, #648]	; (8002a0c <Profet_Init+0x304>)
 8002782:	2202      	movs	r2, #2
 8002784:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pf[1].nDEN_Port = 0;
 8002788:	4ba0      	ldr	r3, [pc, #640]	; (8002a0c <Profet_Init+0x304>)
 800278a:	2200      	movs	r2, #0
 800278c:	651a      	str	r2, [r3, #80]	; 0x50
  pf[1].nDEN_Pin = 0;
 800278e:	4b9f      	ldr	r3, [pc, #636]	; (8002a0c <Profet_Init+0x304>)
 8002790:	2200      	movs	r2, #0
 8002792:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  pf[1].nIL_Limit = 150; //15.0A
 8002796:	4b9d      	ldr	r3, [pc, #628]	; (8002a0c <Profet_Init+0x304>)
 8002798:	2296      	movs	r2, #150	; 0x96
 800279a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  pf[1].nIL_InRush_Limit = 300;
 800279e:	4b9b      	ldr	r3, [pc, #620]	; (8002a0c <Profet_Init+0x304>)
 80027a0:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80027a4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  pf[1].nIL_InRush_Time = 2000; //ms
 80027a8:	4b98      	ldr	r3, [pc, #608]	; (8002a0c <Profet_Init+0x304>)
 80027aa:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80027ae:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  pf[1].nOC_ResetTime = 1000;
 80027b2:	4b96      	ldr	r3, [pc, #600]	; (8002a0c <Profet_Init+0x304>)
 80027b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80027b8:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
  pf[1].nOC_ResetLimit = 2;
 80027bc:	4b93      	ldr	r3, [pc, #588]	; (8002a0c <Profet_Init+0x304>)
 80027be:	2202      	movs	r2, #2
 80027c0:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
  pf[1].fKilis = 2.286;
 80027c4:	4b91      	ldr	r3, [pc, #580]	; (8002a0c <Profet_Init+0x304>)
 80027c6:	4a93      	ldr	r2, [pc, #588]	; (8002a14 <Profet_Init+0x30c>)
 80027c8:	67da      	str	r2, [r3, #124]	; 0x7c

  pf[2].eModel = BTS7008_2EPA_CH1;
 80027ca:	4b90      	ldr	r3, [pc, #576]	; (8002a0c <Profet_Init+0x304>)
 80027cc:	2201      	movs	r2, #1
 80027ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  pf[2].eState = OFF;
 80027d2:	4b8e      	ldr	r3, [pc, #568]	; (8002a0c <Profet_Init+0x304>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  pf[2].nNum = 2;
 80027da:	4b8c      	ldr	r3, [pc, #560]	; (8002a0c <Profet_Init+0x304>)
 80027dc:	2202      	movs	r2, #2
 80027de:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
  pf[2].nIN_Port = &pfGpioBank1;
 80027e2:	4b8a      	ldr	r3, [pc, #552]	; (8002a0c <Profet_Init+0x304>)
 80027e4:	4a8a      	ldr	r2, [pc, #552]	; (8002a10 <Profet_Init+0x308>)
 80027e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  pf[2].nIN_Pin = 0x8000;
 80027ea:	4b88      	ldr	r3, [pc, #544]	; (8002a0c <Profet_Init+0x304>)
 80027ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80027f0:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
  pf[2].nDEN_Port = 0;
 80027f4:	4b85      	ldr	r3, [pc, #532]	; (8002a0c <Profet_Init+0x304>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  pf[2].nDEN_Pin = 0;
 80027fc:	4b83      	ldr	r3, [pc, #524]	; (8002a0c <Profet_Init+0x304>)
 80027fe:	2200      	movs	r2, #0
 8002800:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94
  pf[2].nIL_Limit = 80; //8A;
 8002804:	4b81      	ldr	r3, [pc, #516]	; (8002a0c <Profet_Init+0x304>)
 8002806:	2250      	movs	r2, #80	; 0x50
 8002808:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
  pf[2].nIL_InRush_Limit = 160; //16A
 800280c:	4b7f      	ldr	r3, [pc, #508]	; (8002a0c <Profet_Init+0x304>)
 800280e:	22a0      	movs	r2, #160	; 0xa0
 8002810:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e
  pf[2].nIL_InRush_Time = 2000; //ms
 8002814:	4b7d      	ldr	r3, [pc, #500]	; (8002a0c <Profet_Init+0x304>)
 8002816:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800281a:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
  pf[2].nOC_ResetTime = 1000;
 800281e:	4b7b      	ldr	r3, [pc, #492]	; (8002a0c <Profet_Init+0x304>)
 8002820:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002824:	f8a3 20b0 	strh.w	r2, [r3, #176]	; 0xb0
  pf[2].nOC_ResetLimit = 3;
 8002828:	4b78      	ldr	r3, [pc, #480]	; (8002a0c <Profet_Init+0x304>)
 800282a:	2203      	movs	r2, #3
 800282c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
  pf[2].fKilis = 0.554;
 8002830:	4b76      	ldr	r3, [pc, #472]	; (8002a0c <Profet_Init+0x304>)
 8002832:	4a79      	ldr	r2, [pc, #484]	; (8002a18 <Profet_Init+0x310>)
 8002834:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc

  pf[3].eModel = BTS7008_2EPA_CH2;
 8002838:	4b74      	ldr	r3, [pc, #464]	; (8002a0c <Profet_Init+0x304>)
 800283a:	2202      	movs	r2, #2
 800283c:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
  pf[3].eState = OFF;
 8002840:	4b72      	ldr	r3, [pc, #456]	; (8002a0c <Profet_Init+0x304>)
 8002842:	2200      	movs	r2, #0
 8002844:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
  pf[3].nNum = 3;
 8002848:	4b70      	ldr	r3, [pc, #448]	; (8002a0c <Profet_Init+0x304>)
 800284a:	2203      	movs	r2, #3
 800284c:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
  pf[3].nIN_Port = &pfGpioBank1;
 8002850:	4b6e      	ldr	r3, [pc, #440]	; (8002a0c <Profet_Init+0x304>)
 8002852:	4a6f      	ldr	r2, [pc, #444]	; (8002a10 <Profet_Init+0x308>)
 8002854:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  pf[3].nIN_Pin = 0x1000;
 8002858:	4b6c      	ldr	r3, [pc, #432]	; (8002a0c <Profet_Init+0x304>)
 800285a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800285e:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
  pf[3].nDEN_Port = 0;
 8002862:	4b6a      	ldr	r3, [pc, #424]	; (8002a0c <Profet_Init+0x304>)
 8002864:	2200      	movs	r2, #0
 8002866:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  pf[3].nDEN_Pin = 0;
 800286a:	4b68      	ldr	r3, [pc, #416]	; (8002a0c <Profet_Init+0x304>)
 800286c:	2200      	movs	r2, #0
 800286e:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4
  pf[3].nIL_Limit = 80;   //8A;
 8002872:	4b66      	ldr	r3, [pc, #408]	; (8002a0c <Profet_Init+0x304>)
 8002874:	2250      	movs	r2, #80	; 0x50
 8002876:	f8a3 20dc 	strh.w	r2, [r3, #220]	; 0xdc
  pf[3].nIL_InRush_Limit = 160; //16A
 800287a:	4b64      	ldr	r3, [pc, #400]	; (8002a0c <Profet_Init+0x304>)
 800287c:	22a0      	movs	r2, #160	; 0xa0
 800287e:	f8a3 20de 	strh.w	r2, [r3, #222]	; 0xde
  pf[3].nIL_InRush_Time = 2000; //ms
 8002882:	4b62      	ldr	r3, [pc, #392]	; (8002a0c <Profet_Init+0x304>)
 8002884:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002888:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
  pf[3].nOC_ResetTime = 1000;
 800288c:	4b5f      	ldr	r3, [pc, #380]	; (8002a0c <Profet_Init+0x304>)
 800288e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002892:	f8a3 20f0 	strh.w	r2, [r3, #240]	; 0xf0
  pf[3].nOC_ResetLimit = 2;
 8002896:	4b5d      	ldr	r3, [pc, #372]	; (8002a0c <Profet_Init+0x304>)
 8002898:	2202      	movs	r2, #2
 800289a:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
  pf[3].fKilis = 0.554;
 800289e:	4b5b      	ldr	r3, [pc, #364]	; (8002a0c <Profet_Init+0x304>)
 80028a0:	4a5d      	ldr	r2, [pc, #372]	; (8002a18 <Profet_Init+0x310>)
 80028a2:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc

  pf[4].eModel = BTS7008_2EPA_CH1;
 80028a6:	4b59      	ldr	r3, [pc, #356]	; (8002a0c <Profet_Init+0x304>)
 80028a8:	2201      	movs	r2, #1
 80028aa:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
  pf[4].eState = OFF;
 80028ae:	4b57      	ldr	r3, [pc, #348]	; (8002a0c <Profet_Init+0x304>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
  pf[4].nNum = 4;
 80028b6:	4b55      	ldr	r3, [pc, #340]	; (8002a0c <Profet_Init+0x304>)
 80028b8:	2204      	movs	r2, #4
 80028ba:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
  pf[4].nIN_Port = &pfGpioBank1;
 80028be:	4b53      	ldr	r3, [pc, #332]	; (8002a0c <Profet_Init+0x304>)
 80028c0:	4a53      	ldr	r2, [pc, #332]	; (8002a10 <Profet_Init+0x308>)
 80028c2:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  pf[4].nIN_Pin = 0x0800;
 80028c6:	4b51      	ldr	r3, [pc, #324]	; (8002a0c <Profet_Init+0x304>)
 80028c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80028cc:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c
  pf[4].nDEN_Port = 0;
 80028d0:	4b4e      	ldr	r3, [pc, #312]	; (8002a0c <Profet_Init+0x304>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  pf[4].nDEN_Pin = 0;
 80028d8:	4b4c      	ldr	r3, [pc, #304]	; (8002a0c <Profet_Init+0x304>)
 80028da:	2200      	movs	r2, #0
 80028dc:	f8a3 2114 	strh.w	r2, [r3, #276]	; 0x114
  pf[4].nIL_Limit = 80; //8A;
 80028e0:	4b4a      	ldr	r3, [pc, #296]	; (8002a0c <Profet_Init+0x304>)
 80028e2:	2250      	movs	r2, #80	; 0x50
 80028e4:	f8a3 211c 	strh.w	r2, [r3, #284]	; 0x11c
  pf[4].nIL_InRush_Limit = 160; //16A
 80028e8:	4b48      	ldr	r3, [pc, #288]	; (8002a0c <Profet_Init+0x304>)
 80028ea:	22a0      	movs	r2, #160	; 0xa0
 80028ec:	f8a3 211e 	strh.w	r2, [r3, #286]	; 0x11e
  pf[4].nIL_InRush_Time = 2000; //ms
 80028f0:	4b46      	ldr	r3, [pc, #280]	; (8002a0c <Profet_Init+0x304>)
 80028f2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80028f6:	f8a3 2120 	strh.w	r2, [r3, #288]	; 0x120
  pf[4].nOC_ResetTime = 1000;
 80028fa:	4b44      	ldr	r3, [pc, #272]	; (8002a0c <Profet_Init+0x304>)
 80028fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002900:	f8a3 2130 	strh.w	r2, [r3, #304]	; 0x130
  pf[4].nOC_ResetLimit = 2;
 8002904:	4b41      	ldr	r3, [pc, #260]	; (8002a0c <Profet_Init+0x304>)
 8002906:	2202      	movs	r2, #2
 8002908:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
  pf[4].fKilis = 0.554;
 800290c:	4b3f      	ldr	r3, [pc, #252]	; (8002a0c <Profet_Init+0x304>)
 800290e:	4a42      	ldr	r2, [pc, #264]	; (8002a18 <Profet_Init+0x310>)
 8002910:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c

  pf[5].eModel = BTS7008_2EPA_CH2;
 8002914:	4b3d      	ldr	r3, [pc, #244]	; (8002a0c <Profet_Init+0x304>)
 8002916:	2202      	movs	r2, #2
 8002918:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
  pf[5].eState = OFF;
 800291c:	4b3b      	ldr	r3, [pc, #236]	; (8002a0c <Profet_Init+0x304>)
 800291e:	2200      	movs	r2, #0
 8002920:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
  pf[5].nNum = 5;
 8002924:	4b39      	ldr	r3, [pc, #228]	; (8002a0c <Profet_Init+0x304>)
 8002926:	2205      	movs	r2, #5
 8002928:	f8a3 2144 	strh.w	r2, [r3, #324]	; 0x144
  pf[5].nIN_Port = &pfGpioBank1;
 800292c:	4b37      	ldr	r3, [pc, #220]	; (8002a0c <Profet_Init+0x304>)
 800292e:	4a38      	ldr	r2, [pc, #224]	; (8002a10 <Profet_Init+0x308>)
 8002930:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
  pf[5].nIN_Pin = 0x0100;
 8002934:	4b35      	ldr	r3, [pc, #212]	; (8002a0c <Profet_Init+0x304>)
 8002936:	f44f 7280 	mov.w	r2, #256	; 0x100
 800293a:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c
  pf[5].nDEN_Port = 0;
 800293e:	4b33      	ldr	r3, [pc, #204]	; (8002a0c <Profet_Init+0x304>)
 8002940:	2200      	movs	r2, #0
 8002942:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
  pf[5].nDEN_Pin = 0;
 8002946:	4b31      	ldr	r3, [pc, #196]	; (8002a0c <Profet_Init+0x304>)
 8002948:	2200      	movs	r2, #0
 800294a:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
  pf[5].nIL_Limit = 80; ///8A;
 800294e:	4b2f      	ldr	r3, [pc, #188]	; (8002a0c <Profet_Init+0x304>)
 8002950:	2250      	movs	r2, #80	; 0x50
 8002952:	f8a3 215c 	strh.w	r2, [r3, #348]	; 0x15c
  pf[5].nIL_InRush_Limit = 160; //16A
 8002956:	4b2d      	ldr	r3, [pc, #180]	; (8002a0c <Profet_Init+0x304>)
 8002958:	22a0      	movs	r2, #160	; 0xa0
 800295a:	f8a3 215e 	strh.w	r2, [r3, #350]	; 0x15e
  pf[5].nIL_InRush_Time = 2000; //ms
 800295e:	4b2b      	ldr	r3, [pc, #172]	; (8002a0c <Profet_Init+0x304>)
 8002960:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002964:	f8a3 2160 	strh.w	r2, [r3, #352]	; 0x160
  pf[5].nOC_ResetTime = 1000;
 8002968:	4b28      	ldr	r3, [pc, #160]	; (8002a0c <Profet_Init+0x304>)
 800296a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800296e:	f8a3 2170 	strh.w	r2, [r3, #368]	; 0x170
  pf[5].nOC_ResetLimit = 2;
 8002972:	4b26      	ldr	r3, [pc, #152]	; (8002a0c <Profet_Init+0x304>)
 8002974:	2202      	movs	r2, #2
 8002976:	f883 2179 	strb.w	r2, [r3, #377]	; 0x179
  pf[5].fKilis = 0.554;
 800297a:	4b24      	ldr	r3, [pc, #144]	; (8002a0c <Profet_Init+0x304>)
 800297c:	4a26      	ldr	r2, [pc, #152]	; (8002a18 <Profet_Init+0x310>)
 800297e:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c

  pf[6].eModel = BTS7002_1EPP;
 8002982:	4b22      	ldr	r3, [pc, #136]	; (8002a0c <Profet_Init+0x304>)
 8002984:	2200      	movs	r2, #0
 8002986:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180
  pf[6].eState = OFF;
 800298a:	4b20      	ldr	r3, [pc, #128]	; (8002a0c <Profet_Init+0x304>)
 800298c:	2200      	movs	r2, #0
 800298e:	f883 2181 	strb.w	r2, [r3, #385]	; 0x181
  pf[6].nNum = 6;
 8002992:	4b1e      	ldr	r3, [pc, #120]	; (8002a0c <Profet_Init+0x304>)
 8002994:	2206      	movs	r2, #6
 8002996:	f8a3 2184 	strh.w	r2, [r3, #388]	; 0x184
  pf[6].nIN_Port = &pfGpioBank2;
 800299a:	4b1c      	ldr	r3, [pc, #112]	; (8002a0c <Profet_Init+0x304>)
 800299c:	4a1f      	ldr	r2, [pc, #124]	; (8002a1c <Profet_Init+0x314>)
 800299e:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
  pf[6].nIN_Pin = 0x0002;
 80029a2:	4b1a      	ldr	r3, [pc, #104]	; (8002a0c <Profet_Init+0x304>)
 80029a4:	2202      	movs	r2, #2
 80029a6:	f8a3 218c 	strh.w	r2, [r3, #396]	; 0x18c
  pf[6].nDEN_Port = 0;
 80029aa:	4b18      	ldr	r3, [pc, #96]	; (8002a0c <Profet_Init+0x304>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
  pf[6].nDEN_Pin = 0;
 80029b2:	4b16      	ldr	r3, [pc, #88]	; (8002a0c <Profet_Init+0x304>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	f8a3 2194 	strh.w	r2, [r3, #404]	; 0x194
  pf[6].nIL_Limit = 150; //15A;
 80029ba:	4b14      	ldr	r3, [pc, #80]	; (8002a0c <Profet_Init+0x304>)
 80029bc:	2296      	movs	r2, #150	; 0x96
 80029be:	f8a3 219c 	strh.w	r2, [r3, #412]	; 0x19c
  pf[6].nIL_InRush_Limit = 300; //30A
 80029c2:	4b12      	ldr	r3, [pc, #72]	; (8002a0c <Profet_Init+0x304>)
 80029c4:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80029c8:	f8a3 219e 	strh.w	r2, [r3, #414]	; 0x19e
  pf[6].nIL_InRush_Time = 2000; //ms
 80029cc:	4b0f      	ldr	r3, [pc, #60]	; (8002a0c <Profet_Init+0x304>)
 80029ce:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80029d2:	f8a3 21a0 	strh.w	r2, [r3, #416]	; 0x1a0
  pf[6].nOC_ResetTime = 1000;
 80029d6:	4b0d      	ldr	r3, [pc, #52]	; (8002a0c <Profet_Init+0x304>)
 80029d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80029dc:	f8a3 21b0 	strh.w	r2, [r3, #432]	; 0x1b0
  pf[6].nOC_ResetLimit = 2;
 80029e0:	4b0a      	ldr	r3, [pc, #40]	; (8002a0c <Profet_Init+0x304>)
 80029e2:	2202      	movs	r2, #2
 80029e4:	f883 21b9 	strb.w	r2, [r3, #441]	; 0x1b9
  pf[6].fKilis = 2.286;
 80029e8:	4b08      	ldr	r3, [pc, #32]	; (8002a0c <Profet_Init+0x304>)
 80029ea:	4a0a      	ldr	r2, [pc, #40]	; (8002a14 <Profet_Init+0x30c>)
 80029ec:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc

  pf[7].eModel = BTS7002_1EPP;
 80029f0:	4b06      	ldr	r3, [pc, #24]	; (8002a0c <Profet_Init+0x304>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	f883 21c0 	strb.w	r2, [r3, #448]	; 0x1c0
  pf[7].eState = OFF;
 80029f8:	4b04      	ldr	r3, [pc, #16]	; (8002a0c <Profet_Init+0x304>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	f883 21c1 	strb.w	r2, [r3, #449]	; 0x1c1
  pf[7].nNum = 7;
 8002a00:	4b02      	ldr	r3, [pc, #8]	; (8002a0c <Profet_Init+0x304>)
 8002a02:	2207      	movs	r2, #7
 8002a04:	f8a3 21c4 	strh.w	r2, [r3, #452]	; 0x1c4
  pf[7].nIN_Port = &pfGpioBank2;
 8002a08:	4b00      	ldr	r3, [pc, #0]	; (8002a0c <Profet_Init+0x304>)
 8002a0a:	e009      	b.n	8002a20 <Profet_Init+0x318>
 8002a0c:	20000ae4 	.word	0x20000ae4
 8002a10:	20000de6 	.word	0x20000de6
 8002a14:	40124dd3 	.word	0x40124dd3
 8002a18:	3f0dd2f2 	.word	0x3f0dd2f2
 8002a1c:	20000de8 	.word	0x20000de8
 8002a20:	4a84      	ldr	r2, [pc, #528]	; (8002c34 <Profet_Init+0x52c>)
 8002a22:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
  pf[7].nIN_Pin = 0x0008;
 8002a26:	4b84      	ldr	r3, [pc, #528]	; (8002c38 <Profet_Init+0x530>)
 8002a28:	2208      	movs	r2, #8
 8002a2a:	f8a3 21cc 	strh.w	r2, [r3, #460]	; 0x1cc
  pf[7].nDEN_Port = 0;
 8002a2e:	4b82      	ldr	r3, [pc, #520]	; (8002c38 <Profet_Init+0x530>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
  pf[7].nDEN_Pin = 0;
 8002a36:	4b80      	ldr	r3, [pc, #512]	; (8002c38 <Profet_Init+0x530>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f8a3 21d4 	strh.w	r2, [r3, #468]	; 0x1d4
  pf[7].nIL_Limit = 150; //15A;
 8002a3e:	4b7e      	ldr	r3, [pc, #504]	; (8002c38 <Profet_Init+0x530>)
 8002a40:	2296      	movs	r2, #150	; 0x96
 8002a42:	f8a3 21dc 	strh.w	r2, [r3, #476]	; 0x1dc
  pf[7].nIL_InRush_Limit = 300; //30A
 8002a46:	4b7c      	ldr	r3, [pc, #496]	; (8002c38 <Profet_Init+0x530>)
 8002a48:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a4c:	f8a3 21de 	strh.w	r2, [r3, #478]	; 0x1de
  pf[7].nIL_InRush_Time = 2000; //ms
 8002a50:	4b79      	ldr	r3, [pc, #484]	; (8002c38 <Profet_Init+0x530>)
 8002a52:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002a56:	f8a3 21e0 	strh.w	r2, [r3, #480]	; 0x1e0
  pf[7].nOC_ResetTime = 1000;
 8002a5a:	4b77      	ldr	r3, [pc, #476]	; (8002c38 <Profet_Init+0x530>)
 8002a5c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002a60:	f8a3 21f0 	strh.w	r2, [r3, #496]	; 0x1f0
  pf[7].nOC_ResetLimit = 2;
 8002a64:	4b74      	ldr	r3, [pc, #464]	; (8002c38 <Profet_Init+0x530>)
 8002a66:	2202      	movs	r2, #2
 8002a68:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
  pf[7].fKilis = 2.286;
 8002a6c:	4b72      	ldr	r3, [pc, #456]	; (8002c38 <Profet_Init+0x530>)
 8002a6e:	4a73      	ldr	r2, [pc, #460]	; (8002c3c <Profet_Init+0x534>)
 8002a70:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc

  pf[8].eModel = BTS7008_2EPA_CH1;
 8002a74:	4b70      	ldr	r3, [pc, #448]	; (8002c38 <Profet_Init+0x530>)
 8002a76:	2201      	movs	r2, #1
 8002a78:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  pf[8].eState = OFF;
 8002a7c:	4b6e      	ldr	r3, [pc, #440]	; (8002c38 <Profet_Init+0x530>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
  pf[8].nNum = 8;
 8002a84:	4b6c      	ldr	r3, [pc, #432]	; (8002c38 <Profet_Init+0x530>)
 8002a86:	2208      	movs	r2, #8
 8002a88:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
  pf[8].nIN_Port = &pfGpioBank2;
 8002a8c:	4b6a      	ldr	r3, [pc, #424]	; (8002c38 <Profet_Init+0x530>)
 8002a8e:	4a69      	ldr	r2, [pc, #420]	; (8002c34 <Profet_Init+0x52c>)
 8002a90:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  pf[8].nIN_Pin = 0x0010;
 8002a94:	4b68      	ldr	r3, [pc, #416]	; (8002c38 <Profet_Init+0x530>)
 8002a96:	2210      	movs	r2, #16
 8002a98:	f8a3 220c 	strh.w	r2, [r3, #524]	; 0x20c
  pf[8].nDEN_Port = 0;
 8002a9c:	4b66      	ldr	r3, [pc, #408]	; (8002c38 <Profet_Init+0x530>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  pf[8].nDEN_Pin = 0;
 8002aa4:	4b64      	ldr	r3, [pc, #400]	; (8002c38 <Profet_Init+0x530>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f8a3 2214 	strh.w	r2, [r3, #532]	; 0x214
  pf[8].nIL_Limit = 80; //8A;
 8002aac:	4b62      	ldr	r3, [pc, #392]	; (8002c38 <Profet_Init+0x530>)
 8002aae:	2250      	movs	r2, #80	; 0x50
 8002ab0:	f8a3 221c 	strh.w	r2, [r3, #540]	; 0x21c
  pf[8].nIL_InRush_Limit = 160; //16A
 8002ab4:	4b60      	ldr	r3, [pc, #384]	; (8002c38 <Profet_Init+0x530>)
 8002ab6:	22a0      	movs	r2, #160	; 0xa0
 8002ab8:	f8a3 221e 	strh.w	r2, [r3, #542]	; 0x21e
  pf[8].nIL_InRush_Time = 2000; //ms
 8002abc:	4b5e      	ldr	r3, [pc, #376]	; (8002c38 <Profet_Init+0x530>)
 8002abe:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002ac2:	f8a3 2220 	strh.w	r2, [r3, #544]	; 0x220
  pf[8].nOC_ResetTime = 1000;
 8002ac6:	4b5c      	ldr	r3, [pc, #368]	; (8002c38 <Profet_Init+0x530>)
 8002ac8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002acc:	f8a3 2230 	strh.w	r2, [r3, #560]	; 0x230
  pf[8].nOC_ResetLimit = 2;
 8002ad0:	4b59      	ldr	r3, [pc, #356]	; (8002c38 <Profet_Init+0x530>)
 8002ad2:	2202      	movs	r2, #2
 8002ad4:	f883 2239 	strb.w	r2, [r3, #569]	; 0x239
  pf[8].fKilis = 0.554;
 8002ad8:	4b57      	ldr	r3, [pc, #348]	; (8002c38 <Profet_Init+0x530>)
 8002ada:	4a59      	ldr	r2, [pc, #356]	; (8002c40 <Profet_Init+0x538>)
 8002adc:	f8c3 223c 	str.w	r2, [r3, #572]	; 0x23c

  pf[9].eModel = BTS7008_2EPA_CH2;
 8002ae0:	4b55      	ldr	r3, [pc, #340]	; (8002c38 <Profet_Init+0x530>)
 8002ae2:	2202      	movs	r2, #2
 8002ae4:	f883 2240 	strb.w	r2, [r3, #576]	; 0x240
  pf[9].eState = OFF;
 8002ae8:	4b53      	ldr	r3, [pc, #332]	; (8002c38 <Profet_Init+0x530>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	f883 2241 	strb.w	r2, [r3, #577]	; 0x241
  pf[9].nNum = 9;
 8002af0:	4b51      	ldr	r3, [pc, #324]	; (8002c38 <Profet_Init+0x530>)
 8002af2:	2209      	movs	r2, #9
 8002af4:	f8a3 2244 	strh.w	r2, [r3, #580]	; 0x244
  pf[9].nIN_Port = &pfGpioBank2;
 8002af8:	4b4f      	ldr	r3, [pc, #316]	; (8002c38 <Profet_Init+0x530>)
 8002afa:	4a4e      	ldr	r2, [pc, #312]	; (8002c34 <Profet_Init+0x52c>)
 8002afc:	f8c3 2248 	str.w	r2, [r3, #584]	; 0x248
  pf[9].nIN_Pin = 0x0080;
 8002b00:	4b4d      	ldr	r3, [pc, #308]	; (8002c38 <Profet_Init+0x530>)
 8002b02:	2280      	movs	r2, #128	; 0x80
 8002b04:	f8a3 224c 	strh.w	r2, [r3, #588]	; 0x24c
  pf[9].nDEN_Port = 0;
 8002b08:	4b4b      	ldr	r3, [pc, #300]	; (8002c38 <Profet_Init+0x530>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  pf[9].nDEN_Pin = 0;
 8002b10:	4b49      	ldr	r3, [pc, #292]	; (8002c38 <Profet_Init+0x530>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	f8a3 2254 	strh.w	r2, [r3, #596]	; 0x254
  pf[9].nIL_Limit = 80; //8A;
 8002b18:	4b47      	ldr	r3, [pc, #284]	; (8002c38 <Profet_Init+0x530>)
 8002b1a:	2250      	movs	r2, #80	; 0x50
 8002b1c:	f8a3 225c 	strh.w	r2, [r3, #604]	; 0x25c
  pf[9].nIL_InRush_Limit = 160; //16A
 8002b20:	4b45      	ldr	r3, [pc, #276]	; (8002c38 <Profet_Init+0x530>)
 8002b22:	22a0      	movs	r2, #160	; 0xa0
 8002b24:	f8a3 225e 	strh.w	r2, [r3, #606]	; 0x25e
  pf[9].nIL_InRush_Time = 2000; //ms
 8002b28:	4b43      	ldr	r3, [pc, #268]	; (8002c38 <Profet_Init+0x530>)
 8002b2a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002b2e:	f8a3 2260 	strh.w	r2, [r3, #608]	; 0x260
  pf[9].nOC_ResetTime = 1000;
 8002b32:	4b41      	ldr	r3, [pc, #260]	; (8002c38 <Profet_Init+0x530>)
 8002b34:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002b38:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
  pf[9].nOC_ResetLimit = 2;
 8002b3c:	4b3e      	ldr	r3, [pc, #248]	; (8002c38 <Profet_Init+0x530>)
 8002b3e:	2202      	movs	r2, #2
 8002b40:	f883 2279 	strb.w	r2, [r3, #633]	; 0x279
  pf[9].fKilis = 0.554;
 8002b44:	4b3c      	ldr	r3, [pc, #240]	; (8002c38 <Profet_Init+0x530>)
 8002b46:	4a3e      	ldr	r2, [pc, #248]	; (8002c40 <Profet_Init+0x538>)
 8002b48:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c

  pf[10].eModel = BTS7008_2EPA_CH1;
 8002b4c:	4b3a      	ldr	r3, [pc, #232]	; (8002c38 <Profet_Init+0x530>)
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 2280 	strb.w	r2, [r3, #640]	; 0x280
  pf[10].eState = OFF;
 8002b54:	4b38      	ldr	r3, [pc, #224]	; (8002c38 <Profet_Init+0x530>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 2281 	strb.w	r2, [r3, #641]	; 0x281
  pf[10].nNum = 10;
 8002b5c:	4b36      	ldr	r3, [pc, #216]	; (8002c38 <Profet_Init+0x530>)
 8002b5e:	220a      	movs	r2, #10
 8002b60:	f8a3 2284 	strh.w	r2, [r3, #644]	; 0x284
  pf[10].nIN_Port = &pfGpioBank2;
 8002b64:	4b34      	ldr	r3, [pc, #208]	; (8002c38 <Profet_Init+0x530>)
 8002b66:	4a33      	ldr	r2, [pc, #204]	; (8002c34 <Profet_Init+0x52c>)
 8002b68:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  pf[10].nIN_Pin = 0x0100;
 8002b6c:	4b32      	ldr	r3, [pc, #200]	; (8002c38 <Profet_Init+0x530>)
 8002b6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b72:	f8a3 228c 	strh.w	r2, [r3, #652]	; 0x28c
  pf[10].nDEN_Port = 0;
 8002b76:	4b30      	ldr	r3, [pc, #192]	; (8002c38 <Profet_Init+0x530>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
  pf[10].nDEN_Pin = 0;
 8002b7e:	4b2e      	ldr	r3, [pc, #184]	; (8002c38 <Profet_Init+0x530>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	f8a3 2294 	strh.w	r2, [r3, #660]	; 0x294
  pf[10].nIL_Limit = 80; // 8A;
 8002b86:	4b2c      	ldr	r3, [pc, #176]	; (8002c38 <Profet_Init+0x530>)
 8002b88:	2250      	movs	r2, #80	; 0x50
 8002b8a:	f8a3 229c 	strh.w	r2, [r3, #668]	; 0x29c
  pf[10].nIL_InRush_Limit = 160; //16A
 8002b8e:	4b2a      	ldr	r3, [pc, #168]	; (8002c38 <Profet_Init+0x530>)
 8002b90:	22a0      	movs	r2, #160	; 0xa0
 8002b92:	f8a3 229e 	strh.w	r2, [r3, #670]	; 0x29e
  pf[10].nIL_InRush_Time = 2000; //ms
 8002b96:	4b28      	ldr	r3, [pc, #160]	; (8002c38 <Profet_Init+0x530>)
 8002b98:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002b9c:	f8a3 22a0 	strh.w	r2, [r3, #672]	; 0x2a0
  pf[10].nOC_ResetTime = 1000;
 8002ba0:	4b25      	ldr	r3, [pc, #148]	; (8002c38 <Profet_Init+0x530>)
 8002ba2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002ba6:	f8a3 22b0 	strh.w	r2, [r3, #688]	; 0x2b0
  pf[10].nOC_ResetLimit = 2;
 8002baa:	4b23      	ldr	r3, [pc, #140]	; (8002c38 <Profet_Init+0x530>)
 8002bac:	2202      	movs	r2, #2
 8002bae:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9
  pf[10].fKilis = 0.554;
 8002bb2:	4b21      	ldr	r3, [pc, #132]	; (8002c38 <Profet_Init+0x530>)
 8002bb4:	4a22      	ldr	r2, [pc, #136]	; (8002c40 <Profet_Init+0x538>)
 8002bb6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  pf[11].eModel = BTS7008_2EPA_CH2;
 8002bba:	4b1f      	ldr	r3, [pc, #124]	; (8002c38 <Profet_Init+0x530>)
 8002bbc:	2202      	movs	r2, #2
 8002bbe:	f883 22c0 	strb.w	r2, [r3, #704]	; 0x2c0
  pf[11].eState = OFF;
 8002bc2:	4b1d      	ldr	r3, [pc, #116]	; (8002c38 <Profet_Init+0x530>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f883 22c1 	strb.w	r2, [r3, #705]	; 0x2c1
  pf[11].nNum = 11;
 8002bca:	4b1b      	ldr	r3, [pc, #108]	; (8002c38 <Profet_Init+0x530>)
 8002bcc:	220b      	movs	r2, #11
 8002bce:	f8a3 22c4 	strh.w	r2, [r3, #708]	; 0x2c4
  pf[11].nIN_Port = &pfGpioBank2;
 8002bd2:	4b19      	ldr	r3, [pc, #100]	; (8002c38 <Profet_Init+0x530>)
 8002bd4:	4a17      	ldr	r2, [pc, #92]	; (8002c34 <Profet_Init+0x52c>)
 8002bd6:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8
  pf[11].nIN_Pin = 0x0800;
 8002bda:	4b17      	ldr	r3, [pc, #92]	; (8002c38 <Profet_Init+0x530>)
 8002bdc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002be0:	f8a3 22cc 	strh.w	r2, [r3, #716]	; 0x2cc
  pf[11].nDEN_Port = 0;
 8002be4:	4b14      	ldr	r3, [pc, #80]	; (8002c38 <Profet_Init+0x530>)
 8002be6:	2200      	movs	r2, #0
 8002be8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  pf[11].nDEN_Pin = 0;
 8002bec:	4b12      	ldr	r3, [pc, #72]	; (8002c38 <Profet_Init+0x530>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f8a3 22d4 	strh.w	r2, [r3, #724]	; 0x2d4
  pf[11].nIL_Limit = 50; //8A
 8002bf4:	4b10      	ldr	r3, [pc, #64]	; (8002c38 <Profet_Init+0x530>)
 8002bf6:	2232      	movs	r2, #50	; 0x32
 8002bf8:	f8a3 22dc 	strh.w	r2, [r3, #732]	; 0x2dc
  pf[11].nIL_InRush_Limit = 160; //16A
 8002bfc:	4b0e      	ldr	r3, [pc, #56]	; (8002c38 <Profet_Init+0x530>)
 8002bfe:	22a0      	movs	r2, #160	; 0xa0
 8002c00:	f8a3 22de 	strh.w	r2, [r3, #734]	; 0x2de
  pf[11].nIL_InRush_Time = 2000; //ms
 8002c04:	4b0c      	ldr	r3, [pc, #48]	; (8002c38 <Profet_Init+0x530>)
 8002c06:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002c0a:	f8a3 22e0 	strh.w	r2, [r3, #736]	; 0x2e0
  pf[11].nOC_ResetTime = 1000;
 8002c0e:	4b0a      	ldr	r3, [pc, #40]	; (8002c38 <Profet_Init+0x530>)
 8002c10:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002c14:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0
  pf[11].nOC_ResetLimit = 2;
 8002c18:	4b07      	ldr	r3, [pc, #28]	; (8002c38 <Profet_Init+0x530>)
 8002c1a:	2202      	movs	r2, #2
 8002c1c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9
  pf[11].fKilis = 0.554;
 8002c20:	4b05      	ldr	r3, [pc, #20]	; (8002c38 <Profet_Init+0x530>)
 8002c22:	4a07      	ldr	r2, [pc, #28]	; (8002c40 <Profet_Init+0x538>)
 8002c24:	f8c3 22fc 	str.w	r2, [r3, #764]	; 0x2fc
}
 8002c28:	bf00      	nop
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	20000de8 	.word	0x20000de8
 8002c38:	20000ae4 	.word	0x20000ae4
 8002c3c:	40124dd3 	.word	0x40124dd3
 8002c40:	3f0dd2f2 	.word	0x3f0dd2f2

08002c44 <_write>:


//Overwrite printf _write to send to ITM_SendChar
int _write(int file, char *ptr, int len){
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b086      	sub	sp, #24
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	60f8      	str	r0, [r7, #12]
 8002c4c:	60b9      	str	r1, [r7, #8]
 8002c4e:	607a      	str	r2, [r7, #4]
  int i=0;
 8002c50:	2300      	movs	r3, #0
 8002c52:	617b      	str	r3, [r7, #20]
  for(i=0; i<len; i++){
 8002c54:	2300      	movs	r3, #0
 8002c56:	617b      	str	r3, [r7, #20]
 8002c58:	e009      	b.n	8002c6e <_write+0x2a>
    ITM_SendChar((*ptr++));
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	1c5a      	adds	r2, r3, #1
 8002c5e:	60ba      	str	r2, [r7, #8]
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7fd ffaa 	bl	8000bbc <ITM_SendChar>
  for(i=0; i<len; i++){
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	617b      	str	r3, [r7, #20]
 8002c6e:	697a      	ldr	r2, [r7, #20]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	429a      	cmp	r2, r3
 8002c74:	dbf1      	blt.n	8002c5a <_write+0x16>
  }
  return len;
 8002c76:	687b      	ldr	r3, [r7, #4]
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	3718      	adds	r7, #24
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <ReadPdmConfig>:

uint8_t ReadPdmConfig(I2C_HandleTypeDef* hi2c2)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b08c      	sub	sp, #48	; 0x30
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  //PdmConfig_SetDefault(&stPdmConfig);
  //PdmConfig_Write(hi2c2, MB85RC_ADDRESS, &stPdmConfig);

  if(PdmConfig_Read(hi2c2, MB85RC_ADDRESS, &stPdmConfig) == 0){
 8002c88:	4aa9      	ldr	r2, [pc, #676]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002c8a:	2150      	movs	r1, #80	; 0x50
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	f000 fe6f 	bl	8003970 <PdmConfig_Read>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d102      	bne.n	8002c9e <ReadPdmConfig+0x1e>
    PdmConfig_SetDefault(&stPdmConfig);
 8002c98:	48a5      	ldr	r0, [pc, #660]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002c9a:	f002 f9f5 	bl	8005088 <PdmConfig_SetDefault>
  }

  //Map the variable map first before using
  //ADS1x15 inputs
  for(int i=0; i<6; i++)
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ca2:	e00b      	b.n	8002cbc <ReadPdmConfig+0x3c>
    pVariableMap[i+1] = &nPdmInputs[i];
 8002ca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002caa:	0052      	lsls	r2, r2, #1
 8002cac:	49a1      	ldr	r1, [pc, #644]	; (8002f34 <ReadPdmConfig+0x2b4>)
 8002cae:	440a      	add	r2, r1
 8002cb0:	49a1      	ldr	r1, [pc, #644]	; (8002f38 <ReadPdmConfig+0x2b8>)
 8002cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for(int i=0; i<6; i++)
 8002cb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cb8:	3301      	adds	r3, #1
 8002cba:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cbe:	2b05      	cmp	r3, #5
 8002cc0:	ddf0      	ble.n	8002ca4 <ReadPdmConfig+0x24>

  //CAN inputs
  for(int i=0; i<30; i++)
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cc6:	e00b      	b.n	8002ce0 <ReadPdmConfig+0x60>
    pVariableMap[i + 7] = &nCanInputs[i];
 8002cc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cca:	3307      	adds	r3, #7
 8002ccc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002cce:	0052      	lsls	r2, r2, #1
 8002cd0:	499a      	ldr	r1, [pc, #616]	; (8002f3c <ReadPdmConfig+0x2bc>)
 8002cd2:	440a      	add	r2, r1
 8002cd4:	4998      	ldr	r1, [pc, #608]	; (8002f38 <ReadPdmConfig+0x2b8>)
 8002cd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for(int i=0; i<30; i++)
 8002cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cdc:	3301      	adds	r3, #1
 8002cde:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ce2:	2b1d      	cmp	r3, #29
 8002ce4:	ddf0      	ble.n	8002cc8 <ReadPdmConfig+0x48>

  for(int i=0; i<20; i++)
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	627b      	str	r3, [r7, #36]	; 0x24
 8002cea:	e00b      	b.n	8002d04 <ReadPdmConfig+0x84>
    pVariableMap[i + 37] = &nVirtInputs[i];
 8002cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cee:	3325      	adds	r3, #37	; 0x25
 8002cf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cf2:	0052      	lsls	r2, r2, #1
 8002cf4:	4992      	ldr	r1, [pc, #584]	; (8002f40 <ReadPdmConfig+0x2c0>)
 8002cf6:	440a      	add	r2, r1
 8002cf8:	498f      	ldr	r1, [pc, #572]	; (8002f38 <ReadPdmConfig+0x2b8>)
 8002cfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for(int i=0; i<20; i++)
 8002cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d00:	3301      	adds	r3, #1
 8002d02:	627b      	str	r3, [r7, #36]	; 0x24
 8002d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d06:	2b13      	cmp	r3, #19
 8002d08:	ddf0      	ble.n	8002cec <ReadPdmConfig+0x6c>

  for(int i=0; i<12; i++)
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	623b      	str	r3, [r7, #32]
 8002d0e:	e00b      	b.n	8002d28 <ReadPdmConfig+0xa8>
  {
    pVariableMap[i + 57] = &nOutputs[i];
 8002d10:	6a3b      	ldr	r3, [r7, #32]
 8002d12:	3339      	adds	r3, #57	; 0x39
 8002d14:	6a3a      	ldr	r2, [r7, #32]
 8002d16:	0052      	lsls	r2, r2, #1
 8002d18:	498a      	ldr	r1, [pc, #552]	; (8002f44 <ReadPdmConfig+0x2c4>)
 8002d1a:	440a      	add	r2, r1
 8002d1c:	4986      	ldr	r1, [pc, #536]	; (8002f38 <ReadPdmConfig+0x2b8>)
 8002d1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for(int i=0; i<12; i++)
 8002d22:	6a3b      	ldr	r3, [r7, #32]
 8002d24:	3301      	adds	r3, #1
 8002d26:	623b      	str	r3, [r7, #32]
 8002d28:	6a3b      	ldr	r3, [r7, #32]
 8002d2a:	2b0b      	cmp	r3, #11
 8002d2c:	ddf0      	ble.n	8002d10 <ReadPdmConfig+0x90>
  }

  pVariableMap[69] = &stWiper.nSlowOut;
 8002d2e:	4b82      	ldr	r3, [pc, #520]	; (8002f38 <ReadPdmConfig+0x2b8>)
 8002d30:	4a85      	ldr	r2, [pc, #532]	; (8002f48 <ReadPdmConfig+0x2c8>)
 8002d32:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
  pVariableMap[70] = &stWiper.nFastOut;
 8002d36:	4b80      	ldr	r3, [pc, #512]	; (8002f38 <ReadPdmConfig+0x2b8>)
 8002d38:	4a84      	ldr	r2, [pc, #528]	; (8002f4c <ReadPdmConfig+0x2cc>)
 8002d3a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118


  //Assign variable map values
  for(int i=0; i<12; i++)
 8002d3e:	2300      	movs	r3, #0
 8002d40:	61fb      	str	r3, [r7, #28]
 8002d42:	e01a      	b.n	8002d7a <ReadPdmConfig+0xfa>
  {
    stPdmConfig.stOutput[i].pInput = pVariableMap[stPdmConfig.stOutput[i].nInput];
 8002d44:	497a      	ldr	r1, [pc, #488]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002d46:	69fa      	ldr	r2, [r7, #28]
 8002d48:	4613      	mov	r3, r2
 8002d4a:	005b      	lsls	r3, r3, #1
 8002d4c:	4413      	add	r3, r2
 8002d4e:	00db      	lsls	r3, r3, #3
 8002d50:	440b      	add	r3, r1
 8002d52:	f203 33d1 	addw	r3, r3, #977	; 0x3d1
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	461a      	mov	r2, r3
 8002d5a:	4b77      	ldr	r3, [pc, #476]	; (8002f38 <ReadPdmConfig+0x2b8>)
 8002d5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002d60:	4873      	ldr	r0, [pc, #460]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002d62:	69fa      	ldr	r2, [r7, #28]
 8002d64:	4613      	mov	r3, r2
 8002d66:	005b      	lsls	r3, r3, #1
 8002d68:	4413      	add	r3, r2
 8002d6a:	00db      	lsls	r3, r3, #3
 8002d6c:	4403      	add	r3, r0
 8002d6e:	f503 7375 	add.w	r3, r3, #980	; 0x3d4
 8002d72:	6019      	str	r1, [r3, #0]
  for(int i=0; i<12; i++)
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	3301      	adds	r3, #1
 8002d78:	61fb      	str	r3, [r7, #28]
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	2b0b      	cmp	r3, #11
 8002d7e:	dde1      	ble.n	8002d44 <ReadPdmConfig+0xc4>
  //stPdmConfig.stInput[2].pInput = &nAiBank1Raw[2];
  //stPdmConfig.stInput[3].pInput = &nAiBank1Raw[3];
  //stPdmConfig.stInput[4].pInput = &nAiBank2Raw[0];
  //stPdmConfig.stInput[5].pInput = &nAiBank2Raw[1];

  for(int i=0; i<20; i++)
 8002d80:	2300      	movs	r3, #0
 8002d82:	61bb      	str	r3, [r7, #24]
 8002d84:	e044      	b.n	8002e10 <ReadPdmConfig+0x190>
  {
    stPdmConfig.stVirtualInput[i].pVar0 = pVariableMap[stPdmConfig.stVirtualInput[i].nVar0];
 8002d86:	496a      	ldr	r1, [pc, #424]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	4613      	mov	r3, r2
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	4413      	add	r3, r2
 8002d90:	00db      	lsls	r3, r3, #3
 8002d92:	440b      	add	r3, r1
 8002d94:	33b2      	adds	r3, #178	; 0xb2
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	461a      	mov	r2, r3
 8002d9a:	4b67      	ldr	r3, [pc, #412]	; (8002f38 <ReadPdmConfig+0x2b8>)
 8002d9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002da0:	4863      	ldr	r0, [pc, #396]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002da2:	69ba      	ldr	r2, [r7, #24]
 8002da4:	4613      	mov	r3, r2
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	4413      	add	r3, r2
 8002daa:	00db      	lsls	r3, r3, #3
 8002dac:	4403      	add	r3, r0
 8002dae:	33b4      	adds	r3, #180	; 0xb4
 8002db0:	6019      	str	r1, [r3, #0]
    stPdmConfig.stVirtualInput[i].pVar1 = pVariableMap[stPdmConfig.stVirtualInput[i].nVar1];
 8002db2:	495f      	ldr	r1, [pc, #380]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002db4:	69ba      	ldr	r2, [r7, #24]
 8002db6:	4613      	mov	r3, r2
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	4413      	add	r3, r2
 8002dbc:	00db      	lsls	r3, r3, #3
 8002dbe:	440b      	add	r3, r1
 8002dc0:	33ba      	adds	r3, #186	; 0xba
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	4b5c      	ldr	r3, [pc, #368]	; (8002f38 <ReadPdmConfig+0x2b8>)
 8002dc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002dcc:	4858      	ldr	r0, [pc, #352]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002dce:	69ba      	ldr	r2, [r7, #24]
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	4413      	add	r3, r2
 8002dd6:	00db      	lsls	r3, r3, #3
 8002dd8:	4403      	add	r3, r0
 8002dda:	33bc      	adds	r3, #188	; 0xbc
 8002ddc:	6019      	str	r1, [r3, #0]
    stPdmConfig.stVirtualInput[i].pVar2 = pVariableMap[stPdmConfig.stVirtualInput[i].nVar2];
 8002dde:	4954      	ldr	r1, [pc, #336]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002de0:	69ba      	ldr	r2, [r7, #24]
 8002de2:	4613      	mov	r3, r2
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	4413      	add	r3, r2
 8002de8:	00db      	lsls	r3, r3, #3
 8002dea:	440b      	add	r3, r1
 8002dec:	33c2      	adds	r3, #194	; 0xc2
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	461a      	mov	r2, r3
 8002df2:	4b51      	ldr	r3, [pc, #324]	; (8002f38 <ReadPdmConfig+0x2b8>)
 8002df4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002df8:	484d      	ldr	r0, [pc, #308]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002dfa:	69ba      	ldr	r2, [r7, #24]
 8002dfc:	4613      	mov	r3, r2
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	4413      	add	r3, r2
 8002e02:	00db      	lsls	r3, r3, #3
 8002e04:	4403      	add	r3, r0
 8002e06:	33c4      	adds	r3, #196	; 0xc4
 8002e08:	6019      	str	r1, [r3, #0]
  for(int i=0; i<20; i++)
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	61bb      	str	r3, [r7, #24]
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	2b13      	cmp	r3, #19
 8002e14:	ddb7      	ble.n	8002d86 <ReadPdmConfig+0x106>
  }

  stWiper.eMode = stPdmConfig.stWiper.nMode;
 8002e16:	4b46      	ldr	r3, [pc, #280]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002e18:	f893 24f1 	ldrb.w	r2, [r3, #1265]	; 0x4f1
 8002e1c:	4b4c      	ldr	r3, [pc, #304]	; (8002f50 <ReadPdmConfig+0x2d0>)
 8002e1e:	701a      	strb	r2, [r3, #0]
  stWiper.pSlowInput = pVariableMap[stPdmConfig.stWiper.nSlowInput];
 8002e20:	4b43      	ldr	r3, [pc, #268]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002e22:	f893 34f2 	ldrb.w	r3, [r3, #1266]	; 0x4f2
 8002e26:	461a      	mov	r2, r3
 8002e28:	4b43      	ldr	r3, [pc, #268]	; (8002f38 <ReadPdmConfig+0x2b8>)
 8002e2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e2e:	4a48      	ldr	r2, [pc, #288]	; (8002f50 <ReadPdmConfig+0x2d0>)
 8002e30:	6253      	str	r3, [r2, #36]	; 0x24
  stWiper.pFastInput = pVariableMap[stPdmConfig.stWiper.nFastInput];
 8002e32:	4b3f      	ldr	r3, [pc, #252]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002e34:	f893 34f3 	ldrb.w	r3, [r3, #1267]	; 0x4f3
 8002e38:	461a      	mov	r2, r3
 8002e3a:	4b3f      	ldr	r3, [pc, #252]	; (8002f38 <ReadPdmConfig+0x2b8>)
 8002e3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e40:	4a43      	ldr	r2, [pc, #268]	; (8002f50 <ReadPdmConfig+0x2d0>)
 8002e42:	6293      	str	r3, [r2, #40]	; 0x28
  stWiper.pInterInput = pVariableMap[stPdmConfig.stWiper.nInterInput];
 8002e44:	4b3a      	ldr	r3, [pc, #232]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002e46:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8002e4a:	461a      	mov	r2, r3
 8002e4c:	4b3a      	ldr	r3, [pc, #232]	; (8002f38 <ReadPdmConfig+0x2b8>)
 8002e4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e52:	4a3f      	ldr	r2, [pc, #252]	; (8002f50 <ReadPdmConfig+0x2d0>)
 8002e54:	62d3      	str	r3, [r2, #44]	; 0x2c
  stWiper.pSwipeInput = pVariableMap[stPdmConfig.stWiper.nSwipeInput];
 8002e56:	4b36      	ldr	r3, [pc, #216]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002e58:	f893 34f9 	ldrb.w	r3, [r3, #1273]	; 0x4f9
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	4b36      	ldr	r3, [pc, #216]	; (8002f38 <ReadPdmConfig+0x2b8>)
 8002e60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e64:	4a3a      	ldr	r2, [pc, #232]	; (8002f50 <ReadPdmConfig+0x2d0>)
 8002e66:	6193      	str	r3, [r2, #24]
  stWiper.pOnSw = pVariableMap[stPdmConfig.stWiper.nOnInput];
 8002e68:	4b31      	ldr	r3, [pc, #196]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002e6a:	f893 34f5 	ldrb.w	r3, [r3, #1269]	; 0x4f5
 8002e6e:	461a      	mov	r2, r3
 8002e70:	4b31      	ldr	r3, [pc, #196]	; (8002f38 <ReadPdmConfig+0x2b8>)
 8002e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e76:	4a36      	ldr	r2, [pc, #216]	; (8002f50 <ReadPdmConfig+0x2d0>)
 8002e78:	6413      	str	r3, [r2, #64]	; 0x40
  stWiper.pParkSw = pVariableMap[stPdmConfig.stWiper.nParkInput];
 8002e7a:	4b2d      	ldr	r3, [pc, #180]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002e7c:	f893 34f7 	ldrb.w	r3, [r3, #1271]	; 0x4f7
 8002e80:	461a      	mov	r2, r3
 8002e82:	4b2d      	ldr	r3, [pc, #180]	; (8002f38 <ReadPdmConfig+0x2b8>)
 8002e84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e88:	4a31      	ldr	r2, [pc, #196]	; (8002f50 <ReadPdmConfig+0x2d0>)
 8002e8a:	6093      	str	r3, [r2, #8]
  stWiper.pSpeedInput = pVariableMap[stPdmConfig.stWiper.nSpeedInput];
 8002e8c:	4b28      	ldr	r3, [pc, #160]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002e8e:	f893 34f6 	ldrb.w	r3, [r3, #1270]	; 0x4f6
 8002e92:	461a      	mov	r2, r3
 8002e94:	4b28      	ldr	r3, [pc, #160]	; (8002f38 <ReadPdmConfig+0x2b8>)
 8002e96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e9a:	4a2d      	ldr	r2, [pc, #180]	; (8002f50 <ReadPdmConfig+0x2d0>)
 8002e9c:	6313      	str	r3, [r2, #48]	; 0x30
  stWiper.pWashInput = pVariableMap[stPdmConfig.stWiper.nWashInput];
 8002e9e:	4b24      	ldr	r3, [pc, #144]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002ea0:	f893 34fa 	ldrb.w	r3, [r3, #1274]	; 0x4fa
 8002ea4:	461a      	mov	r2, r3
 8002ea6:	4b24      	ldr	r3, [pc, #144]	; (8002f38 <ReadPdmConfig+0x2b8>)
 8002ea8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002eac:	4a28      	ldr	r2, [pc, #160]	; (8002f50 <ReadPdmConfig+0x2d0>)
 8002eae:	61d3      	str	r3, [r2, #28]
  stWiper.nWashWipeCycles = stPdmConfig.stWiper.nWashWipeCycles;
 8002eb0:	4b1f      	ldr	r3, [pc, #124]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002eb2:	f893 24fb 	ldrb.w	r2, [r3, #1275]	; 0x4fb
 8002eb6:	4b26      	ldr	r3, [pc, #152]	; (8002f50 <ReadPdmConfig+0x2d0>)
 8002eb8:	f883 2020 	strb.w	r2, [r3, #32]
  for(int i=0; i<6; i++)
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	617b      	str	r3, [r7, #20]
 8002ec0:	e010      	b.n	8002ee4 <ReadPdmConfig+0x264>
    stWiper.nInterDelays[i] = stPdmConfig.stWiper.nIntermitTime[i];
 8002ec2:	4a1b      	ldr	r2, [pc, #108]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002eca:	005b      	lsls	r3, r3, #1
 8002ecc:	4413      	add	r3, r2
 8002ece:	8899      	ldrh	r1, [r3, #4]
 8002ed0:	4a1f      	ldr	r2, [pc, #124]	; (8002f50 <ReadPdmConfig+0x2d0>)
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	3304      	adds	r3, #4
 8002ed6:	005b      	lsls	r3, r3, #1
 8002ed8:	4413      	add	r3, r2
 8002eda:	460a      	mov	r2, r1
 8002edc:	809a      	strh	r2, [r3, #4]
  for(int i=0; i<6; i++)
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	617b      	str	r3, [r7, #20]
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	2b05      	cmp	r3, #5
 8002ee8:	ddeb      	ble.n	8002ec2 <ReadPdmConfig+0x242>
  for(int i=0; i<8; i++)
 8002eea:	2300      	movs	r3, #0
 8002eec:	613b      	str	r3, [r7, #16]
 8002eee:	e00e      	b.n	8002f0e <ReadPdmConfig+0x28e>
    stWiper.eSpeedMap[i] = (WiperSpeed_t)stPdmConfig.stWiper.nSpeedMap[i];
 8002ef0:	4a0f      	ldr	r2, [pc, #60]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	4413      	add	r3, r2
 8002ef6:	f203 43fc 	addw	r3, r3, #1276	; 0x4fc
 8002efa:	7819      	ldrb	r1, [r3, #0]
 8002efc:	4a14      	ldr	r2, [pc, #80]	; (8002f50 <ReadPdmConfig+0x2d0>)
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	4413      	add	r3, r2
 8002f02:	3334      	adds	r3, #52	; 0x34
 8002f04:	460a      	mov	r2, r1
 8002f06:	701a      	strb	r2, [r3, #0]
  for(int i=0; i<8; i++)
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	613b      	str	r3, [r7, #16]
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	2b07      	cmp	r3, #7
 8002f12:	dded      	ble.n	8002ef0 <ReadPdmConfig+0x270>

  stPdmConfig.stStarter.pInput = pVariableMap[stPdmConfig.stStarter.nInput];
 8002f14:	4b06      	ldr	r3, [pc, #24]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002f16:	f893 3571 	ldrb.w	r3, [r3, #1393]	; 0x571
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	4b06      	ldr	r3, [pc, #24]	; (8002f38 <ReadPdmConfig+0x2b8>)
 8002f1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f22:	4a03      	ldr	r2, [pc, #12]	; (8002f30 <ReadPdmConfig+0x2b0>)
 8002f24:	f8c2 3574 	str.w	r3, [r2, #1396]	; 0x574

  for(int i=0; i<4; i++)
 8002f28:	2300      	movs	r3, #0
 8002f2a:	60fb      	str	r3, [r7, #12]
 8002f2c:	e02d      	b.n	8002f8a <ReadPdmConfig+0x30a>
 8002f2e:	bf00      	nop
 8002f30:	20000200 	.word	0x20000200
 8002f34:	20001038 	.word	0x20001038
 8002f38:	20000f1c 	.word	0x20000f1c
 8002f3c:	20001044 	.word	0x20001044
 8002f40:	20001080 	.word	0x20001080
 8002f44:	200010a8 	.word	0x200010a8
 8002f48:	20000ece 	.word	0x20000ece
 8002f4c:	20000ed0 	.word	0x20000ed0
 8002f50:	20000ecc 	.word	0x20000ecc
    stPdmConfig.stFlasher[i].pInput = pVariableMap[stPdmConfig.stFlasher[i].nInput];
 8002f54:	4911      	ldr	r1, [pc, #68]	; (8002f9c <ReadPdmConfig+0x31c>)
 8002f56:	68fa      	ldr	r2, [r7, #12]
 8002f58:	4613      	mov	r3, r2
 8002f5a:	005b      	lsls	r3, r3, #1
 8002f5c:	4413      	add	r3, r2
 8002f5e:	00db      	lsls	r3, r3, #3
 8002f60:	440b      	add	r3, r1
 8002f62:	f203 5311 	addw	r3, r3, #1297	; 0x511
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	461a      	mov	r2, r3
 8002f6a:	4b0d      	ldr	r3, [pc, #52]	; (8002fa0 <ReadPdmConfig+0x320>)
 8002f6c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002f70:	480a      	ldr	r0, [pc, #40]	; (8002f9c <ReadPdmConfig+0x31c>)
 8002f72:	68fa      	ldr	r2, [r7, #12]
 8002f74:	4613      	mov	r3, r2
 8002f76:	005b      	lsls	r3, r3, #1
 8002f78:	4413      	add	r3, r2
 8002f7a:	00db      	lsls	r3, r3, #3
 8002f7c:	4403      	add	r3, r0
 8002f7e:	f203 5314 	addw	r3, r3, #1300	; 0x514
 8002f82:	6019      	str	r1, [r3, #0]
  for(int i=0; i<4; i++)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	3301      	adds	r3, #1
 8002f88:	60fb      	str	r3, [r7, #12]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2b03      	cmp	r3, #3
 8002f8e:	dde1      	ble.n	8002f54 <ReadPdmConfig+0x2d4>


  return PDM_OK;
 8002f90:	2301      	movs	r3, #1
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3730      	adds	r7, #48	; 0x30
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	20000200 	.word	0x20000200
 8002fa0:	20000f1c 	.word	0x20000f1c

08002fa4 <EvaluateFlasher>:
 */

#include "flasher.h"

void EvaluateFlasher(PdmConfig_Flasher_t *pFlasher, uint16_t pResult[12])
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
 8002fac:	6039      	str	r1, [r7, #0]
  if(!pFlasher->nEnabled){
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d107      	bne.n	8002fc6 <EvaluateFlasher+0x22>
    pResult[pFlasher->nOutput] = 1;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	7b5b      	ldrb	r3, [r3, #13]
 8002fba:	005b      	lsls	r3, r3, #1
 8002fbc:	683a      	ldr	r2, [r7, #0]
 8002fbe:	4413      	add	r3, r2
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	801a      	strh	r2, [r3, #0]
    return;
 8002fc4:	e048      	b.n	8003058 <EvaluateFlasher+0xb4>
  }
  if(!*pFlasher->pInput){
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	881b      	ldrh	r3, [r3, #0]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d107      	bne.n	8002fe0 <EvaluateFlasher+0x3c>
    pResult[pFlasher->nOutput] = 1;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	7b5b      	ldrb	r3, [r3, #13]
 8002fd4:	005b      	lsls	r3, r3, #1
 8002fd6:	683a      	ldr	r2, [r7, #0]
 8002fd8:	4413      	add	r3, r2
 8002fda:	2201      	movs	r2, #1
 8002fdc:	801a      	strh	r2, [r3, #0]
    return;
 8002fde:	e03b      	b.n	8003058 <EvaluateFlasher+0xb4>
  }

  if((pResult[pFlasher->nOutput] == 0) && ((HAL_GetTick() - pFlasher->nTimeOff) > pFlasher->nFlashOffTime)){
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	7b5b      	ldrb	r3, [r3, #13]
 8002fe4:	005b      	lsls	r3, r3, #1
 8002fe6:	683a      	ldr	r2, [r7, #0]
 8002fe8:	4413      	add	r3, r2
 8002fea:	881b      	ldrh	r3, [r3, #0]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d115      	bne.n	800301c <EvaluateFlasher+0x78>
 8002ff0:	f005 fcb4 	bl	800895c <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	691b      	ldr	r3, [r3, #16]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	8952      	ldrh	r2, [r2, #10]
 8003000:	4293      	cmp	r3, r2
 8003002:	d90b      	bls.n	800301c <EvaluateFlasher+0x78>
    pResult[pFlasher->nOutput] = 1;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	7b5b      	ldrb	r3, [r3, #13]
 8003008:	005b      	lsls	r3, r3, #1
 800300a:	683a      	ldr	r2, [r7, #0]
 800300c:	4413      	add	r3, r2
 800300e:	2201      	movs	r2, #1
 8003010:	801a      	strh	r2, [r3, #0]
    pFlasher->nTimeOn = HAL_GetTick();
 8003012:	f005 fca3 	bl	800895c <HAL_GetTick>
 8003016:	4602      	mov	r2, r0
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	615a      	str	r2, [r3, #20]
  }
  if((pResult[pFlasher->nOutput] == 1) && ((HAL_GetTick() - pFlasher->nTimeOn) > pFlasher->nFlashOnTime)){
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	7b5b      	ldrb	r3, [r3, #13]
 8003020:	005b      	lsls	r3, r3, #1
 8003022:	683a      	ldr	r2, [r7, #0]
 8003024:	4413      	add	r3, r2
 8003026:	881b      	ldrh	r3, [r3, #0]
 8003028:	2b01      	cmp	r3, #1
 800302a:	d115      	bne.n	8003058 <EvaluateFlasher+0xb4>
 800302c:	f005 fc96 	bl	800895c <HAL_GetTick>
 8003030:	4602      	mov	r2, r0
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	695b      	ldr	r3, [r3, #20]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	687a      	ldr	r2, [r7, #4]
 800303a:	8912      	ldrh	r2, [r2, #8]
 800303c:	4293      	cmp	r3, r2
 800303e:	d90b      	bls.n	8003058 <EvaluateFlasher+0xb4>
    pResult[pFlasher->nOutput] = 0;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	7b5b      	ldrb	r3, [r3, #13]
 8003044:	005b      	lsls	r3, r3, #1
 8003046:	683a      	ldr	r2, [r7, #0]
 8003048:	4413      	add	r3, r2
 800304a:	2200      	movs	r2, #0
 800304c:	801a      	strh	r2, [r3, #0]
    pFlasher->nTimeOff = HAL_GetTick();
 800304e:	f005 fc85 	bl	800895c <HAL_GetTick>
 8003052:	4602      	mov	r2, r0
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	611a      	str	r2, [r3, #16]
  }

}
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
	...

08003060 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003064:	f005 fc50 	bl	8008908 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003068:	f000 f8b8 	bl	80031dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800306c:	f000 fb6a 	bl	8003744 <MX_GPIO_Init>
  MX_DMA_Init();
 8003070:	f000 fb36 	bl	80036e0 <MX_DMA_Init>
  MX_ADC4_Init();
 8003074:	f000 f99a 	bl	80033ac <MX_ADC4_Init>
  MX_CAN_Init();
 8003078:	f000 f9f6 	bl	8003468 <MX_CAN_Init>
  MX_I2C2_Init();
 800307c:	f000 fa8c 	bl	8003598 <MX_I2C2_Init>
  MX_SPI1_Init();
 8003080:	f000 faf0 	bl	8003664 <MX_SPI1_Init>
  MX_RTC_Init();
 8003084:	f000 fac8 	bl	8003618 <MX_RTC_Init>
  MX_I2C1_Init();
 8003088:	f000 fa46 	bl	8003518 <MX_I2C1_Init>
  MX_CRC_Init();
 800308c:	f000 fa22 	bl	80034d4 <MX_CRC_Init>
  MX_ADC1_Init();
 8003090:	f000 f91c 	bl	80032cc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8003094:	f010 fe14 	bl	8013cc0 <osKernelInitialize>
  //if(osTimerStart(KickIWDGHandle, 1300) != osOK)
  //  Error_Handler();
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  qMsgQueueRx = osMessageQueueNew(MSGQUEUE_RX_SIZE, sizeof(MsgQueueRx_t), NULL);
 8003098:	2200      	movs	r2, #0
 800309a:	2130      	movs	r1, #48	; 0x30
 800309c:	2010      	movs	r0, #16
 800309e:	f010 ff4f 	bl	8013f40 <osMessageQueueNew>
 80030a2:	4603      	mov	r3, r0
 80030a4:	4a3a      	ldr	r2, [pc, #232]	; (8003190 <main+0x130>)
 80030a6:	6013      	str	r3, [r2, #0]
  if(qMsgQueueRx == NULL){
 80030a8:	4b39      	ldr	r3, [pc, #228]	; (8003190 <main+0x130>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d101      	bne.n	80030b4 <main+0x54>
    //TODO: Message queue not created
    Error_Handler();
 80030b0:	f000 fc56 	bl	8003960 <Error_Handler>
  }

  qMsgQueueUsbTx = osMessageQueueNew(MSGQUEUE_TX_SIZE, sizeof(MsgQueueUsbTx_t), NULL);
 80030b4:	2200      	movs	r2, #0
 80030b6:	2109      	movs	r1, #9
 80030b8:	2010      	movs	r0, #16
 80030ba:	f010 ff41 	bl	8013f40 <osMessageQueueNew>
 80030be:	4603      	mov	r3, r0
 80030c0:	4a34      	ldr	r2, [pc, #208]	; (8003194 <main+0x134>)
 80030c2:	6013      	str	r3, [r2, #0]
  if(qMsgQueueUsbTx == NULL){
 80030c4:	4b33      	ldr	r3, [pc, #204]	; (8003194 <main+0x134>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d101      	bne.n	80030d0 <main+0x70>
    //TODO: Message queue not created
    Error_Handler();
 80030cc:	f000 fc48 	bl	8003960 <Error_Handler>
  }

  qMsgQueueCanTx = osMessageQueueNew(MSGQUEUE_TX_SIZE, sizeof(MsgQueueCanTx_t), NULL);
 80030d0:	2200      	movs	r2, #0
 80030d2:	2120      	movs	r1, #32
 80030d4:	2010      	movs	r0, #16
 80030d6:	f010 ff33 	bl	8013f40 <osMessageQueueNew>
 80030da:	4603      	mov	r3, r0
 80030dc:	4a2e      	ldr	r2, [pc, #184]	; (8003198 <main+0x138>)
 80030de:	6013      	str	r3, [r2, #0]
  if(qMsgQueueCanTx == NULL){
 80030e0:	4b2d      	ldr	r3, [pc, #180]	; (8003198 <main+0x138>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d101      	bne.n	80030ec <main+0x8c>
    //TODO: Message queue not created
    Error_Handler();
 80030e8:	f000 fc3a 	bl	8003960 <Error_Handler>
  }
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80030ec:	4a2b      	ldr	r2, [pc, #172]	; (800319c <main+0x13c>)
 80030ee:	2100      	movs	r1, #0
 80030f0:	482b      	ldr	r0, [pc, #172]	; (80031a0 <main+0x140>)
 80030f2:	f010 fe4d 	bl	8013d90 <osThreadNew>
 80030f6:	4603      	mov	r3, r0
 80030f8:	4a2a      	ldr	r2, [pc, #168]	; (80031a4 <main+0x144>)
 80030fa:	6013      	str	r3, [r2, #0]

  /* creation of i2cTask */
  i2c1TaskHandle = osThreadNew(StartI2C1Task, NULL, &i2c1Task_attributes);
 80030fc:	4a2a      	ldr	r2, [pc, #168]	; (80031a8 <main+0x148>)
 80030fe:	2100      	movs	r1, #0
 8003100:	482a      	ldr	r0, [pc, #168]	; (80031ac <main+0x14c>)
 8003102:	f010 fe45 	bl	8013d90 <osThreadNew>
 8003106:	4603      	mov	r3, r0
 8003108:	4a29      	ldr	r2, [pc, #164]	; (80031b0 <main+0x150>)
 800310a:	6013      	str	r3, [r2, #0]

  /* creation of i2cTask */
  i2c2TaskHandle = osThreadNew(StartI2C2Task, NULL, &i2c2Task_attributes);
 800310c:	4a29      	ldr	r2, [pc, #164]	; (80031b4 <main+0x154>)
 800310e:	2100      	movs	r1, #0
 8003110:	4829      	ldr	r0, [pc, #164]	; (80031b8 <main+0x158>)
 8003112:	f010 fe3d 	bl	8013d90 <osThreadNew>
 8003116:	4603      	mov	r3, r0
 8003118:	4a28      	ldr	r2, [pc, #160]	; (80031bc <main+0x15c>)
 800311a:	6013      	str	r3, [r2, #0]

  /* creation of profetSMTask */
  profetSMTaskHandle = osThreadNew(StartProfetSMTask, NULL, &profetSMTask_attributes);
 800311c:	4a28      	ldr	r2, [pc, #160]	; (80031c0 <main+0x160>)
 800311e:	2100      	movs	r1, #0
 8003120:	4828      	ldr	r0, [pc, #160]	; (80031c4 <main+0x164>)
 8003122:	f010 fe35 	bl	8013d90 <osThreadNew>
 8003126:	4603      	mov	r3, r0
 8003128:	4a27      	ldr	r2, [pc, #156]	; (80031c8 <main+0x168>)
 800312a:	6013      	str	r3, [r2, #0]

  /* creation of canTxTask */
  canTxTaskHandle = osThreadNew(StartCanTxTask, NULL, &canTxTask_attributes);
 800312c:	4a27      	ldr	r2, [pc, #156]	; (80031cc <main+0x16c>)
 800312e:	2100      	movs	r1, #0
 8003130:	4827      	ldr	r0, [pc, #156]	; (80031d0 <main+0x170>)
 8003132:	f010 fe2d 	bl	8013d90 <osThreadNew>
 8003136:	4603      	mov	r3, r0
 8003138:	4a26      	ldr	r2, [pc, #152]	; (80031d4 <main+0x174>)
 800313a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  if(defaultTaskHandle == 0x0)
 800313c:	4b19      	ldr	r3, [pc, #100]	; (80031a4 <main+0x144>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d101      	bne.n	8003148 <main+0xe8>
    Error_Handler();
 8003144:	f000 fc0c 	bl	8003960 <Error_Handler>

  if(i2c1TaskHandle == 0x0)
 8003148:	4b19      	ldr	r3, [pc, #100]	; (80031b0 <main+0x150>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d101      	bne.n	8003154 <main+0xf4>
    Error_Handler();
 8003150:	f000 fc06 	bl	8003960 <Error_Handler>

  if(i2c2TaskHandle == 0x0)
 8003154:	4b19      	ldr	r3, [pc, #100]	; (80031bc <main+0x15c>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d101      	bne.n	8003160 <main+0x100>
      Error_Handler();
 800315c:	f000 fc00 	bl	8003960 <Error_Handler>

  if(profetSMTaskHandle == 0x0)
 8003160:	4b19      	ldr	r3, [pc, #100]	; (80031c8 <main+0x168>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d101      	bne.n	800316c <main+0x10c>
    Error_Handler();
 8003168:	f000 fbfa 	bl	8003960 <Error_Handler>

  if(canTxTaskHandle == 0x0)
 800316c:	4b19      	ldr	r3, [pc, #100]	; (80031d4 <main+0x174>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d101      	bne.n	8003178 <main+0x118>
    Error_Handler();
 8003174:	f000 fbf4 	bl	8003960 <Error_Handler>
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  if(ReadPdmConfig(&hi2c2) != PDM_OK)
 8003178:	4817      	ldr	r0, [pc, #92]	; (80031d8 <main+0x178>)
 800317a:	f7ff fd81 	bl	8002c80 <ReadPdmConfig>
 800317e:	4603      	mov	r3, r0
 8003180:	2b01      	cmp	r3, #1
 8003182:	d001      	beq.n	8003188 <main+0x128>
    Error_Handler();
 8003184:	f000 fbec 	bl	8003960 <Error_Handler>
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8003188:	f010 fdce 	bl	8013d28 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800318c:	e7fe      	b.n	800318c <main+0x12c>
 800318e:	bf00      	nop
 8003190:	20000ad4 	.word	0x20000ad4
 8003194:	20000ad8 	.word	0x20000ad8
 8003198:	20000adc 	.word	0x20000adc
 800319c:	08017d74 	.word	0x08017d74
 80031a0:	08003879 	.word	0x08003879
 80031a4:	20002658 	.word	0x20002658
 80031a8:	08017d98 	.word	0x08017d98
 80031ac:	080038b5 	.word	0x080038b5
 80031b0:	2000265c 	.word	0x2000265c
 80031b4:	08017dbc 	.word	0x08017dbc
 80031b8:	080038d5 	.word	0x080038d5
 80031bc:	20002660 	.word	0x20002660
 80031c0:	08017de0 	.word	0x08017de0
 80031c4:	080038f5 	.word	0x080038f5
 80031c8:	20002664 	.word	0x20002664
 80031cc:	08017e04 	.word	0x08017e04
 80031d0:	0800391d 	.word	0x0800391d
 80031d4:	20002668 	.word	0x20002668
 80031d8:	20002588 	.word	0x20002588

080031dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b09e      	sub	sp, #120	; 0x78
 80031e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80031e2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80031e6:	2228      	movs	r2, #40	; 0x28
 80031e8:	2100      	movs	r1, #0
 80031ea:	4618      	mov	r0, r3
 80031ec:	f013 fff0 	bl	80171d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80031f0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80031f4:	2200      	movs	r2, #0
 80031f6:	601a      	str	r2, [r3, #0]
 80031f8:	605a      	str	r2, [r3, #4]
 80031fa:	609a      	str	r2, [r3, #8]
 80031fc:	60da      	str	r2, [r3, #12]
 80031fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003200:	463b      	mov	r3, r7
 8003202:	223c      	movs	r2, #60	; 0x3c
 8003204:	2100      	movs	r1, #0
 8003206:	4618      	mov	r0, r3
 8003208:	f013 ffe2 	bl	80171d0 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800320c:	f00a fbfa 	bl	800da04 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003210:	4b2c      	ldr	r3, [pc, #176]	; (80032c4 <SystemClock_Config+0xe8>)
 8003212:	6a1b      	ldr	r3, [r3, #32]
 8003214:	4a2b      	ldr	r2, [pc, #172]	; (80032c4 <SystemClock_Config+0xe8>)
 8003216:	f023 0318 	bic.w	r3, r3, #24
 800321a:	6213      	str	r3, [r2, #32]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
 800321c:	230d      	movs	r3, #13
 800321e:	653b      	str	r3, [r7, #80]	; 0x50
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003220:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003224:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003226:	2300      	movs	r3, #0
 8003228:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800322a:	2301      	movs	r3, #1
 800322c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800322e:	2301      	movs	r3, #1
 8003230:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003232:	2301      	movs	r3, #1
 8003234:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003236:	2302      	movs	r3, #2
 8003238:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800323a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800323e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003240:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003244:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003246:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800324a:	4618      	mov	r0, r3
 800324c:	f00a fbea 	bl	800da24 <HAL_RCC_OscConfig>
 8003250:	4603      	mov	r3, r0
 8003252:	2b00      	cmp	r3, #0
 8003254:	d001      	beq.n	800325a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8003256:	f000 fb83 	bl	8003960 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800325a:	230f      	movs	r3, #15
 800325c:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800325e:	2302      	movs	r3, #2
 8003260:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003262:	2300      	movs	r3, #0
 8003264:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003266:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800326a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800326c:	2300      	movs	r3, #0
 800326e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003270:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003274:	2102      	movs	r1, #2
 8003276:	4618      	mov	r0, r3
 8003278:	f00b fc12 	bl	800eaa0 <HAL_RCC_ClockConfig>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d001      	beq.n	8003286 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8003282:	f000 fb6d 	bl	8003960 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1
 8003286:	4b10      	ldr	r3, [pc, #64]	; (80032c8 <SystemClock_Config+0xec>)
 8003288:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_RTC;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 800328a:	2310      	movs	r3, #16
 800328c:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_SYSCLK;
 800328e:	2320      	movs	r3, #32
 8003290:	623b      	str	r3, [r7, #32]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003292:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003296:	607b      	str	r3, [r7, #4]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8003298:	2300      	movs	r3, #0
 800329a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800329c:	463b      	mov	r3, r7
 800329e:	4618      	mov	r0, r3
 80032a0:	f00b fe76 	bl	800ef90 <HAL_RCCEx_PeriphCLKConfig>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d001      	beq.n	80032ae <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80032aa:	f000 fb59 	bl	8003960 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 80032ae:	2200      	movs	r2, #0
 80032b0:	f04f 61c0 	mov.w	r1, #100663296	; 0x6000000
 80032b4:	2000      	movs	r0, #0
 80032b6:	f00b fd6f 	bl	800ed98 <HAL_RCC_MCOConfig>
}
 80032ba:	bf00      	nop
 80032bc:	3778      	adds	r7, #120	; 0x78
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	40021000 	.word	0x40021000
 80032c8:	00030060 	.word	0x00030060

080032cc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b08a      	sub	sp, #40	; 0x28
 80032d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80032d2:	f107 031c 	add.w	r3, r7, #28
 80032d6:	2200      	movs	r2, #0
 80032d8:	601a      	str	r2, [r3, #0]
 80032da:	605a      	str	r2, [r3, #4]
 80032dc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80032de:	1d3b      	adds	r3, r7, #4
 80032e0:	2200      	movs	r2, #0
 80032e2:	601a      	str	r2, [r3, #0]
 80032e4:	605a      	str	r2, [r3, #4]
 80032e6:	609a      	str	r2, [r3, #8]
 80032e8:	60da      	str	r2, [r3, #12]
 80032ea:	611a      	str	r2, [r3, #16]
 80032ec:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80032ee:	4b2e      	ldr	r3, [pc, #184]	; (80033a8 <MX_ADC1_Init+0xdc>)
 80032f0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80032f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80032f6:	4b2c      	ldr	r3, [pc, #176]	; (80033a8 <MX_ADC1_Init+0xdc>)
 80032f8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80032fc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80032fe:	4b2a      	ldr	r3, [pc, #168]	; (80033a8 <MX_ADC1_Init+0xdc>)
 8003300:	2200      	movs	r2, #0
 8003302:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003304:	4b28      	ldr	r3, [pc, #160]	; (80033a8 <MX_ADC1_Init+0xdc>)
 8003306:	2200      	movs	r2, #0
 8003308:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800330a:	4b27      	ldr	r3, [pc, #156]	; (80033a8 <MX_ADC1_Init+0xdc>)
 800330c:	2201      	movs	r2, #1
 800330e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003310:	4b25      	ldr	r3, [pc, #148]	; (80033a8 <MX_ADC1_Init+0xdc>)
 8003312:	2200      	movs	r2, #0
 8003314:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003318:	4b23      	ldr	r3, [pc, #140]	; (80033a8 <MX_ADC1_Init+0xdc>)
 800331a:	2200      	movs	r2, #0
 800331c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800331e:	4b22      	ldr	r3, [pc, #136]	; (80033a8 <MX_ADC1_Init+0xdc>)
 8003320:	2201      	movs	r2, #1
 8003322:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003324:	4b20      	ldr	r3, [pc, #128]	; (80033a8 <MX_ADC1_Init+0xdc>)
 8003326:	2200      	movs	r2, #0
 8003328:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800332a:	4b1f      	ldr	r3, [pc, #124]	; (80033a8 <MX_ADC1_Init+0xdc>)
 800332c:	2201      	movs	r2, #1
 800332e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003330:	4b1d      	ldr	r3, [pc, #116]	; (80033a8 <MX_ADC1_Init+0xdc>)
 8003332:	2201      	movs	r2, #1
 8003334:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003338:	4b1b      	ldr	r3, [pc, #108]	; (80033a8 <MX_ADC1_Init+0xdc>)
 800333a:	2204      	movs	r2, #4
 800333c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800333e:	4b1a      	ldr	r3, [pc, #104]	; (80033a8 <MX_ADC1_Init+0xdc>)
 8003340:	2200      	movs	r2, #0
 8003342:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8003344:	4b18      	ldr	r3, [pc, #96]	; (80033a8 <MX_ADC1_Init+0xdc>)
 8003346:	2200      	movs	r2, #0
 8003348:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800334a:	4817      	ldr	r0, [pc, #92]	; (80033a8 <MX_ADC1_Init+0xdc>)
 800334c:	f005 fb30 	bl	80089b0 <HAL_ADC_Init>
 8003350:	4603      	mov	r3, r0
 8003352:	2b00      	cmp	r3, #0
 8003354:	d001      	beq.n	800335a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8003356:	f000 fb03 	bl	8003960 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800335a:	2300      	movs	r3, #0
 800335c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800335e:	f107 031c 	add.w	r3, r7, #28
 8003362:	4619      	mov	r1, r3
 8003364:	4810      	ldr	r0, [pc, #64]	; (80033a8 <MX_ADC1_Init+0xdc>)
 8003366:	f006 f90b 	bl	8009580 <HAL_ADCEx_MultiModeConfigChannel>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d001      	beq.n	8003374 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8003370:	f000 faf6 	bl	8003960 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8003374:	2310      	movs	r3, #16
 8003376:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003378:	2301      	movs	r3, #1
 800337a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800337c:	2300      	movs	r3, #0
 800337e:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 8003380:	2307      	movs	r3, #7
 8003382:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003384:	2300      	movs	r3, #0
 8003386:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8003388:	2300      	movs	r3, #0
 800338a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800338c:	1d3b      	adds	r3, r7, #4
 800338e:	4619      	mov	r1, r3
 8003390:	4805      	ldr	r0, [pc, #20]	; (80033a8 <MX_ADC1_Init+0xdc>)
 8003392:	f005 fe09 	bl	8008fa8 <HAL_ADC_ConfigChannel>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d001      	beq.n	80033a0 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 800339c:	f000 fae0 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80033a0:	bf00      	nop
 80033a2:	3728      	adds	r7, #40	; 0x28
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	200023c8 	.word	0x200023c8

080033ac <MX_ADC4_Init>:
  * @brief ADC4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC4_Init(void)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b086      	sub	sp, #24
 80033b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80033b2:	463b      	mov	r3, r7
 80033b4:	2200      	movs	r2, #0
 80033b6:	601a      	str	r2, [r3, #0]
 80033b8:	605a      	str	r2, [r3, #4]
 80033ba:	609a      	str	r2, [r3, #8]
 80033bc:	60da      	str	r2, [r3, #12]
 80033be:	611a      	str	r2, [r3, #16]
 80033c0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 80033c2:	4b27      	ldr	r3, [pc, #156]	; (8003460 <MX_ADC4_Init+0xb4>)
 80033c4:	4a27      	ldr	r2, [pc, #156]	; (8003464 <MX_ADC4_Init+0xb8>)
 80033c6:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80033c8:	4b25      	ldr	r3, [pc, #148]	; (8003460 <MX_ADC4_Init+0xb4>)
 80033ca:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80033ce:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 80033d0:	4b23      	ldr	r3, [pc, #140]	; (8003460 <MX_ADC4_Init+0xb4>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	609a      	str	r2, [r3, #8]
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80033d6:	4b22      	ldr	r3, [pc, #136]	; (8003460 <MX_ADC4_Init+0xb4>)
 80033d8:	2200      	movs	r2, #0
 80033da:	611a      	str	r2, [r3, #16]
  hadc4.Init.ContinuousConvMode = ENABLE;
 80033dc:	4b20      	ldr	r3, [pc, #128]	; (8003460 <MX_ADC4_Init+0xb4>)
 80033de:	2201      	movs	r2, #1
 80033e0:	765a      	strb	r2, [r3, #25]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 80033e2:	4b1f      	ldr	r3, [pc, #124]	; (8003460 <MX_ADC4_Init+0xb4>)
 80033e4:	2200      	movs	r2, #0
 80033e6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80033ea:	4b1d      	ldr	r3, [pc, #116]	; (8003460 <MX_ADC4_Init+0xb4>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80033f0:	4b1b      	ldr	r3, [pc, #108]	; (8003460 <MX_ADC4_Init+0xb4>)
 80033f2:	2201      	movs	r2, #1
 80033f4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80033f6:	4b1a      	ldr	r3, [pc, #104]	; (8003460 <MX_ADC4_Init+0xb4>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	60da      	str	r2, [r3, #12]
  hadc4.Init.NbrOfConversion = 1;
 80033fc:	4b18      	ldr	r3, [pc, #96]	; (8003460 <MX_ADC4_Init+0xb4>)
 80033fe:	2201      	movs	r2, #1
 8003400:	61da      	str	r2, [r3, #28]
  hadc4.Init.DMAContinuousRequests = ENABLE;
 8003402:	4b17      	ldr	r3, [pc, #92]	; (8003460 <MX_ADC4_Init+0xb4>)
 8003404:	2201      	movs	r2, #1
 8003406:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800340a:	4b15      	ldr	r3, [pc, #84]	; (8003460 <MX_ADC4_Init+0xb4>)
 800340c:	2204      	movs	r2, #4
 800340e:	615a      	str	r2, [r3, #20]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8003410:	4b13      	ldr	r3, [pc, #76]	; (8003460 <MX_ADC4_Init+0xb4>)
 8003412:	2200      	movs	r2, #0
 8003414:	761a      	strb	r2, [r3, #24]
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8003416:	4b12      	ldr	r3, [pc, #72]	; (8003460 <MX_ADC4_Init+0xb4>)
 8003418:	2200      	movs	r2, #0
 800341a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 800341c:	4810      	ldr	r0, [pc, #64]	; (8003460 <MX_ADC4_Init+0xb4>)
 800341e:	f005 fac7 	bl	80089b0 <HAL_ADC_Init>
 8003422:	4603      	mov	r3, r0
 8003424:	2b00      	cmp	r3, #0
 8003426:	d001      	beq.n	800342c <MX_ADC4_Init+0x80>
  {
    Error_Handler();
 8003428:	f000 fa9a 	bl	8003960 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800342c:	2303      	movs	r3, #3
 800342e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003430:	2301      	movs	r3, #1
 8003432:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003434:	2300      	movs	r3, #0
 8003436:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 8003438:	2307      	movs	r3, #7
 800343a:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800343c:	2300      	movs	r3, #0
 800343e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8003440:	2300      	movs	r3, #0
 8003442:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8003444:	463b      	mov	r3, r7
 8003446:	4619      	mov	r1, r3
 8003448:	4805      	ldr	r0, [pc, #20]	; (8003460 <MX_ADC4_Init+0xb4>)
 800344a:	f005 fdad 	bl	8008fa8 <HAL_ADC_ConfigChannel>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d001      	beq.n	8003458 <MX_ADC4_Init+0xac>
  {
    Error_Handler();
 8003454:	f000 fa84 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8003458:	bf00      	nop
 800345a:	3718      	adds	r7, #24
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}
 8003460:	20002418 	.word	0x20002418
 8003464:	50000500 	.word	0x50000500

08003468 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 800346c:	4b17      	ldr	r3, [pc, #92]	; (80034cc <MX_CAN_Init+0x64>)
 800346e:	4a18      	ldr	r2, [pc, #96]	; (80034d0 <MX_CAN_Init+0x68>)
 8003470:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8003472:	4b16      	ldr	r3, [pc, #88]	; (80034cc <MX_CAN_Init+0x64>)
 8003474:	2204      	movs	r2, #4
 8003476:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8003478:	4b14      	ldr	r3, [pc, #80]	; (80034cc <MX_CAN_Init+0x64>)
 800347a:	2200      	movs	r2, #0
 800347c:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800347e:	4b13      	ldr	r3, [pc, #76]	; (80034cc <MX_CAN_Init+0x64>)
 8003480:	2200      	movs	r2, #0
 8003482:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 8003484:	4b11      	ldr	r3, [pc, #68]	; (80034cc <MX_CAN_Init+0x64>)
 8003486:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800348a:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 800348c:	4b0f      	ldr	r3, [pc, #60]	; (80034cc <MX_CAN_Init+0x64>)
 800348e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003492:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8003494:	4b0d      	ldr	r3, [pc, #52]	; (80034cc <MX_CAN_Init+0x64>)
 8003496:	2200      	movs	r2, #0
 8003498:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800349a:	4b0c      	ldr	r3, [pc, #48]	; (80034cc <MX_CAN_Init+0x64>)
 800349c:	2200      	movs	r2, #0
 800349e:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80034a0:	4b0a      	ldr	r3, [pc, #40]	; (80034cc <MX_CAN_Init+0x64>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80034a6:	4b09      	ldr	r3, [pc, #36]	; (80034cc <MX_CAN_Init+0x64>)
 80034a8:	2200      	movs	r2, #0
 80034aa:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80034ac:	4b07      	ldr	r3, [pc, #28]	; (80034cc <MX_CAN_Init+0x64>)
 80034ae:	2200      	movs	r2, #0
 80034b0:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80034b2:	4b06      	ldr	r3, [pc, #24]	; (80034cc <MX_CAN_Init+0x64>)
 80034b4:	2200      	movs	r2, #0
 80034b6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80034b8:	4804      	ldr	r0, [pc, #16]	; (80034cc <MX_CAN_Init+0x64>)
 80034ba:	f006 fa83 	bl	80099c4 <HAL_CAN_Init>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d001      	beq.n	80034c8 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80034c4:	f000 fa4c 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80034c8:	bf00      	nop
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	200024f0 	.word	0x200024f0
 80034d0:	40006400 	.word	0x40006400

080034d4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80034d8:	4b0d      	ldr	r3, [pc, #52]	; (8003510 <MX_CRC_Init+0x3c>)
 80034da:	4a0e      	ldr	r2, [pc, #56]	; (8003514 <MX_CRC_Init+0x40>)
 80034dc:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80034de:	4b0c      	ldr	r3, [pc, #48]	; (8003510 <MX_CRC_Init+0x3c>)
 80034e0:	2200      	movs	r2, #0
 80034e2:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80034e4:	4b0a      	ldr	r3, [pc, #40]	; (8003510 <MX_CRC_Init+0x3c>)
 80034e6:	2200      	movs	r2, #0
 80034e8:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_BYTE;
 80034ea:	4b09      	ldr	r3, [pc, #36]	; (8003510 <MX_CRC_Init+0x3c>)
 80034ec:	2220      	movs	r2, #32
 80034ee:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_ENABLE;
 80034f0:	4b07      	ldr	r3, [pc, #28]	; (8003510 <MX_CRC_Init+0x3c>)
 80034f2:	2280      	movs	r2, #128	; 0x80
 80034f4:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80034f6:	4b06      	ldr	r3, [pc, #24]	; (8003510 <MX_CRC_Init+0x3c>)
 80034f8:	2201      	movs	r2, #1
 80034fa:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80034fc:	4804      	ldr	r0, [pc, #16]	; (8003510 <MX_CRC_Init+0x3c>)
 80034fe:	f007 f98f 	bl	800a820 <HAL_CRC_Init>
 8003502:	4603      	mov	r3, r0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d001      	beq.n	800350c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8003508:	f000 fa2a 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800350c:	bf00      	nop
 800350e:	bd80      	pop	{r7, pc}
 8003510:	20002518 	.word	0x20002518
 8003514:	40023000 	.word	0x40023000

08003518 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800351c:	4b1b      	ldr	r3, [pc, #108]	; (800358c <MX_I2C1_Init+0x74>)
 800351e:	4a1c      	ldr	r2, [pc, #112]	; (8003590 <MX_I2C1_Init+0x78>)
 8003520:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702681;
 8003522:	4b1a      	ldr	r3, [pc, #104]	; (800358c <MX_I2C1_Init+0x74>)
 8003524:	4a1b      	ldr	r2, [pc, #108]	; (8003594 <MX_I2C1_Init+0x7c>)
 8003526:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003528:	4b18      	ldr	r3, [pc, #96]	; (800358c <MX_I2C1_Init+0x74>)
 800352a:	2200      	movs	r2, #0
 800352c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800352e:	4b17      	ldr	r3, [pc, #92]	; (800358c <MX_I2C1_Init+0x74>)
 8003530:	2201      	movs	r2, #1
 8003532:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003534:	4b15      	ldr	r3, [pc, #84]	; (800358c <MX_I2C1_Init+0x74>)
 8003536:	2200      	movs	r2, #0
 8003538:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800353a:	4b14      	ldr	r3, [pc, #80]	; (800358c <MX_I2C1_Init+0x74>)
 800353c:	2200      	movs	r2, #0
 800353e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003540:	4b12      	ldr	r3, [pc, #72]	; (800358c <MX_I2C1_Init+0x74>)
 8003542:	2200      	movs	r2, #0
 8003544:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003546:	4b11      	ldr	r3, [pc, #68]	; (800358c <MX_I2C1_Init+0x74>)
 8003548:	2200      	movs	r2, #0
 800354a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800354c:	4b0f      	ldr	r3, [pc, #60]	; (800358c <MX_I2C1_Init+0x74>)
 800354e:	2200      	movs	r2, #0
 8003550:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003552:	480e      	ldr	r0, [pc, #56]	; (800358c <MX_I2C1_Init+0x74>)
 8003554:	f007 fd94 	bl	800b080 <HAL_I2C_Init>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800355e:	f000 f9ff 	bl	8003960 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003562:	2100      	movs	r1, #0
 8003564:	4809      	ldr	r0, [pc, #36]	; (800358c <MX_I2C1_Init+0x74>)
 8003566:	f008 fccb 	bl	800bf00 <HAL_I2CEx_ConfigAnalogFilter>
 800356a:	4603      	mov	r3, r0
 800356c:	2b00      	cmp	r3, #0
 800356e:	d001      	beq.n	8003574 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003570:	f000 f9f6 	bl	8003960 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003574:	2100      	movs	r1, #0
 8003576:	4805      	ldr	r0, [pc, #20]	; (800358c <MX_I2C1_Init+0x74>)
 8003578:	f008 fd0d 	bl	800bf96 <HAL_I2CEx_ConfigDigitalFilter>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003582:	f000 f9ed 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003586:	bf00      	nop
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	2000253c 	.word	0x2000253c
 8003590:	40005400 	.word	0x40005400
 8003594:	00702681 	.word	0x00702681

08003598 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800359c:	4b1b      	ldr	r3, [pc, #108]	; (800360c <MX_I2C2_Init+0x74>)
 800359e:	4a1c      	ldr	r2, [pc, #112]	; (8003610 <MX_I2C2_Init+0x78>)
 80035a0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00702681;
 80035a2:	4b1a      	ldr	r3, [pc, #104]	; (800360c <MX_I2C2_Init+0x74>)
 80035a4:	4a1b      	ldr	r2, [pc, #108]	; (8003614 <MX_I2C2_Init+0x7c>)
 80035a6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80035a8:	4b18      	ldr	r3, [pc, #96]	; (800360c <MX_I2C2_Init+0x74>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80035ae:	4b17      	ldr	r3, [pc, #92]	; (800360c <MX_I2C2_Init+0x74>)
 80035b0:	2201      	movs	r2, #1
 80035b2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80035b4:	4b15      	ldr	r3, [pc, #84]	; (800360c <MX_I2C2_Init+0x74>)
 80035b6:	2200      	movs	r2, #0
 80035b8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80035ba:	4b14      	ldr	r3, [pc, #80]	; (800360c <MX_I2C2_Init+0x74>)
 80035bc:	2200      	movs	r2, #0
 80035be:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80035c0:	4b12      	ldr	r3, [pc, #72]	; (800360c <MX_I2C2_Init+0x74>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80035c6:	4b11      	ldr	r3, [pc, #68]	; (800360c <MX_I2C2_Init+0x74>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80035cc:	4b0f      	ldr	r3, [pc, #60]	; (800360c <MX_I2C2_Init+0x74>)
 80035ce:	2200      	movs	r2, #0
 80035d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80035d2:	480e      	ldr	r0, [pc, #56]	; (800360c <MX_I2C2_Init+0x74>)
 80035d4:	f007 fd54 	bl	800b080 <HAL_I2C_Init>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80035de:	f000 f9bf 	bl	8003960 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80035e2:	2100      	movs	r1, #0
 80035e4:	4809      	ldr	r0, [pc, #36]	; (800360c <MX_I2C2_Init+0x74>)
 80035e6:	f008 fc8b 	bl	800bf00 <HAL_I2CEx_ConfigAnalogFilter>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d001      	beq.n	80035f4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80035f0:	f000 f9b6 	bl	8003960 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80035f4:	2100      	movs	r1, #0
 80035f6:	4805      	ldr	r0, [pc, #20]	; (800360c <MX_I2C2_Init+0x74>)
 80035f8:	f008 fccd 	bl	800bf96 <HAL_I2CEx_ConfigDigitalFilter>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d001      	beq.n	8003606 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8003602:	f000 f9ad 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003606:	bf00      	nop
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	20002588 	.word	0x20002588
 8003610:	40005800 	.word	0x40005800
 8003614:	00702681 	.word	0x00702681

08003618 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800361c:	4b0f      	ldr	r3, [pc, #60]	; (800365c <MX_RTC_Init+0x44>)
 800361e:	4a10      	ldr	r2, [pc, #64]	; (8003660 <MX_RTC_Init+0x48>)
 8003620:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003622:	4b0e      	ldr	r3, [pc, #56]	; (800365c <MX_RTC_Init+0x44>)
 8003624:	2200      	movs	r2, #0
 8003626:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003628:	4b0c      	ldr	r3, [pc, #48]	; (800365c <MX_RTC_Init+0x44>)
 800362a:	227f      	movs	r2, #127	; 0x7f
 800362c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800362e:	4b0b      	ldr	r3, [pc, #44]	; (800365c <MX_RTC_Init+0x44>)
 8003630:	22ff      	movs	r2, #255	; 0xff
 8003632:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003634:	4b09      	ldr	r3, [pc, #36]	; (800365c <MX_RTC_Init+0x44>)
 8003636:	2200      	movs	r2, #0
 8003638:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800363a:	4b08      	ldr	r3, [pc, #32]	; (800365c <MX_RTC_Init+0x44>)
 800363c:	2200      	movs	r2, #0
 800363e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003640:	4b06      	ldr	r3, [pc, #24]	; (800365c <MX_RTC_Init+0x44>)
 8003642:	2200      	movs	r2, #0
 8003644:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003646:	4805      	ldr	r0, [pc, #20]	; (800365c <MX_RTC_Init+0x44>)
 8003648:	f00b fe52 	bl	800f2f0 <HAL_RTC_Init>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d001      	beq.n	8003656 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8003652:	f000 f985 	bl	8003960 <Error_Handler>
  /* USER CODE END Check_RTC_BKUP */
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003656:	bf00      	nop
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	200025d4 	.word	0x200025d4
 8003660:	40002800 	.word	0x40002800

08003664 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003668:	4b1b      	ldr	r3, [pc, #108]	; (80036d8 <MX_SPI1_Init+0x74>)
 800366a:	4a1c      	ldr	r2, [pc, #112]	; (80036dc <MX_SPI1_Init+0x78>)
 800366c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800366e:	4b1a      	ldr	r3, [pc, #104]	; (80036d8 <MX_SPI1_Init+0x74>)
 8003670:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003674:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003676:	4b18      	ldr	r3, [pc, #96]	; (80036d8 <MX_SPI1_Init+0x74>)
 8003678:	2200      	movs	r2, #0
 800367a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 800367c:	4b16      	ldr	r3, [pc, #88]	; (80036d8 <MX_SPI1_Init+0x74>)
 800367e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8003682:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003684:	4b14      	ldr	r3, [pc, #80]	; (80036d8 <MX_SPI1_Init+0x74>)
 8003686:	2200      	movs	r2, #0
 8003688:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800368a:	4b13      	ldr	r3, [pc, #76]	; (80036d8 <MX_SPI1_Init+0x74>)
 800368c:	2200      	movs	r2, #0
 800368e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003690:	4b11      	ldr	r3, [pc, #68]	; (80036d8 <MX_SPI1_Init+0x74>)
 8003692:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003696:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8003698:	4b0f      	ldr	r3, [pc, #60]	; (80036d8 <MX_SPI1_Init+0x74>)
 800369a:	2208      	movs	r2, #8
 800369c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800369e:	4b0e      	ldr	r3, [pc, #56]	; (80036d8 <MX_SPI1_Init+0x74>)
 80036a0:	2200      	movs	r2, #0
 80036a2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80036a4:	4b0c      	ldr	r3, [pc, #48]	; (80036d8 <MX_SPI1_Init+0x74>)
 80036a6:	2200      	movs	r2, #0
 80036a8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036aa:	4b0b      	ldr	r3, [pc, #44]	; (80036d8 <MX_SPI1_Init+0x74>)
 80036ac:	2200      	movs	r2, #0
 80036ae:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80036b0:	4b09      	ldr	r3, [pc, #36]	; (80036d8 <MX_SPI1_Init+0x74>)
 80036b2:	2207      	movs	r2, #7
 80036b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80036b6:	4b08      	ldr	r3, [pc, #32]	; (80036d8 <MX_SPI1_Init+0x74>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80036bc:	4b06      	ldr	r3, [pc, #24]	; (80036d8 <MX_SPI1_Init+0x74>)
 80036be:	2208      	movs	r2, #8
 80036c0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80036c2:	4805      	ldr	r0, [pc, #20]	; (80036d8 <MX_SPI1_Init+0x74>)
 80036c4:	f00c f946 	bl	800f954 <HAL_SPI_Init>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d001      	beq.n	80036d2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80036ce:	f000 f947 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80036d2:	bf00      	nop
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	200025f4 	.word	0x200025f4
 80036dc:	40013000 	.word	0x40013000

080036e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b082      	sub	sp, #8
 80036e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036e6:	4b16      	ldr	r3, [pc, #88]	; (8003740 <MX_DMA_Init+0x60>)
 80036e8:	695b      	ldr	r3, [r3, #20]
 80036ea:	4a15      	ldr	r2, [pc, #84]	; (8003740 <MX_DMA_Init+0x60>)
 80036ec:	f043 0301 	orr.w	r3, r3, #1
 80036f0:	6153      	str	r3, [r2, #20]
 80036f2:	4b13      	ldr	r3, [pc, #76]	; (8003740 <MX_DMA_Init+0x60>)
 80036f4:	695b      	ldr	r3, [r3, #20]
 80036f6:	f003 0301 	and.w	r3, r3, #1
 80036fa:	607b      	str	r3, [r7, #4]
 80036fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80036fe:	4b10      	ldr	r3, [pc, #64]	; (8003740 <MX_DMA_Init+0x60>)
 8003700:	695b      	ldr	r3, [r3, #20]
 8003702:	4a0f      	ldr	r2, [pc, #60]	; (8003740 <MX_DMA_Init+0x60>)
 8003704:	f043 0302 	orr.w	r3, r3, #2
 8003708:	6153      	str	r3, [r2, #20]
 800370a:	4b0d      	ldr	r3, [pc, #52]	; (8003740 <MX_DMA_Init+0x60>)
 800370c:	695b      	ldr	r3, [r3, #20]
 800370e:	f003 0302 	and.w	r3, r3, #2
 8003712:	603b      	str	r3, [r7, #0]
 8003714:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8003716:	2200      	movs	r2, #0
 8003718:	2105      	movs	r1, #5
 800371a:	200b      	movs	r0, #11
 800371c:	f007 f856 	bl	800a7cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003720:	200b      	movs	r0, #11
 8003722:	f007 f86f 	bl	800a804 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 5, 0);
 8003726:	2200      	movs	r2, #0
 8003728:	2105      	movs	r1, #5
 800372a:	2039      	movs	r0, #57	; 0x39
 800372c:	f007 f84e 	bl	800a7cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8003730:	2039      	movs	r0, #57	; 0x39
 8003732:	f007 f867 	bl	800a804 <HAL_NVIC_EnableIRQ>

}
 8003736:	bf00      	nop
 8003738:	3708      	adds	r7, #8
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	40021000 	.word	0x40021000

08003744 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b08a      	sub	sp, #40	; 0x28
 8003748:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800374a:	f107 0314 	add.w	r3, r7, #20
 800374e:	2200      	movs	r2, #0
 8003750:	601a      	str	r2, [r3, #0]
 8003752:	605a      	str	r2, [r3, #4]
 8003754:	609a      	str	r2, [r3, #8]
 8003756:	60da      	str	r2, [r3, #12]
 8003758:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800375a:	4b45      	ldr	r3, [pc, #276]	; (8003870 <MX_GPIO_Init+0x12c>)
 800375c:	695b      	ldr	r3, [r3, #20]
 800375e:	4a44      	ldr	r2, [pc, #272]	; (8003870 <MX_GPIO_Init+0x12c>)
 8003760:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003764:	6153      	str	r3, [r2, #20]
 8003766:	4b42      	ldr	r3, [pc, #264]	; (8003870 <MX_GPIO_Init+0x12c>)
 8003768:	695b      	ldr	r3, [r3, #20]
 800376a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800376e:	613b      	str	r3, [r7, #16]
 8003770:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003772:	4b3f      	ldr	r3, [pc, #252]	; (8003870 <MX_GPIO_Init+0x12c>)
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	4a3e      	ldr	r2, [pc, #248]	; (8003870 <MX_GPIO_Init+0x12c>)
 8003778:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800377c:	6153      	str	r3, [r2, #20]
 800377e:	4b3c      	ldr	r3, [pc, #240]	; (8003870 <MX_GPIO_Init+0x12c>)
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003786:	60fb      	str	r3, [r7, #12]
 8003788:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800378a:	4b39      	ldr	r3, [pc, #228]	; (8003870 <MX_GPIO_Init+0x12c>)
 800378c:	695b      	ldr	r3, [r3, #20]
 800378e:	4a38      	ldr	r2, [pc, #224]	; (8003870 <MX_GPIO_Init+0x12c>)
 8003790:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003794:	6153      	str	r3, [r2, #20]
 8003796:	4b36      	ldr	r3, [pc, #216]	; (8003870 <MX_GPIO_Init+0x12c>)
 8003798:	695b      	ldr	r3, [r3, #20]
 800379a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800379e:	60bb      	str	r3, [r7, #8]
 80037a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80037a2:	4b33      	ldr	r3, [pc, #204]	; (8003870 <MX_GPIO_Init+0x12c>)
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	4a32      	ldr	r2, [pc, #200]	; (8003870 <MX_GPIO_Init+0x12c>)
 80037a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037ac:	6153      	str	r3, [r2, #20]
 80037ae:	4b30      	ldr	r3, [pc, #192]	; (8003870 <MX_GPIO_Init+0x12c>)
 80037b0:	695b      	ldr	r3, [r3, #20]
 80037b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037b6:	607b      	str	r3, [r7, #4]
 80037b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EXTRA1_GPIO_Port, EXTRA1_Pin, GPIO_PIN_RESET);
 80037ba:	2200      	movs	r2, #0
 80037bc:	2110      	movs	r1, #16
 80037be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037c2:	f007 fc45 	bl	800b050 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EXTRA2_Pin|USB_PULLUP_Pin|EXTRA3_Pin, GPIO_PIN_RESET);
 80037c6:	2200      	movs	r2, #0
 80037c8:	f640 0114 	movw	r1, #2068	; 0x814
 80037cc:	4829      	ldr	r0, [pc, #164]	; (8003874 <MX_GPIO_Init+0x130>)
 80037ce:	f007 fc3f 	bl	800b050 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : EXTRA1_Pin */
  GPIO_InitStruct.Pin = EXTRA1_Pin;
 80037d2:	2310      	movs	r3, #16
 80037d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037d6:	2301      	movs	r3, #1
 80037d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80037da:	2302      	movs	r3, #2
 80037dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037de:	2300      	movs	r3, #0
 80037e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EXTRA1_GPIO_Port, &GPIO_InitStruct);
 80037e2:	f107 0314 	add.w	r3, r7, #20
 80037e6:	4619      	mov	r1, r3
 80037e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037ec:	f007 fab6 	bl	800ad5c <HAL_GPIO_Init>

  /*Configure GPIO pins : EXTRA2_Pin EXTRA3_Pin */
  GPIO_InitStruct.Pin = EXTRA2_Pin|EXTRA3_Pin;
 80037f0:	2314      	movs	r3, #20
 80037f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037f4:	2301      	movs	r3, #1
 80037f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80037f8:	2302      	movs	r3, #2
 80037fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037fc:	2300      	movs	r3, #0
 80037fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003800:	f107 0314 	add.w	r3, r7, #20
 8003804:	4619      	mov	r1, r3
 8003806:	481b      	ldr	r0, [pc, #108]	; (8003874 <MX_GPIO_Init+0x130>)
 8003808:	f007 faa8 	bl	800ad5c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800380c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003810:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003812:	2300      	movs	r3, #0
 8003814:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003816:	2300      	movs	r3, #0
 8003818:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800381a:	f107 0314 	add.w	r3, r7, #20
 800381e:	4619      	mov	r1, r3
 8003820:	4814      	ldr	r0, [pc, #80]	; (8003874 <MX_GPIO_Init+0x130>)
 8003822:	f007 fa9b 	bl	800ad5c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PULLUP_Pin */
  GPIO_InitStruct.Pin = USB_PULLUP_Pin;
 8003826:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800382a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800382c:	2301      	movs	r3, #1
 800382e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003830:	2300      	movs	r3, #0
 8003832:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003834:	2300      	movs	r3, #0
 8003836:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_PULLUP_GPIO_Port, &GPIO_InitStruct);
 8003838:	f107 0314 	add.w	r3, r7, #20
 800383c:	4619      	mov	r1, r3
 800383e:	480d      	ldr	r0, [pc, #52]	; (8003874 <MX_GPIO_Init+0x130>)
 8003840:	f007 fa8c 	bl	800ad5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003844:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003848:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800384a:	2302      	movs	r3, #2
 800384c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800384e:	2300      	movs	r3, #0
 8003850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003852:	2300      	movs	r3, #0
 8003854:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003856:	2300      	movs	r3, #0
 8003858:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800385a:	f107 0314 	add.w	r3, r7, #20
 800385e:	4619      	mov	r1, r3
 8003860:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003864:	f007 fa7a 	bl	800ad5c <HAL_GPIO_Init>

}
 8003868:	bf00      	nop
 800386a:	3728      	adds	r7, #40	; 0x28
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	40021000 	.word	0x40021000
 8003874:	48000400 	.word	0x48000400

08003878 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af02      	add	r7, sp, #8
 800387e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  PdmMainTask(&defaultTaskHandle, &hadc1, &hadc4, &hcan, &hrtc, &hcrc);
 8003880:	4b06      	ldr	r3, [pc, #24]	; (800389c <StartDefaultTask+0x24>)
 8003882:	9301      	str	r3, [sp, #4]
 8003884:	4b06      	ldr	r3, [pc, #24]	; (80038a0 <StartDefaultTask+0x28>)
 8003886:	9300      	str	r3, [sp, #0]
 8003888:	4b06      	ldr	r3, [pc, #24]	; (80038a4 <StartDefaultTask+0x2c>)
 800388a:	4a07      	ldr	r2, [pc, #28]	; (80038a8 <StartDefaultTask+0x30>)
 800388c:	4907      	ldr	r1, [pc, #28]	; (80038ac <StartDefaultTask+0x34>)
 800388e:	4808      	ldr	r0, [pc, #32]	; (80038b0 <StartDefaultTask+0x38>)
 8003890:	f7fd fb02 	bl	8000e98 <PdmMainTask>
  /* USER CODE END 5 */
}
 8003894:	bf00      	nop
 8003896:	3708      	adds	r7, #8
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	20002518 	.word	0x20002518
 80038a0:	200025d4 	.word	0x200025d4
 80038a4:	200024f0 	.word	0x200024f0
 80038a8:	20002418 	.word	0x20002418
 80038ac:	200023c8 	.word	0x200023c8
 80038b0:	20002658 	.word	0x20002658

080038b4 <StartI2C1Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartI2CTask */
void StartI2C1Task(void *argument)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b082      	sub	sp, #8
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartI2CTask */
  I2C1Task(&i2c1TaskHandle, &hi2c1);
 80038bc:	4903      	ldr	r1, [pc, #12]	; (80038cc <StartI2C1Task+0x18>)
 80038be:	4804      	ldr	r0, [pc, #16]	; (80038d0 <StartI2C1Task+0x1c>)
 80038c0:	f7fd fd5c 	bl	800137c <I2C1Task>
  /* USER CODE END StartI2CTask */
}
 80038c4:	bf00      	nop
 80038c6:	3708      	adds	r7, #8
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	2000253c 	.word	0x2000253c
 80038d0:	2000265c 	.word	0x2000265c

080038d4 <StartI2C2Task>:

void StartI2C2Task(void *argument)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b082      	sub	sp, #8
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartI2CTask */
  I2C2Task(&i2c2TaskHandle, &hi2c2);
 80038dc:	4903      	ldr	r1, [pc, #12]	; (80038ec <StartI2C2Task+0x18>)
 80038de:	4804      	ldr	r0, [pc, #16]	; (80038f0 <StartI2C2Task+0x1c>)
 80038e0:	f7fd fefa 	bl	80016d8 <I2C2Task>
  /* USER CODE END StartI2CTask */
}
 80038e4:	bf00      	nop
 80038e6:	3708      	adds	r7, #8
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	20002588 	.word	0x20002588
 80038f0:	20002660 	.word	0x20002660

080038f4 <StartProfetSMTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartProfetSMTask */
void StartProfetSMTask(void *argument)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartProfetSMTask */
  ProfetSMTask(&profetSMTaskHandle, &hi2c2, &hrtc);
 80038fc:	4a04      	ldr	r2, [pc, #16]	; (8003910 <StartProfetSMTask+0x1c>)
 80038fe:	4905      	ldr	r1, [pc, #20]	; (8003914 <StartProfetSMTask+0x20>)
 8003900:	4805      	ldr	r0, [pc, #20]	; (8003918 <StartProfetSMTask+0x24>)
 8003902:	f7fe f85d 	bl	80019c0 <ProfetSMTask>
  /* USER CODE END StartProfetSMTask */
}
 8003906:	bf00      	nop
 8003908:	3708      	adds	r7, #8
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	200025d4 	.word	0x200025d4
 8003914:	20002588 	.word	0x20002588
 8003918:	20002664 	.word	0x20002664

0800391c <StartCanTxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCanTxTask */
void StartCanTxTask(void *argument)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCanTxTask */
  /* Infinite loop */
  CanTxTask(&canTxTaskHandle, &hcan);
 8003924:	4903      	ldr	r1, [pc, #12]	; (8003934 <StartCanTxTask+0x18>)
 8003926:	4804      	ldr	r0, [pc, #16]	; (8003938 <StartCanTxTask+0x1c>)
 8003928:	f7fe fc3a 	bl	80021a0 <CanTxTask>
  /* USER CODE END StartCanTxTask */
}
 800392c:	bf00      	nop
 800392e:	3708      	adds	r7, #8
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}
 8003934:	200024f0 	.word	0x200024f0
 8003938:	20002668 	.word	0x20002668

0800393c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a04      	ldr	r2, [pc, #16]	; (800395c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d101      	bne.n	8003952 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800394e:	f004 fff1 	bl	8008934 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003952:	bf00      	nop
 8003954:	3708      	adds	r7, #8
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop
 800395c:	40001000 	.word	0x40001000

08003960 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003960:	b480      	push	{r7}
 8003962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __NOP();
 8003964:	bf00      	nop
  /* USER CODE END Error_Handler_Debug */
}
 8003966:	bf00      	nop
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <PdmConfig_Read>:
static uint8_t nOutNum;
static uint8_t nVirtInNum;
static uint8_t nFlasherNum;
static uint8_t nCanInputNum;

uint8_t PdmConfig_Read(I2C_HandleTypeDef* hi2c, uint8_t nAddr, PdmConfig_t* pConfig){
 8003970:	b580      	push	{r7, lr}
 8003972:	b086      	sub	sp, #24
 8003974:	af02      	add	r7, sp, #8
 8003976:	60f8      	str	r0, [r7, #12]
 8003978:	460b      	mov	r3, r1
 800397a:	607a      	str	r2, [r7, #4]
 800397c:	72fb      	strb	r3, [r7, #11]
  //Verifty that FRAM is communicating
  if(MB85RC_CheckId(hi2c, nAddr) != MB85RC_OK){
 800397e:	7afb      	ldrb	r3, [r7, #11]
 8003980:	4619      	mov	r1, r3
 8003982:	68f8      	ldr	r0, [r7, #12]
 8003984:	f003 fade 	bl	8006f44 <MB85RC_CheckId>
 8003988:	4603      	mov	r3, r0
 800398a:	2b01      	cmp	r3, #1
 800398c:	d001      	beq.n	8003992 <PdmConfig_Read+0x22>
      return 0;
 800398e:	2300      	movs	r3, #0
 8003990:	e009      	b.n	80039a6 <PdmConfig_Read+0x36>
  }

  //Takes approx. 60ms to read entire struct
  MB85RC_Read(hi2c, nAddr, 0x0, (uint8_t*)pConfig, sizeof(*pConfig));
 8003992:	7af9      	ldrb	r1, [r7, #11]
 8003994:	f640 03d4 	movw	r3, #2260	; 0x8d4
 8003998:	9300      	str	r3, [sp, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2200      	movs	r2, #0
 800399e:	68f8      	ldr	r0, [r7, #12]
 80039a0:	f003 faee 	bl	8006f80 <MB85RC_Read>

  return 1;
 80039a4:	2301      	movs	r3, #1
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3710      	adds	r7, #16
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}

080039ae <PdmConfig_Write>:

uint8_t PdmConfig_Write(I2C_HandleTypeDef* hi2c, uint8_t nAddr, PdmConfig_t* pConfig){
 80039ae:	b580      	push	{r7, lr}
 80039b0:	b086      	sub	sp, #24
 80039b2:	af02      	add	r7, sp, #8
 80039b4:	60f8      	str	r0, [r7, #12]
 80039b6:	460b      	mov	r3, r1
 80039b8:	607a      	str	r2, [r7, #4]
 80039ba:	72fb      	strb	r3, [r7, #11]
  //Verifty that FRAM is communicating
  if(MB85RC_CheckId(hi2c, nAddr) != MB85RC_OK){
 80039bc:	7afb      	ldrb	r3, [r7, #11]
 80039be:	4619      	mov	r1, r3
 80039c0:	68f8      	ldr	r0, [r7, #12]
 80039c2:	f003 fabf 	bl	8006f44 <MB85RC_CheckId>
 80039c6:	4603      	mov	r3, r0
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d001      	beq.n	80039d0 <PdmConfig_Write+0x22>
      return 0;
 80039cc:	2300      	movs	r3, #0
 80039ce:	e009      	b.n	80039e4 <PdmConfig_Write+0x36>
  }

  MB85RC_Write(hi2c, nAddr, 0x0, (uint8_t*)pConfig, sizeof(*pConfig));
 80039d0:	7af9      	ldrb	r1, [r7, #11]
 80039d2:	f640 03d4 	movw	r3, #2260	; 0x8d4
 80039d6:	9300      	str	r3, [sp, #0]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	68f8      	ldr	r0, [r7, #12]
 80039de:	f003 faec 	bl	8006fba <MB85RC_Write>

  return 1;
 80039e2:	2301      	movs	r3, #1
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3710      	adds	r7, #16
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}

080039ec <PdmConfig_Set>:

uint8_t PdmConfig_Set(PdmConfig_t* pConfig, MsgQueueRx_t* stMsgRx, osMessageQueueId_t* qMsgQueueUsbTx, osMessageQueueId_t* qMsgQueueCanTx){
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	60f8      	str	r0, [r7, #12]
 80039f4:	60b9      	str	r1, [r7, #8]
 80039f6:	607a      	str	r2, [r7, #4]
 80039f8:	603b      	str	r3, [r7, #0]

  nSend = 0;
 80039fa:	4b6a      	ldr	r3, [pc, #424]	; (8003ba4 <PdmConfig_Set+0x1b8>)
 80039fc:	2200      	movs	r2, #0
 80039fe:	701a      	strb	r2, [r3, #0]

  switch((MsgQueueRxCmd_t)stMsgRx->nRxData[0]){
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a06:	3b43      	subs	r3, #67	; 0x43
 8003a08:	2b16      	cmp	r3, #22
 8003a0a:	f201 82f2 	bhi.w	8004ff2 <PdmConfig_Set+0x1606>
 8003a0e:	a201      	add	r2, pc, #4	; (adr r2, 8003a14 <PdmConfig_Set+0x28>)
 8003a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a14:	08003a71 	.word	0x08003a71
 8003a18:	08004aa5 	.word	0x08004aa5
 8003a1c:	08004ff3 	.word	0x08004ff3
 8003a20:	08004ff3 	.word	0x08004ff3
 8003a24:	08004ff3 	.word	0x08004ff3
 8003a28:	08004839 	.word	0x08004839
 8003a2c:	08003bb5 	.word	0x08003bb5
 8003a30:	08004ff3 	.word	0x08004ff3
 8003a34:	08004ff3 	.word	0x08004ff3
 8003a38:	08003b97 	.word	0x08003b97
 8003a3c:	08004ff3 	.word	0x08004ff3
 8003a40:	08004d19 	.word	0x08004d19
 8003a44:	08003d4d 	.word	0x08003d4d
 8003a48:	080044f1 	.word	0x080044f1
 8003a4c:	08004ff3 	.word	0x08004ff3
 8003a50:	08004ff3 	.word	0x08004ff3
 8003a54:	08004ff3 	.word	0x08004ff3
 8003a58:	08004ff3 	.word	0x08004ff3
 8003a5c:	08004059 	.word	0x08004059
 8003a60:	08004fa5 	.word	0x08004fa5
 8003a64:	08004383 	.word	0x08004383
 8003a68:	08004ff3 	.word	0x08004ff3
 8003a6c:	08004693 	.word	0x08004693

    //Set CAN Settings
    // 'C'
    case MSG_RX_SET_CAN:
      if(stMsgRx->nRxLen == 5){
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a76:	2b05      	cmp	r3, #5
 8003a78:	d13c      	bne.n	8003af4 <PdmConfig_Set+0x108>

        pConfig->stDevConfig.nCanEnabled = stMsgRx->nRxData[1] & 0x01;
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003a80:	f003 0301 	and.w	r3, r3, #1
 8003a84:	b2da      	uxtb	r2, r3
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	705a      	strb	r2, [r3, #1]
        pConfig->stCanOutput.nEnabled = (stMsgRx->nRxData[1] & 0x02) >> 1;
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003a90:	105b      	asrs	r3, r3, #1
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	f003 0301 	and.w	r3, r3, #1
 8003a98:	b2da      	uxtb	r2, r3
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	f883 28cc 	strb.w	r2, [r3, #2252]	; 0x8cc
        pConfig->stDevConfig.nCanSpeed = (stMsgRx->nRxData[1] & 0xF0) >> 4;
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003aa6:	091b      	lsrs	r3, r3, #4
 8003aa8:	b2da      	uxtb	r2, r3
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	709a      	strb	r2, [r3, #2]

        pConfig->stCanOutput.nBaseId = (stMsgRx->nRxData[2] << 8) + stMsgRx->nRxData[3];
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	021b      	lsls	r3, r3, #8
 8003ab8:	b29a      	uxth	r2, r3
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	4413      	add	r3, r2
 8003ac4:	b29a      	uxth	r2, r3
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	f8a3 28ce 	strh.w	r2, [r3, #2254]	; 0x8ce
        pConfig->stCanOutput.nUpdateTime = stMsgRx->nRxData[4] * 100;
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	0092      	lsls	r2, r2, #2
 8003ad8:	4413      	add	r3, r2
 8003ada:	461a      	mov	r2, r3
 8003adc:	0091      	lsls	r1, r2, #2
 8003ade:	461a      	mov	r2, r3
 8003ae0:	460b      	mov	r3, r1
 8003ae2:	4413      	add	r3, r2
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	b29a      	uxth	r2, r3
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f8a3 28d0 	strh.w	r2, [r3, #2256]	; 0x8d0
        nSend = 1;
 8003aee:	4b2d      	ldr	r3, [pc, #180]	; (8003ba4 <PdmConfig_Set+0x1b8>)
 8003af0:	2201      	movs	r2, #1
 8003af2:	701a      	strb	r2, [r3, #0]
      }

      if((stMsgRx->nRxLen == 1) || (nSend)){
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d004      	beq.n	8003b08 <PdmConfig_Set+0x11c>
 8003afe:	4b29      	ldr	r3, [pc, #164]	; (8003ba4 <PdmConfig_Set+0x1b8>)
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	f001 8277 	beq.w	8004ff6 <PdmConfig_Set+0x160a>
        stMsgUsbTx.nTxLen = 5;
 8003b08:	4b27      	ldr	r3, [pc, #156]	; (8003ba8 <PdmConfig_Set+0x1bc>)
 8003b0a:	2205      	movs	r2, #5
 8003b0c:	721a      	strb	r2, [r3, #8]
        stMsgCanTx.stTxHeader.DLC = 5;
 8003b0e:	4b27      	ldr	r3, [pc, #156]	; (8003bac <PdmConfig_Set+0x1c0>)
 8003b10:	2205      	movs	r2, #5
 8003b12:	611a      	str	r2, [r3, #16]

        stMsgUsbTx.nTxData[0] = MSG_TX_SET_CAN;
 8003b14:	4b24      	ldr	r3, [pc, #144]	; (8003ba8 <PdmConfig_Set+0x1bc>)
 8003b16:	2263      	movs	r2, #99	; 0x63
 8003b18:	701a      	strb	r2, [r3, #0]
        stMsgUsbTx.nTxData[1] = ((pConfig->stDevConfig.nCanSpeed & 0x0F) << 4) + ((pConfig->stCanOutput.nEnabled & 0x01) << 1) + (pConfig->stDevConfig.nCanEnabled & 0x01);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	789b      	ldrb	r3, [r3, #2]
 8003b1e:	011b      	lsls	r3, r3, #4
 8003b20:	b2da      	uxtb	r2, r3
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f893 38cc 	ldrb.w	r3, [r3, #2252]	; 0x8cc
 8003b28:	005b      	lsls	r3, r3, #1
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	f003 0302 	and.w	r3, r3, #2
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	4413      	add	r3, r2
 8003b34:	b2da      	uxtb	r2, r3
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	785b      	ldrb	r3, [r3, #1]
 8003b3a:	f003 0301 	and.w	r3, r3, #1
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	4413      	add	r3, r2
 8003b42:	b2da      	uxtb	r2, r3
 8003b44:	4b18      	ldr	r3, [pc, #96]	; (8003ba8 <PdmConfig_Set+0x1bc>)
 8003b46:	705a      	strb	r2, [r3, #1]
        stMsgUsbTx.nTxData[2] = (uint8_t)((pConfig->stCanOutput.nBaseId & 0xFF00) >> 8);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f8b3 38ce 	ldrh.w	r3, [r3, #2254]	; 0x8ce
 8003b4e:	0a1b      	lsrs	r3, r3, #8
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	b2da      	uxtb	r2, r3
 8003b54:	4b14      	ldr	r3, [pc, #80]	; (8003ba8 <PdmConfig_Set+0x1bc>)
 8003b56:	709a      	strb	r2, [r3, #2]
        stMsgUsbTx.nTxData[3] = (uint8_t)(pConfig->stCanOutput.nBaseId & 0x00FF);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f8b3 38ce 	ldrh.w	r3, [r3, #2254]	; 0x8ce
 8003b5e:	b2da      	uxtb	r2, r3
 8003b60:	4b11      	ldr	r3, [pc, #68]	; (8003ba8 <PdmConfig_Set+0x1bc>)
 8003b62:	70da      	strb	r2, [r3, #3]
        stMsgUsbTx.nTxData[4] = (uint8_t)((pConfig->stCanOutput.nUpdateTime) / 100);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f8b3 38d0 	ldrh.w	r3, [r3, #2256]	; 0x8d0
 8003b6a:	4a11      	ldr	r2, [pc, #68]	; (8003bb0 <PdmConfig_Set+0x1c4>)
 8003b6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b70:	095b      	lsrs	r3, r3, #5
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	b2da      	uxtb	r2, r3
 8003b76:	4b0c      	ldr	r3, [pc, #48]	; (8003ba8 <PdmConfig_Set+0x1bc>)
 8003b78:	711a      	strb	r2, [r3, #4]
        stMsgUsbTx.nTxData[5] = 0;
 8003b7a:	4b0b      	ldr	r3, [pc, #44]	; (8003ba8 <PdmConfig_Set+0x1bc>)
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	715a      	strb	r2, [r3, #5]
        stMsgUsbTx.nTxData[6] = 0;
 8003b80:	4b09      	ldr	r3, [pc, #36]	; (8003ba8 <PdmConfig_Set+0x1bc>)
 8003b82:	2200      	movs	r2, #0
 8003b84:	719a      	strb	r2, [r3, #6]
        stMsgUsbTx.nTxData[7] = 0;
 8003b86:	4b08      	ldr	r3, [pc, #32]	; (8003ba8 <PdmConfig_Set+0x1bc>)
 8003b88:	2200      	movs	r2, #0
 8003b8a:	71da      	strb	r2, [r3, #7]
        nSend = 1;
 8003b8c:	4b05      	ldr	r3, [pc, #20]	; (8003ba4 <PdmConfig_Set+0x1b8>)
 8003b8e:	2201      	movs	r2, #1
 8003b90:	701a      	strb	r2, [r3, #0]
      }
    break;
 8003b92:	f001 ba30 	b.w	8004ff6 <PdmConfig_Set+0x160a>
    // 'L'
    case MSG_RX_SET_LOGGING:
      if(stMsgRx->nRxLen == 3){
        //TODO:Send response
      }
      if((stMsgRx->nRxLen == 1) || (nSend)){
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b9c:	2b01      	cmp	r3, #1

      }
    break;
 8003b9e:	f001 ba48 	b.w	8005032 <PdmConfig_Set+0x1646>
 8003ba2:	bf00      	nop
 8003ba4:	20002698 	.word	0x20002698
 8003ba8:	2000266c 	.word	0x2000266c
 8003bac:	20002678 	.word	0x20002678
 8003bb0:	51eb851f 	.word	0x51eb851f

    //Set Input Settings
    // 'I'
    case MSG_RX_SET_INPUTS:
      if(stMsgRx->nRxLen == 3){
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003bba:	2b03      	cmp	r3, #3
 8003bbc:	d14e      	bne.n	8003c5c <PdmConfig_Set+0x270>
        nInNum = (stMsgRx->nRxData[1] & 0xF0) >> 4;
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003bc4:	091b      	lsrs	r3, r3, #4
 8003bc6:	b2da      	uxtb	r2, r3
 8003bc8:	4b5b      	ldr	r3, [pc, #364]	; (8003d38 <PdmConfig_Set+0x34c>)
 8003bca:	701a      	strb	r2, [r3, #0]
        if(nInNum < PDM_NUM_INPUTS){
 8003bcc:	4b5a      	ldr	r3, [pc, #360]	; (8003d38 <PdmConfig_Set+0x34c>)
 8003bce:	781b      	ldrb	r3, [r3, #0]
 8003bd0:	2b05      	cmp	r3, #5
 8003bd2:	d843      	bhi.n	8003c5c <PdmConfig_Set+0x270>
          pConfig->stInput[nInNum].nEnabled = (stMsgRx->nRxData[1] & 0x01);
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003bda:	4a57      	ldr	r2, [pc, #348]	; (8003d38 <PdmConfig_Set+0x34c>)
 8003bdc:	7812      	ldrb	r2, [r2, #0]
 8003bde:	4611      	mov	r1, r2
 8003be0:	f003 0301 	and.w	r3, r3, #1
 8003be4:	b2d8      	uxtb	r0, r3
 8003be6:	68fa      	ldr	r2, [r7, #12]
 8003be8:	460b      	mov	r3, r1
 8003bea:	00db      	lsls	r3, r3, #3
 8003bec:	1a5b      	subs	r3, r3, r1
 8003bee:	009b      	lsls	r3, r3, #2
 8003bf0:	4413      	add	r3, r2
 8003bf2:	3308      	adds	r3, #8
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	701a      	strb	r2, [r3, #0]
          pConfig->stInput[nInNum].eMode = (stMsgRx->nRxData[1] & 0x06) >> 1;
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003bfe:	105b      	asrs	r3, r3, #1
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	4a4d      	ldr	r2, [pc, #308]	; (8003d38 <PdmConfig_Set+0x34c>)
 8003c04:	7812      	ldrb	r2, [r2, #0]
 8003c06:	4611      	mov	r1, r2
 8003c08:	f003 0303 	and.w	r3, r3, #3
 8003c0c:	b2d8      	uxtb	r0, r3
 8003c0e:	68fa      	ldr	r2, [r7, #12]
 8003c10:	460b      	mov	r3, r1
 8003c12:	00db      	lsls	r3, r3, #3
 8003c14:	1a5b      	subs	r3, r3, r1
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	4413      	add	r3, r2
 8003c1a:	3310      	adds	r3, #16
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	701a      	strb	r2, [r3, #0]
          //TODO:Include binary on level on V3 PCB
          //pConfig->stInput[nInNum].nOnLevel = (stMsgRx->nRxData[1] & 0x08) >> 3;
          pConfig->stInput[nInNum].nDebounceTime = stMsgRx->nRxData[2] * 100;
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003c26:	b29a      	uxth	r2, r3
 8003c28:	4b43      	ldr	r3, [pc, #268]	; (8003d38 <PdmConfig_Set+0x34c>)
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	4619      	mov	r1, r3
 8003c2e:	4613      	mov	r3, r2
 8003c30:	461a      	mov	r2, r3
 8003c32:	0092      	lsls	r2, r2, #2
 8003c34:	4413      	add	r3, r2
 8003c36:	461a      	mov	r2, r3
 8003c38:	0090      	lsls	r0, r2, #2
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	4413      	add	r3, r2
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	b298      	uxth	r0, r3
 8003c44:	68fa      	ldr	r2, [r7, #12]
 8003c46:	460b      	mov	r3, r1
 8003c48:	00db      	lsls	r3, r3, #3
 8003c4a:	1a5b      	subs	r3, r3, r1
 8003c4c:	009b      	lsls	r3, r3, #2
 8003c4e:	4413      	add	r3, r2
 8003c50:	3322      	adds	r3, #34	; 0x22
 8003c52:	4602      	mov	r2, r0
 8003c54:	801a      	strh	r2, [r3, #0]
          nSend = 1;
 8003c56:	4b39      	ldr	r3, [pc, #228]	; (8003d3c <PdmConfig_Set+0x350>)
 8003c58:	2201      	movs	r2, #1
 8003c5a:	701a      	strb	r2, [r3, #0]
        }
      }

      if(stMsgRx->nRxLen == 2){
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d10d      	bne.n	8003c82 <PdmConfig_Set+0x296>
        nInNum = (stMsgRx->nRxData[1] & 0xF0) >> 4;
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003c6c:	091b      	lsrs	r3, r3, #4
 8003c6e:	b2da      	uxtb	r2, r3
 8003c70:	4b31      	ldr	r3, [pc, #196]	; (8003d38 <PdmConfig_Set+0x34c>)
 8003c72:	701a      	strb	r2, [r3, #0]
        if(nInNum < PDM_NUM_INPUTS){
 8003c74:	4b30      	ldr	r3, [pc, #192]	; (8003d38 <PdmConfig_Set+0x34c>)
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	2b05      	cmp	r3, #5
 8003c7a:	d802      	bhi.n	8003c82 <PdmConfig_Set+0x296>
          nSend = 1;
 8003c7c:	4b2f      	ldr	r3, [pc, #188]	; (8003d3c <PdmConfig_Set+0x350>)
 8003c7e:	2201      	movs	r2, #1
 8003c80:	701a      	strb	r2, [r3, #0]
        }
      }

      if(nSend){
 8003c82:	4b2e      	ldr	r3, [pc, #184]	; (8003d3c <PdmConfig_Set+0x350>)
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	f001 81b7 	beq.w	8004ffa <PdmConfig_Set+0x160e>
        stMsgUsbTx.nTxLen = 3;
 8003c8c:	4b2c      	ldr	r3, [pc, #176]	; (8003d40 <PdmConfig_Set+0x354>)
 8003c8e:	2203      	movs	r2, #3
 8003c90:	721a      	strb	r2, [r3, #8]
        stMsgCanTx.stTxHeader.DLC = 3;
 8003c92:	4b2c      	ldr	r3, [pc, #176]	; (8003d44 <PdmConfig_Set+0x358>)
 8003c94:	2203      	movs	r2, #3
 8003c96:	611a      	str	r2, [r3, #16]

        stMsgUsbTx.nTxData[0] = MSG_TX_SET_INPUTS;
 8003c98:	4b29      	ldr	r3, [pc, #164]	; (8003d40 <PdmConfig_Set+0x354>)
 8003c9a:	2269      	movs	r2, #105	; 0x69
 8003c9c:	701a      	strb	r2, [r3, #0]
        //TODO:Add binary On Level on V3 PCB
        stMsgUsbTx.nTxData[1] = ((nInNum & 0x0F) << 4) + ((pConfig->stInput[nInNum].eMode & 0x03) << 2) + (pConfig->stInput[nInNum].nEnabled & 0x01);
 8003c9e:	4b26      	ldr	r3, [pc, #152]	; (8003d38 <PdmConfig_Set+0x34c>)
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	011b      	lsls	r3, r3, #4
 8003ca4:	b2da      	uxtb	r2, r3
 8003ca6:	4b24      	ldr	r3, [pc, #144]	; (8003d38 <PdmConfig_Set+0x34c>)
 8003ca8:	781b      	ldrb	r3, [r3, #0]
 8003caa:	4618      	mov	r0, r3
 8003cac:	68f9      	ldr	r1, [r7, #12]
 8003cae:	4603      	mov	r3, r0
 8003cb0:	00db      	lsls	r3, r3, #3
 8003cb2:	1a1b      	subs	r3, r3, r0
 8003cb4:	009b      	lsls	r3, r3, #2
 8003cb6:	440b      	add	r3, r1
 8003cb8:	3310      	adds	r3, #16
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	f003 030c 	and.w	r3, r3, #12
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	4413      	add	r3, r2
 8003cc8:	b2da      	uxtb	r2, r3
 8003cca:	4b1b      	ldr	r3, [pc, #108]	; (8003d38 <PdmConfig_Set+0x34c>)
 8003ccc:	781b      	ldrb	r3, [r3, #0]
 8003cce:	4618      	mov	r0, r3
 8003cd0:	68f9      	ldr	r1, [r7, #12]
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	00db      	lsls	r3, r3, #3
 8003cd6:	1a1b      	subs	r3, r3, r0
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	440b      	add	r3, r1
 8003cdc:	3308      	adds	r3, #8
 8003cde:	781b      	ldrb	r3, [r3, #0]
 8003ce0:	f003 0301 	and.w	r3, r3, #1
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	4413      	add	r3, r2
 8003ce8:	b2da      	uxtb	r2, r3
 8003cea:	4b15      	ldr	r3, [pc, #84]	; (8003d40 <PdmConfig_Set+0x354>)
 8003cec:	705a      	strb	r2, [r3, #1]
        stMsgUsbTx.nTxData[2] = (uint8_t)(pConfig->stInput[nInNum].nDebounceTime / 100);
 8003cee:	4b12      	ldr	r3, [pc, #72]	; (8003d38 <PdmConfig_Set+0x34c>)
 8003cf0:	781b      	ldrb	r3, [r3, #0]
 8003cf2:	4619      	mov	r1, r3
 8003cf4:	68fa      	ldr	r2, [r7, #12]
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	00db      	lsls	r3, r3, #3
 8003cfa:	1a5b      	subs	r3, r3, r1
 8003cfc:	009b      	lsls	r3, r3, #2
 8003cfe:	4413      	add	r3, r2
 8003d00:	3322      	adds	r3, #34	; 0x22
 8003d02:	881b      	ldrh	r3, [r3, #0]
 8003d04:	4a10      	ldr	r2, [pc, #64]	; (8003d48 <PdmConfig_Set+0x35c>)
 8003d06:	fba2 2303 	umull	r2, r3, r2, r3
 8003d0a:	095b      	lsrs	r3, r3, #5
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	b2da      	uxtb	r2, r3
 8003d10:	4b0b      	ldr	r3, [pc, #44]	; (8003d40 <PdmConfig_Set+0x354>)
 8003d12:	709a      	strb	r2, [r3, #2]
        stMsgUsbTx.nTxData[3] = 0;
 8003d14:	4b0a      	ldr	r3, [pc, #40]	; (8003d40 <PdmConfig_Set+0x354>)
 8003d16:	2200      	movs	r2, #0
 8003d18:	70da      	strb	r2, [r3, #3]
        stMsgUsbTx.nTxData[4] = 0;
 8003d1a:	4b09      	ldr	r3, [pc, #36]	; (8003d40 <PdmConfig_Set+0x354>)
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	711a      	strb	r2, [r3, #4]
        stMsgUsbTx.nTxData[5] = 0;
 8003d20:	4b07      	ldr	r3, [pc, #28]	; (8003d40 <PdmConfig_Set+0x354>)
 8003d22:	2200      	movs	r2, #0
 8003d24:	715a      	strb	r2, [r3, #5]
        stMsgUsbTx.nTxData[6] = 0;
 8003d26:	4b06      	ldr	r3, [pc, #24]	; (8003d40 <PdmConfig_Set+0x354>)
 8003d28:	2200      	movs	r2, #0
 8003d2a:	719a      	strb	r2, [r3, #6]
        stMsgUsbTx.nTxData[7] = 0;
 8003d2c:	4b04      	ldr	r3, [pc, #16]	; (8003d40 <PdmConfig_Set+0x354>)
 8003d2e:	2200      	movs	r2, #0
 8003d30:	71da      	strb	r2, [r3, #7]
      }

    break;
 8003d32:	f001 b962 	b.w	8004ffa <PdmConfig_Set+0x160e>
 8003d36:	bf00      	nop
 8003d38:	20002699 	.word	0x20002699
 8003d3c:	20002698 	.word	0x20002698
 8003d40:	2000266c 	.word	0x2000266c
 8003d44:	20002678 	.word	0x20002678
 8003d48:	51eb851f 	.word	0x51eb851f

    //Set Output Settings
    // 'O'
    case MSG_RX_SET_OUTPUTS:
      if(stMsgRx->nRxLen == 8){
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003d52:	2b08      	cmp	r3, #8
 8003d54:	f040 80bb 	bne.w	8003ece <PdmConfig_Set+0x4e2>
        nOutNum = (stMsgRx->nRxData[1] & 0xF0) >> 4;
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003d5e:	091b      	lsrs	r3, r3, #4
 8003d60:	b2da      	uxtb	r2, r3
 8003d62:	4bb7      	ldr	r3, [pc, #732]	; (8004040 <PdmConfig_Set+0x654>)
 8003d64:	701a      	strb	r2, [r3, #0]
        if(nOutNum < PDM_NUM_OUTPUTS){
 8003d66:	4bb6      	ldr	r3, [pc, #728]	; (8004040 <PdmConfig_Set+0x654>)
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	2b0b      	cmp	r3, #11
 8003d6c:	f200 80af 	bhi.w	8003ece <PdmConfig_Set+0x4e2>
          pConfig->stOutput[nOutNum].nEnabled = (stMsgRx->nRxData[1] & 0x01);
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003d76:	4ab2      	ldr	r2, [pc, #712]	; (8004040 <PdmConfig_Set+0x654>)
 8003d78:	7812      	ldrb	r2, [r2, #0]
 8003d7a:	4611      	mov	r1, r2
 8003d7c:	f003 0301 	and.w	r3, r3, #1
 8003d80:	b2d8      	uxtb	r0, r3
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	460b      	mov	r3, r1
 8003d86:	005b      	lsls	r3, r3, #1
 8003d88:	440b      	add	r3, r1
 8003d8a:	00db      	lsls	r3, r3, #3
 8003d8c:	4413      	add	r3, r2
 8003d8e:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 8003d92:	4602      	mov	r2, r0
 8003d94:	701a      	strb	r2, [r3, #0]
          pConfig->stOutput[nOutNum].nInput = stMsgRx->nRxData[2];
 8003d96:	4baa      	ldr	r3, [pc, #680]	; (8004040 <PdmConfig_Set+0x654>)
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	4619      	mov	r1, r3
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	f893 0022 	ldrb.w	r0, [r3, #34]	; 0x22
 8003da2:	68fa      	ldr	r2, [r7, #12]
 8003da4:	460b      	mov	r3, r1
 8003da6:	005b      	lsls	r3, r3, #1
 8003da8:	440b      	add	r3, r1
 8003daa:	00db      	lsls	r3, r3, #3
 8003dac:	4413      	add	r3, r2
 8003dae:	f203 33d1 	addw	r3, r3, #977	; 0x3d1
 8003db2:	4602      	mov	r2, r0
 8003db4:	701a      	strb	r2, [r3, #0]
          pConfig->stOutput[nOutNum].nCurrentLimit = stMsgRx->nRxData[3] / 10;
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003dbc:	4aa1      	ldr	r2, [pc, #644]	; (8004044 <PdmConfig_Set+0x658>)
 8003dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc2:	08db      	lsrs	r3, r3, #3
 8003dc4:	b2da      	uxtb	r2, r3
 8003dc6:	4b9e      	ldr	r3, [pc, #632]	; (8004040 <PdmConfig_Set+0x654>)
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	4619      	mov	r1, r3
 8003dcc:	b290      	uxth	r0, r2
 8003dce:	68fa      	ldr	r2, [r7, #12]
 8003dd0:	460b      	mov	r3, r1
 8003dd2:	005b      	lsls	r3, r3, #1
 8003dd4:	440b      	add	r3, r1
 8003dd6:	00db      	lsls	r3, r3, #3
 8003dd8:	4413      	add	r3, r2
 8003dda:	f203 33da 	addw	r3, r3, #986	; 0x3da
 8003dde:	4602      	mov	r2, r0
 8003de0:	801a      	strh	r2, [r3, #0]
          pConfig->stOutput[nOutNum].eResetMode = (stMsgRx->nRxData[4] & 0x0F);
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003de8:	4a95      	ldr	r2, [pc, #596]	; (8004040 <PdmConfig_Set+0x654>)
 8003dea:	7812      	ldrb	r2, [r2, #0]
 8003dec:	4611      	mov	r1, r2
 8003dee:	f003 030f 	and.w	r3, r3, #15
 8003df2:	b2d8      	uxtb	r0, r3
 8003df4:	68fa      	ldr	r2, [r7, #12]
 8003df6:	460b      	mov	r3, r1
 8003df8:	005b      	lsls	r3, r3, #1
 8003dfa:	440b      	add	r3, r1
 8003dfc:	00db      	lsls	r3, r3, #3
 8003dfe:	4413      	add	r3, r2
 8003e00:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 8003e04:	4602      	mov	r2, r0
 8003e06:	701a      	strb	r2, [r3, #0]
          pConfig->stOutput[nOutNum].nResetLimit = (stMsgRx->nRxData[4] & 0xF0) >> 4;
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003e0e:	4a8c      	ldr	r2, [pc, #560]	; (8004040 <PdmConfig_Set+0x654>)
 8003e10:	7812      	ldrb	r2, [r2, #0]
 8003e12:	4611      	mov	r1, r2
 8003e14:	091b      	lsrs	r3, r3, #4
 8003e16:	b2d8      	uxtb	r0, r3
 8003e18:	68fa      	ldr	r2, [r7, #12]
 8003e1a:	460b      	mov	r3, r1
 8003e1c:	005b      	lsls	r3, r3, #1
 8003e1e:	440b      	add	r3, r1
 8003e20:	00db      	lsls	r3, r3, #3
 8003e22:	4413      	add	r3, r2
 8003e24:	f503 7379 	add.w	r3, r3, #996	; 0x3e4
 8003e28:	4602      	mov	r2, r0
 8003e2a:	701a      	strb	r2, [r3, #0]
          pConfig->stOutput[nOutNum].nResetTime = stMsgRx->nRxData[5] * 100;
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003e32:	b29a      	uxth	r2, r3
 8003e34:	4b82      	ldr	r3, [pc, #520]	; (8004040 <PdmConfig_Set+0x654>)
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	4619      	mov	r1, r3
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	0092      	lsls	r2, r2, #2
 8003e40:	4413      	add	r3, r2
 8003e42:	461a      	mov	r2, r3
 8003e44:	0090      	lsls	r0, r2, #2
 8003e46:	461a      	mov	r2, r3
 8003e48:	4603      	mov	r3, r0
 8003e4a:	4413      	add	r3, r2
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	b298      	uxth	r0, r3
 8003e50:	68fa      	ldr	r2, [r7, #12]
 8003e52:	460b      	mov	r3, r1
 8003e54:	005b      	lsls	r3, r3, #1
 8003e56:	440b      	add	r3, r1
 8003e58:	00db      	lsls	r3, r3, #3
 8003e5a:	4413      	add	r3, r2
 8003e5c:	f203 33e2 	addw	r3, r3, #994	; 0x3e2
 8003e60:	4602      	mov	r2, r0
 8003e62:	801a      	strh	r2, [r3, #0]
          pConfig->stOutput[nOutNum].nInrushLimit = stMsgRx->nRxData[6] / 10;
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003e6a:	4a76      	ldr	r2, [pc, #472]	; (8004044 <PdmConfig_Set+0x658>)
 8003e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e70:	08db      	lsrs	r3, r3, #3
 8003e72:	b2da      	uxtb	r2, r3
 8003e74:	4b72      	ldr	r3, [pc, #456]	; (8004040 <PdmConfig_Set+0x654>)
 8003e76:	781b      	ldrb	r3, [r3, #0]
 8003e78:	4619      	mov	r1, r3
 8003e7a:	b290      	uxth	r0, r2
 8003e7c:	68fa      	ldr	r2, [r7, #12]
 8003e7e:	460b      	mov	r3, r1
 8003e80:	005b      	lsls	r3, r3, #1
 8003e82:	440b      	add	r3, r1
 8003e84:	00db      	lsls	r3, r3, #3
 8003e86:	4413      	add	r3, r2
 8003e88:	f503 7377 	add.w	r3, r3, #988	; 0x3dc
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	801a      	strh	r2, [r3, #0]
          pConfig->stOutput[nOutNum].nInrushTime = stMsgRx->nRxData[7] * 100;
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003e96:	b29a      	uxth	r2, r3
 8003e98:	4b69      	ldr	r3, [pc, #420]	; (8004040 <PdmConfig_Set+0x654>)
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	461a      	mov	r2, r3
 8003ea2:	0092      	lsls	r2, r2, #2
 8003ea4:	4413      	add	r3, r2
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	0090      	lsls	r0, r2, #2
 8003eaa:	461a      	mov	r2, r3
 8003eac:	4603      	mov	r3, r0
 8003eae:	4413      	add	r3, r2
 8003eb0:	009b      	lsls	r3, r3, #2
 8003eb2:	b298      	uxth	r0, r3
 8003eb4:	68fa      	ldr	r2, [r7, #12]
 8003eb6:	460b      	mov	r3, r1
 8003eb8:	005b      	lsls	r3, r3, #1
 8003eba:	440b      	add	r3, r1
 8003ebc:	00db      	lsls	r3, r3, #3
 8003ebe:	4413      	add	r3, r2
 8003ec0:	f203 33de 	addw	r3, r3, #990	; 0x3de
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	801a      	strh	r2, [r3, #0]
          nSend = 1;
 8003ec8:	4b5f      	ldr	r3, [pc, #380]	; (8004048 <PdmConfig_Set+0x65c>)
 8003eca:	2201      	movs	r2, #1
 8003ecc:	701a      	strb	r2, [r3, #0]
        }
      }

      if(stMsgRx->nRxLen == 2){
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d10d      	bne.n	8003ef4 <PdmConfig_Set+0x508>
        nOutNum = (stMsgRx->nRxData[1] & 0xF0) >> 4;
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003ede:	091b      	lsrs	r3, r3, #4
 8003ee0:	b2da      	uxtb	r2, r3
 8003ee2:	4b57      	ldr	r3, [pc, #348]	; (8004040 <PdmConfig_Set+0x654>)
 8003ee4:	701a      	strb	r2, [r3, #0]
        if(nOutNum < PDM_NUM_OUTPUTS){
 8003ee6:	4b56      	ldr	r3, [pc, #344]	; (8004040 <PdmConfig_Set+0x654>)
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	2b0b      	cmp	r3, #11
 8003eec:	d802      	bhi.n	8003ef4 <PdmConfig_Set+0x508>
          nSend = 1;
 8003eee:	4b56      	ldr	r3, [pc, #344]	; (8004048 <PdmConfig_Set+0x65c>)
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	701a      	strb	r2, [r3, #0]
        }
      }

      if(nSend){
 8003ef4:	4b54      	ldr	r3, [pc, #336]	; (8004048 <PdmConfig_Set+0x65c>)
 8003ef6:	781b      	ldrb	r3, [r3, #0]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	f001 8080 	beq.w	8004ffe <PdmConfig_Set+0x1612>
        stMsgUsbTx.nTxLen = 8;
 8003efe:	4b53      	ldr	r3, [pc, #332]	; (800404c <PdmConfig_Set+0x660>)
 8003f00:	2208      	movs	r2, #8
 8003f02:	721a      	strb	r2, [r3, #8]
        stMsgCanTx.stTxHeader.DLC = 8;
 8003f04:	4b52      	ldr	r3, [pc, #328]	; (8004050 <PdmConfig_Set+0x664>)
 8003f06:	2208      	movs	r2, #8
 8003f08:	611a      	str	r2, [r3, #16]

        stMsgUsbTx.nTxData[0] = MSG_TX_SET_OUTPUTS;
 8003f0a:	4b50      	ldr	r3, [pc, #320]	; (800404c <PdmConfig_Set+0x660>)
 8003f0c:	226f      	movs	r2, #111	; 0x6f
 8003f0e:	701a      	strb	r2, [r3, #0]
        stMsgUsbTx.nTxData[1] = ((nOutNum & 0x0F) << 4) + (pConfig->stOutput[nOutNum].nEnabled & 0x01);
 8003f10:	4b4b      	ldr	r3, [pc, #300]	; (8004040 <PdmConfig_Set+0x654>)
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	011b      	lsls	r3, r3, #4
 8003f16:	b2da      	uxtb	r2, r3
 8003f18:	4b49      	ldr	r3, [pc, #292]	; (8004040 <PdmConfig_Set+0x654>)
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	68f9      	ldr	r1, [r7, #12]
 8003f20:	4603      	mov	r3, r0
 8003f22:	005b      	lsls	r3, r3, #1
 8003f24:	4403      	add	r3, r0
 8003f26:	00db      	lsls	r3, r3, #3
 8003f28:	440b      	add	r3, r1
 8003f2a:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	f003 0301 	and.w	r3, r3, #1
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	4413      	add	r3, r2
 8003f38:	b2da      	uxtb	r2, r3
 8003f3a:	4b44      	ldr	r3, [pc, #272]	; (800404c <PdmConfig_Set+0x660>)
 8003f3c:	705a      	strb	r2, [r3, #1]
        stMsgUsbTx.nTxData[2] = pConfig->stOutput[nOutNum].nInput;
 8003f3e:	4b40      	ldr	r3, [pc, #256]	; (8004040 <PdmConfig_Set+0x654>)
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	4619      	mov	r1, r3
 8003f44:	68fa      	ldr	r2, [r7, #12]
 8003f46:	460b      	mov	r3, r1
 8003f48:	005b      	lsls	r3, r3, #1
 8003f4a:	440b      	add	r3, r1
 8003f4c:	00db      	lsls	r3, r3, #3
 8003f4e:	4413      	add	r3, r2
 8003f50:	f203 33d1 	addw	r3, r3, #977	; 0x3d1
 8003f54:	781a      	ldrb	r2, [r3, #0]
 8003f56:	4b3d      	ldr	r3, [pc, #244]	; (800404c <PdmConfig_Set+0x660>)
 8003f58:	709a      	strb	r2, [r3, #2]
        stMsgUsbTx.nTxData[3] = (uint8_t)(pConfig->stOutput[nOutNum].nCurrentLimit * 10);
 8003f5a:	4b39      	ldr	r3, [pc, #228]	; (8004040 <PdmConfig_Set+0x654>)
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	4619      	mov	r1, r3
 8003f60:	68fa      	ldr	r2, [r7, #12]
 8003f62:	460b      	mov	r3, r1
 8003f64:	005b      	lsls	r3, r3, #1
 8003f66:	440b      	add	r3, r1
 8003f68:	00db      	lsls	r3, r3, #3
 8003f6a:	4413      	add	r3, r2
 8003f6c:	f203 33da 	addw	r3, r3, #986	; 0x3da
 8003f70:	881b      	ldrh	r3, [r3, #0]
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	461a      	mov	r2, r3
 8003f76:	0092      	lsls	r2, r2, #2
 8003f78:	4413      	add	r3, r2
 8003f7a:	005b      	lsls	r3, r3, #1
 8003f7c:	b2da      	uxtb	r2, r3
 8003f7e:	4b33      	ldr	r3, [pc, #204]	; (800404c <PdmConfig_Set+0x660>)
 8003f80:	70da      	strb	r2, [r3, #3]
        stMsgUsbTx.nTxData[4] = ((pConfig->stOutput[nOutNum].nResetLimit & 0x0F) << 4) + (pConfig->stOutput[nOutNum].eResetMode & 0x0F);
 8003f82:	4b2f      	ldr	r3, [pc, #188]	; (8004040 <PdmConfig_Set+0x654>)
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	4619      	mov	r1, r3
 8003f88:	68fa      	ldr	r2, [r7, #12]
 8003f8a:	460b      	mov	r3, r1
 8003f8c:	005b      	lsls	r3, r3, #1
 8003f8e:	440b      	add	r3, r1
 8003f90:	00db      	lsls	r3, r3, #3
 8003f92:	4413      	add	r3, r2
 8003f94:	f503 7379 	add.w	r3, r3, #996	; 0x3e4
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	011b      	lsls	r3, r3, #4
 8003f9c:	b2da      	uxtb	r2, r3
 8003f9e:	4b28      	ldr	r3, [pc, #160]	; (8004040 <PdmConfig_Set+0x654>)
 8003fa0:	781b      	ldrb	r3, [r3, #0]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	68f9      	ldr	r1, [r7, #12]
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	005b      	lsls	r3, r3, #1
 8003faa:	4403      	add	r3, r0
 8003fac:	00db      	lsls	r3, r3, #3
 8003fae:	440b      	add	r3, r1
 8003fb0:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 8003fb4:	781b      	ldrb	r3, [r3, #0]
 8003fb6:	f003 030f 	and.w	r3, r3, #15
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	4413      	add	r3, r2
 8003fbe:	b2da      	uxtb	r2, r3
 8003fc0:	4b22      	ldr	r3, [pc, #136]	; (800404c <PdmConfig_Set+0x660>)
 8003fc2:	711a      	strb	r2, [r3, #4]
        stMsgUsbTx.nTxData[5] = (uint8_t)(pConfig->stOutput[nOutNum].nResetTime / 100);
 8003fc4:	4b1e      	ldr	r3, [pc, #120]	; (8004040 <PdmConfig_Set+0x654>)
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	4619      	mov	r1, r3
 8003fca:	68fa      	ldr	r2, [r7, #12]
 8003fcc:	460b      	mov	r3, r1
 8003fce:	005b      	lsls	r3, r3, #1
 8003fd0:	440b      	add	r3, r1
 8003fd2:	00db      	lsls	r3, r3, #3
 8003fd4:	4413      	add	r3, r2
 8003fd6:	f203 33e2 	addw	r3, r3, #994	; 0x3e2
 8003fda:	881b      	ldrh	r3, [r3, #0]
 8003fdc:	4a1d      	ldr	r2, [pc, #116]	; (8004054 <PdmConfig_Set+0x668>)
 8003fde:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe2:	095b      	lsrs	r3, r3, #5
 8003fe4:	b29b      	uxth	r3, r3
 8003fe6:	b2da      	uxtb	r2, r3
 8003fe8:	4b18      	ldr	r3, [pc, #96]	; (800404c <PdmConfig_Set+0x660>)
 8003fea:	715a      	strb	r2, [r3, #5]
        stMsgUsbTx.nTxData[6] = (uint8_t)(pConfig->stOutput[nOutNum].nInrushLimit * 10);
 8003fec:	4b14      	ldr	r3, [pc, #80]	; (8004040 <PdmConfig_Set+0x654>)
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	68fa      	ldr	r2, [r7, #12]
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	005b      	lsls	r3, r3, #1
 8003ff8:	440b      	add	r3, r1
 8003ffa:	00db      	lsls	r3, r3, #3
 8003ffc:	4413      	add	r3, r2
 8003ffe:	f503 7377 	add.w	r3, r3, #988	; 0x3dc
 8004002:	881b      	ldrh	r3, [r3, #0]
 8004004:	b2db      	uxtb	r3, r3
 8004006:	461a      	mov	r2, r3
 8004008:	0092      	lsls	r2, r2, #2
 800400a:	4413      	add	r3, r2
 800400c:	005b      	lsls	r3, r3, #1
 800400e:	b2da      	uxtb	r2, r3
 8004010:	4b0e      	ldr	r3, [pc, #56]	; (800404c <PdmConfig_Set+0x660>)
 8004012:	719a      	strb	r2, [r3, #6]
        stMsgUsbTx.nTxData[7] = (uint8_t)(pConfig->stOutput[nOutNum].nInrushTime / 100);
 8004014:	4b0a      	ldr	r3, [pc, #40]	; (8004040 <PdmConfig_Set+0x654>)
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	4619      	mov	r1, r3
 800401a:	68fa      	ldr	r2, [r7, #12]
 800401c:	460b      	mov	r3, r1
 800401e:	005b      	lsls	r3, r3, #1
 8004020:	440b      	add	r3, r1
 8004022:	00db      	lsls	r3, r3, #3
 8004024:	4413      	add	r3, r2
 8004026:	f203 33de 	addw	r3, r3, #990	; 0x3de
 800402a:	881b      	ldrh	r3, [r3, #0]
 800402c:	4a09      	ldr	r2, [pc, #36]	; (8004054 <PdmConfig_Set+0x668>)
 800402e:	fba2 2303 	umull	r2, r3, r2, r3
 8004032:	095b      	lsrs	r3, r3, #5
 8004034:	b29b      	uxth	r3, r3
 8004036:	b2da      	uxtb	r2, r3
 8004038:	4b04      	ldr	r3, [pc, #16]	; (800404c <PdmConfig_Set+0x660>)
 800403a:	71da      	strb	r2, [r3, #7]
      }
    break;
 800403c:	f000 bfdf 	b.w	8004ffe <PdmConfig_Set+0x1612>
 8004040:	2000269a 	.word	0x2000269a
 8004044:	cccccccd 	.word	0xcccccccd
 8004048:	20002698 	.word	0x20002698
 800404c:	2000266c 	.word	0x2000266c
 8004050:	20002678 	.word	0x20002678
 8004054:	51eb851f 	.word	0x51eb851f

    //Set Virtual Input Settings
    // 'U'
    case MSG_RX_SET_VIRTUAL_INPUTS:
      if(stMsgRx->nRxLen == 7){
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800405e:	2b07      	cmp	r3, #7
 8004060:	f040 80bf 	bne.w	80041e2 <PdmConfig_Set+0x7f6>
        nVirtInNum = (stMsgRx->nRxData[2]);
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800406a:	4bbb      	ldr	r3, [pc, #748]	; (8004358 <PdmConfig_Set+0x96c>)
 800406c:	701a      	strb	r2, [r3, #0]
        if(nVirtInNum < PDM_NUM_VIRT_INPUTS){
 800406e:	4bba      	ldr	r3, [pc, #744]	; (8004358 <PdmConfig_Set+0x96c>)
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	2b13      	cmp	r3, #19
 8004074:	f200 80b5 	bhi.w	80041e2 <PdmConfig_Set+0x7f6>
          pConfig->stVirtualInput[nVirtInNum].nEnabled = (stMsgRx->nRxData[1] & 0x01);
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800407e:	4ab6      	ldr	r2, [pc, #728]	; (8004358 <PdmConfig_Set+0x96c>)
 8004080:	7812      	ldrb	r2, [r2, #0]
 8004082:	4611      	mov	r1, r2
 8004084:	f003 0301 	and.w	r3, r3, #1
 8004088:	b2d8      	uxtb	r0, r3
 800408a:	68fa      	ldr	r2, [r7, #12]
 800408c:	460b      	mov	r3, r1
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	440b      	add	r3, r1
 8004092:	00db      	lsls	r3, r3, #3
 8004094:	4413      	add	r3, r2
 8004096:	33b0      	adds	r3, #176	; 0xb0
 8004098:	4602      	mov	r2, r0
 800409a:	701a      	strb	r2, [r3, #0]
          pConfig->stVirtualInput[nVirtInNum].nNot0 = (stMsgRx->nRxData[1] & 0x02) >> 1;
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80040a2:	105b      	asrs	r3, r3, #1
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	4aac      	ldr	r2, [pc, #688]	; (8004358 <PdmConfig_Set+0x96c>)
 80040a8:	7812      	ldrb	r2, [r2, #0]
 80040aa:	4611      	mov	r1, r2
 80040ac:	f003 0301 	and.w	r3, r3, #1
 80040b0:	b2d8      	uxtb	r0, r3
 80040b2:	68fa      	ldr	r2, [r7, #12]
 80040b4:	460b      	mov	r3, r1
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	440b      	add	r3, r1
 80040ba:	00db      	lsls	r3, r3, #3
 80040bc:	4413      	add	r3, r2
 80040be:	33b1      	adds	r3, #177	; 0xb1
 80040c0:	4602      	mov	r2, r0
 80040c2:	701a      	strb	r2, [r3, #0]
          pConfig->stVirtualInput[nVirtInNum].nNot1 = (stMsgRx->nRxData[1] & 0x04) >> 2;
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80040ca:	109b      	asrs	r3, r3, #2
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	4aa2      	ldr	r2, [pc, #648]	; (8004358 <PdmConfig_Set+0x96c>)
 80040d0:	7812      	ldrb	r2, [r2, #0]
 80040d2:	4611      	mov	r1, r2
 80040d4:	f003 0301 	and.w	r3, r3, #1
 80040d8:	b2d8      	uxtb	r0, r3
 80040da:	68fa      	ldr	r2, [r7, #12]
 80040dc:	460b      	mov	r3, r1
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	440b      	add	r3, r1
 80040e2:	00db      	lsls	r3, r3, #3
 80040e4:	4413      	add	r3, r2
 80040e6:	33b9      	adds	r3, #185	; 0xb9
 80040e8:	4602      	mov	r2, r0
 80040ea:	701a      	strb	r2, [r3, #0]
          pConfig->stVirtualInput[nVirtInNum].nNot2 = (stMsgRx->nRxData[1] & 0x08) >> 3;
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80040f2:	10db      	asrs	r3, r3, #3
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	4a98      	ldr	r2, [pc, #608]	; (8004358 <PdmConfig_Set+0x96c>)
 80040f8:	7812      	ldrb	r2, [r2, #0]
 80040fa:	4611      	mov	r1, r2
 80040fc:	f003 0301 	and.w	r3, r3, #1
 8004100:	b2d8      	uxtb	r0, r3
 8004102:	68fa      	ldr	r2, [r7, #12]
 8004104:	460b      	mov	r3, r1
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	440b      	add	r3, r1
 800410a:	00db      	lsls	r3, r3, #3
 800410c:	4413      	add	r3, r2
 800410e:	33c1      	adds	r3, #193	; 0xc1
 8004110:	4602      	mov	r2, r0
 8004112:	701a      	strb	r2, [r3, #0]

          pConfig->stVirtualInput[nVirtInNum].nVar0 = stMsgRx->nRxData[3];
 8004114:	4b90      	ldr	r3, [pc, #576]	; (8004358 <PdmConfig_Set+0x96c>)
 8004116:	781b      	ldrb	r3, [r3, #0]
 8004118:	4619      	mov	r1, r3
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	f893 0023 	ldrb.w	r0, [r3, #35]	; 0x23
 8004120:	68fa      	ldr	r2, [r7, #12]
 8004122:	460b      	mov	r3, r1
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	440b      	add	r3, r1
 8004128:	00db      	lsls	r3, r3, #3
 800412a:	4413      	add	r3, r2
 800412c:	33b2      	adds	r3, #178	; 0xb2
 800412e:	4602      	mov	r2, r0
 8004130:	701a      	strb	r2, [r3, #0]
          pConfig->stVirtualInput[nVirtInNum].nVar1 = stMsgRx->nRxData[4];
 8004132:	4b89      	ldr	r3, [pc, #548]	; (8004358 <PdmConfig_Set+0x96c>)
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	4619      	mov	r1, r3
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	f893 0024 	ldrb.w	r0, [r3, #36]	; 0x24
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	460b      	mov	r3, r1
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	440b      	add	r3, r1
 8004146:	00db      	lsls	r3, r3, #3
 8004148:	4413      	add	r3, r2
 800414a:	33ba      	adds	r3, #186	; 0xba
 800414c:	4602      	mov	r2, r0
 800414e:	701a      	strb	r2, [r3, #0]
          pConfig->stVirtualInput[nVirtInNum].nVar2 = stMsgRx->nRxData[5];
 8004150:	4b81      	ldr	r3, [pc, #516]	; (8004358 <PdmConfig_Set+0x96c>)
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	4619      	mov	r1, r3
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	f893 0025 	ldrb.w	r0, [r3, #37]	; 0x25
 800415c:	68fa      	ldr	r2, [r7, #12]
 800415e:	460b      	mov	r3, r1
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	440b      	add	r3, r1
 8004164:	00db      	lsls	r3, r3, #3
 8004166:	4413      	add	r3, r2
 8004168:	33c2      	adds	r3, #194	; 0xc2
 800416a:	4602      	mov	r2, r0
 800416c:	701a      	strb	r2, [r3, #0]

          pConfig->stVirtualInput[nVirtInNum].eCond0 = (stMsgRx->nRxData[6] & 0x03);
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8004174:	4a78      	ldr	r2, [pc, #480]	; (8004358 <PdmConfig_Set+0x96c>)
 8004176:	7812      	ldrb	r2, [r2, #0]
 8004178:	4611      	mov	r1, r2
 800417a:	f003 0303 	and.w	r3, r3, #3
 800417e:	b2d8      	uxtb	r0, r3
 8004180:	68fa      	ldr	r2, [r7, #12]
 8004182:	460b      	mov	r3, r1
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	440b      	add	r3, r1
 8004188:	00db      	lsls	r3, r3, #3
 800418a:	4413      	add	r3, r2
 800418c:	33b8      	adds	r3, #184	; 0xb8
 800418e:	4602      	mov	r2, r0
 8004190:	701a      	strb	r2, [r3, #0]
          pConfig->stVirtualInput[nVirtInNum].eCond1 = (stMsgRx->nRxData[6] & 0x0C) >> 2;
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8004198:	109b      	asrs	r3, r3, #2
 800419a:	b2db      	uxtb	r3, r3
 800419c:	4a6e      	ldr	r2, [pc, #440]	; (8004358 <PdmConfig_Set+0x96c>)
 800419e:	7812      	ldrb	r2, [r2, #0]
 80041a0:	4611      	mov	r1, r2
 80041a2:	f003 0303 	and.w	r3, r3, #3
 80041a6:	b2d8      	uxtb	r0, r3
 80041a8:	68fa      	ldr	r2, [r7, #12]
 80041aa:	460b      	mov	r3, r1
 80041ac:	009b      	lsls	r3, r3, #2
 80041ae:	440b      	add	r3, r1
 80041b0:	00db      	lsls	r3, r3, #3
 80041b2:	4413      	add	r3, r2
 80041b4:	33c0      	adds	r3, #192	; 0xc0
 80041b6:	4602      	mov	r2, r0
 80041b8:	701a      	strb	r2, [r3, #0]
          pConfig->stVirtualInput[nVirtInNum].eMode = (stMsgRx->nRxData[6] & 0xC0) >> 6;
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80041c0:	4a65      	ldr	r2, [pc, #404]	; (8004358 <PdmConfig_Set+0x96c>)
 80041c2:	7812      	ldrb	r2, [r2, #0]
 80041c4:	4611      	mov	r1, r2
 80041c6:	099b      	lsrs	r3, r3, #6
 80041c8:	b2d8      	uxtb	r0, r3
 80041ca:	68fa      	ldr	r2, [r7, #12]
 80041cc:	460b      	mov	r3, r1
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	440b      	add	r3, r1
 80041d2:	00db      	lsls	r3, r3, #3
 80041d4:	4413      	add	r3, r2
 80041d6:	33c8      	adds	r3, #200	; 0xc8
 80041d8:	4602      	mov	r2, r0
 80041da:	701a      	strb	r2, [r3, #0]
          nSend = 1;
 80041dc:	4b5f      	ldr	r3, [pc, #380]	; (800435c <PdmConfig_Set+0x970>)
 80041de:	2201      	movs	r2, #1
 80041e0:	701a      	strb	r2, [r3, #0]
        }
      }

      if(stMsgRx->nRxLen == 2){
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d10b      	bne.n	8004204 <PdmConfig_Set+0x818>
        nVirtInNum = (stMsgRx->nRxData[1]);
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80041f2:	4b59      	ldr	r3, [pc, #356]	; (8004358 <PdmConfig_Set+0x96c>)
 80041f4:	701a      	strb	r2, [r3, #0]
        if(nVirtInNum < PDM_NUM_VIRT_INPUTS){
 80041f6:	4b58      	ldr	r3, [pc, #352]	; (8004358 <PdmConfig_Set+0x96c>)
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	2b13      	cmp	r3, #19
 80041fc:	d802      	bhi.n	8004204 <PdmConfig_Set+0x818>
          nSend = 1;
 80041fe:	4b57      	ldr	r3, [pc, #348]	; (800435c <PdmConfig_Set+0x970>)
 8004200:	2201      	movs	r2, #1
 8004202:	701a      	strb	r2, [r3, #0]
        }
      }

      if(nSend){
 8004204:	4b55      	ldr	r3, [pc, #340]	; (800435c <PdmConfig_Set+0x970>)
 8004206:	781b      	ldrb	r3, [r3, #0]
 8004208:	2b00      	cmp	r3, #0
 800420a:	f000 8703 	beq.w	8005014 <PdmConfig_Set+0x1628>
        stMsgUsbTx.nTxLen = 7;
 800420e:	4b54      	ldr	r3, [pc, #336]	; (8004360 <PdmConfig_Set+0x974>)
 8004210:	2207      	movs	r2, #7
 8004212:	721a      	strb	r2, [r3, #8]
        stMsgCanTx.stTxHeader.DLC = 7;
 8004214:	4b53      	ldr	r3, [pc, #332]	; (8004364 <PdmConfig_Set+0x978>)
 8004216:	2207      	movs	r2, #7
 8004218:	611a      	str	r2, [r3, #16]

        stMsgUsbTx.nTxData[0] = MSG_TX_SET_VIRTUAL_INPUTS;
 800421a:	4b51      	ldr	r3, [pc, #324]	; (8004360 <PdmConfig_Set+0x974>)
 800421c:	2275      	movs	r2, #117	; 0x75
 800421e:	701a      	strb	r2, [r3, #0]
        stMsgUsbTx.nTxData[1] = ((pConfig->stVirtualInput[nVirtInNum].nNot2 & 0x01) << 3) + ((pConfig->stVirtualInput[nVirtInNum].nNot1 & 0x01) << 2) +
 8004220:	4b4d      	ldr	r3, [pc, #308]	; (8004358 <PdmConfig_Set+0x96c>)
 8004222:	781b      	ldrb	r3, [r3, #0]
 8004224:	4619      	mov	r1, r3
 8004226:	68fa      	ldr	r2, [r7, #12]
 8004228:	460b      	mov	r3, r1
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	440b      	add	r3, r1
 800422e:	00db      	lsls	r3, r3, #3
 8004230:	4413      	add	r3, r2
 8004232:	33c1      	adds	r3, #193	; 0xc1
 8004234:	781b      	ldrb	r3, [r3, #0]
 8004236:	00db      	lsls	r3, r3, #3
 8004238:	b25b      	sxtb	r3, r3
 800423a:	f003 0308 	and.w	r3, r3, #8
 800423e:	b25a      	sxtb	r2, r3
 8004240:	4b45      	ldr	r3, [pc, #276]	; (8004358 <PdmConfig_Set+0x96c>)
 8004242:	781b      	ldrb	r3, [r3, #0]
 8004244:	4618      	mov	r0, r3
 8004246:	68f9      	ldr	r1, [r7, #12]
 8004248:	4603      	mov	r3, r0
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	4403      	add	r3, r0
 800424e:	00db      	lsls	r3, r3, #3
 8004250:	440b      	add	r3, r1
 8004252:	33b9      	adds	r3, #185	; 0xb9
 8004254:	781b      	ldrb	r3, [r3, #0]
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	b25b      	sxtb	r3, r3
 800425a:	f003 0304 	and.w	r3, r3, #4
 800425e:	b25b      	sxtb	r3, r3
 8004260:	4313      	orrs	r3, r2
 8004262:	b25b      	sxtb	r3, r3
 8004264:	b2da      	uxtb	r2, r3
                                ((pConfig->stVirtualInput[nVirtInNum].nNot0 & 0x01) << 1) + (pConfig->stVirtualInput[nVirtInNum].nEnabled & 0x01);
 8004266:	4b3c      	ldr	r3, [pc, #240]	; (8004358 <PdmConfig_Set+0x96c>)
 8004268:	781b      	ldrb	r3, [r3, #0]
 800426a:	4618      	mov	r0, r3
 800426c:	68f9      	ldr	r1, [r7, #12]
 800426e:	4603      	mov	r3, r0
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	4403      	add	r3, r0
 8004274:	00db      	lsls	r3, r3, #3
 8004276:	440b      	add	r3, r1
 8004278:	33b1      	adds	r3, #177	; 0xb1
 800427a:	781b      	ldrb	r3, [r3, #0]
 800427c:	005b      	lsls	r3, r3, #1
 800427e:	b2db      	uxtb	r3, r3
 8004280:	f003 0302 	and.w	r3, r3, #2
 8004284:	b2db      	uxtb	r3, r3
        stMsgUsbTx.nTxData[1] = ((pConfig->stVirtualInput[nVirtInNum].nNot2 & 0x01) << 3) + ((pConfig->stVirtualInput[nVirtInNum].nNot1 & 0x01) << 2) +
 8004286:	4413      	add	r3, r2
 8004288:	b2da      	uxtb	r2, r3
                                ((pConfig->stVirtualInput[nVirtInNum].nNot0 & 0x01) << 1) + (pConfig->stVirtualInput[nVirtInNum].nEnabled & 0x01);
 800428a:	4b33      	ldr	r3, [pc, #204]	; (8004358 <PdmConfig_Set+0x96c>)
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	4618      	mov	r0, r3
 8004290:	68f9      	ldr	r1, [r7, #12]
 8004292:	4603      	mov	r3, r0
 8004294:	009b      	lsls	r3, r3, #2
 8004296:	4403      	add	r3, r0
 8004298:	00db      	lsls	r3, r3, #3
 800429a:	440b      	add	r3, r1
 800429c:	33b0      	adds	r3, #176	; 0xb0
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	f003 0301 	and.w	r3, r3, #1
 80042a4:	b2db      	uxtb	r3, r3
 80042a6:	4413      	add	r3, r2
 80042a8:	b2da      	uxtb	r2, r3
        stMsgUsbTx.nTxData[1] = ((pConfig->stVirtualInput[nVirtInNum].nNot2 & 0x01) << 3) + ((pConfig->stVirtualInput[nVirtInNum].nNot1 & 0x01) << 2) +
 80042aa:	4b2d      	ldr	r3, [pc, #180]	; (8004360 <PdmConfig_Set+0x974>)
 80042ac:	705a      	strb	r2, [r3, #1]
        stMsgUsbTx.nTxData[2] = nVirtInNum;
 80042ae:	4b2a      	ldr	r3, [pc, #168]	; (8004358 <PdmConfig_Set+0x96c>)
 80042b0:	781a      	ldrb	r2, [r3, #0]
 80042b2:	4b2b      	ldr	r3, [pc, #172]	; (8004360 <PdmConfig_Set+0x974>)
 80042b4:	709a      	strb	r2, [r3, #2]
        stMsgUsbTx.nTxData[3] = pConfig->stVirtualInput[nVirtInNum].nVar0;
 80042b6:	4b28      	ldr	r3, [pc, #160]	; (8004358 <PdmConfig_Set+0x96c>)
 80042b8:	781b      	ldrb	r3, [r3, #0]
 80042ba:	4619      	mov	r1, r3
 80042bc:	68fa      	ldr	r2, [r7, #12]
 80042be:	460b      	mov	r3, r1
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	440b      	add	r3, r1
 80042c4:	00db      	lsls	r3, r3, #3
 80042c6:	4413      	add	r3, r2
 80042c8:	33b2      	adds	r3, #178	; 0xb2
 80042ca:	781a      	ldrb	r2, [r3, #0]
 80042cc:	4b24      	ldr	r3, [pc, #144]	; (8004360 <PdmConfig_Set+0x974>)
 80042ce:	70da      	strb	r2, [r3, #3]
        stMsgUsbTx.nTxData[4] = pConfig->stVirtualInput[nVirtInNum].nVar1;
 80042d0:	4b21      	ldr	r3, [pc, #132]	; (8004358 <PdmConfig_Set+0x96c>)
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	4619      	mov	r1, r3
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	460b      	mov	r3, r1
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	440b      	add	r3, r1
 80042de:	00db      	lsls	r3, r3, #3
 80042e0:	4413      	add	r3, r2
 80042e2:	33ba      	adds	r3, #186	; 0xba
 80042e4:	781a      	ldrb	r2, [r3, #0]
 80042e6:	4b1e      	ldr	r3, [pc, #120]	; (8004360 <PdmConfig_Set+0x974>)
 80042e8:	711a      	strb	r2, [r3, #4]
        stMsgUsbTx.nTxData[5] = pConfig->stVirtualInput[nVirtInNum].nVar2;
 80042ea:	4b1b      	ldr	r3, [pc, #108]	; (8004358 <PdmConfig_Set+0x96c>)
 80042ec:	781b      	ldrb	r3, [r3, #0]
 80042ee:	4619      	mov	r1, r3
 80042f0:	68fa      	ldr	r2, [r7, #12]
 80042f2:	460b      	mov	r3, r1
 80042f4:	009b      	lsls	r3, r3, #2
 80042f6:	440b      	add	r3, r1
 80042f8:	00db      	lsls	r3, r3, #3
 80042fa:	4413      	add	r3, r2
 80042fc:	33c2      	adds	r3, #194	; 0xc2
 80042fe:	781a      	ldrb	r2, [r3, #0]
 8004300:	4b17      	ldr	r3, [pc, #92]	; (8004360 <PdmConfig_Set+0x974>)
 8004302:	715a      	strb	r2, [r3, #5]
        stMsgUsbTx.nTxData[6] = ((pConfig->stVirtualInput[nVirtInNum].eMode & 0x0F) << 4) + ((pConfig->stVirtualInput[nVirtInNum].eCond0 & 0x03) << 2) +
 8004304:	4b14      	ldr	r3, [pc, #80]	; (8004358 <PdmConfig_Set+0x96c>)
 8004306:	781b      	ldrb	r3, [r3, #0]
 8004308:	4619      	mov	r1, r3
 800430a:	68fa      	ldr	r2, [r7, #12]
 800430c:	460b      	mov	r3, r1
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	440b      	add	r3, r1
 8004312:	00db      	lsls	r3, r3, #3
 8004314:	4413      	add	r3, r2
 8004316:	33c8      	adds	r3, #200	; 0xc8
 8004318:	781b      	ldrb	r3, [r3, #0]
 800431a:	011b      	lsls	r3, r3, #4
 800431c:	b2da      	uxtb	r2, r3
 800431e:	4b0e      	ldr	r3, [pc, #56]	; (8004358 <PdmConfig_Set+0x96c>)
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	4618      	mov	r0, r3
 8004324:	68f9      	ldr	r1, [r7, #12]
 8004326:	4603      	mov	r3, r0
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	4403      	add	r3, r0
 800432c:	00db      	lsls	r3, r3, #3
 800432e:	440b      	add	r3, r1
 8004330:	33b8      	adds	r3, #184	; 0xb8
 8004332:	781b      	ldrb	r3, [r3, #0]
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	b2db      	uxtb	r3, r3
 8004338:	f003 030c 	and.w	r3, r3, #12
 800433c:	b2db      	uxtb	r3, r3
 800433e:	4413      	add	r3, r2
 8004340:	b2da      	uxtb	r2, r3
                                (pConfig->stVirtualInput[nVirtInNum].eCond1 & 0x03);
 8004342:	4b05      	ldr	r3, [pc, #20]	; (8004358 <PdmConfig_Set+0x96c>)
 8004344:	781b      	ldrb	r3, [r3, #0]
 8004346:	4618      	mov	r0, r3
 8004348:	68f9      	ldr	r1, [r7, #12]
 800434a:	4603      	mov	r3, r0
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	4403      	add	r3, r0
 8004350:	00db      	lsls	r3, r3, #3
 8004352:	440b      	add	r3, r1
 8004354:	33c0      	adds	r3, #192	; 0xc0
 8004356:	e007      	b.n	8004368 <PdmConfig_Set+0x97c>
 8004358:	2000269b 	.word	0x2000269b
 800435c:	20002698 	.word	0x20002698
 8004360:	2000266c 	.word	0x2000266c
 8004364:	20002678 	.word	0x20002678
 8004368:	781b      	ldrb	r3, [r3, #0]
 800436a:	f003 0303 	and.w	r3, r3, #3
 800436e:	b2db      	uxtb	r3, r3
        stMsgUsbTx.nTxData[6] = ((pConfig->stVirtualInput[nVirtInNum].eMode & 0x0F) << 4) + ((pConfig->stVirtualInput[nVirtInNum].eCond0 & 0x03) << 2) +
 8004370:	4413      	add	r3, r2
 8004372:	b2da      	uxtb	r2, r3
 8004374:	4b5b      	ldr	r3, [pc, #364]	; (80044e4 <PdmConfig_Set+0xaf8>)
 8004376:	719a      	strb	r2, [r3, #6]
        stMsgUsbTx.nTxData[7] = 0;
 8004378:	4b5a      	ldr	r3, [pc, #360]	; (80044e4 <PdmConfig_Set+0xaf8>)
 800437a:	2200      	movs	r2, #0
 800437c:	71da      	strb	r2, [r3, #7]
      }
    break;
 800437e:	f000 be49 	b.w	8005014 <PdmConfig_Set+0x1628>

    //Set Wiper Settings
    // 'W'
    case MSG_RX_SET_WIPER:
      if(stMsgRx->nRxLen == 8){
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004388:	2b08      	cmp	r3, #8
 800438a:	d152      	bne.n	8004432 <PdmConfig_Set+0xa46>
        pConfig->stWiper.nEnabled = (stMsgRx->nRxData[1] & 0x01);
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004392:	f003 0301 	and.w	r3, r3, #1
 8004396:	b2da      	uxtb	r2, r3
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f883 24f0 	strb.w	r2, [r3, #1264]	; 0x4f0
        pConfig->stWiper.nMode = (stMsgRx->nRxData[1] & 0x06) >> 1;
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80043a4:	105b      	asrs	r3, r3, #1
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	f003 0303 	and.w	r3, r3, #3
 80043ac:	b2da      	uxtb	r2, r3
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f883 24f1 	strb.w	r2, [r3, #1265]	; 0x4f1
        pConfig->stWiper.nParkStopLevel = (stMsgRx->nRxData[1] & 0x08) >> 3;
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80043ba:	10db      	asrs	r3, r3, #3
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	f003 0301 	and.w	r3, r3, #1
 80043c2:	b2da      	uxtb	r2, r3
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f883 24f8 	strb.w	r2, [r3, #1272]	; 0x4f8
        pConfig->stWiper.nWashWipeCycles = (stMsgRx->nRxData[1] * 0xF0) >> 4;
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80043d0:	461a      	mov	r2, r3
 80043d2:	4613      	mov	r3, r2
 80043d4:	011b      	lsls	r3, r3, #4
 80043d6:	1a9b      	subs	r3, r3, r2
 80043d8:	011b      	lsls	r3, r3, #4
 80043da:	111b      	asrs	r3, r3, #4
 80043dc:	b2da      	uxtb	r2, r3
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f883 24fb 	strb.w	r2, [r3, #1275]	; 0x4fb

        pConfig->stWiper.nSlowInput = stMsgRx->nRxData[2];
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f883 24f2 	strb.w	r2, [r3, #1266]	; 0x4f2

        pConfig->stWiper.nFastInput = stMsgRx->nRxData[3];
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f883 24f3 	strb.w	r2, [r3, #1267]	; 0x4f3

        pConfig->stWiper.nInterInput = stMsgRx->nRxData[4];
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

        pConfig->stWiper.nOnInput = stMsgRx->nRxData[5];
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f883 24f5 	strb.w	r2, [r3, #1269]	; 0x4f5

        pConfig->stWiper.nParkInput = stMsgRx->nRxData[6];
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	f883 24f7 	strb.w	r2, [r3, #1271]	; 0x4f7

        pConfig->stWiper.nWashInput = stMsgRx->nRxData[7];
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f883 24fa 	strb.w	r2, [r3, #1274]	; 0x4fa
        nSend = 1;
 800442c:	4b2e      	ldr	r3, [pc, #184]	; (80044e8 <PdmConfig_Set+0xafc>)
 800442e:	2201      	movs	r2, #1
 8004430:	701a      	strb	r2, [r3, #0]
      }
      if((stMsgRx->nRxLen == 1) || nSend){
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004438:	2b01      	cmp	r3, #1
 800443a:	d004      	beq.n	8004446 <PdmConfig_Set+0xa5a>
 800443c:	4b2a      	ldr	r3, [pc, #168]	; (80044e8 <PdmConfig_Set+0xafc>)
 800443e:	781b      	ldrb	r3, [r3, #0]
 8004440:	2b00      	cmp	r3, #0
 8004442:	f000 85e9 	beq.w	8005018 <PdmConfig_Set+0x162c>
        stMsgUsbTx.nTxLen = 8;
 8004446:	4b27      	ldr	r3, [pc, #156]	; (80044e4 <PdmConfig_Set+0xaf8>)
 8004448:	2208      	movs	r2, #8
 800444a:	721a      	strb	r2, [r3, #8]
        stMsgCanTx.stTxHeader.DLC = 8;
 800444c:	4b27      	ldr	r3, [pc, #156]	; (80044ec <PdmConfig_Set+0xb00>)
 800444e:	2208      	movs	r2, #8
 8004450:	611a      	str	r2, [r3, #16]

        stMsgUsbTx.nTxData[0] = MSG_TX_SET_WIPER;
 8004452:	4b24      	ldr	r3, [pc, #144]	; (80044e4 <PdmConfig_Set+0xaf8>)
 8004454:	2277      	movs	r2, #119	; 0x77
 8004456:	701a      	strb	r2, [r3, #0]
        stMsgUsbTx.nTxData[1] = ((pConfig->stWiper.nWashWipeCycles & 0x0F) << 4) + ((pConfig->stWiper.nParkStopLevel & 0x01) << 3) +
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f893 34fb 	ldrb.w	r3, [r3, #1275]	; 0x4fb
 800445e:	011b      	lsls	r3, r3, #4
 8004460:	b2da      	uxtb	r2, r3
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	f893 34f8 	ldrb.w	r3, [r3, #1272]	; 0x4f8
 8004468:	00db      	lsls	r3, r3, #3
 800446a:	b2db      	uxtb	r3, r3
 800446c:	f003 0308 	and.w	r3, r3, #8
 8004470:	b2db      	uxtb	r3, r3
 8004472:	4413      	add	r3, r2
 8004474:	b2da      	uxtb	r2, r3
                                ((pConfig->stWiper.nMode & 0x03) << 2) + (pConfig->stWiper.nEnabled & 0x01);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f893 34f1 	ldrb.w	r3, [r3, #1265]	; 0x4f1
 800447c:	009b      	lsls	r3, r3, #2
 800447e:	b2db      	uxtb	r3, r3
 8004480:	f003 030c 	and.w	r3, r3, #12
 8004484:	b2db      	uxtb	r3, r3
        stMsgUsbTx.nTxData[1] = ((pConfig->stWiper.nWashWipeCycles & 0x0F) << 4) + ((pConfig->stWiper.nParkStopLevel & 0x01) << 3) +
 8004486:	4413      	add	r3, r2
 8004488:	b2da      	uxtb	r2, r3
                                ((pConfig->stWiper.nMode & 0x03) << 2) + (pConfig->stWiper.nEnabled & 0x01);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f893 34f0 	ldrb.w	r3, [r3, #1264]	; 0x4f0
 8004490:	f003 0301 	and.w	r3, r3, #1
 8004494:	b2db      	uxtb	r3, r3
 8004496:	4413      	add	r3, r2
 8004498:	b2da      	uxtb	r2, r3
        stMsgUsbTx.nTxData[1] = ((pConfig->stWiper.nWashWipeCycles & 0x0F) << 4) + ((pConfig->stWiper.nParkStopLevel & 0x01) << 3) +
 800449a:	4b12      	ldr	r3, [pc, #72]	; (80044e4 <PdmConfig_Set+0xaf8>)
 800449c:	705a      	strb	r2, [r3, #1]
        stMsgUsbTx.nTxData[2] = pConfig->stWiper.nSlowInput;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f893 24f2 	ldrb.w	r2, [r3, #1266]	; 0x4f2
 80044a4:	4b0f      	ldr	r3, [pc, #60]	; (80044e4 <PdmConfig_Set+0xaf8>)
 80044a6:	709a      	strb	r2, [r3, #2]
        stMsgUsbTx.nTxData[3] = pConfig->stWiper.nFastInput;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f893 24f3 	ldrb.w	r2, [r3, #1267]	; 0x4f3
 80044ae:	4b0d      	ldr	r3, [pc, #52]	; (80044e4 <PdmConfig_Set+0xaf8>)
 80044b0:	70da      	strb	r2, [r3, #3]
        stMsgUsbTx.nTxData[4] = pConfig->stWiper.nInterInput;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	f893 24f4 	ldrb.w	r2, [r3, #1268]	; 0x4f4
 80044b8:	4b0a      	ldr	r3, [pc, #40]	; (80044e4 <PdmConfig_Set+0xaf8>)
 80044ba:	711a      	strb	r2, [r3, #4]
        stMsgUsbTx.nTxData[5] = pConfig->stWiper.nOnInput;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f893 24f5 	ldrb.w	r2, [r3, #1269]	; 0x4f5
 80044c2:	4b08      	ldr	r3, [pc, #32]	; (80044e4 <PdmConfig_Set+0xaf8>)
 80044c4:	715a      	strb	r2, [r3, #5]
        stMsgUsbTx.nTxData[6] = pConfig->stWiper.nParkInput;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f893 24f7 	ldrb.w	r2, [r3, #1271]	; 0x4f7
 80044cc:	4b05      	ldr	r3, [pc, #20]	; (80044e4 <PdmConfig_Set+0xaf8>)
 80044ce:	719a      	strb	r2, [r3, #6]
        stMsgUsbTx.nTxData[7] = pConfig->stWiper.nWashInput;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f893 24fa 	ldrb.w	r2, [r3, #1274]	; 0x4fa
 80044d6:	4b03      	ldr	r3, [pc, #12]	; (80044e4 <PdmConfig_Set+0xaf8>)
 80044d8:	71da      	strb	r2, [r3, #7]
        nSend = 1;
 80044da:	4b03      	ldr	r3, [pc, #12]	; (80044e8 <PdmConfig_Set+0xafc>)
 80044dc:	2201      	movs	r2, #1
 80044de:	701a      	strb	r2, [r3, #0]
      }
    break;
 80044e0:	f000 bd9a 	b.w	8005018 <PdmConfig_Set+0x162c>
 80044e4:	2000266c 	.word	0x2000266c
 80044e8:	20002698 	.word	0x20002698
 80044ec:	20002678 	.word	0x20002678

    //Set Wiper Speed Settings
    // 'P'
    case MSG_RX_SET_WIPER_SPEED:
      if(stMsgRx->nRxLen == 7){
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80044f6:	2b07      	cmp	r3, #7
 80044f8:	d16a      	bne.n	80045d0 <PdmConfig_Set+0xbe4>
        pConfig->stWiper.nSwipeInput = stMsgRx->nRxData[1];
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f883 24f9 	strb.w	r2, [r3, #1273]	; 0x4f9

        pConfig->stWiper.nSpeedInput = stMsgRx->nRxData[2];
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f883 24f6 	strb.w	r2, [r3, #1270]	; 0x4f6

        pConfig->stWiper.nSpeedMap[0] = (stMsgRx->nRxData[3] * 0x0F);
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8004518:	461a      	mov	r2, r3
 800451a:	0112      	lsls	r2, r2, #4
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	b2da      	uxtb	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f883 24fc 	strb.w	r2, [r3, #1276]	; 0x4fc
        pConfig->stWiper.nSpeedMap[1] = (stMsgRx->nRxData[3] * 0xF0) >> 4;
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800452c:	461a      	mov	r2, r3
 800452e:	4613      	mov	r3, r2
 8004530:	011b      	lsls	r3, r3, #4
 8004532:	1a9b      	subs	r3, r3, r2
 8004534:	011b      	lsls	r3, r3, #4
 8004536:	111b      	asrs	r3, r3, #4
 8004538:	b2da      	uxtb	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	f883 24fd 	strb.w	r2, [r3, #1277]	; 0x4fd

        pConfig->stWiper.nSpeedMap[2] = (stMsgRx->nRxData[4] * 0x0F);
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004546:	461a      	mov	r2, r3
 8004548:	0112      	lsls	r2, r2, #4
 800454a:	1ad3      	subs	r3, r2, r3
 800454c:	b2da      	uxtb	r2, r3
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	f883 24fe 	strb.w	r2, [r3, #1278]	; 0x4fe
        pConfig->stWiper.nSpeedMap[3] = (stMsgRx->nRxData[4] * 0xF0) >> 4;
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800455a:	461a      	mov	r2, r3
 800455c:	4613      	mov	r3, r2
 800455e:	011b      	lsls	r3, r3, #4
 8004560:	1a9b      	subs	r3, r3, r2
 8004562:	011b      	lsls	r3, r3, #4
 8004564:	111b      	asrs	r3, r3, #4
 8004566:	b2da      	uxtb	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f883 24ff 	strb.w	r2, [r3, #1279]	; 0x4ff

        pConfig->stWiper.nSpeedMap[4] = (stMsgRx->nRxData[5] * 0x0F);
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004574:	461a      	mov	r2, r3
 8004576:	0112      	lsls	r2, r2, #4
 8004578:	1ad3      	subs	r3, r2, r3
 800457a:	b2da      	uxtb	r2, r3
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
        pConfig->stWiper.nSpeedMap[5] = (stMsgRx->nRxData[5] * 0xF0) >> 4;
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004588:	461a      	mov	r2, r3
 800458a:	4613      	mov	r3, r2
 800458c:	011b      	lsls	r3, r3, #4
 800458e:	1a9b      	subs	r3, r3, r2
 8004590:	011b      	lsls	r3, r3, #4
 8004592:	111b      	asrs	r3, r3, #4
 8004594:	b2da      	uxtb	r2, r3
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f883 2501 	strb.w	r2, [r3, #1281]	; 0x501

        pConfig->stWiper.nSpeedMap[6] = (stMsgRx->nRxData[6] * 0x0F);
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80045a2:	461a      	mov	r2, r3
 80045a4:	0112      	lsls	r2, r2, #4
 80045a6:	1ad3      	subs	r3, r2, r3
 80045a8:	b2da      	uxtb	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f883 2502 	strb.w	r2, [r3, #1282]	; 0x502
        pConfig->stWiper.nSpeedMap[7] = (stMsgRx->nRxData[6] * 0xF0) >> 4;
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80045b6:	461a      	mov	r2, r3
 80045b8:	4613      	mov	r3, r2
 80045ba:	011b      	lsls	r3, r3, #4
 80045bc:	1a9b      	subs	r3, r3, r2
 80045be:	011b      	lsls	r3, r3, #4
 80045c0:	111b      	asrs	r3, r3, #4
 80045c2:	b2da      	uxtb	r2, r3
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	f883 2503 	strb.w	r2, [r3, #1283]	; 0x503
        nSend = 1;
 80045ca:	4b97      	ldr	r3, [pc, #604]	; (8004828 <PdmConfig_Set+0xe3c>)
 80045cc:	2201      	movs	r2, #1
 80045ce:	701a      	strb	r2, [r3, #0]
      }
      if((stMsgRx->nRxLen == 1) || nSend){
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d004      	beq.n	80045e4 <PdmConfig_Set+0xbf8>
 80045da:	4b93      	ldr	r3, [pc, #588]	; (8004828 <PdmConfig_Set+0xe3c>)
 80045dc:	781b      	ldrb	r3, [r3, #0]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	f000 851c 	beq.w	800501c <PdmConfig_Set+0x1630>
        stMsgUsbTx.nTxLen = 7;
 80045e4:	4b91      	ldr	r3, [pc, #580]	; (800482c <PdmConfig_Set+0xe40>)
 80045e6:	2207      	movs	r2, #7
 80045e8:	721a      	strb	r2, [r3, #8]
        stMsgCanTx.stTxHeader.DLC = 7;
 80045ea:	4b91      	ldr	r3, [pc, #580]	; (8004830 <PdmConfig_Set+0xe44>)
 80045ec:	2207      	movs	r2, #7
 80045ee:	611a      	str	r2, [r3, #16]

        stMsgUsbTx.nTxData[0] = MSG_TX_SET_WIPER_SPEED;
 80045f0:	4b8e      	ldr	r3, [pc, #568]	; (800482c <PdmConfig_Set+0xe40>)
 80045f2:	2270      	movs	r2, #112	; 0x70
 80045f4:	701a      	strb	r2, [r3, #0]
        stMsgUsbTx.nTxData[1] = pConfig->stWiper.nSwipeInput;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f893 24f9 	ldrb.w	r2, [r3, #1273]	; 0x4f9
 80045fc:	4b8b      	ldr	r3, [pc, #556]	; (800482c <PdmConfig_Set+0xe40>)
 80045fe:	705a      	strb	r2, [r3, #1]
        stMsgUsbTx.nTxData[2] = pConfig->stWiper.nSpeedInput;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f893 24f6 	ldrb.w	r2, [r3, #1270]	; 0x4f6
 8004606:	4b89      	ldr	r3, [pc, #548]	; (800482c <PdmConfig_Set+0xe40>)
 8004608:	709a      	strb	r2, [r3, #2]
        stMsgUsbTx.nTxData[3] = ((pConfig->stWiper.nSpeedMap[1] & 0x0F) << 4) + (pConfig->stWiper.nSpeedMap[0] & 0x0F);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f893 34fd 	ldrb.w	r3, [r3, #1277]	; 0x4fd
 8004610:	011b      	lsls	r3, r3, #4
 8004612:	b2da      	uxtb	r2, r3
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f893 34fc 	ldrb.w	r3, [r3, #1276]	; 0x4fc
 800461a:	f003 030f 	and.w	r3, r3, #15
 800461e:	b2db      	uxtb	r3, r3
 8004620:	4413      	add	r3, r2
 8004622:	b2da      	uxtb	r2, r3
 8004624:	4b81      	ldr	r3, [pc, #516]	; (800482c <PdmConfig_Set+0xe40>)
 8004626:	70da      	strb	r2, [r3, #3]
        stMsgUsbTx.nTxData[4] = ((pConfig->stWiper.nSpeedMap[3] & 0x0F) << 4) + (pConfig->stWiper.nSpeedMap[2] & 0x0F);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f893 34ff 	ldrb.w	r3, [r3, #1279]	; 0x4ff
 800462e:	011b      	lsls	r3, r3, #4
 8004630:	b2da      	uxtb	r2, r3
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f893 34fe 	ldrb.w	r3, [r3, #1278]	; 0x4fe
 8004638:	f003 030f 	and.w	r3, r3, #15
 800463c:	b2db      	uxtb	r3, r3
 800463e:	4413      	add	r3, r2
 8004640:	b2da      	uxtb	r2, r3
 8004642:	4b7a      	ldr	r3, [pc, #488]	; (800482c <PdmConfig_Set+0xe40>)
 8004644:	711a      	strb	r2, [r3, #4]
        stMsgUsbTx.nTxData[5] = ((pConfig->stWiper.nSpeedMap[5] & 0x0F) << 4) + (pConfig->stWiper.nSpeedMap[4] & 0x0F);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	f893 3501 	ldrb.w	r3, [r3, #1281]	; 0x501
 800464c:	011b      	lsls	r3, r3, #4
 800464e:	b2da      	uxtb	r2, r3
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 8004656:	f003 030f 	and.w	r3, r3, #15
 800465a:	b2db      	uxtb	r3, r3
 800465c:	4413      	add	r3, r2
 800465e:	b2da      	uxtb	r2, r3
 8004660:	4b72      	ldr	r3, [pc, #456]	; (800482c <PdmConfig_Set+0xe40>)
 8004662:	715a      	strb	r2, [r3, #5]
        stMsgUsbTx.nTxData[6] = ((pConfig->stWiper.nSpeedMap[7] & 0x0F) << 4) + (pConfig->stWiper.nSpeedMap[6] & 0x0F);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f893 3503 	ldrb.w	r3, [r3, #1283]	; 0x503
 800466a:	011b      	lsls	r3, r3, #4
 800466c:	b2da      	uxtb	r2, r3
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
 8004674:	f003 030f 	and.w	r3, r3, #15
 8004678:	b2db      	uxtb	r3, r3
 800467a:	4413      	add	r3, r2
 800467c:	b2da      	uxtb	r2, r3
 800467e:	4b6b      	ldr	r3, [pc, #428]	; (800482c <PdmConfig_Set+0xe40>)
 8004680:	719a      	strb	r2, [r3, #6]
        stMsgUsbTx.nTxData[7] = 0;
 8004682:	4b6a      	ldr	r3, [pc, #424]	; (800482c <PdmConfig_Set+0xe40>)
 8004684:	2200      	movs	r2, #0
 8004686:	71da      	strb	r2, [r3, #7]
        nSend = 1;
 8004688:	4b67      	ldr	r3, [pc, #412]	; (8004828 <PdmConfig_Set+0xe3c>)
 800468a:	2201      	movs	r2, #1
 800468c:	701a      	strb	r2, [r3, #0]
      }
    break;
 800468e:	f000 bcc5 	b.w	800501c <PdmConfig_Set+0x1630>

    //Set Wiper Intermit Delays Settings
    // 'Y'
    case MSG_RX_SET_WIPER_DELAYS:
      if(stMsgRx->nRxLen == 7){
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004698:	2b07      	cmp	r3, #7
 800469a:	d168      	bne.n	800476e <PdmConfig_Set+0xd82>
        pConfig->stWiper.nIntermitTime[0] = stMsgRx->nRxData[1] * 100;
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	461a      	mov	r2, r3
 80046a6:	0092      	lsls	r2, r2, #2
 80046a8:	4413      	add	r3, r2
 80046aa:	461a      	mov	r2, r3
 80046ac:	0091      	lsls	r1, r2, #2
 80046ae:	461a      	mov	r2, r3
 80046b0:	460b      	mov	r3, r1
 80046b2:	4413      	add	r3, r2
 80046b4:	009b      	lsls	r3, r3, #2
 80046b6:	b29a      	uxth	r2, r3
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f8a3 2504 	strh.w	r2, [r3, #1284]	; 0x504
        pConfig->stWiper.nIntermitTime[1] = stMsgRx->nRxData[2] * 100;
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80046c4:	b29b      	uxth	r3, r3
 80046c6:	461a      	mov	r2, r3
 80046c8:	0092      	lsls	r2, r2, #2
 80046ca:	4413      	add	r3, r2
 80046cc:	461a      	mov	r2, r3
 80046ce:	0091      	lsls	r1, r2, #2
 80046d0:	461a      	mov	r2, r3
 80046d2:	460b      	mov	r3, r1
 80046d4:	4413      	add	r3, r2
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	b29a      	uxth	r2, r3
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	f8a3 2506 	strh.w	r2, [r3, #1286]	; 0x506
        pConfig->stWiper.nIntermitTime[2] = stMsgRx->nRxData[3] * 100;
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	461a      	mov	r2, r3
 80046ea:	0092      	lsls	r2, r2, #2
 80046ec:	4413      	add	r3, r2
 80046ee:	461a      	mov	r2, r3
 80046f0:	0091      	lsls	r1, r2, #2
 80046f2:	461a      	mov	r2, r3
 80046f4:	460b      	mov	r3, r1
 80046f6:	4413      	add	r3, r2
 80046f8:	009b      	lsls	r3, r3, #2
 80046fa:	b29a      	uxth	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f8a3 2508 	strh.w	r2, [r3, #1288]	; 0x508
        pConfig->stWiper.nIntermitTime[3] = stMsgRx->nRxData[4] * 100;
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004708:	b29b      	uxth	r3, r3
 800470a:	461a      	mov	r2, r3
 800470c:	0092      	lsls	r2, r2, #2
 800470e:	4413      	add	r3, r2
 8004710:	461a      	mov	r2, r3
 8004712:	0091      	lsls	r1, r2, #2
 8004714:	461a      	mov	r2, r3
 8004716:	460b      	mov	r3, r1
 8004718:	4413      	add	r3, r2
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	b29a      	uxth	r2, r3
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	f8a3 250a 	strh.w	r2, [r3, #1290]	; 0x50a
        pConfig->stWiper.nIntermitTime[4] = stMsgRx->nRxData[5] * 100;
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800472a:	b29b      	uxth	r3, r3
 800472c:	461a      	mov	r2, r3
 800472e:	0092      	lsls	r2, r2, #2
 8004730:	4413      	add	r3, r2
 8004732:	461a      	mov	r2, r3
 8004734:	0091      	lsls	r1, r2, #2
 8004736:	461a      	mov	r2, r3
 8004738:	460b      	mov	r3, r1
 800473a:	4413      	add	r3, r2
 800473c:	009b      	lsls	r3, r3, #2
 800473e:	b29a      	uxth	r2, r3
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f8a3 250c 	strh.w	r2, [r3, #1292]	; 0x50c
        pConfig->stWiper.nIntermitTime[5] = stMsgRx->nRxData[6] * 100;
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800474c:	b29b      	uxth	r3, r3
 800474e:	461a      	mov	r2, r3
 8004750:	0092      	lsls	r2, r2, #2
 8004752:	4413      	add	r3, r2
 8004754:	461a      	mov	r2, r3
 8004756:	0091      	lsls	r1, r2, #2
 8004758:	461a      	mov	r2, r3
 800475a:	460b      	mov	r3, r1
 800475c:	4413      	add	r3, r2
 800475e:	009b      	lsls	r3, r3, #2
 8004760:	b29a      	uxth	r2, r3
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f8a3 250e 	strh.w	r2, [r3, #1294]	; 0x50e
        nSend = 1;
 8004768:	4b2f      	ldr	r3, [pc, #188]	; (8004828 <PdmConfig_Set+0xe3c>)
 800476a:	2201      	movs	r2, #1
 800476c:	701a      	strb	r2, [r3, #0]
      }
      if((stMsgRx->nRxLen == 1) || nSend){
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004774:	2b01      	cmp	r3, #1
 8004776:	d004      	beq.n	8004782 <PdmConfig_Set+0xd96>
 8004778:	4b2b      	ldr	r3, [pc, #172]	; (8004828 <PdmConfig_Set+0xe3c>)
 800477a:	781b      	ldrb	r3, [r3, #0]
 800477c:	2b00      	cmp	r3, #0
 800477e:	f000 844f 	beq.w	8005020 <PdmConfig_Set+0x1634>
        stMsgUsbTx.nTxLen = 7;
 8004782:	4b2a      	ldr	r3, [pc, #168]	; (800482c <PdmConfig_Set+0xe40>)
 8004784:	2207      	movs	r2, #7
 8004786:	721a      	strb	r2, [r3, #8]
        stMsgCanTx.stTxHeader.DLC = 7;
 8004788:	4b29      	ldr	r3, [pc, #164]	; (8004830 <PdmConfig_Set+0xe44>)
 800478a:	2207      	movs	r2, #7
 800478c:	611a      	str	r2, [r3, #16]

        stMsgUsbTx.nTxData[0] = MSG_TX_SET_WIPER_DELAYS;
 800478e:	4b27      	ldr	r3, [pc, #156]	; (800482c <PdmConfig_Set+0xe40>)
 8004790:	2279      	movs	r2, #121	; 0x79
 8004792:	701a      	strb	r2, [r3, #0]
        stMsgUsbTx.nTxData[1] = (uint8_t)(pConfig->stWiper.nIntermitTime[0] / 100);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	f8b3 3504 	ldrh.w	r3, [r3, #1284]	; 0x504
 800479a:	4a26      	ldr	r2, [pc, #152]	; (8004834 <PdmConfig_Set+0xe48>)
 800479c:	fba2 2303 	umull	r2, r3, r2, r3
 80047a0:	095b      	lsrs	r3, r3, #5
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	b2da      	uxtb	r2, r3
 80047a6:	4b21      	ldr	r3, [pc, #132]	; (800482c <PdmConfig_Set+0xe40>)
 80047a8:	705a      	strb	r2, [r3, #1]
        stMsgUsbTx.nTxData[2] = (uint8_t)(pConfig->stWiper.nIntermitTime[1] / 100);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f8b3 3506 	ldrh.w	r3, [r3, #1286]	; 0x506
 80047b0:	4a20      	ldr	r2, [pc, #128]	; (8004834 <PdmConfig_Set+0xe48>)
 80047b2:	fba2 2303 	umull	r2, r3, r2, r3
 80047b6:	095b      	lsrs	r3, r3, #5
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	b2da      	uxtb	r2, r3
 80047bc:	4b1b      	ldr	r3, [pc, #108]	; (800482c <PdmConfig_Set+0xe40>)
 80047be:	709a      	strb	r2, [r3, #2]
        stMsgUsbTx.nTxData[3] = (uint8_t)(pConfig->stWiper.nIntermitTime[2] / 100);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	f8b3 3508 	ldrh.w	r3, [r3, #1288]	; 0x508
 80047c6:	4a1b      	ldr	r2, [pc, #108]	; (8004834 <PdmConfig_Set+0xe48>)
 80047c8:	fba2 2303 	umull	r2, r3, r2, r3
 80047cc:	095b      	lsrs	r3, r3, #5
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	b2da      	uxtb	r2, r3
 80047d2:	4b16      	ldr	r3, [pc, #88]	; (800482c <PdmConfig_Set+0xe40>)
 80047d4:	70da      	strb	r2, [r3, #3]
        stMsgUsbTx.nTxData[4] = (uint8_t)(pConfig->stWiper.nIntermitTime[3] / 100);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	f8b3 350a 	ldrh.w	r3, [r3, #1290]	; 0x50a
 80047dc:	4a15      	ldr	r2, [pc, #84]	; (8004834 <PdmConfig_Set+0xe48>)
 80047de:	fba2 2303 	umull	r2, r3, r2, r3
 80047e2:	095b      	lsrs	r3, r3, #5
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	b2da      	uxtb	r2, r3
 80047e8:	4b10      	ldr	r3, [pc, #64]	; (800482c <PdmConfig_Set+0xe40>)
 80047ea:	711a      	strb	r2, [r3, #4]
        stMsgUsbTx.nTxData[5] = (uint8_t)(pConfig->stWiper.nIntermitTime[4] / 100);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f8b3 350c 	ldrh.w	r3, [r3, #1292]	; 0x50c
 80047f2:	4a10      	ldr	r2, [pc, #64]	; (8004834 <PdmConfig_Set+0xe48>)
 80047f4:	fba2 2303 	umull	r2, r3, r2, r3
 80047f8:	095b      	lsrs	r3, r3, #5
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	b2da      	uxtb	r2, r3
 80047fe:	4b0b      	ldr	r3, [pc, #44]	; (800482c <PdmConfig_Set+0xe40>)
 8004800:	715a      	strb	r2, [r3, #5]
        stMsgUsbTx.nTxData[6] = (uint8_t)(pConfig->stWiper.nIntermitTime[5] / 100);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f8b3 350e 	ldrh.w	r3, [r3, #1294]	; 0x50e
 8004808:	4a0a      	ldr	r2, [pc, #40]	; (8004834 <PdmConfig_Set+0xe48>)
 800480a:	fba2 2303 	umull	r2, r3, r2, r3
 800480e:	095b      	lsrs	r3, r3, #5
 8004810:	b29b      	uxth	r3, r3
 8004812:	b2da      	uxtb	r2, r3
 8004814:	4b05      	ldr	r3, [pc, #20]	; (800482c <PdmConfig_Set+0xe40>)
 8004816:	719a      	strb	r2, [r3, #6]
        stMsgUsbTx.nTxData[7] = 0;
 8004818:	4b04      	ldr	r3, [pc, #16]	; (800482c <PdmConfig_Set+0xe40>)
 800481a:	2200      	movs	r2, #0
 800481c:	71da      	strb	r2, [r3, #7]
        nSend = 1;
 800481e:	4b02      	ldr	r3, [pc, #8]	; (8004828 <PdmConfig_Set+0xe3c>)
 8004820:	2201      	movs	r2, #1
 8004822:	701a      	strb	r2, [r3, #0]
      }
    break;
 8004824:	e3fc      	b.n	8005020 <PdmConfig_Set+0x1634>
 8004826:	bf00      	nop
 8004828:	20002698 	.word	0x20002698
 800482c:	2000266c 	.word	0x2000266c
 8004830:	20002678 	.word	0x20002678
 8004834:	51eb851f 	.word	0x51eb851f

    //Set Flasher Settings
    // 'H'
    case MSG_RX_SET_FLASHER:
      if(stMsgRx->nRxLen == 6){
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800483e:	2b06      	cmp	r3, #6
 8004840:	f040 808f 	bne.w	8004962 <PdmConfig_Set+0xf76>
        nFlasherNum = (stMsgRx->nRxData[1] & 0xF0) >> 4;
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800484a:	091b      	lsrs	r3, r3, #4
 800484c:	b2da      	uxtb	r2, r3
 800484e:	4b90      	ldr	r3, [pc, #576]	; (8004a90 <PdmConfig_Set+0x10a4>)
 8004850:	701a      	strb	r2, [r3, #0]
        if(nFlasherNum < PDM_NUM_FLASHERS){
 8004852:	4b8f      	ldr	r3, [pc, #572]	; (8004a90 <PdmConfig_Set+0x10a4>)
 8004854:	781b      	ldrb	r3, [r3, #0]
 8004856:	2b03      	cmp	r3, #3
 8004858:	f200 8083 	bhi.w	8004962 <PdmConfig_Set+0xf76>
          pConfig->stFlasher[nFlasherNum].nEnabled = (stMsgRx->nRxData[1] & 0x01);
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004862:	4a8b      	ldr	r2, [pc, #556]	; (8004a90 <PdmConfig_Set+0x10a4>)
 8004864:	7812      	ldrb	r2, [r2, #0]
 8004866:	4611      	mov	r1, r2
 8004868:	f003 0301 	and.w	r3, r3, #1
 800486c:	b2d8      	uxtb	r0, r3
 800486e:	68fa      	ldr	r2, [r7, #12]
 8004870:	460b      	mov	r3, r1
 8004872:	005b      	lsls	r3, r3, #1
 8004874:	440b      	add	r3, r1
 8004876:	00db      	lsls	r3, r3, #3
 8004878:	4413      	add	r3, r2
 800487a:	f503 63a2 	add.w	r3, r3, #1296	; 0x510
 800487e:	4602      	mov	r2, r0
 8004880:	701a      	strb	r2, [r3, #0]
          pConfig->stFlasher[nFlasherNum].nSingleCycle = (stMsgRx->nRxData[1] & 0x02) >> 1;
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004888:	105b      	asrs	r3, r3, #1
 800488a:	b2db      	uxtb	r3, r3
 800488c:	4a80      	ldr	r2, [pc, #512]	; (8004a90 <PdmConfig_Set+0x10a4>)
 800488e:	7812      	ldrb	r2, [r2, #0]
 8004890:	4611      	mov	r1, r2
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	b2d8      	uxtb	r0, r3
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	460b      	mov	r3, r1
 800489c:	005b      	lsls	r3, r3, #1
 800489e:	440b      	add	r3, r1
 80048a0:	00db      	lsls	r3, r3, #3
 80048a2:	4413      	add	r3, r2
 80048a4:	f203 531c 	addw	r3, r3, #1308	; 0x51c
 80048a8:	4602      	mov	r2, r0
 80048aa:	701a      	strb	r2, [r3, #0]

          pConfig->stFlasher[nFlasherNum].nInput = stMsgRx->nRxData[2];
 80048ac:	4b78      	ldr	r3, [pc, #480]	; (8004a90 <PdmConfig_Set+0x10a4>)
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	4619      	mov	r1, r3
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	f893 0022 	ldrb.w	r0, [r3, #34]	; 0x22
 80048b8:	68fa      	ldr	r2, [r7, #12]
 80048ba:	460b      	mov	r3, r1
 80048bc:	005b      	lsls	r3, r3, #1
 80048be:	440b      	add	r3, r1
 80048c0:	00db      	lsls	r3, r3, #3
 80048c2:	4413      	add	r3, r2
 80048c4:	f203 5311 	addw	r3, r3, #1297	; 0x511
 80048c8:	4602      	mov	r2, r0
 80048ca:	701a      	strb	r2, [r3, #0]

          pConfig->stFlasher[nFlasherNum].nOutput = stMsgRx->nRxData[3];
 80048cc:	4b70      	ldr	r3, [pc, #448]	; (8004a90 <PdmConfig_Set+0x10a4>)
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	4619      	mov	r1, r3
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	f893 0023 	ldrb.w	r0, [r3, #35]	; 0x23
 80048d8:	68fa      	ldr	r2, [r7, #12]
 80048da:	460b      	mov	r3, r1
 80048dc:	005b      	lsls	r3, r3, #1
 80048de:	440b      	add	r3, r1
 80048e0:	00db      	lsls	r3, r3, #3
 80048e2:	4413      	add	r3, r2
 80048e4:	f203 531d 	addw	r3, r3, #1309	; 0x51d
 80048e8:	4602      	mov	r2, r0
 80048ea:	701a      	strb	r2, [r3, #0]

          pConfig->stFlasher[nFlasherNum].nFlashOnTime = stMsgRx->nRxData[4] * 100;
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80048f2:	b29a      	uxth	r2, r3
 80048f4:	4b66      	ldr	r3, [pc, #408]	; (8004a90 <PdmConfig_Set+0x10a4>)
 80048f6:	781b      	ldrb	r3, [r3, #0]
 80048f8:	4619      	mov	r1, r3
 80048fa:	4613      	mov	r3, r2
 80048fc:	461a      	mov	r2, r3
 80048fe:	0092      	lsls	r2, r2, #2
 8004900:	4413      	add	r3, r2
 8004902:	461a      	mov	r2, r3
 8004904:	0090      	lsls	r0, r2, #2
 8004906:	461a      	mov	r2, r3
 8004908:	4603      	mov	r3, r0
 800490a:	4413      	add	r3, r2
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	b298      	uxth	r0, r3
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	460b      	mov	r3, r1
 8004914:	005b      	lsls	r3, r3, #1
 8004916:	440b      	add	r3, r1
 8004918:	00db      	lsls	r3, r3, #3
 800491a:	4413      	add	r3, r2
 800491c:	f503 63a3 	add.w	r3, r3, #1304	; 0x518
 8004920:	4602      	mov	r2, r0
 8004922:	801a      	strh	r2, [r3, #0]

          pConfig->stFlasher[nFlasherNum].nFlashOffTime = stMsgRx->nRxData[5] * 100;
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800492a:	b29a      	uxth	r2, r3
 800492c:	4b58      	ldr	r3, [pc, #352]	; (8004a90 <PdmConfig_Set+0x10a4>)
 800492e:	781b      	ldrb	r3, [r3, #0]
 8004930:	4619      	mov	r1, r3
 8004932:	4613      	mov	r3, r2
 8004934:	461a      	mov	r2, r3
 8004936:	0092      	lsls	r2, r2, #2
 8004938:	4413      	add	r3, r2
 800493a:	461a      	mov	r2, r3
 800493c:	0090      	lsls	r0, r2, #2
 800493e:	461a      	mov	r2, r3
 8004940:	4603      	mov	r3, r0
 8004942:	4413      	add	r3, r2
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	b298      	uxth	r0, r3
 8004948:	68fa      	ldr	r2, [r7, #12]
 800494a:	460b      	mov	r3, r1
 800494c:	005b      	lsls	r3, r3, #1
 800494e:	440b      	add	r3, r1
 8004950:	00db      	lsls	r3, r3, #3
 8004952:	4413      	add	r3, r2
 8004954:	f203 531a 	addw	r3, r3, #1306	; 0x51a
 8004958:	4602      	mov	r2, r0
 800495a:	801a      	strh	r2, [r3, #0]
          nSend = 1;
 800495c:	4b4d      	ldr	r3, [pc, #308]	; (8004a94 <PdmConfig_Set+0x10a8>)
 800495e:	2201      	movs	r2, #1
 8004960:	701a      	strb	r2, [r3, #0]
        }
      }

      if(stMsgRx->nRxLen == 2){
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004968:	2b02      	cmp	r3, #2
 800496a:	d10d      	bne.n	8004988 <PdmConfig_Set+0xf9c>
        nFlasherNum = (stMsgRx->nRxData[1] & 0xF0) >> 4;
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004972:	091b      	lsrs	r3, r3, #4
 8004974:	b2da      	uxtb	r2, r3
 8004976:	4b46      	ldr	r3, [pc, #280]	; (8004a90 <PdmConfig_Set+0x10a4>)
 8004978:	701a      	strb	r2, [r3, #0]
        if(nFlasherNum < PDM_NUM_FLASHERS){
 800497a:	4b45      	ldr	r3, [pc, #276]	; (8004a90 <PdmConfig_Set+0x10a4>)
 800497c:	781b      	ldrb	r3, [r3, #0]
 800497e:	2b03      	cmp	r3, #3
 8004980:	d802      	bhi.n	8004988 <PdmConfig_Set+0xf9c>
          nSend = 1;
 8004982:	4b44      	ldr	r3, [pc, #272]	; (8004a94 <PdmConfig_Set+0x10a8>)
 8004984:	2201      	movs	r2, #1
 8004986:	701a      	strb	r2, [r3, #0]
        }
      }

      if(nSend){
 8004988:	4b42      	ldr	r3, [pc, #264]	; (8004a94 <PdmConfig_Set+0x10a8>)
 800498a:	781b      	ldrb	r3, [r3, #0]
 800498c:	2b00      	cmp	r3, #0
 800498e:	f000 8349 	beq.w	8005024 <PdmConfig_Set+0x1638>
        stMsgUsbTx.nTxLen = 6;
 8004992:	4b41      	ldr	r3, [pc, #260]	; (8004a98 <PdmConfig_Set+0x10ac>)
 8004994:	2206      	movs	r2, #6
 8004996:	721a      	strb	r2, [r3, #8]
        stMsgCanTx.stTxHeader.DLC = 6;
 8004998:	4b40      	ldr	r3, [pc, #256]	; (8004a9c <PdmConfig_Set+0x10b0>)
 800499a:	2206      	movs	r2, #6
 800499c:	611a      	str	r2, [r3, #16]

        stMsgUsbTx.nTxData[0] = MSG_TX_SET_FLASHER;
 800499e:	4b3e      	ldr	r3, [pc, #248]	; (8004a98 <PdmConfig_Set+0x10ac>)
 80049a0:	2268      	movs	r2, #104	; 0x68
 80049a2:	701a      	strb	r2, [r3, #0]
        stMsgUsbTx.nTxData[1] = ((nFlasherNum & 0x0F) << 4) + ((pConfig->stFlasher[nFlasherNum].nSingleCycle & 0x01) << 1) +
 80049a4:	4b3a      	ldr	r3, [pc, #232]	; (8004a90 <PdmConfig_Set+0x10a4>)
 80049a6:	781b      	ldrb	r3, [r3, #0]
 80049a8:	011b      	lsls	r3, r3, #4
 80049aa:	b2da      	uxtb	r2, r3
 80049ac:	4b38      	ldr	r3, [pc, #224]	; (8004a90 <PdmConfig_Set+0x10a4>)
 80049ae:	781b      	ldrb	r3, [r3, #0]
 80049b0:	4618      	mov	r0, r3
 80049b2:	68f9      	ldr	r1, [r7, #12]
 80049b4:	4603      	mov	r3, r0
 80049b6:	005b      	lsls	r3, r3, #1
 80049b8:	4403      	add	r3, r0
 80049ba:	00db      	lsls	r3, r3, #3
 80049bc:	440b      	add	r3, r1
 80049be:	f203 531c 	addw	r3, r3, #1308	; 0x51c
 80049c2:	781b      	ldrb	r3, [r3, #0]
 80049c4:	005b      	lsls	r3, r3, #1
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	f003 0302 	and.w	r3, r3, #2
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	4413      	add	r3, r2
 80049d0:	b2da      	uxtb	r2, r3
                                (pConfig->stFlasher[nFlasherNum].nEnabled & 0x01);
 80049d2:	4b2f      	ldr	r3, [pc, #188]	; (8004a90 <PdmConfig_Set+0x10a4>)
 80049d4:	781b      	ldrb	r3, [r3, #0]
 80049d6:	4618      	mov	r0, r3
 80049d8:	68f9      	ldr	r1, [r7, #12]
 80049da:	4603      	mov	r3, r0
 80049dc:	005b      	lsls	r3, r3, #1
 80049de:	4403      	add	r3, r0
 80049e0:	00db      	lsls	r3, r3, #3
 80049e2:	440b      	add	r3, r1
 80049e4:	f503 63a2 	add.w	r3, r3, #1296	; 0x510
 80049e8:	781b      	ldrb	r3, [r3, #0]
 80049ea:	f003 0301 	and.w	r3, r3, #1
 80049ee:	b2db      	uxtb	r3, r3
        stMsgUsbTx.nTxData[1] = ((nFlasherNum & 0x0F) << 4) + ((pConfig->stFlasher[nFlasherNum].nSingleCycle & 0x01) << 1) +
 80049f0:	4413      	add	r3, r2
 80049f2:	b2da      	uxtb	r2, r3
 80049f4:	4b28      	ldr	r3, [pc, #160]	; (8004a98 <PdmConfig_Set+0x10ac>)
 80049f6:	705a      	strb	r2, [r3, #1]
        stMsgUsbTx.nTxData[2] = pConfig->stFlasher[nFlasherNum].nInput;
 80049f8:	4b25      	ldr	r3, [pc, #148]	; (8004a90 <PdmConfig_Set+0x10a4>)
 80049fa:	781b      	ldrb	r3, [r3, #0]
 80049fc:	4619      	mov	r1, r3
 80049fe:	68fa      	ldr	r2, [r7, #12]
 8004a00:	460b      	mov	r3, r1
 8004a02:	005b      	lsls	r3, r3, #1
 8004a04:	440b      	add	r3, r1
 8004a06:	00db      	lsls	r3, r3, #3
 8004a08:	4413      	add	r3, r2
 8004a0a:	f203 5311 	addw	r3, r3, #1297	; 0x511
 8004a0e:	781a      	ldrb	r2, [r3, #0]
 8004a10:	4b21      	ldr	r3, [pc, #132]	; (8004a98 <PdmConfig_Set+0x10ac>)
 8004a12:	709a      	strb	r2, [r3, #2]
        stMsgUsbTx.nTxData[3] = pConfig->stFlasher[nFlasherNum].nOutput;
 8004a14:	4b1e      	ldr	r3, [pc, #120]	; (8004a90 <PdmConfig_Set+0x10a4>)
 8004a16:	781b      	ldrb	r3, [r3, #0]
 8004a18:	4619      	mov	r1, r3
 8004a1a:	68fa      	ldr	r2, [r7, #12]
 8004a1c:	460b      	mov	r3, r1
 8004a1e:	005b      	lsls	r3, r3, #1
 8004a20:	440b      	add	r3, r1
 8004a22:	00db      	lsls	r3, r3, #3
 8004a24:	4413      	add	r3, r2
 8004a26:	f203 531d 	addw	r3, r3, #1309	; 0x51d
 8004a2a:	781a      	ldrb	r2, [r3, #0]
 8004a2c:	4b1a      	ldr	r3, [pc, #104]	; (8004a98 <PdmConfig_Set+0x10ac>)
 8004a2e:	70da      	strb	r2, [r3, #3]
        stMsgUsbTx.nTxData[4] = (uint8_t)(pConfig->stFlasher[nFlasherNum].nFlashOnTime / 100);
 8004a30:	4b17      	ldr	r3, [pc, #92]	; (8004a90 <PdmConfig_Set+0x10a4>)
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	4619      	mov	r1, r3
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	460b      	mov	r3, r1
 8004a3a:	005b      	lsls	r3, r3, #1
 8004a3c:	440b      	add	r3, r1
 8004a3e:	00db      	lsls	r3, r3, #3
 8004a40:	4413      	add	r3, r2
 8004a42:	f503 63a3 	add.w	r3, r3, #1304	; 0x518
 8004a46:	881b      	ldrh	r3, [r3, #0]
 8004a48:	4a15      	ldr	r2, [pc, #84]	; (8004aa0 <PdmConfig_Set+0x10b4>)
 8004a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a4e:	095b      	lsrs	r3, r3, #5
 8004a50:	b29b      	uxth	r3, r3
 8004a52:	b2da      	uxtb	r2, r3
 8004a54:	4b10      	ldr	r3, [pc, #64]	; (8004a98 <PdmConfig_Set+0x10ac>)
 8004a56:	711a      	strb	r2, [r3, #4]
        stMsgUsbTx.nTxData[5] = (uint8_t)(pConfig->stFlasher[nFlasherNum].nFlashOffTime / 100);
 8004a58:	4b0d      	ldr	r3, [pc, #52]	; (8004a90 <PdmConfig_Set+0x10a4>)
 8004a5a:	781b      	ldrb	r3, [r3, #0]
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	68fa      	ldr	r2, [r7, #12]
 8004a60:	460b      	mov	r3, r1
 8004a62:	005b      	lsls	r3, r3, #1
 8004a64:	440b      	add	r3, r1
 8004a66:	00db      	lsls	r3, r3, #3
 8004a68:	4413      	add	r3, r2
 8004a6a:	f203 531a 	addw	r3, r3, #1306	; 0x51a
 8004a6e:	881b      	ldrh	r3, [r3, #0]
 8004a70:	4a0b      	ldr	r2, [pc, #44]	; (8004aa0 <PdmConfig_Set+0x10b4>)
 8004a72:	fba2 2303 	umull	r2, r3, r2, r3
 8004a76:	095b      	lsrs	r3, r3, #5
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	b2da      	uxtb	r2, r3
 8004a7c:	4b06      	ldr	r3, [pc, #24]	; (8004a98 <PdmConfig_Set+0x10ac>)
 8004a7e:	715a      	strb	r2, [r3, #5]
        stMsgUsbTx.nTxData[6] = 0;
 8004a80:	4b05      	ldr	r3, [pc, #20]	; (8004a98 <PdmConfig_Set+0x10ac>)
 8004a82:	2200      	movs	r2, #0
 8004a84:	719a      	strb	r2, [r3, #6]
        stMsgUsbTx.nTxData[7] = 0;
 8004a86:	4b04      	ldr	r3, [pc, #16]	; (8004a98 <PdmConfig_Set+0x10ac>)
 8004a88:	2200      	movs	r2, #0
 8004a8a:	71da      	strb	r2, [r3, #7]
      }
    break;
 8004a8c:	e2ca      	b.n	8005024 <PdmConfig_Set+0x1638>
 8004a8e:	bf00      	nop
 8004a90:	2000269c 	.word	0x2000269c
 8004a94:	20002698 	.word	0x20002698
 8004a98:	2000266c 	.word	0x2000266c
 8004a9c:	20002678 	.word	0x20002678
 8004aa0:	51eb851f 	.word	0x51eb851f

    //Set Starter Disable Settings
    // 'D'
    case MSG_RX_SET_STARTER:
      if(stMsgRx->nRxLen == 5){
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004aaa:	2b05      	cmp	r3, #5
 8004aac:	f040 808f 	bne.w	8004bce <PdmConfig_Set+0x11e2>
        pConfig->stStarter.nEnabled = (stMsgRx->nRxData[1] & 0x01);
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004ab6:	f003 0301 	and.w	r3, r3, #1
 8004aba:	b2da      	uxtb	r2, r3
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f883 2570 	strb.w	r2, [r3, #1392]	; 0x570

        pConfig->stStarter.nInput = stMsgRx->nRxData[2];
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f883 2571 	strb.w	r2, [r3, #1393]	; 0x571

        pConfig->stStarter.nDisableOut[0] = (stMsgRx->nRxData[3] & 0x01);
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8004ad4:	f003 0301 	and.w	r3, r3, #1
 8004ad8:	b2da      	uxtb	r2, r3
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f883 2578 	strb.w	r2, [r3, #1400]	; 0x578
        pConfig->stStarter.nDisableOut[1] = (stMsgRx->nRxData[3] & 0x02) >> 1;
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8004ae6:	105b      	asrs	r3, r3, #1
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	f003 0301 	and.w	r3, r3, #1
 8004aee:	b2da      	uxtb	r2, r3
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f883 2579 	strb.w	r2, [r3, #1401]	; 0x579
        pConfig->stStarter.nDisableOut[2] = (stMsgRx->nRxData[3] & 0x04) >> 2;
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8004afc:	109b      	asrs	r3, r3, #2
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	f003 0301 	and.w	r3, r3, #1
 8004b04:	b2da      	uxtb	r2, r3
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f883 257a 	strb.w	r2, [r3, #1402]	; 0x57a
        pConfig->stStarter.nDisableOut[3] = (stMsgRx->nRxData[3] & 0x08) >> 3;
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8004b12:	10db      	asrs	r3, r3, #3
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	f003 0301 	and.w	r3, r3, #1
 8004b1a:	b2da      	uxtb	r2, r3
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f883 257b 	strb.w	r2, [r3, #1403]	; 0x57b
        pConfig->stStarter.nDisableOut[4] = (stMsgRx->nRxData[3] & 0x10) >> 4;
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8004b28:	111b      	asrs	r3, r3, #4
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	f003 0301 	and.w	r3, r3, #1
 8004b30:	b2da      	uxtb	r2, r3
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f883 257c 	strb.w	r2, [r3, #1404]	; 0x57c
        pConfig->stStarter.nDisableOut[5] = (stMsgRx->nRxData[3] & 0x20) >> 5;
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8004b3e:	115b      	asrs	r3, r3, #5
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	f003 0301 	and.w	r3, r3, #1
 8004b46:	b2da      	uxtb	r2, r3
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f883 257d 	strb.w	r2, [r3, #1405]	; 0x57d
        pConfig->stStarter.nDisableOut[6] = (stMsgRx->nRxData[3] & 0x40) >> 6;
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8004b54:	119b      	asrs	r3, r3, #6
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	f003 0301 	and.w	r3, r3, #1
 8004b5c:	b2da      	uxtb	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	f883 257e 	strb.w	r2, [r3, #1406]	; 0x57e
        pConfig->stStarter.nDisableOut[7] = (stMsgRx->nRxData[3] & 0x80) >> 7;
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8004b6a:	09db      	lsrs	r3, r3, #7
 8004b6c:	b2da      	uxtb	r2, r3
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	f883 257f 	strb.w	r2, [r3, #1407]	; 0x57f

        pConfig->stStarter.nDisableOut[8] = (stMsgRx->nRxData[4] & 0x01);
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	b2da      	uxtb	r2, r3
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f883 2580 	strb.w	r2, [r3, #1408]	; 0x580
        pConfig->stStarter.nDisableOut[9] = (stMsgRx->nRxData[4] & 0x02) >> 1;
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004b8c:	105b      	asrs	r3, r3, #1
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	f003 0301 	and.w	r3, r3, #1
 8004b94:	b2da      	uxtb	r2, r3
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f883 2581 	strb.w	r2, [r3, #1409]	; 0x581
        pConfig->stStarter.nDisableOut[10] = (stMsgRx->nRxData[4] & 0x04) >> 2;
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004ba2:	109b      	asrs	r3, r3, #2
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	f003 0301 	and.w	r3, r3, #1
 8004baa:	b2da      	uxtb	r2, r3
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f883 2582 	strb.w	r2, [r3, #1410]	; 0x582
        pConfig->stStarter.nDisableOut[11] = (stMsgRx->nRxData[4] & 0x08) >> 3;
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004bb8:	10db      	asrs	r3, r3, #3
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	f003 0301 	and.w	r3, r3, #1
 8004bc0:	b2da      	uxtb	r2, r3
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f883 2583 	strb.w	r2, [r3, #1411]	; 0x583
        nSend = 1;
 8004bc8:	4b50      	ldr	r3, [pc, #320]	; (8004d0c <PdmConfig_Set+0x1320>)
 8004bca:	2201      	movs	r2, #1
 8004bcc:	701a      	strb	r2, [r3, #0]
      }

      if((stMsgRx->nRxLen == 1) || nSend){
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d004      	beq.n	8004be2 <PdmConfig_Set+0x11f6>
 8004bd8:	4b4c      	ldr	r3, [pc, #304]	; (8004d0c <PdmConfig_Set+0x1320>)
 8004bda:	781b      	ldrb	r3, [r3, #0]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	f000 8223 	beq.w	8005028 <PdmConfig_Set+0x163c>
        stMsgUsbTx.nTxLen = 5;
 8004be2:	4b4b      	ldr	r3, [pc, #300]	; (8004d10 <PdmConfig_Set+0x1324>)
 8004be4:	2205      	movs	r2, #5
 8004be6:	721a      	strb	r2, [r3, #8]
        stMsgCanTx.stTxHeader.DLC = 5;
 8004be8:	4b4a      	ldr	r3, [pc, #296]	; (8004d14 <PdmConfig_Set+0x1328>)
 8004bea:	2205      	movs	r2, #5
 8004bec:	611a      	str	r2, [r3, #16]

        stMsgUsbTx.nTxData[0] = MSG_TX_SET_STARTER;
 8004bee:	4b48      	ldr	r3, [pc, #288]	; (8004d10 <PdmConfig_Set+0x1324>)
 8004bf0:	2264      	movs	r2, #100	; 0x64
 8004bf2:	701a      	strb	r2, [r3, #0]
        stMsgUsbTx.nTxData[1] = (pConfig->stStarter.nEnabled & 0x01);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	f893 3570 	ldrb.w	r3, [r3, #1392]	; 0x570
 8004bfa:	f003 0301 	and.w	r3, r3, #1
 8004bfe:	b2da      	uxtb	r2, r3
 8004c00:	4b43      	ldr	r3, [pc, #268]	; (8004d10 <PdmConfig_Set+0x1324>)
 8004c02:	705a      	strb	r2, [r3, #1]
        stMsgUsbTx.nTxData[2] = pConfig->stStarter.nInput;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f893 2571 	ldrb.w	r2, [r3, #1393]	; 0x571
 8004c0a:	4b41      	ldr	r3, [pc, #260]	; (8004d10 <PdmConfig_Set+0x1324>)
 8004c0c:	709a      	strb	r2, [r3, #2]
        stMsgUsbTx.nTxData[3] = ((pConfig->stStarter.nDisableOut[7] & 0x01) << 7) + ((pConfig->stStarter.nDisableOut[6] & 0x01) << 6) +
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	f893 357f 	ldrb.w	r3, [r3, #1407]	; 0x57f
 8004c14:	01db      	lsls	r3, r3, #7
 8004c16:	b2da      	uxtb	r2, r3
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f893 357e 	ldrb.w	r3, [r3, #1406]	; 0x57e
 8004c1e:	019b      	lsls	r3, r3, #6
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	4413      	add	r3, r2
 8004c2a:	b2da      	uxtb	r2, r3
                                ((pConfig->stStarter.nDisableOut[5] & 0x01) << 5) + ((pConfig->stStarter.nDisableOut[4] & 0x01) << 4) +
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f893 357d 	ldrb.w	r3, [r3, #1405]	; 0x57d
 8004c32:	015b      	lsls	r3, r3, #5
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	f003 0320 	and.w	r3, r3, #32
 8004c3a:	b2db      	uxtb	r3, r3
        stMsgUsbTx.nTxData[3] = ((pConfig->stStarter.nDisableOut[7] & 0x01) << 7) + ((pConfig->stStarter.nDisableOut[6] & 0x01) << 6) +
 8004c3c:	4413      	add	r3, r2
 8004c3e:	b2da      	uxtb	r2, r3
                                ((pConfig->stStarter.nDisableOut[5] & 0x01) << 5) + ((pConfig->stStarter.nDisableOut[4] & 0x01) << 4) +
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f893 357c 	ldrb.w	r3, [r3, #1404]	; 0x57c
 8004c46:	011b      	lsls	r3, r3, #4
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	f003 0310 	and.w	r3, r3, #16
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	4413      	add	r3, r2
 8004c52:	b2da      	uxtb	r2, r3
                                ((pConfig->stStarter.nDisableOut[3] & 0x01) << 3) + ((pConfig->stStarter.nDisableOut[2] & 0x01) << 2) +
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f893 357b 	ldrb.w	r3, [r3, #1403]	; 0x57b
 8004c5a:	00db      	lsls	r3, r3, #3
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	f003 0308 	and.w	r3, r3, #8
 8004c62:	b2db      	uxtb	r3, r3
                                ((pConfig->stStarter.nDisableOut[5] & 0x01) << 5) + ((pConfig->stStarter.nDisableOut[4] & 0x01) << 4) +
 8004c64:	4413      	add	r3, r2
 8004c66:	b2da      	uxtb	r2, r3
                                ((pConfig->stStarter.nDisableOut[3] & 0x01) << 3) + ((pConfig->stStarter.nDisableOut[2] & 0x01) << 2) +
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f893 357a 	ldrb.w	r3, [r3, #1402]	; 0x57a
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	f003 0304 	and.w	r3, r3, #4
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	4413      	add	r3, r2
 8004c7a:	b2da      	uxtb	r2, r3
                                ((pConfig->stStarter.nDisableOut[1] & 0x01) << 1) + (pConfig->stStarter.nDisableOut[0] & 0x01);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f893 3579 	ldrb.w	r3, [r3, #1401]	; 0x579
 8004c82:	005b      	lsls	r3, r3, #1
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	f003 0302 	and.w	r3, r3, #2
 8004c8a:	b2db      	uxtb	r3, r3
                                ((pConfig->stStarter.nDisableOut[3] & 0x01) << 3) + ((pConfig->stStarter.nDisableOut[2] & 0x01) << 2) +
 8004c8c:	4413      	add	r3, r2
 8004c8e:	b2da      	uxtb	r2, r3
                                ((pConfig->stStarter.nDisableOut[1] & 0x01) << 1) + (pConfig->stStarter.nDisableOut[0] & 0x01);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f893 3578 	ldrb.w	r3, [r3, #1400]	; 0x578
 8004c96:	f003 0301 	and.w	r3, r3, #1
 8004c9a:	b2db      	uxtb	r3, r3
 8004c9c:	4413      	add	r3, r2
 8004c9e:	b2da      	uxtb	r2, r3
        stMsgUsbTx.nTxData[3] = ((pConfig->stStarter.nDisableOut[7] & 0x01) << 7) + ((pConfig->stStarter.nDisableOut[6] & 0x01) << 6) +
 8004ca0:	4b1b      	ldr	r3, [pc, #108]	; (8004d10 <PdmConfig_Set+0x1324>)
 8004ca2:	70da      	strb	r2, [r3, #3]
        stMsgUsbTx.nTxData[4] = ((pConfig->stStarter.nDisableOut[11] & 0x01) << 3) + ((pConfig->stStarter.nDisableOut[10] & 0x01) << 2) +
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f893 3583 	ldrb.w	r3, [r3, #1411]	; 0x583
 8004caa:	00db      	lsls	r3, r3, #3
 8004cac:	b25b      	sxtb	r3, r3
 8004cae:	f003 0308 	and.w	r3, r3, #8
 8004cb2:	b25a      	sxtb	r2, r3
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f893 3582 	ldrb.w	r3, [r3, #1410]	; 0x582
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	b25b      	sxtb	r3, r3
 8004cbe:	f003 0304 	and.w	r3, r3, #4
 8004cc2:	b25b      	sxtb	r3, r3
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	b25b      	sxtb	r3, r3
 8004cc8:	b2da      	uxtb	r2, r3
                                ((pConfig->stStarter.nDisableOut[9] & 0x01) << 1) + (pConfig->stStarter.nDisableOut[8] & 0x01);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	f893 3581 	ldrb.w	r3, [r3, #1409]	; 0x581
 8004cd0:	005b      	lsls	r3, r3, #1
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	f003 0302 	and.w	r3, r3, #2
 8004cd8:	b2db      	uxtb	r3, r3
        stMsgUsbTx.nTxData[4] = ((pConfig->stStarter.nDisableOut[11] & 0x01) << 3) + ((pConfig->stStarter.nDisableOut[10] & 0x01) << 2) +
 8004cda:	4413      	add	r3, r2
 8004cdc:	b2da      	uxtb	r2, r3
                                ((pConfig->stStarter.nDisableOut[9] & 0x01) << 1) + (pConfig->stStarter.nDisableOut[8] & 0x01);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	f893 3580 	ldrb.w	r3, [r3, #1408]	; 0x580
 8004ce4:	f003 0301 	and.w	r3, r3, #1
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	4413      	add	r3, r2
 8004cec:	b2da      	uxtb	r2, r3
        stMsgUsbTx.nTxData[4] = ((pConfig->stStarter.nDisableOut[11] & 0x01) << 3) + ((pConfig->stStarter.nDisableOut[10] & 0x01) << 2) +
 8004cee:	4b08      	ldr	r3, [pc, #32]	; (8004d10 <PdmConfig_Set+0x1324>)
 8004cf0:	711a      	strb	r2, [r3, #4]
        stMsgUsbTx.nTxData[5] = 0;
 8004cf2:	4b07      	ldr	r3, [pc, #28]	; (8004d10 <PdmConfig_Set+0x1324>)
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	715a      	strb	r2, [r3, #5]
        stMsgUsbTx.nTxData[6] = 0;
 8004cf8:	4b05      	ldr	r3, [pc, #20]	; (8004d10 <PdmConfig_Set+0x1324>)
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	719a      	strb	r2, [r3, #6]
        stMsgUsbTx.nTxData[7] = 0;
 8004cfe:	4b04      	ldr	r3, [pc, #16]	; (8004d10 <PdmConfig_Set+0x1324>)
 8004d00:	2200      	movs	r2, #0
 8004d02:	71da      	strb	r2, [r3, #7]
        nSend = 1;
 8004d04:	4b01      	ldr	r3, [pc, #4]	; (8004d0c <PdmConfig_Set+0x1320>)
 8004d06:	2201      	movs	r2, #1
 8004d08:	701a      	strb	r2, [r3, #0]
      }
    break;
 8004d0a:	e18d      	b.n	8005028 <PdmConfig_Set+0x163c>
 8004d0c:	20002698 	.word	0x20002698
 8004d10:	2000266c 	.word	0x2000266c
 8004d14:	20002678 	.word	0x20002678

    //Set CAN Input Settings
    // 'N'
    case MSG_RX_SET_CAN_INPUTS:
       if(stMsgRx->nRxLen == 7){
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d1e:	2b07      	cmp	r3, #7
 8004d20:	f040 8097 	bne.w	8004e52 <PdmConfig_Set+0x1466>
         nCanInputNum = (stMsgRx->nRxData[2]);
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8004d2a:	4bb6      	ldr	r3, [pc, #728]	; (8005004 <PdmConfig_Set+0x1618>)
 8004d2c:	701a      	strb	r2, [r3, #0]
         if(nCanInputNum < PDM_NUM_CAN_INPUTS){
 8004d2e:	4bb5      	ldr	r3, [pc, #724]	; (8005004 <PdmConfig_Set+0x1618>)
 8004d30:	781b      	ldrb	r3, [r3, #0]
 8004d32:	2b1d      	cmp	r3, #29
 8004d34:	f200 808d 	bhi.w	8004e52 <PdmConfig_Set+0x1466>
           pConfig->stCanInput[nCanInputNum].nEnabled = (stMsgRx->nRxData[1] & 0x01);
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004d3e:	4ab1      	ldr	r2, [pc, #708]	; (8005004 <PdmConfig_Set+0x1618>)
 8004d40:	7812      	ldrb	r2, [r2, #0]
 8004d42:	4611      	mov	r1, r2
 8004d44:	f003 0301 	and.w	r3, r3, #1
 8004d48:	b2d8      	uxtb	r0, r3
 8004d4a:	68fa      	ldr	r2, [r7, #12]
 8004d4c:	460b      	mov	r3, r1
 8004d4e:	00db      	lsls	r3, r3, #3
 8004d50:	1a5b      	subs	r3, r3, r1
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	4413      	add	r3, r2
 8004d56:	f203 5384 	addw	r3, r3, #1412	; 0x584
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	701a      	strb	r2, [r3, #0]
           pConfig->stCanInput[nCanInputNum].eMode = (stMsgRx->nRxData[1] & 0x06) >> 1;
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004d64:	105b      	asrs	r3, r3, #1
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	4aa6      	ldr	r2, [pc, #664]	; (8005004 <PdmConfig_Set+0x1618>)
 8004d6a:	7812      	ldrb	r2, [r2, #0]
 8004d6c:	4611      	mov	r1, r2
 8004d6e:	f003 0303 	and.w	r3, r3, #3
 8004d72:	b2d8      	uxtb	r0, r3
 8004d74:	68fa      	ldr	r2, [r7, #12]
 8004d76:	460b      	mov	r3, r1
 8004d78:	00db      	lsls	r3, r3, #3
 8004d7a:	1a5b      	subs	r3, r3, r1
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	4413      	add	r3, r2
 8004d80:	f503 63b2 	add.w	r3, r3, #1424	; 0x590
 8004d84:	4602      	mov	r2, r0
 8004d86:	701a      	strb	r2, [r3, #0]
           pConfig->stCanInput[nCanInputNum].eOperator = (stMsgRx->nRxData[1] & 0xF0) >> 4;
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004d8e:	4a9d      	ldr	r2, [pc, #628]	; (8005004 <PdmConfig_Set+0x1618>)
 8004d90:	7812      	ldrb	r2, [r2, #0]
 8004d92:	4611      	mov	r1, r2
 8004d94:	091b      	lsrs	r3, r3, #4
 8004d96:	b2d8      	uxtb	r0, r3
 8004d98:	68fa      	ldr	r2, [r7, #12]
 8004d9a:	460b      	mov	r3, r1
 8004d9c:	00db      	lsls	r3, r3, #3
 8004d9e:	1a5b      	subs	r3, r3, r1
 8004da0:	009b      	lsls	r3, r3, #2
 8004da2:	4413      	add	r3, r2
 8004da4:	f203 538c 	addw	r3, r3, #1420	; 0x58c
 8004da8:	4602      	mov	r2, r0
 8004daa:	701a      	strb	r2, [r3, #0]

           pConfig->stCanInput[nCanInputNum].nId = (stMsgRx->nRxData[3] << 8) + stMsgRx->nRxData[4];
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	021b      	lsls	r3, r3, #8
 8004db6:	b29a      	uxth	r2, r3
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	4990      	ldr	r1, [pc, #576]	; (8005004 <PdmConfig_Set+0x1618>)
 8004dc2:	7809      	ldrb	r1, [r1, #0]
 8004dc4:	4413      	add	r3, r2
 8004dc6:	b298      	uxth	r0, r3
 8004dc8:	68fa      	ldr	r2, [r7, #12]
 8004dca:	460b      	mov	r3, r1
 8004dcc:	00db      	lsls	r3, r3, #3
 8004dce:	1a5b      	subs	r3, r3, r1
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	4413      	add	r3, r2
 8004dd4:	f203 5386 	addw	r3, r3, #1414	; 0x586
 8004dd8:	4602      	mov	r2, r0
 8004dda:	801a      	strh	r2, [r3, #0]

           pConfig->stCanInput[nCanInputNum].nLowByte = (stMsgRx->nRxData[5] & 0x0F);
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	4a87      	ldr	r2, [pc, #540]	; (8005004 <PdmConfig_Set+0x1618>)
 8004de6:	7812      	ldrb	r2, [r2, #0]
 8004de8:	4611      	mov	r1, r2
 8004dea:	f003 030f 	and.w	r3, r3, #15
 8004dee:	b298      	uxth	r0, r3
 8004df0:	68fa      	ldr	r2, [r7, #12]
 8004df2:	460b      	mov	r3, r1
 8004df4:	00db      	lsls	r3, r3, #3
 8004df6:	1a5b      	subs	r3, r3, r1
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	4413      	add	r3, r2
 8004dfc:	f503 63b1 	add.w	r3, r3, #1416	; 0x588
 8004e00:	4602      	mov	r2, r0
 8004e02:	801a      	strh	r2, [r3, #0]
           pConfig->stCanInput[nCanInputNum].nHighByte = (stMsgRx->nRxData[5] & 0xF0) >> 4;
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004e0a:	091b      	lsrs	r3, r3, #4
 8004e0c:	b2da      	uxtb	r2, r3
 8004e0e:	4b7d      	ldr	r3, [pc, #500]	; (8005004 <PdmConfig_Set+0x1618>)
 8004e10:	781b      	ldrb	r3, [r3, #0]
 8004e12:	4619      	mov	r1, r3
 8004e14:	b290      	uxth	r0, r2
 8004e16:	68fa      	ldr	r2, [r7, #12]
 8004e18:	460b      	mov	r3, r1
 8004e1a:	00db      	lsls	r3, r3, #3
 8004e1c:	1a5b      	subs	r3, r3, r1
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	4413      	add	r3, r2
 8004e22:	f203 538a 	addw	r3, r3, #1418	; 0x58a
 8004e26:	4602      	mov	r2, r0
 8004e28:	801a      	strh	r2, [r3, #0]

           pConfig->stCanInput[nCanInputNum].nOnVal = stMsgRx->nRxData[6];
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8004e30:	4b74      	ldr	r3, [pc, #464]	; (8005004 <PdmConfig_Set+0x1618>)
 8004e32:	781b      	ldrb	r3, [r3, #0]
 8004e34:	4619      	mov	r1, r3
 8004e36:	b290      	uxth	r0, r2
 8004e38:	68fa      	ldr	r2, [r7, #12]
 8004e3a:	460b      	mov	r3, r1
 8004e3c:	00db      	lsls	r3, r3, #3
 8004e3e:	1a5b      	subs	r3, r3, r1
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	4413      	add	r3, r2
 8004e44:	f203 538e 	addw	r3, r3, #1422	; 0x58e
 8004e48:	4602      	mov	r2, r0
 8004e4a:	801a      	strh	r2, [r3, #0]

           nSend = 1;
 8004e4c:	4b6e      	ldr	r3, [pc, #440]	; (8005008 <PdmConfig_Set+0x161c>)
 8004e4e:	2201      	movs	r2, #1
 8004e50:	701a      	strb	r2, [r3, #0]
         }
       }

       if(stMsgRx->nRxLen == 2){
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004e58:	2b02      	cmp	r3, #2
 8004e5a:	d10b      	bne.n	8004e74 <PdmConfig_Set+0x1488>
          nCanInputNum = (stMsgRx->nRxData[1]);
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8004e62:	4b68      	ldr	r3, [pc, #416]	; (8005004 <PdmConfig_Set+0x1618>)
 8004e64:	701a      	strb	r2, [r3, #0]
          if(nCanInputNum < PDM_NUM_CAN_INPUTS){
 8004e66:	4b67      	ldr	r3, [pc, #412]	; (8005004 <PdmConfig_Set+0x1618>)
 8004e68:	781b      	ldrb	r3, [r3, #0]
 8004e6a:	2b1d      	cmp	r3, #29
 8004e6c:	d802      	bhi.n	8004e74 <PdmConfig_Set+0x1488>
            nSend = 1;
 8004e6e:	4b66      	ldr	r3, [pc, #408]	; (8005008 <PdmConfig_Set+0x161c>)
 8004e70:	2201      	movs	r2, #1
 8004e72:	701a      	strb	r2, [r3, #0]
          }
       }

       if(nSend){
 8004e74:	4b64      	ldr	r3, [pc, #400]	; (8005008 <PdmConfig_Set+0x161c>)
 8004e76:	781b      	ldrb	r3, [r3, #0]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	f000 80d7 	beq.w	800502c <PdmConfig_Set+0x1640>
         stMsgUsbTx.nTxLen = 7;
 8004e7e:	4b63      	ldr	r3, [pc, #396]	; (800500c <PdmConfig_Set+0x1620>)
 8004e80:	2207      	movs	r2, #7
 8004e82:	721a      	strb	r2, [r3, #8]
         stMsgCanTx.stTxHeader.DLC = 7;
 8004e84:	4b62      	ldr	r3, [pc, #392]	; (8005010 <PdmConfig_Set+0x1624>)
 8004e86:	2207      	movs	r2, #7
 8004e88:	611a      	str	r2, [r3, #16]

         stMsgUsbTx.nTxData[0] = MSG_TX_SET_CAN_INPUTS;
 8004e8a:	4b60      	ldr	r3, [pc, #384]	; (800500c <PdmConfig_Set+0x1620>)
 8004e8c:	226e      	movs	r2, #110	; 0x6e
 8004e8e:	701a      	strb	r2, [r3, #0]
         stMsgUsbTx.nTxData[1] = ((pConfig->stCanInput[nCanInputNum].eOperator & 0x0F) << 4) + ((pConfig->stCanInput[nCanInputNum].eMode & 0x03) << 1) +
 8004e90:	4b5c      	ldr	r3, [pc, #368]	; (8005004 <PdmConfig_Set+0x1618>)
 8004e92:	781b      	ldrb	r3, [r3, #0]
 8004e94:	4619      	mov	r1, r3
 8004e96:	68fa      	ldr	r2, [r7, #12]
 8004e98:	460b      	mov	r3, r1
 8004e9a:	00db      	lsls	r3, r3, #3
 8004e9c:	1a5b      	subs	r3, r3, r1
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	4413      	add	r3, r2
 8004ea2:	f203 538c 	addw	r3, r3, #1420	; 0x58c
 8004ea6:	781b      	ldrb	r3, [r3, #0]
 8004ea8:	011b      	lsls	r3, r3, #4
 8004eaa:	b2da      	uxtb	r2, r3
 8004eac:	4b55      	ldr	r3, [pc, #340]	; (8005004 <PdmConfig_Set+0x1618>)
 8004eae:	781b      	ldrb	r3, [r3, #0]
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	68f9      	ldr	r1, [r7, #12]
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	00db      	lsls	r3, r3, #3
 8004eb8:	1a1b      	subs	r3, r3, r0
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	440b      	add	r3, r1
 8004ebe:	f503 63b2 	add.w	r3, r3, #1424	; 0x590
 8004ec2:	781b      	ldrb	r3, [r3, #0]
 8004ec4:	005b      	lsls	r3, r3, #1
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	f003 0306 	and.w	r3, r3, #6
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	4413      	add	r3, r2
 8004ed0:	b2da      	uxtb	r2, r3
                                 (pConfig->stCanInput[nCanInputNum].nEnabled & 0x01);
 8004ed2:	4b4c      	ldr	r3, [pc, #304]	; (8005004 <PdmConfig_Set+0x1618>)
 8004ed4:	781b      	ldrb	r3, [r3, #0]
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	68f9      	ldr	r1, [r7, #12]
 8004eda:	4603      	mov	r3, r0
 8004edc:	00db      	lsls	r3, r3, #3
 8004ede:	1a1b      	subs	r3, r3, r0
 8004ee0:	009b      	lsls	r3, r3, #2
 8004ee2:	440b      	add	r3, r1
 8004ee4:	f203 5384 	addw	r3, r3, #1412	; 0x584
 8004ee8:	781b      	ldrb	r3, [r3, #0]
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	b2db      	uxtb	r3, r3
         stMsgUsbTx.nTxData[1] = ((pConfig->stCanInput[nCanInputNum].eOperator & 0x0F) << 4) + ((pConfig->stCanInput[nCanInputNum].eMode & 0x03) << 1) +
 8004ef0:	4413      	add	r3, r2
 8004ef2:	b2da      	uxtb	r2, r3
 8004ef4:	4b45      	ldr	r3, [pc, #276]	; (800500c <PdmConfig_Set+0x1620>)
 8004ef6:	705a      	strb	r2, [r3, #1]
         stMsgUsbTx.nTxData[2] = nCanInputNum;
 8004ef8:	4b42      	ldr	r3, [pc, #264]	; (8005004 <PdmConfig_Set+0x1618>)
 8004efa:	781a      	ldrb	r2, [r3, #0]
 8004efc:	4b43      	ldr	r3, [pc, #268]	; (800500c <PdmConfig_Set+0x1620>)
 8004efe:	709a      	strb	r2, [r3, #2]
         stMsgUsbTx.nTxData[3] = (uint8_t)(pConfig->stCanInput[nCanInputNum].nId >> 8);
 8004f00:	4b40      	ldr	r3, [pc, #256]	; (8005004 <PdmConfig_Set+0x1618>)
 8004f02:	781b      	ldrb	r3, [r3, #0]
 8004f04:	4619      	mov	r1, r3
 8004f06:	68fa      	ldr	r2, [r7, #12]
 8004f08:	460b      	mov	r3, r1
 8004f0a:	00db      	lsls	r3, r3, #3
 8004f0c:	1a5b      	subs	r3, r3, r1
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	4413      	add	r3, r2
 8004f12:	f203 5386 	addw	r3, r3, #1414	; 0x586
 8004f16:	881b      	ldrh	r3, [r3, #0]
 8004f18:	0a1b      	lsrs	r3, r3, #8
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	b2da      	uxtb	r2, r3
 8004f1e:	4b3b      	ldr	r3, [pc, #236]	; (800500c <PdmConfig_Set+0x1620>)
 8004f20:	70da      	strb	r2, [r3, #3]
         stMsgUsbTx.nTxData[4] = (uint8_t)(pConfig->stCanInput[nCanInputNum].nId & 0xFF);
 8004f22:	4b38      	ldr	r3, [pc, #224]	; (8005004 <PdmConfig_Set+0x1618>)
 8004f24:	781b      	ldrb	r3, [r3, #0]
 8004f26:	4619      	mov	r1, r3
 8004f28:	68fa      	ldr	r2, [r7, #12]
 8004f2a:	460b      	mov	r3, r1
 8004f2c:	00db      	lsls	r3, r3, #3
 8004f2e:	1a5b      	subs	r3, r3, r1
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	4413      	add	r3, r2
 8004f34:	f203 5386 	addw	r3, r3, #1414	; 0x586
 8004f38:	881b      	ldrh	r3, [r3, #0]
 8004f3a:	b2da      	uxtb	r2, r3
 8004f3c:	4b33      	ldr	r3, [pc, #204]	; (800500c <PdmConfig_Set+0x1620>)
 8004f3e:	711a      	strb	r2, [r3, #4]
         stMsgUsbTx.nTxData[5] = ((pConfig->stCanInput[nCanInputNum].nHighByte & 0xF) << 4) + (pConfig->stCanInput[nCanInputNum].nLowByte & 0xF);
 8004f40:	4b30      	ldr	r3, [pc, #192]	; (8005004 <PdmConfig_Set+0x1618>)
 8004f42:	781b      	ldrb	r3, [r3, #0]
 8004f44:	4619      	mov	r1, r3
 8004f46:	68fa      	ldr	r2, [r7, #12]
 8004f48:	460b      	mov	r3, r1
 8004f4a:	00db      	lsls	r3, r3, #3
 8004f4c:	1a5b      	subs	r3, r3, r1
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	4413      	add	r3, r2
 8004f52:	f203 538a 	addw	r3, r3, #1418	; 0x58a
 8004f56:	881b      	ldrh	r3, [r3, #0]
 8004f58:	011b      	lsls	r3, r3, #4
 8004f5a:	b2da      	uxtb	r2, r3
 8004f5c:	4b29      	ldr	r3, [pc, #164]	; (8005004 <PdmConfig_Set+0x1618>)
 8004f5e:	781b      	ldrb	r3, [r3, #0]
 8004f60:	4618      	mov	r0, r3
 8004f62:	68f9      	ldr	r1, [r7, #12]
 8004f64:	4603      	mov	r3, r0
 8004f66:	00db      	lsls	r3, r3, #3
 8004f68:	1a1b      	subs	r3, r3, r0
 8004f6a:	009b      	lsls	r3, r3, #2
 8004f6c:	440b      	add	r3, r1
 8004f6e:	f503 63b1 	add.w	r3, r3, #1416	; 0x588
 8004f72:	881b      	ldrh	r3, [r3, #0]
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	f003 030f 	and.w	r3, r3, #15
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	4413      	add	r3, r2
 8004f7e:	b2da      	uxtb	r2, r3
 8004f80:	4b22      	ldr	r3, [pc, #136]	; (800500c <PdmConfig_Set+0x1620>)
 8004f82:	715a      	strb	r2, [r3, #5]
         stMsgUsbTx.nTxData[6] = (uint8_t)(pConfig->stCanInput[nCanInputNum].nOnVal);
 8004f84:	4b1f      	ldr	r3, [pc, #124]	; (8005004 <PdmConfig_Set+0x1618>)
 8004f86:	781b      	ldrb	r3, [r3, #0]
 8004f88:	4619      	mov	r1, r3
 8004f8a:	68fa      	ldr	r2, [r7, #12]
 8004f8c:	460b      	mov	r3, r1
 8004f8e:	00db      	lsls	r3, r3, #3
 8004f90:	1a5b      	subs	r3, r3, r1
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	4413      	add	r3, r2
 8004f96:	f203 538e 	addw	r3, r3, #1422	; 0x58e
 8004f9a:	881b      	ldrh	r3, [r3, #0]
 8004f9c:	b2da      	uxtb	r2, r3
 8004f9e:	4b1b      	ldr	r3, [pc, #108]	; (800500c <PdmConfig_Set+0x1620>)
 8004fa0:	719a      	strb	r2, [r3, #6]
       }
    break;
 8004fa2:	e043      	b.n	800502c <PdmConfig_Set+0x1640>

    //Get Version
    // 'V'
    case MSG_RX_GET_VERSION:
      if(stMsgRx->nRxLen == 1){
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	d140      	bne.n	8005030 <PdmConfig_Set+0x1644>
        nSend = 1;
 8004fae:	4b16      	ldr	r3, [pc, #88]	; (8005008 <PdmConfig_Set+0x161c>)
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	701a      	strb	r2, [r3, #0]
        stMsgUsbTx.nTxLen = 5;
 8004fb4:	4b15      	ldr	r3, [pc, #84]	; (800500c <PdmConfig_Set+0x1620>)
 8004fb6:	2205      	movs	r2, #5
 8004fb8:	721a      	strb	r2, [r3, #8]
        stMsgCanTx.stTxHeader.DLC = 5;
 8004fba:	4b15      	ldr	r3, [pc, #84]	; (8005010 <PdmConfig_Set+0x1624>)
 8004fbc:	2205      	movs	r2, #5
 8004fbe:	611a      	str	r2, [r3, #16]

        stMsgUsbTx.nTxData[0] = MSG_TX_GET_VERSION;
 8004fc0:	4b12      	ldr	r3, [pc, #72]	; (800500c <PdmConfig_Set+0x1620>)
 8004fc2:	2276      	movs	r2, #118	; 0x76
 8004fc4:	701a      	strb	r2, [r3, #0]
        stMsgUsbTx.nTxData[1] = (uint8_t)PDM_MAJOR_VERSION;
 8004fc6:	4b11      	ldr	r3, [pc, #68]	; (800500c <PdmConfig_Set+0x1620>)
 8004fc8:	2200      	movs	r2, #0
 8004fca:	705a      	strb	r2, [r3, #1]
        stMsgUsbTx.nTxData[2] = (uint8_t)PDM_MINOR_VERSION;
 8004fcc:	4b0f      	ldr	r3, [pc, #60]	; (800500c <PdmConfig_Set+0x1620>)
 8004fce:	2201      	movs	r2, #1
 8004fd0:	709a      	strb	r2, [r3, #2]
        stMsgUsbTx.nTxData[3] = (uint8_t)(PDM_BUILD >> 8);
 8004fd2:	4b0e      	ldr	r3, [pc, #56]	; (800500c <PdmConfig_Set+0x1620>)
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	70da      	strb	r2, [r3, #3]
        stMsgUsbTx.nTxData[4] = (uint8_t)(PDM_BUILD & 0xFF);
 8004fd8:	4b0c      	ldr	r3, [pc, #48]	; (800500c <PdmConfig_Set+0x1620>)
 8004fda:	2201      	movs	r2, #1
 8004fdc:	711a      	strb	r2, [r3, #4]
        stMsgUsbTx.nTxData[5] = 0;
 8004fde:	4b0b      	ldr	r3, [pc, #44]	; (800500c <PdmConfig_Set+0x1620>)
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	715a      	strb	r2, [r3, #5]
        stMsgUsbTx.nTxData[6] = 0;
 8004fe4:	4b09      	ldr	r3, [pc, #36]	; (800500c <PdmConfig_Set+0x1620>)
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	719a      	strb	r2, [r3, #6]
        stMsgUsbTx.nTxData[7] = 0;
 8004fea:	4b08      	ldr	r3, [pc, #32]	; (800500c <PdmConfig_Set+0x1620>)
 8004fec:	2200      	movs	r2, #0
 8004fee:	71da      	strb	r2, [r3, #7]
      }
    break;
 8004ff0:	e01e      	b.n	8005030 <PdmConfig_Set+0x1644>

    default:
      return 0;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	e03e      	b.n	8005074 <PdmConfig_Set+0x1688>
    break;
 8004ff6:	bf00      	nop
 8004ff8:	e01b      	b.n	8005032 <PdmConfig_Set+0x1646>
    break;
 8004ffa:	bf00      	nop
 8004ffc:	e019      	b.n	8005032 <PdmConfig_Set+0x1646>
    break;
 8004ffe:	bf00      	nop
 8005000:	e017      	b.n	8005032 <PdmConfig_Set+0x1646>
 8005002:	bf00      	nop
 8005004:	2000269d 	.word	0x2000269d
 8005008:	20002698 	.word	0x20002698
 800500c:	2000266c 	.word	0x2000266c
 8005010:	20002678 	.word	0x20002678
    break;
 8005014:	bf00      	nop
 8005016:	e00c      	b.n	8005032 <PdmConfig_Set+0x1646>
    break;
 8005018:	bf00      	nop
 800501a:	e00a      	b.n	8005032 <PdmConfig_Set+0x1646>
    break;
 800501c:	bf00      	nop
 800501e:	e008      	b.n	8005032 <PdmConfig_Set+0x1646>
    break;
 8005020:	bf00      	nop
 8005022:	e006      	b.n	8005032 <PdmConfig_Set+0x1646>
    break;
 8005024:	bf00      	nop
 8005026:	e004      	b.n	8005032 <PdmConfig_Set+0x1646>
    break;
 8005028:	bf00      	nop
 800502a:	e002      	b.n	8005032 <PdmConfig_Set+0x1646>
    break;
 800502c:	bf00      	nop
 800502e:	e000      	b.n	8005032 <PdmConfig_Set+0x1646>
    break;
 8005030:	bf00      	nop
    }

  if(nSend){
 8005032:	4b12      	ldr	r3, [pc, #72]	; (800507c <PdmConfig_Set+0x1690>)
 8005034:	781b      	ldrb	r3, [r3, #0]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d01b      	beq.n	8005072 <PdmConfig_Set+0x1686>
    stMsgCanTx.stTxHeader.StdId = pConfig->stCanOutput.nBaseId + 20;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f8b3 38ce 	ldrh.w	r3, [r3, #2254]	; 0x8ce
 8005040:	3314      	adds	r3, #20
 8005042:	461a      	mov	r2, r3
 8005044:	4b0e      	ldr	r3, [pc, #56]	; (8005080 <PdmConfig_Set+0x1694>)
 8005046:	601a      	str	r2, [r3, #0]

    memcpy(&stMsgCanTx.nTxData, &stMsgUsbTx.nTxData, sizeof(stMsgCanTx.nTxData));
 8005048:	4b0d      	ldr	r3, [pc, #52]	; (8005080 <PdmConfig_Set+0x1694>)
 800504a:	4a0e      	ldr	r2, [pc, #56]	; (8005084 <PdmConfig_Set+0x1698>)
 800504c:	3318      	adds	r3, #24
 800504e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005052:	e883 0003 	stmia.w	r3, {r0, r1}

    osMessageQueuePut(*qMsgQueueUsbTx, &stMsgUsbTx, 0U, 0U);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6818      	ldr	r0, [r3, #0]
 800505a:	2300      	movs	r3, #0
 800505c:	2200      	movs	r2, #0
 800505e:	4909      	ldr	r1, [pc, #36]	; (8005084 <PdmConfig_Set+0x1698>)
 8005060:	f00e fff4 	bl	801404c <osMessageQueuePut>
    osMessageQueuePut(*qMsgQueueCanTx, &stMsgCanTx, 0U, 0U);
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	6818      	ldr	r0, [r3, #0]
 8005068:	2300      	movs	r3, #0
 800506a:	2200      	movs	r2, #0
 800506c:	4904      	ldr	r1, [pc, #16]	; (8005080 <PdmConfig_Set+0x1694>)
 800506e:	f00e ffed 	bl	801404c <osMessageQueuePut>
  }

  return 1;
 8005072:	2301      	movs	r3, #1

}
 8005074:	4618      	mov	r0, r3
 8005076:	3710      	adds	r7, #16
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}
 800507c:	20002698 	.word	0x20002698
 8005080:	20002678 	.word	0x20002678
 8005084:	2000266c 	.word	0x2000266c

08005088 <PdmConfig_SetDefault>:

void PdmConfig_SetDefault(PdmConfig_t* pConfig){
 8005088:	b480      	push	{r7}
 800508a:	b083      	sub	sp, #12
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  //Device Configuration
  pConfig->stDevConfig.nVersion = 2;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2202      	movs	r2, #2
 8005094:	701a      	strb	r2, [r3, #0]
  pConfig->stDevConfig.nCanEnabled = 1;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2201      	movs	r2, #1
 800509a:	705a      	strb	r2, [r3, #1]
  pConfig->stDevConfig.nCanSpeed = 6;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2206      	movs	r2, #6
 80050a0:	709a      	strb	r2, [r3, #2]

  //Logging
  pConfig->stLogging.nUpdateTime = 1000;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80050a8:	809a      	strh	r2, [r3, #4]

  //Inputs
  pConfig->stInput[0].nEnabled = 1;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2201      	movs	r2, #1
 80050ae:	721a      	strb	r2, [r3, #8]
  pConfig->stInput[0].eMode = MODE_MOMENTARY;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	741a      	strb	r2, [r3, #16]
  pConfig->stInput[0].nOnLevel = 10000;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f242 7210 	movw	r2, #10000	; 0x2710
 80050bc:	841a      	strh	r2, [r3, #32]
  pConfig->stInput[0].nDebounceTime = 20;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2214      	movs	r2, #20
 80050c2:	845a      	strh	r2, [r3, #34]	; 0x22

  pConfig->stInput[1].nEnabled = 1;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2201      	movs	r2, #1
 80050c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  pConfig->stInput[1].eMode = MODE_MOMENTARY;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2201      	movs	r2, #1
 80050d0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  pConfig->stInput[1].nOnLevel = 16383;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f643 72ff 	movw	r2, #16383	; 0x3fff
 80050da:	879a      	strh	r2, [r3, #60]	; 0x3c
  pConfig->stInput[1].nDebounceTime = 20;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2214      	movs	r2, #20
 80050e0:	87da      	strh	r2, [r3, #62]	; 0x3e

  pConfig->stInput[2].nEnabled = 1;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2201      	movs	r2, #1
 80050e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  pConfig->stInput[2].eMode = MODE_MOMENTARY;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2201      	movs	r2, #1
 80050ee:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  pConfig->stInput[2].nOnLevel = 16383;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f643 72ff 	movw	r2, #16383	; 0x3fff
 80050f8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  pConfig->stInput[2].nDebounceTime = 20;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2214      	movs	r2, #20
 8005100:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

  pConfig->stInput[3].nEnabled = 1;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  pConfig->stInput[3].eMode = MODE_MOMENTARY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
  pConfig->stInput[3].nOnLevel = 10000;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f242 7210 	movw	r2, #10000	; 0x2710
 800511a:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
  pConfig->stInput[3].nDebounceTime = 20;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2214      	movs	r2, #20
 8005122:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76

  pConfig->stInput[4].nEnabled = 1;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2201      	movs	r2, #1
 800512a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
  pConfig->stInput[4].eMode = MODE_MOMENTARY;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2201      	movs	r2, #1
 8005132:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  pConfig->stInput[4].nOnLevel = 16383;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f643 72ff 	movw	r2, #16383	; 0x3fff
 800513c:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
  pConfig->stInput[4].nDebounceTime = 20;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2214      	movs	r2, #20
 8005144:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92

  pConfig->stInput[5].nEnabled = 1;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
  pConfig->stInput[5].eMode = MODE_MOMENTARY;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2201      	movs	r2, #1
 8005154:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
  pConfig->stInput[5].nOnLevel = 16383;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	f643 72ff 	movw	r2, #16383	; 0x3fff
 800515e:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
  pConfig->stInput[5].nDebounceTime = 20;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2214      	movs	r2, #20
 8005166:	f8a3 20ae 	strh.w	r2, [r3, #174]	; 0xae

  //Outputs
  pConfig->stOutput[0].nEnabled = 1;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2201      	movs	r2, #1
 800516e:	f883 23d0 	strb.w	r2, [r3, #976]	; 0x3d0
  pConfig->stOutput[0].nInput = 4;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2204      	movs	r2, #4
 8005176:	f883 23d1 	strb.w	r2, [r3, #977]	; 0x3d1
  pConfig->stOutput[0].nTriggerLevel = 0;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	f883 23d8 	strb.w	r2, [r3, #984]	; 0x3d8
  pConfig->stOutput[0].nCurrentLimit = 0;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2200      	movs	r2, #0
 8005186:	f8a3 23da 	strh.w	r2, [r3, #986]	; 0x3da
  pConfig->stOutput[0].nInrushLimit = 0;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2200      	movs	r2, #0
 800518e:	f8a3 23dc 	strh.w	r2, [r3, #988]	; 0x3dc
  pConfig->stOutput[0].nInrushTime = 0;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	f8a3 23de 	strh.w	r2, [r3, #990]	; 0x3de
  pConfig->stOutput[0].eResetMode = RESET_ENDLESS;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2202      	movs	r2, #2
 800519e:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
  pConfig->stOutput[0].nResetTime = 0;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f8a3 23e2 	strh.w	r2, [r3, #994]	; 0x3e2
  pConfig->stOutput[0].nResetLimit = 0;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	f883 23e4 	strb.w	r2, [r3, #996]	; 0x3e4

  pConfig->stOutput[1].nEnabled = 1;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2201      	movs	r2, #1
 80051b6:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  pConfig->stOutput[1].nInput = 3;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2203      	movs	r2, #3
 80051be:	f883 23e9 	strb.w	r2, [r3, #1001]	; 0x3e9
  pConfig->stOutput[1].nTriggerLevel = 0;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2200      	movs	r2, #0
 80051c6:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
  pConfig->stOutput[1].nCurrentLimit = 0;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2200      	movs	r2, #0
 80051ce:	f8a3 23f2 	strh.w	r2, [r3, #1010]	; 0x3f2
  pConfig->stOutput[1].nInrushLimit = 0;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4
  pConfig->stOutput[1].nInrushTime = 0;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	f8a3 23f6 	strh.w	r2, [r3, #1014]	; 0x3f6
  pConfig->stOutput[1].eResetMode = RESET_ENDLESS;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2202      	movs	r2, #2
 80051e6:	f883 23f8 	strb.w	r2, [r3, #1016]	; 0x3f8
  pConfig->stOutput[1].nResetTime = 0;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f8a3 23fa 	strh.w	r2, [r3, #1018]	; 0x3fa
  pConfig->stOutput[1].nResetLimit = 0;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f883 23fc 	strb.w	r2, [r3, #1020]	; 0x3fc

  pConfig->stOutput[2].nEnabled = 1;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2201      	movs	r2, #1
 80051fe:	f883 2400 	strb.w	r2, [r3, #1024]	; 0x400
  pConfig->stOutput[2].nInput = 2;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2202      	movs	r2, #2
 8005206:	f883 2401 	strb.w	r2, [r3, #1025]	; 0x401
  pConfig->stOutput[2].nTriggerLevel = 0;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
  pConfig->stOutput[2].nCurrentLimit = 0;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2200      	movs	r2, #0
 8005216:	f8a3 240a 	strh.w	r2, [r3, #1034]	; 0x40a
  pConfig->stOutput[2].nInrushLimit = 0;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	f8a3 240c 	strh.w	r2, [r3, #1036]	; 0x40c
  pConfig->stOutput[2].nInrushTime = 0;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2200      	movs	r2, #0
 8005226:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
  pConfig->stOutput[2].eResetMode = RESET_ENDLESS;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2202      	movs	r2, #2
 800522e:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
  pConfig->stOutput[2].nResetTime = 0;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2200      	movs	r2, #0
 8005236:	f8a3 2412 	strh.w	r2, [r3, #1042]	; 0x412
  pConfig->stOutput[2].nResetLimit = 0;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2200      	movs	r2, #0
 800523e:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414

  pConfig->stOutput[3].nEnabled = 1;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2201      	movs	r2, #1
 8005246:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
  pConfig->stOutput[3].nInput = 8;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2208      	movs	r2, #8
 800524e:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
  pConfig->stOutput[3].nTriggerLevel = 0;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
  pConfig->stOutput[3].nCurrentLimit = 0;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	f8a3 2422 	strh.w	r2, [r3, #1058]	; 0x422
  pConfig->stOutput[3].nInrushLimit = 0;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	f8a3 2424 	strh.w	r2, [r3, #1060]	; 0x424
  pConfig->stOutput[3].nInrushTime = 0;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	f8a3 2426 	strh.w	r2, [r3, #1062]	; 0x426
  pConfig->stOutput[3].eResetMode = RESET_ENDLESS;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2202      	movs	r2, #2
 8005276:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  pConfig->stOutput[3].nResetTime = 0;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	f8a3 242a 	strh.w	r2, [r3, #1066]	; 0x42a
  pConfig->stOutput[3].nResetLimit = 0;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2200      	movs	r2, #0
 8005286:	f883 242c 	strb.w	r2, [r3, #1068]	; 0x42c

  pConfig->stOutput[4].nEnabled = 1;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2201      	movs	r2, #1
 800528e:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
  pConfig->stOutput[4].nInput = 9;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2209      	movs	r2, #9
 8005296:	f883 2431 	strb.w	r2, [r3, #1073]	; 0x431
  pConfig->stOutput[4].nTriggerLevel = 0;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
  pConfig->stOutput[4].nCurrentLimit = 0;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f8a3 243a 	strh.w	r2, [r3, #1082]	; 0x43a
  pConfig->stOutput[4].nInrushLimit = 0;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2200      	movs	r2, #0
 80052ae:	f8a3 243c 	strh.w	r2, [r3, #1084]	; 0x43c
  pConfig->stOutput[4].nInrushTime = 0;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	f8a3 243e 	strh.w	r2, [r3, #1086]	; 0x43e
  pConfig->stOutput[4].eResetMode = RESET_ENDLESS;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2202      	movs	r2, #2
 80052be:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
  pConfig->stOutput[4].nResetTime = 0;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2200      	movs	r2, #0
 80052c6:	f8a3 2442 	strh.w	r2, [r3, #1090]	; 0x442
  pConfig->stOutput[4].nResetLimit = 0;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2200      	movs	r2, #0
 80052ce:	f883 2444 	strb.w	r2, [r3, #1092]	; 0x444

  pConfig->stOutput[5].nEnabled = 1;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2201      	movs	r2, #1
 80052d6:	f883 2448 	strb.w	r2, [r3, #1096]	; 0x448
  pConfig->stOutput[5].nInput = 37;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2225      	movs	r2, #37	; 0x25
 80052de:	f883 2449 	strb.w	r2, [r3, #1097]	; 0x449
  pConfig->stOutput[5].nTriggerLevel = 0;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	f883 2450 	strb.w	r2, [r3, #1104]	; 0x450
  pConfig->stOutput[5].nCurrentLimit = 0;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	f8a3 2452 	strh.w	r2, [r3, #1106]	; 0x452
  pConfig->stOutput[5].nInrushLimit = 0;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f8a3 2454 	strh.w	r2, [r3, #1108]	; 0x454
  pConfig->stOutput[5].nInrushTime = 0;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f8a3 2456 	strh.w	r2, [r3, #1110]	; 0x456
  pConfig->stOutput[5].eResetMode = RESET_ENDLESS;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2202      	movs	r2, #2
 8005306:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
  pConfig->stOutput[5].nResetTime = 0;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	f8a3 245a 	strh.w	r2, [r3, #1114]	; 0x45a
  pConfig->stOutput[5].nResetLimit = 0;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2200      	movs	r2, #0
 8005316:	f883 245c 	strb.w	r2, [r3, #1116]	; 0x45c

  pConfig->stOutput[6].nEnabled = 1;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2201      	movs	r2, #1
 800531e:	f883 2460 	strb.w	r2, [r3, #1120]	; 0x460
  pConfig->stOutput[6].nInput = 38;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2226      	movs	r2, #38	; 0x26
 8005326:	f883 2461 	strb.w	r2, [r3, #1121]	; 0x461
  pConfig->stOutput[6].nTriggerLevel = 0;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2200      	movs	r2, #0
 800532e:	f883 2468 	strb.w	r2, [r3, #1128]	; 0x468
  pConfig->stOutput[6].nCurrentLimit = 0;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	f8a3 246a 	strh.w	r2, [r3, #1130]	; 0x46a
  pConfig->stOutput[6].nInrushLimit = 0;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2200      	movs	r2, #0
 800533e:	f8a3 246c 	strh.w	r2, [r3, #1132]	; 0x46c
  pConfig->stOutput[6].nInrushTime = 0;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2200      	movs	r2, #0
 8005346:	f8a3 246e 	strh.w	r2, [r3, #1134]	; 0x46e
  pConfig->stOutput[6].eResetMode = RESET_ENDLESS;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2202      	movs	r2, #2
 800534e:	f883 2470 	strb.w	r2, [r3, #1136]	; 0x470
  pConfig->stOutput[6].nResetTime = 0;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	f8a3 2472 	strh.w	r2, [r3, #1138]	; 0x472
  pConfig->stOutput[6].nResetLimit = 0;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 2474 	strb.w	r2, [r3, #1140]	; 0x474

  pConfig->stOutput[7].nEnabled = 1;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2201      	movs	r2, #1
 8005366:	f883 2478 	strb.w	r2, [r3, #1144]	; 0x478
  pConfig->stOutput[7].nInput = 12;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	220c      	movs	r2, #12
 800536e:	f883 2479 	strb.w	r2, [r3, #1145]	; 0x479
  pConfig->stOutput[7].nTriggerLevel = 0;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
  pConfig->stOutput[7].nCurrentLimit = 0;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	f8a3 2482 	strh.w	r2, [r3, #1154]	; 0x482
  pConfig->stOutput[7].nInrushLimit = 0;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	f8a3 2484 	strh.w	r2, [r3, #1156]	; 0x484
  pConfig->stOutput[7].nInrushTime = 0;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	f8a3 2486 	strh.w	r2, [r3, #1158]	; 0x486
  pConfig->stOutput[7].eResetMode = RESET_ENDLESS;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2202      	movs	r2, #2
 8005396:	f883 2488 	strb.w	r2, [r3, #1160]	; 0x488
  pConfig->stOutput[7].nResetTime = 0;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	f8a3 248a 	strh.w	r2, [r3, #1162]	; 0x48a
  pConfig->stOutput[7].nResetLimit = 0;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f883 248c 	strb.w	r2, [r3, #1164]	; 0x48c

  pConfig->stOutput[8].nEnabled = 1;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2201      	movs	r2, #1
 80053ae:	f883 2490 	strb.w	r2, [r3, #1168]	; 0x490
  pConfig->stOutput[8].nInput = 13;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	220d      	movs	r2, #13
 80053b6:	f883 2491 	strb.w	r2, [r3, #1169]	; 0x491
  pConfig->stOutput[8].nTriggerLevel = 0;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2498 	strb.w	r2, [r3, #1176]	; 0x498
  pConfig->stOutput[8].nCurrentLimit = 0;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f8a3 249a 	strh.w	r2, [r3, #1178]	; 0x49a
  pConfig->stOutput[8].nInrushLimit = 0;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f8a3 249c 	strh.w	r2, [r3, #1180]	; 0x49c
  pConfig->stOutput[8].nInrushTime = 0;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f8a3 249e 	strh.w	r2, [r3, #1182]	; 0x49e
  pConfig->stOutput[8].eResetMode = RESET_ENDLESS;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2202      	movs	r2, #2
 80053de:	f883 24a0 	strb.w	r2, [r3, #1184]	; 0x4a0
  pConfig->stOutput[8].nResetTime = 0;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	f8a3 24a2 	strh.w	r2, [r3, #1186]	; 0x4a2
  pConfig->stOutput[8].nResetLimit = 0;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	f883 24a4 	strb.w	r2, [r3, #1188]	; 0x4a4

  pConfig->stOutput[9].nEnabled = 1;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2201      	movs	r2, #1
 80053f6:	f883 24a8 	strb.w	r2, [r3, #1192]	; 0x4a8
  pConfig->stOutput[9].nInput = 14;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	220e      	movs	r2, #14
 80053fe:	f883 24a9 	strb.w	r2, [r3, #1193]	; 0x4a9
  pConfig->stOutput[9].nTriggerLevel = 0;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	f883 24b0 	strb.w	r2, [r3, #1200]	; 0x4b0
  pConfig->stOutput[9].nCurrentLimit = 0;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2200      	movs	r2, #0
 800540e:	f8a3 24b2 	strh.w	r2, [r3, #1202]	; 0x4b2
  pConfig->stOutput[9].nInrushLimit = 0;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	f8a3 24b4 	strh.w	r2, [r3, #1204]	; 0x4b4
  pConfig->stOutput[9].nInrushTime = 0;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	f8a3 24b6 	strh.w	r2, [r3, #1206]	; 0x4b6
  pConfig->stOutput[9].eResetMode = RESET_ENDLESS;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2202      	movs	r2, #2
 8005426:	f883 24b8 	strb.w	r2, [r3, #1208]	; 0x4b8
  pConfig->stOutput[9].nResetTime = 0;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2200      	movs	r2, #0
 800542e:	f8a3 24ba 	strh.w	r2, [r3, #1210]	; 0x4ba
  pConfig->stOutput[9].nResetLimit = 0;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  pConfig->stOutput[10].nEnabled = 1;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2201      	movs	r2, #1
 800543e:	f883 24c0 	strb.w	r2, [r3, #1216]	; 0x4c0
  pConfig->stOutput[10].nInput = 69;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2245      	movs	r2, #69	; 0x45
 8005446:	f883 24c1 	strb.w	r2, [r3, #1217]	; 0x4c1
  pConfig->stOutput[10].nTriggerLevel = 0;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 24c8 	strb.w	r2, [r3, #1224]	; 0x4c8
  pConfig->stOutput[10].nCurrentLimit = 0;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	f8a3 24ca 	strh.w	r2, [r3, #1226]	; 0x4ca
  pConfig->stOutput[10].nInrushLimit = 0;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2200      	movs	r2, #0
 800545e:	f8a3 24cc 	strh.w	r2, [r3, #1228]	; 0x4cc
  pConfig->stOutput[10].nInrushTime = 0;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	f8a3 24ce 	strh.w	r2, [r3, #1230]	; 0x4ce
  pConfig->stOutput[10].eResetMode = RESET_ENDLESS;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2202      	movs	r2, #2
 800546e:	f883 24d0 	strb.w	r2, [r3, #1232]	; 0x4d0
  pConfig->stOutput[10].nResetTime = 0;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2200      	movs	r2, #0
 8005476:	f8a3 24d2 	strh.w	r2, [r3, #1234]	; 0x4d2
  pConfig->stOutput[10].nResetLimit = 0;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	f883 24d4 	strb.w	r2, [r3, #1236]	; 0x4d4

  pConfig->stOutput[11].nEnabled = 1;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2201      	movs	r2, #1
 8005486:	f883 24d8 	strb.w	r2, [r3, #1240]	; 0x4d8
  pConfig->stOutput[11].nInput = 70;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2246      	movs	r2, #70	; 0x46
 800548e:	f883 24d9 	strb.w	r2, [r3, #1241]	; 0x4d9
  pConfig->stOutput[11].nTriggerLevel = 0;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 24e0 	strb.w	r2, [r3, #1248]	; 0x4e0
  pConfig->stOutput[11].nCurrentLimit = 0;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	f8a3 24e2 	strh.w	r2, [r3, #1250]	; 0x4e2
  pConfig->stOutput[11].nInrushLimit = 0;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	f8a3 24e4 	strh.w	r2, [r3, #1252]	; 0x4e4
  pConfig->stOutput[11].nInrushTime = 0;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	f8a3 24e6 	strh.w	r2, [r3, #1254]	; 0x4e6
  pConfig->stOutput[11].eResetMode = RESET_ENDLESS;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2202      	movs	r2, #2
 80054b6:	f883 24e8 	strb.w	r2, [r3, #1256]	; 0x4e8
  pConfig->stOutput[11].nResetTime = 0;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	f8a3 24ea 	strh.w	r2, [r3, #1258]	; 0x4ea
  pConfig->stOutput[11].nResetLimit = 0;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	f883 24ec 	strb.w	r2, [r3, #1260]	; 0x4ec

  //Virtual Inputs
  pConfig->stVirtualInput[0].nEnabled = 1;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2201      	movs	r2, #1
 80054ce:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  pConfig->stVirtualInput[0].nNot0 = 0;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
  pConfig->stVirtualInput[0].nVar0 = 10;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	220a      	movs	r2, #10
 80054de:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
  pConfig->stVirtualInput[0].eCond0 = COND_AND;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
  pConfig->stVirtualInput[0].nNot1 = 1;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2201      	movs	r2, #1
 80054ee:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
  pConfig->stVirtualInput[0].nVar1 = 63;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	223f      	movs	r2, #63	; 0x3f
 80054f6:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
  pConfig->stVirtualInput[0].eCond1 = COND_OR;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2201      	movs	r2, #1
 80054fe:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
  pConfig->stVirtualInput[0].nNot2 = 0;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2200      	movs	r2, #0
 8005506:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
  pConfig->stVirtualInput[0].nVar2 = 0;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2200      	movs	r2, #0
 800550e:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
  pConfig->stVirtualInput[0].eMode = MODE_LATCHING;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2202      	movs	r2, #2
 8005516:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8

  pConfig->stVirtualInput[1].nEnabled = 1;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2201      	movs	r2, #1
 800551e:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
  pConfig->stVirtualInput[1].nNot0 = 0;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
  pConfig->stVirtualInput[1].nVar0 = 11;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	220b      	movs	r2, #11
 800552e:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
  pConfig->stVirtualInput[1].eCond0 = COND_AND;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
  pConfig->stVirtualInput[1].nNot1 = 1;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2201      	movs	r2, #1
 800553e:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
  pConfig->stVirtualInput[1].nVar1 = 62;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	223e      	movs	r2, #62	; 0x3e
 8005546:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
  pConfig->stVirtualInput[1].eCond1 = COND_OR;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2201      	movs	r2, #1
 800554e:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
  pConfig->stVirtualInput[1].nNot2 = 0;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2200      	movs	r2, #0
 8005556:	f883 20e9 	strb.w	r2, [r3, #233]	; 0xe9
  pConfig->stVirtualInput[1].nVar2 = 0;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	f883 20ea 	strb.w	r2, [r3, #234]	; 0xea
  pConfig->stVirtualInput[1].eMode = MODE_LATCHING;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2202      	movs	r2, #2
 8005566:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0

  pConfig->stVirtualInput[2].nEnabled = 0;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
  pConfig->stVirtualInput[2].nNot0 = 0;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2200      	movs	r2, #0
 8005576:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
  pConfig->stVirtualInput[2].nVar0 = 0;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2200      	movs	r2, #0
 800557e:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
  pConfig->stVirtualInput[2].eCond0 = COND_AND;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
  pConfig->stVirtualInput[2].nNot1 = 0;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
  pConfig->stVirtualInput[2].nVar1 = 0;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
  pConfig->stVirtualInput[2].eCond1 = COND_OR;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2201      	movs	r2, #1
 800559e:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
  pConfig->stVirtualInput[2].nNot2 = 0;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
  pConfig->stVirtualInput[2].nVar2 = 0;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  pConfig->stVirtualInput[2].eMode = MODE_MOMENTARY;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2201      	movs	r2, #1
 80055b6:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118

  pConfig->stVirtualInput[3].nEnabled = 0;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
  pConfig->stVirtualInput[3].nNot0 = 0;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
  pConfig->stVirtualInput[3].nVar0 = 0;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2200      	movs	r2, #0
 80055ce:	f883 212a 	strb.w	r2, [r3, #298]	; 0x12a
  pConfig->stVirtualInput[3].eCond0 = COND_AND;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2200      	movs	r2, #0
 80055d6:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
  pConfig->stVirtualInput[3].nNot1 = 0;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131
  pConfig->stVirtualInput[3].nVar1 = 0;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2200      	movs	r2, #0
 80055e6:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
  pConfig->stVirtualInput[3].eCond1 = COND_OR;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2201      	movs	r2, #1
 80055ee:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
  pConfig->stVirtualInput[3].nNot2 = 0;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
  pConfig->stVirtualInput[3].nVar2 = 0;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
  pConfig->stVirtualInput[3].eMode = MODE_MOMENTARY;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2201      	movs	r2, #1
 8005606:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140

  pConfig->stVirtualInput[4].nEnabled = 0;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2200      	movs	r2, #0
 800560e:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
  pConfig->stVirtualInput[4].nNot0 = 0;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2200      	movs	r2, #0
 8005616:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
  pConfig->stVirtualInput[4].nVar0 = 0;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
  pConfig->stVirtualInput[4].eCond0 = COND_AND;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2200      	movs	r2, #0
 8005626:	f883 2158 	strb.w	r2, [r3, #344]	; 0x158
  pConfig->stVirtualInput[4].nNot1 = 0;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	f883 2159 	strb.w	r2, [r3, #345]	; 0x159
  pConfig->stVirtualInput[4].nVar1 = 0;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 215a 	strb.w	r2, [r3, #346]	; 0x15a
  pConfig->stVirtualInput[4].eCond1 = COND_OR;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2201      	movs	r2, #1
 800563e:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
  pConfig->stVirtualInput[4].nNot2 = 0;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2200      	movs	r2, #0
 8005646:	f883 2161 	strb.w	r2, [r3, #353]	; 0x161
  pConfig->stVirtualInput[4].nVar2 = 0;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162
  pConfig->stVirtualInput[4].eMode = MODE_MOMENTARY;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2201      	movs	r2, #1
 8005656:	f883 2168 	strb.w	r2, [r3, #360]	; 0x168

  pConfig->stVirtualInput[5].nEnabled = 0;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	f883 2178 	strb.w	r2, [r3, #376]	; 0x178
  pConfig->stVirtualInput[5].nNot0 = 0;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	f883 2179 	strb.w	r2, [r3, #377]	; 0x179
  pConfig->stVirtualInput[5].nVar0 = 0;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	f883 217a 	strb.w	r2, [r3, #378]	; 0x17a
  pConfig->stVirtualInput[5].eCond0 = COND_AND;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2200      	movs	r2, #0
 8005676:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180
  pConfig->stVirtualInput[5].nNot1 = 0;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 2181 	strb.w	r2, [r3, #385]	; 0x181
  pConfig->stVirtualInput[5].nVar1 = 0;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2200      	movs	r2, #0
 8005686:	f883 2182 	strb.w	r2, [r3, #386]	; 0x182
  pConfig->stVirtualInput[5].eCond1 = COND_OR;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2201      	movs	r2, #1
 800568e:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
  pConfig->stVirtualInput[5].nNot2 = 0;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	f883 2189 	strb.w	r2, [r3, #393]	; 0x189
  pConfig->stVirtualInput[5].nVar2 = 0;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2200      	movs	r2, #0
 800569e:	f883 218a 	strb.w	r2, [r3, #394]	; 0x18a
  pConfig->stVirtualInput[5].eMode = MODE_MOMENTARY;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2201      	movs	r2, #1
 80056a6:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190

  pConfig->stVirtualInput[6].nEnabled = 0;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0
  pConfig->stVirtualInput[6].nNot0 = 0;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2200      	movs	r2, #0
 80056b6:	f883 21a1 	strb.w	r2, [r3, #417]	; 0x1a1
  pConfig->stVirtualInput[6].nVar0 = 0;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	f883 21a2 	strb.w	r2, [r3, #418]	; 0x1a2
  pConfig->stVirtualInput[6].eCond0 = COND_AND;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f883 21a8 	strb.w	r2, [r3, #424]	; 0x1a8
  pConfig->stVirtualInput[6].nNot1 = 0;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2200      	movs	r2, #0
 80056ce:	f883 21a9 	strb.w	r2, [r3, #425]	; 0x1a9
  pConfig->stVirtualInput[6].nVar1 = 0;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 21aa 	strb.w	r2, [r3, #426]	; 0x1aa
  pConfig->stVirtualInput[6].eCond1 = COND_OR;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2201      	movs	r2, #1
 80056de:	f883 21b0 	strb.w	r2, [r3, #432]	; 0x1b0
  pConfig->stVirtualInput[6].nNot2 = 0;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 21b1 	strb.w	r2, [r3, #433]	; 0x1b1
  pConfig->stVirtualInput[6].nVar2 = 0;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f883 21b2 	strb.w	r2, [r3, #434]	; 0x1b2
  pConfig->stVirtualInput[6].eMode = MODE_MOMENTARY;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2201      	movs	r2, #1
 80056f6:	f883 21b8 	strb.w	r2, [r3, #440]	; 0x1b8

  pConfig->stVirtualInput[7].nEnabled = 0;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2200      	movs	r2, #0
 80056fe:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
  pConfig->stVirtualInput[7].nNot0 = 0;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
  pConfig->stVirtualInput[7].nVar0 = 0;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2200      	movs	r2, #0
 800570e:	f883 21ca 	strb.w	r2, [r3, #458]	; 0x1ca
  pConfig->stVirtualInput[7].eCond0 = COND_AND;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 21d0 	strb.w	r2, [r3, #464]	; 0x1d0
  pConfig->stVirtualInput[7].nNot1 = 0;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2200      	movs	r2, #0
 800571e:	f883 21d1 	strb.w	r2, [r3, #465]	; 0x1d1
  pConfig->stVirtualInput[7].nVar1 = 0;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	f883 21d2 	strb.w	r2, [r3, #466]	; 0x1d2
  pConfig->stVirtualInput[7].eCond1 = COND_OR;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2201      	movs	r2, #1
 800572e:	f883 21d8 	strb.w	r2, [r3, #472]	; 0x1d8
  pConfig->stVirtualInput[7].nNot2 = 0;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2200      	movs	r2, #0
 8005736:	f883 21d9 	strb.w	r2, [r3, #473]	; 0x1d9
  pConfig->stVirtualInput[7].nVar2 = 0;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2200      	movs	r2, #0
 800573e:	f883 21da 	strb.w	r2, [r3, #474]	; 0x1da
  pConfig->stVirtualInput[7].eMode = MODE_MOMENTARY;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2201      	movs	r2, #1
 8005746:	f883 21e0 	strb.w	r2, [r3, #480]	; 0x1e0

  pConfig->stVirtualInput[8].nEnabled = 0;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	f883 21f0 	strb.w	r2, [r3, #496]	; 0x1f0
  pConfig->stVirtualInput[8].nNot0 = 0;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	f883 21f1 	strb.w	r2, [r3, #497]	; 0x1f1
  pConfig->stVirtualInput[8].nVar0 = 0;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2200      	movs	r2, #0
 800575e:	f883 21f2 	strb.w	r2, [r3, #498]	; 0x1f2
  pConfig->stVirtualInput[8].eCond0 = COND_AND;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2200      	movs	r2, #0
 8005766:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
  pConfig->stVirtualInput[8].nNot1 = 0;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
  pConfig->stVirtualInput[8].nVar1 = 0;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 21fa 	strb.w	r2, [r3, #506]	; 0x1fa
  pConfig->stVirtualInput[8].eCond1 = COND_OR;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2201      	movs	r2, #1
 800577e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  pConfig->stVirtualInput[8].nNot2 = 0;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
  pConfig->stVirtualInput[8].nVar2 = 0;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
  pConfig->stVirtualInput[8].eMode = MODE_MOMENTARY;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2201      	movs	r2, #1
 8005796:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208

  pConfig->stVirtualInput[9].nEnabled = 0;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2200      	movs	r2, #0
 800579e:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
  pConfig->stVirtualInput[9].nNot0 = 0;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2200      	movs	r2, #0
 80057a6:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
  pConfig->stVirtualInput[9].nVar0 = 0;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2200      	movs	r2, #0
 80057ae:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
  pConfig->stVirtualInput[9].eCond0 = COND_AND;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2200      	movs	r2, #0
 80057b6:	f883 2220 	strb.w	r2, [r3, #544]	; 0x220
  pConfig->stVirtualInput[9].nNot1 = 0;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2200      	movs	r2, #0
 80057be:	f883 2221 	strb.w	r2, [r3, #545]	; 0x221
  pConfig->stVirtualInput[9].nVar1 = 0;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2200      	movs	r2, #0
 80057c6:	f883 2222 	strb.w	r2, [r3, #546]	; 0x222
  pConfig->stVirtualInput[9].eCond1 = COND_OR;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2201      	movs	r2, #1
 80057ce:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  pConfig->stVirtualInput[9].nNot2 = 0;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2200      	movs	r2, #0
 80057d6:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  pConfig->stVirtualInput[9].nVar2 = 0;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	f883 222a 	strb.w	r2, [r3, #554]	; 0x22a
  pConfig->stVirtualInput[9].eMode = MODE_MOMENTARY;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2201      	movs	r2, #1
 80057e6:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230

  pConfig->stVirtualInput[10].nEnabled = 0;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f883 2240 	strb.w	r2, [r3, #576]	; 0x240
  pConfig->stVirtualInput[10].nNot0 = 0;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 2241 	strb.w	r2, [r3, #577]	; 0x241
  pConfig->stVirtualInput[10].nVar0 = 0;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	f883 2242 	strb.w	r2, [r3, #578]	; 0x242
  pConfig->stVirtualInput[10].eCond0 = COND_AND;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	f883 2248 	strb.w	r2, [r3, #584]	; 0x248
  pConfig->stVirtualInput[10].nNot1 = 0;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2200      	movs	r2, #0
 800580e:	f883 2249 	strb.w	r2, [r3, #585]	; 0x249
  pConfig->stVirtualInput[10].nVar1 = 0;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	f883 224a 	strb.w	r2, [r3, #586]	; 0x24a
  pConfig->stVirtualInput[10].eCond1 = COND_OR;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2201      	movs	r2, #1
 800581e:	f883 2250 	strb.w	r2, [r3, #592]	; 0x250
  pConfig->stVirtualInput[10].nNot2 = 0;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2200      	movs	r2, #0
 8005826:	f883 2251 	strb.w	r2, [r3, #593]	; 0x251
  pConfig->stVirtualInput[10].nVar2 = 0;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2200      	movs	r2, #0
 800582e:	f883 2252 	strb.w	r2, [r3, #594]	; 0x252
  pConfig->stVirtualInput[10].eMode = MODE_MOMENTARY;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2201      	movs	r2, #1
 8005836:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258

  pConfig->stVirtualInput[11].nEnabled = 0;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
  pConfig->stVirtualInput[11].nNot0 = 0;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	f883 2269 	strb.w	r2, [r3, #617]	; 0x269
  pConfig->stVirtualInput[11].nVar0 = 0;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2200      	movs	r2, #0
 800584e:	f883 226a 	strb.w	r2, [r3, #618]	; 0x26a
  pConfig->stVirtualInput[11].eCond0 = COND_AND;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
  pConfig->stVirtualInput[11].nNot1 = 0;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
  pConfig->stVirtualInput[11].nVar1 = 0;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	f883 2272 	strb.w	r2, [r3, #626]	; 0x272
  pConfig->stVirtualInput[11].eCond1 = COND_OR;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2201      	movs	r2, #1
 800586e:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
  pConfig->stVirtualInput[11].nNot2 = 0;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2200      	movs	r2, #0
 8005876:	f883 2279 	strb.w	r2, [r3, #633]	; 0x279
  pConfig->stVirtualInput[11].nVar2 = 0;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2200      	movs	r2, #0
 800587e:	f883 227a 	strb.w	r2, [r3, #634]	; 0x27a
  pConfig->stVirtualInput[11].eMode = MODE_MOMENTARY;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2201      	movs	r2, #1
 8005886:	f883 2280 	strb.w	r2, [r3, #640]	; 0x280

  pConfig->stVirtualInput[12].nEnabled = 0;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2200      	movs	r2, #0
 800588e:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
  pConfig->stVirtualInput[12].nNot0 = 0;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
  pConfig->stVirtualInput[12].nVar0 = 0;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	f883 2292 	strb.w	r2, [r3, #658]	; 0x292
  pConfig->stVirtualInput[12].eCond0 = COND_AND;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
  pConfig->stVirtualInput[12].nNot1 = 0;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f883 2299 	strb.w	r2, [r3, #665]	; 0x299
  pConfig->stVirtualInput[12].nVar1 = 0;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 229a 	strb.w	r2, [r3, #666]	; 0x29a
  pConfig->stVirtualInput[12].eCond1 = COND_OR;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2201      	movs	r2, #1
 80058be:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
  pConfig->stVirtualInput[12].nNot2 = 0;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	f883 22a1 	strb.w	r2, [r3, #673]	; 0x2a1
  pConfig->stVirtualInput[12].nVar2 = 0;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 22a2 	strb.w	r2, [r3, #674]	; 0x2a2
  pConfig->stVirtualInput[12].eMode = MODE_MOMENTARY;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2201      	movs	r2, #1
 80058d6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  pConfig->stVirtualInput[13].nEnabled = 0;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  pConfig->stVirtualInput[13].nNot0 = 0;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2200      	movs	r2, #0
 80058e6:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9
  pConfig->stVirtualInput[13].nVar0 = 0;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	f883 22ba 	strb.w	r2, [r3, #698]	; 0x2ba
  pConfig->stVirtualInput[13].eCond0 = COND_AND;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2200      	movs	r2, #0
 80058f6:	f883 22c0 	strb.w	r2, [r3, #704]	; 0x2c0
  pConfig->stVirtualInput[13].nNot1 = 0;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	f883 22c1 	strb.w	r2, [r3, #705]	; 0x2c1
  pConfig->stVirtualInput[13].nVar1 = 0;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 22c2 	strb.w	r2, [r3, #706]	; 0x2c2
  pConfig->stVirtualInput[13].eCond1 = COND_OR;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2201      	movs	r2, #1
 800590e:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8
  pConfig->stVirtualInput[13].nNot2 = 0;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2200      	movs	r2, #0
 8005916:	f883 22c9 	strb.w	r2, [r3, #713]	; 0x2c9
  pConfig->stVirtualInput[13].nVar2 = 0;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2200      	movs	r2, #0
 800591e:	f883 22ca 	strb.w	r2, [r3, #714]	; 0x2ca
  pConfig->stVirtualInput[13].eMode = MODE_MOMENTARY;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0

  pConfig->stVirtualInput[14].nEnabled = 0;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2200      	movs	r2, #0
 800592e:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
  pConfig->stVirtualInput[14].nNot0 = 0;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2200      	movs	r2, #0
 8005936:	f883 22e1 	strb.w	r2, [r3, #737]	; 0x2e1
  pConfig->stVirtualInput[14].nVar0 = 0;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	f883 22e2 	strb.w	r2, [r3, #738]	; 0x2e2
  pConfig->stVirtualInput[14].eCond0 = COND_AND;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
  pConfig->stVirtualInput[14].nNot1 = 0;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2200      	movs	r2, #0
 800594e:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9
  pConfig->stVirtualInput[14].nVar1 = 0;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2200      	movs	r2, #0
 8005956:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
  pConfig->stVirtualInput[14].eCond1 = COND_OR;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2201      	movs	r2, #1
 800595e:	f883 22f0 	strb.w	r2, [r3, #752]	; 0x2f0
  pConfig->stVirtualInput[14].nNot2 = 0;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	f883 22f1 	strb.w	r2, [r3, #753]	; 0x2f1
  pConfig->stVirtualInput[14].nVar2 = 0;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2200      	movs	r2, #0
 800596e:	f883 22f2 	strb.w	r2, [r3, #754]	; 0x2f2
  pConfig->stVirtualInput[14].eMode = MODE_MOMENTARY;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2201      	movs	r2, #1
 8005976:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  pConfig->stVirtualInput[15].nEnabled = 0;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2200      	movs	r2, #0
 800597e:	f883 2308 	strb.w	r2, [r3, #776]	; 0x308
  pConfig->stVirtualInput[15].nNot0 = 0;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	f883 2309 	strb.w	r2, [r3, #777]	; 0x309
  pConfig->stVirtualInput[15].nVar0 = 0;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2200      	movs	r2, #0
 800598e:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
  pConfig->stVirtualInput[15].eCond0 = COND_AND;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2200      	movs	r2, #0
 8005996:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
  pConfig->stVirtualInput[15].nNot1 = 0;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2200      	movs	r2, #0
 800599e:	f883 2311 	strb.w	r2, [r3, #785]	; 0x311
  pConfig->stVirtualInput[15].nVar1 = 0;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f883 2312 	strb.w	r2, [r3, #786]	; 0x312
  pConfig->stVirtualInput[15].eCond1 = COND_OR;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2201      	movs	r2, #1
 80059ae:	f883 2318 	strb.w	r2, [r3, #792]	; 0x318
  pConfig->stVirtualInput[15].nNot2 = 0;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2200      	movs	r2, #0
 80059b6:	f883 2319 	strb.w	r2, [r3, #793]	; 0x319
  pConfig->stVirtualInput[15].nVar2 = 0;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 231a 	strb.w	r2, [r3, #794]	; 0x31a
  pConfig->stVirtualInput[15].eMode = MODE_MOMENTARY;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2201      	movs	r2, #1
 80059c6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320

  pConfig->stVirtualInput[16].nEnabled = 0;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2200      	movs	r2, #0
 80059ce:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
  pConfig->stVirtualInput[16].nNot0 = 0;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 2331 	strb.w	r2, [r3, #817]	; 0x331
  pConfig->stVirtualInput[16].nVar0 = 0;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	f883 2332 	strb.w	r2, [r3, #818]	; 0x332
  pConfig->stVirtualInput[16].eCond0 = COND_AND;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338
  pConfig->stVirtualInput[16].nNot1 = 0;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2200      	movs	r2, #0
 80059ee:	f883 2339 	strb.w	r2, [r3, #825]	; 0x339
  pConfig->stVirtualInput[16].nVar1 = 0;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	f883 233a 	strb.w	r2, [r3, #826]	; 0x33a
  pConfig->stVirtualInput[16].eCond1 = COND_OR;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2201      	movs	r2, #1
 80059fe:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
  pConfig->stVirtualInput[16].nNot2 = 0;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
  pConfig->stVirtualInput[16].nVar2 = 0;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	f883 2342 	strb.w	r2, [r3, #834]	; 0x342
  pConfig->stVirtualInput[16].eMode = MODE_MOMENTARY;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2201      	movs	r2, #1
 8005a16:	f883 2348 	strb.w	r2, [r3, #840]	; 0x348

  pConfig->stVirtualInput[17].nEnabled = 0;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 2358 	strb.w	r2, [r3, #856]	; 0x358
  pConfig->stVirtualInput[17].nNot0 = 0;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	f883 2359 	strb.w	r2, [r3, #857]	; 0x359
  pConfig->stVirtualInput[17].nVar0 = 0;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f883 235a 	strb.w	r2, [r3, #858]	; 0x35a
  pConfig->stVirtualInput[17].eCond0 = COND_AND;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2200      	movs	r2, #0
 8005a36:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
  pConfig->stVirtualInput[17].nNot1 = 0;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
  pConfig->stVirtualInput[17].nVar1 = 0;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f883 2362 	strb.w	r2, [r3, #866]	; 0x362
  pConfig->stVirtualInput[17].eCond1 = COND_OR;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	f883 2368 	strb.w	r2, [r3, #872]	; 0x368
  pConfig->stVirtualInput[17].nNot2 = 0;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	f883 2369 	strb.w	r2, [r3, #873]	; 0x369
  pConfig->stVirtualInput[17].nVar2 = 0;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f883 236a 	strb.w	r2, [r3, #874]	; 0x36a
  pConfig->stVirtualInput[17].eMode = MODE_MOMENTARY;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2201      	movs	r2, #1
 8005a66:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370

  pConfig->stVirtualInput[18].nEnabled = 0;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	f883 2380 	strb.w	r2, [r3, #896]	; 0x380
  pConfig->stVirtualInput[18].nNot0 = 0;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2200      	movs	r2, #0
 8005a76:	f883 2381 	strb.w	r2, [r3, #897]	; 0x381
  pConfig->stVirtualInput[18].nVar0 = 0;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f883 2382 	strb.w	r2, [r3, #898]	; 0x382
  pConfig->stVirtualInput[18].eCond0 = COND_AND;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	f883 2388 	strb.w	r2, [r3, #904]	; 0x388
  pConfig->stVirtualInput[18].nNot1 = 0;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f883 2389 	strb.w	r2, [r3, #905]	; 0x389
  pConfig->stVirtualInput[18].nVar1 = 0;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	f883 238a 	strb.w	r2, [r3, #906]	; 0x38a
  pConfig->stVirtualInput[18].eCond1 = COND_OR;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	f883 2390 	strb.w	r2, [r3, #912]	; 0x390
  pConfig->stVirtualInput[18].nNot2 = 0;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	f883 2391 	strb.w	r2, [r3, #913]	; 0x391
  pConfig->stVirtualInput[18].nVar2 = 0;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	f883 2392 	strb.w	r2, [r3, #914]	; 0x392
  pConfig->stVirtualInput[18].eMode = MODE_MOMENTARY;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398

  pConfig->stVirtualInput[19].nEnabled = 0;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2200      	movs	r2, #0
 8005abe:	f883 23a8 	strb.w	r2, [r3, #936]	; 0x3a8
  pConfig->stVirtualInput[19].nNot0 = 0;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f883 23a9 	strb.w	r2, [r3, #937]	; 0x3a9
  pConfig->stVirtualInput[19].nVar0 = 0;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 23aa 	strb.w	r2, [r3, #938]	; 0x3aa
  pConfig->stVirtualInput[19].eCond0 = COND_AND;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f883 23b0 	strb.w	r2, [r3, #944]	; 0x3b0
  pConfig->stVirtualInput[19].nNot1 = 0;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	f883 23b1 	strb.w	r2, [r3, #945]	; 0x3b1
  pConfig->stVirtualInput[19].nVar1 = 0;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f883 23b2 	strb.w	r2, [r3, #946]	; 0x3b2
  pConfig->stVirtualInput[19].eCond1 = COND_OR;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2201      	movs	r2, #1
 8005aee:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  pConfig->stVirtualInput[19].nNot2 = 0;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2200      	movs	r2, #0
 8005af6:	f883 23b9 	strb.w	r2, [r3, #953]	; 0x3b9
  pConfig->stVirtualInput[19].nVar2 = 0;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	f883 23ba 	strb.w	r2, [r3, #954]	; 0x3ba
  pConfig->stVirtualInput[19].eMode = MODE_MOMENTARY;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2201      	movs	r2, #1
 8005b06:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  //Wiper
  pConfig->stWiper.nEnabled = 1;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	f883 24f0 	strb.w	r2, [r3, #1264]	; 0x4f0
  pConfig->stWiper.nMode = 2;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2202      	movs	r2, #2
 8005b16:	f883 24f1 	strb.w	r2, [r3, #1265]	; 0x4f1
  pConfig->stWiper.nSlowInput = 0;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	f883 24f2 	strb.w	r2, [r3, #1266]	; 0x4f2
  pConfig->stWiper.nFastInput = 0;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2200      	movs	r2, #0
 8005b26:	f883 24f3 	strb.w	r2, [r3, #1267]	; 0x4f3
  pConfig->stWiper.nInterInput = 0;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  pConfig->stWiper.nOnInput = 15;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	220f      	movs	r2, #15
 8005b36:	f883 24f5 	strb.w	r2, [r3, #1269]	; 0x4f5
  pConfig->stWiper.nSpeedInput = 7;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2207      	movs	r2, #7
 8005b3e:	f883 24f6 	strb.w	r2, [r3, #1270]	; 0x4f6
  pConfig->stWiper.nParkInput = 1;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2201      	movs	r2, #1
 8005b46:	f883 24f7 	strb.w	r2, [r3, #1271]	; 0x4f7
  pConfig->stWiper.nParkStopLevel = 0;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 24f8 	strb.w	r2, [r3, #1272]	; 0x4f8
  pConfig->stWiper.nSwipeInput = 4;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2204      	movs	r2, #4
 8005b56:	f883 24f9 	strb.w	r2, [r3, #1273]	; 0x4f9
  pConfig->stWiper.nWashInput = 14;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	220e      	movs	r2, #14
 8005b5e:	f883 24fa 	strb.w	r2, [r3, #1274]	; 0x4fa
  pConfig->stWiper.nWashWipeCycles = 2;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2202      	movs	r2, #2
 8005b66:	f883 24fb 	strb.w	r2, [r3, #1275]	; 0x4fb
  pConfig->stWiper.nSpeedMap[0] = 3;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2203      	movs	r2, #3
 8005b6e:	f883 24fc 	strb.w	r2, [r3, #1276]	; 0x4fc
  pConfig->stWiper.nSpeedMap[1] = 4;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2204      	movs	r2, #4
 8005b76:	f883 24fd 	strb.w	r2, [r3, #1277]	; 0x4fd
  pConfig->stWiper.nSpeedMap[2] = 5;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2205      	movs	r2, #5
 8005b7e:	f883 24fe 	strb.w	r2, [r3, #1278]	; 0x4fe
  pConfig->stWiper.nSpeedMap[3] = 6;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2206      	movs	r2, #6
 8005b86:	f883 24ff 	strb.w	r2, [r3, #1279]	; 0x4ff
  pConfig->stWiper.nSpeedMap[4] = 7;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2207      	movs	r2, #7
 8005b8e:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
  pConfig->stWiper.nSpeedMap[5] = 8;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2208      	movs	r2, #8
 8005b96:	f883 2501 	strb.w	r2, [r3, #1281]	; 0x501
  pConfig->stWiper.nSpeedMap[6] = 1;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	f883 2502 	strb.w	r2, [r3, #1282]	; 0x502
  pConfig->stWiper.nSpeedMap[7] = 2;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2202      	movs	r2, #2
 8005ba6:	f883 2503 	strb.w	r2, [r3, #1283]	; 0x503
  pConfig->stWiper.nIntermitTime[0] = 1000;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005bb0:	f8a3 2504 	strh.w	r2, [r3, #1284]	; 0x504
  pConfig->stWiper.nIntermitTime[1] = 2000;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005bba:	f8a3 2506 	strh.w	r2, [r3, #1286]	; 0x506
  pConfig->stWiper.nIntermitTime[2] = 3000;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8005bc4:	f8a3 2508 	strh.w	r2, [r3, #1288]	; 0x508
  pConfig->stWiper.nIntermitTime[3] = 4000;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8005bce:	f8a3 250a 	strh.w	r2, [r3, #1290]	; 0x50a
  pConfig->stWiper.nIntermitTime[4] = 5000;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bd8:	f8a3 250c 	strh.w	r2, [r3, #1292]	; 0x50c
  pConfig->stWiper.nIntermitTime[5] = 6000;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f241 7270 	movw	r2, #6000	; 0x1770
 8005be2:	f8a3 250e 	strh.w	r2, [r3, #1294]	; 0x50e

  //Flasher
  pConfig->stFlasher[0].nEnabled = 1;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2201      	movs	r2, #1
 8005bea:	f883 2510 	strb.w	r2, [r3, #1296]	; 0x510
  pConfig->stFlasher[0].nInput = 37;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2225      	movs	r2, #37	; 0x25
 8005bf2:	f883 2511 	strb.w	r2, [r3, #1297]	; 0x511
  pConfig->stFlasher[0].nFlashOnTime = 500;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005bfc:	f8a3 2518 	strh.w	r2, [r3, #1304]	; 0x518
  pConfig->stFlasher[0].nFlashOffTime = 500;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005c06:	f8a3 251a 	strh.w	r2, [r3, #1306]	; 0x51a
  pConfig->stFlasher[0].nSingleCycle = 0;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f883 251c 	strb.w	r2, [r3, #1308]	; 0x51c
  pConfig->stFlasher[0].nOutput = 5;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2205      	movs	r2, #5
 8005c16:	f883 251d 	strb.w	r2, [r3, #1309]	; 0x51d

  pConfig->stFlasher[1].nEnabled = 1;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	f883 2528 	strb.w	r2, [r3, #1320]	; 0x528
  pConfig->stFlasher[1].nInput = 38;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2226      	movs	r2, #38	; 0x26
 8005c26:	f883 2529 	strb.w	r2, [r3, #1321]	; 0x529
  pConfig->stFlasher[1].nFlashOnTime = 500;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005c30:	f8a3 2530 	strh.w	r2, [r3, #1328]	; 0x530
  pConfig->stFlasher[1].nFlashOffTime = 500;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005c3a:	f8a3 2532 	strh.w	r2, [r3, #1330]	; 0x532
  pConfig->stFlasher[1].nSingleCycle = 0;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 2534 	strb.w	r2, [r3, #1332]	; 0x534
  pConfig->stFlasher[1].nOutput = 6;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2206      	movs	r2, #6
 8005c4a:	f883 2535 	strb.w	r2, [r3, #1333]	; 0x535

  pConfig->stFlasher[2].nEnabled = 0;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	f883 2540 	strb.w	r2, [r3, #1344]	; 0x540
  pConfig->stFlasher[2].nInput = 0;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	f883 2541 	strb.w	r2, [r3, #1345]	; 0x541
  pConfig->stFlasher[2].nFlashOnTime = 0;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f8a3 2548 	strh.w	r2, [r3, #1352]	; 0x548
  pConfig->stFlasher[2].nFlashOffTime = 0;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f8a3 254a 	strh.w	r2, [r3, #1354]	; 0x54a
  pConfig->stFlasher[2].nSingleCycle = 0;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	f883 254c 	strb.w	r2, [r3, #1356]	; 0x54c
  pConfig->stFlasher[2].nOutput = 0;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	f883 254d 	strb.w	r2, [r3, #1357]	; 0x54d

  pConfig->stFlasher[3].nEnabled = 0;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	f883 2558 	strb.w	r2, [r3, #1368]	; 0x558
  pConfig->stFlasher[3].nInput = 0;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f883 2559 	strb.w	r2, [r3, #1369]	; 0x559
  pConfig->stFlasher[3].nFlashOnTime = 0;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2200      	movs	r2, #0
 8005c92:	f8a3 2560 	strh.w	r2, [r3, #1376]	; 0x560
  pConfig->stFlasher[3].nFlashOffTime = 0;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	f8a3 2562 	strh.w	r2, [r3, #1378]	; 0x562
  pConfig->stFlasher[3].nSingleCycle = 0;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f883 2564 	strb.w	r2, [r3, #1380]	; 0x564
  pConfig->stFlasher[3].nOutput = 0;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f883 2565 	strb.w	r2, [r3, #1381]	; 0x565

  //Starter
  pConfig->stStarter.nEnabled = 1;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	f883 2570 	strb.w	r2, [r3, #1392]	; 0x570
  pConfig->stStarter.nInput = 8;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2208      	movs	r2, #8
 8005cba:	f883 2571 	strb.w	r2, [r3, #1393]	; 0x571
  pConfig->stStarter.nDisableOut[0] = 0;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 2578 	strb.w	r2, [r3, #1400]	; 0x578
  pConfig->stStarter.nDisableOut[1] = 1;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2201      	movs	r2, #1
 8005cca:	f883 2579 	strb.w	r2, [r3, #1401]	; 0x579
  pConfig->stStarter.nDisableOut[2] = 0;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f883 257a 	strb.w	r2, [r3, #1402]	; 0x57a
  pConfig->stStarter.nDisableOut[3] = 0;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f883 257b 	strb.w	r2, [r3, #1403]	; 0x57b
  pConfig->stStarter.nDisableOut[4] = 0;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f883 257c 	strb.w	r2, [r3, #1404]	; 0x57c
  pConfig->stStarter.nDisableOut[5] = 0;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f883 257d 	strb.w	r2, [r3, #1405]	; 0x57d
  pConfig->stStarter.nDisableOut[6] = 0;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f883 257e 	strb.w	r2, [r3, #1406]	; 0x57e
  pConfig->stStarter.nDisableOut[7] = 0;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	f883 257f 	strb.w	r2, [r3, #1407]	; 0x57f
  pConfig->stStarter.nDisableOut[8] = 0;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2200      	movs	r2, #0
 8005d02:	f883 2580 	strb.w	r2, [r3, #1408]	; 0x580
  pConfig->stStarter.nDisableOut[9] = 0;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 2581 	strb.w	r2, [r3, #1409]	; 0x581
  pConfig->stStarter.nDisableOut[10] = 0;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 2582 	strb.w	r2, [r3, #1410]	; 0x582
  pConfig->stStarter.nDisableOut[11] = 0;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	f883 2583 	strb.w	r2, [r3, #1411]	; 0x583

  //CAN Input
  pConfig->stCanInput[0].nEnabled = 1;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2201      	movs	r2, #1
 8005d22:	f883 2584 	strb.w	r2, [r3, #1412]	; 0x584
  pConfig->stCanInput[0].nId = 1602;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f240 6242 	movw	r2, #1602	; 0x642
 8005d2c:	f8a3 2586 	strh.w	r2, [r3, #1414]	; 0x586
  pConfig->stCanInput[0].nLowByte = 0;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2200      	movs	r2, #0
 8005d34:	f8a3 2588 	strh.w	r2, [r3, #1416]	; 0x588
  pConfig->stCanInput[0].nHighByte = 0;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	f8a3 258a 	strh.w	r2, [r3, #1418]	; 0x58a
  pConfig->stCanInput[0].eOperator = OPER_BITWISE_AND;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2203      	movs	r2, #3
 8005d44:	f883 258c 	strb.w	r2, [r3, #1420]	; 0x58c
  pConfig->stCanInput[0].nOnVal = 0xF;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	220f      	movs	r2, #15
 8005d4c:	f8a3 258e 	strh.w	r2, [r3, #1422]	; 0x58e
  pConfig->stCanInput[0].eMode = MODE_NUM;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2200      	movs	r2, #0
 8005d54:	f883 2590 	strb.w	r2, [r3, #1424]	; 0x590

  pConfig->stCanInput[1].nEnabled = 1;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 25a0 	strb.w	r2, [r3, #1440]	; 0x5a0
  pConfig->stCanInput[1].nId = 1602;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f240 6242 	movw	r2, #1602	; 0x642
 8005d66:	f8a3 25a2 	strh.w	r2, [r3, #1442]	; 0x5a2
  pConfig->stCanInput[1].nLowByte = 4;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2204      	movs	r2, #4
 8005d6e:	f8a3 25a4 	strh.w	r2, [r3, #1444]	; 0x5a4
  pConfig->stCanInput[1].nHighByte = 0;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2200      	movs	r2, #0
 8005d76:	f8a3 25a6 	strh.w	r2, [r3, #1446]	; 0x5a6
  pConfig->stCanInput[1].eOperator = OPER_BITWISE_AND;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2203      	movs	r2, #3
 8005d7e:	f883 25a8 	strb.w	r2, [r3, #1448]	; 0x5a8
  pConfig->stCanInput[1].nOnVal = 0x1;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2201      	movs	r2, #1
 8005d86:	f8a3 25aa 	strh.w	r2, [r3, #1450]	; 0x5aa
  pConfig->stCanInput[1].eMode = MODE_MOMENTARY;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	f883 25ac 	strb.w	r2, [r3, #1452]	; 0x5ac

  pConfig->stCanInput[2].nEnabled = 1;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2201      	movs	r2, #1
 8005d96:	f883 25bc 	strb.w	r2, [r3, #1468]	; 0x5bc
  pConfig->stCanInput[2].nId = 1602;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f240 6242 	movw	r2, #1602	; 0x642
 8005da0:	f8a3 25be 	strh.w	r2, [r3, #1470]	; 0x5be
  pConfig->stCanInput[2].nLowByte = 4;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2204      	movs	r2, #4
 8005da8:	f8a3 25c0 	strh.w	r2, [r3, #1472]	; 0x5c0
  pConfig->stCanInput[2].nHighByte = 0;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	f8a3 25c2 	strh.w	r2, [r3, #1474]	; 0x5c2
  pConfig->stCanInput[2].eOperator = OPER_BITWISE_AND;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2203      	movs	r2, #3
 8005db8:	f883 25c4 	strb.w	r2, [r3, #1476]	; 0x5c4
  pConfig->stCanInput[2].nOnVal = 0x2;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2202      	movs	r2, #2
 8005dc0:	f8a3 25c6 	strh.w	r2, [r3, #1478]	; 0x5c6
  pConfig->stCanInput[2].eMode = MODE_MOMENTARY;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	f883 25c8 	strb.w	r2, [r3, #1480]	; 0x5c8

  pConfig->stCanInput[3].nEnabled = 1;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f883 25d8 	strb.w	r2, [r3, #1496]	; 0x5d8
  pConfig->stCanInput[3].nId = 1602;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	f240 6242 	movw	r2, #1602	; 0x642
 8005dda:	f8a3 25da 	strh.w	r2, [r3, #1498]	; 0x5da
  pConfig->stCanInput[3].nLowByte = 4;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2204      	movs	r2, #4
 8005de2:	f8a3 25dc 	strh.w	r2, [r3, #1500]	; 0x5dc
  pConfig->stCanInput[3].nHighByte = 0;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	f8a3 25de 	strh.w	r2, [r3, #1502]	; 0x5de
  pConfig->stCanInput[3].eOperator = OPER_BITWISE_AND;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2203      	movs	r2, #3
 8005df2:	f883 25e0 	strb.w	r2, [r3, #1504]	; 0x5e0
  pConfig->stCanInput[3].nOnVal = 0x4;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2204      	movs	r2, #4
 8005dfa:	f8a3 25e2 	strh.w	r2, [r3, #1506]	; 0x5e2
  pConfig->stCanInput[3].eMode = MODE_MOMENTARY;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2201      	movs	r2, #1
 8005e02:	f883 25e4 	strb.w	r2, [r3, #1508]	; 0x5e4

  pConfig->stCanInput[4].nEnabled = 1;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2201      	movs	r2, #1
 8005e0a:	f883 25f4 	strb.w	r2, [r3, #1524]	; 0x5f4
  pConfig->stCanInput[4].nId = 1602;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f240 6242 	movw	r2, #1602	; 0x642
 8005e14:	f8a3 25f6 	strh.w	r2, [r3, #1526]	; 0x5f6
  pConfig->stCanInput[4].nLowByte = 4;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2204      	movs	r2, #4
 8005e1c:	f8a3 25f8 	strh.w	r2, [r3, #1528]	; 0x5f8
  pConfig->stCanInput[4].nHighByte = 0;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	f8a3 25fa 	strh.w	r2, [r3, #1530]	; 0x5fa
  pConfig->stCanInput[4].eOperator = OPER_BITWISE_AND;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2203      	movs	r2, #3
 8005e2c:	f883 25fc 	strb.w	r2, [r3, #1532]	; 0x5fc
  pConfig->stCanInput[4].nOnVal = 0x8;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2208      	movs	r2, #8
 8005e34:	f8a3 25fe 	strh.w	r2, [r3, #1534]	; 0x5fe
  pConfig->stCanInput[4].eMode = MODE_MOMENTARY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 2600 	strb.w	r2, [r3, #1536]	; 0x600

  pConfig->stCanInput[5].nEnabled = 1;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2201      	movs	r2, #1
 8005e44:	f883 2610 	strb.w	r2, [r3, #1552]	; 0x610
  pConfig->stCanInput[5].nId = 1602;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	f240 6242 	movw	r2, #1602	; 0x642
 8005e4e:	f8a3 2612 	strh.w	r2, [r3, #1554]	; 0x612
  pConfig->stCanInput[5].nLowByte = 4;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2204      	movs	r2, #4
 8005e56:	f8a3 2614 	strh.w	r2, [r3, #1556]	; 0x614
  pConfig->stCanInput[5].nHighByte = 0;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f8a3 2616 	strh.w	r2, [r3, #1558]	; 0x616
  pConfig->stCanInput[5].eOperator = OPER_BITWISE_AND;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2203      	movs	r2, #3
 8005e66:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
  pConfig->stCanInput[5].nOnVal = 0x10;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2210      	movs	r2, #16
 8005e6e:	f8a3 261a 	strh.w	r2, [r3, #1562]	; 0x61a
  pConfig->stCanInput[5].eMode = MODE_LATCHING;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2202      	movs	r2, #2
 8005e76:	f883 261c 	strb.w	r2, [r3, #1564]	; 0x61c

  pConfig->stCanInput[6].nEnabled = 1;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2201      	movs	r2, #1
 8005e7e:	f883 262c 	strb.w	r2, [r3, #1580]	; 0x62c
  pConfig->stCanInput[6].nId = 1602;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f240 6242 	movw	r2, #1602	; 0x642
 8005e88:	f8a3 262e 	strh.w	r2, [r3, #1582]	; 0x62e
  pConfig->stCanInput[6].nLowByte = 4;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2204      	movs	r2, #4
 8005e90:	f8a3 2630 	strh.w	r2, [r3, #1584]	; 0x630
  pConfig->stCanInput[6].nHighByte = 0;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f8a3 2632 	strh.w	r2, [r3, #1586]	; 0x632
  pConfig->stCanInput[6].eOperator = OPER_BITWISE_AND;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2203      	movs	r2, #3
 8005ea0:	f883 2634 	strb.w	r2, [r3, #1588]	; 0x634
  pConfig->stCanInput[6].nOnVal = 0x20;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2220      	movs	r2, #32
 8005ea8:	f8a3 2636 	strh.w	r2, [r3, #1590]	; 0x636
  pConfig->stCanInput[6].eMode = MODE_LATCHING;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2202      	movs	r2, #2
 8005eb0:	f883 2638 	strb.w	r2, [r3, #1592]	; 0x638

  pConfig->stCanInput[7].nEnabled = 1;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 2648 	strb.w	r2, [r3, #1608]	; 0x648
  pConfig->stCanInput[7].nId = 1602;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f240 6242 	movw	r2, #1602	; 0x642
 8005ec2:	f8a3 264a 	strh.w	r2, [r3, #1610]	; 0x64a
  pConfig->stCanInput[7].nLowByte = 4;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2204      	movs	r2, #4
 8005eca:	f8a3 264c 	strh.w	r2, [r3, #1612]	; 0x64c
  pConfig->stCanInput[7].nHighByte = 0;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f8a3 264e 	strh.w	r2, [r3, #1614]	; 0x64e
  pConfig->stCanInput[7].eOperator = OPER_BITWISE_AND;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2203      	movs	r2, #3
 8005eda:	f883 2650 	strb.w	r2, [r3, #1616]	; 0x650
  pConfig->stCanInput[7].nOnVal = 0x40;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2240      	movs	r2, #64	; 0x40
 8005ee2:	f8a3 2652 	strh.w	r2, [r3, #1618]	; 0x652
  pConfig->stCanInput[7].eMode = MODE_MOMENTARY;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2201      	movs	r2, #1
 8005eea:	f883 2654 	strb.w	r2, [r3, #1620]	; 0x654

  pConfig->stCanInput[8].nEnabled = 1;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	f883 2664 	strb.w	r2, [r3, #1636]	; 0x664
  pConfig->stCanInput[8].nId = 1602;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f240 6242 	movw	r2, #1602	; 0x642
 8005efc:	f8a3 2666 	strh.w	r2, [r3, #1638]	; 0x666
  pConfig->stCanInput[8].nLowByte = 4;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2204      	movs	r2, #4
 8005f04:	f8a3 2668 	strh.w	r2, [r3, #1640]	; 0x668
  pConfig->stCanInput[8].nHighByte = 0;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f8a3 266a 	strh.w	r2, [r3, #1642]	; 0x66a
  pConfig->stCanInput[8].eOperator = OPER_BITWISE_AND;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2203      	movs	r2, #3
 8005f14:	f883 266c 	strb.w	r2, [r3, #1644]	; 0x66c
  pConfig->stCanInput[8].nOnVal = 0x80;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2280      	movs	r2, #128	; 0x80
 8005f1c:	f8a3 266e 	strh.w	r2, [r3, #1646]	; 0x66e
  pConfig->stCanInput[8].eMode = MODE_LATCHING;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2202      	movs	r2, #2
 8005f24:	f883 2670 	strb.w	r2, [r3, #1648]	; 0x670

  pConfig->stCanInput[9].nEnabled = 1;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 2680 	strb.w	r2, [r3, #1664]	; 0x680
  pConfig->stCanInput[9].nId = 1620;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	f240 6254 	movw	r2, #1620	; 0x654
 8005f36:	f8a3 2682 	strh.w	r2, [r3, #1666]	; 0x682
  pConfig->stCanInput[9].nLowByte = 4;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2204      	movs	r2, #4
 8005f3e:	f8a3 2684 	strh.w	r2, [r3, #1668]	; 0x684
  pConfig->stCanInput[9].nHighByte = 5;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2205      	movs	r2, #5
 8005f46:	f8a3 2686 	strh.w	r2, [r3, #1670]	; 0x686
  pConfig->stCanInput[9].eOperator = OPER_EQUAL;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	f883 2688 	strb.w	r2, [r3, #1672]	; 0x688
  pConfig->stCanInput[9].nOnVal = 1;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2201      	movs	r2, #1
 8005f56:	f8a3 268a 	strh.w	r2, [r3, #1674]	; 0x68a
  pConfig->stCanInput[9].eMode = MODE_NUM;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	f883 268c 	strb.w	r2, [r3, #1676]	; 0x68c

  pConfig->stCanInput[10].nEnabled = 1;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2201      	movs	r2, #1
 8005f66:	f883 269c 	strb.w	r2, [r3, #1692]	; 0x69c
  pConfig->stCanInput[10].nId = 1620;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f240 6254 	movw	r2, #1620	; 0x654
 8005f70:	f8a3 269e 	strh.w	r2, [r3, #1694]	; 0x69e
  pConfig->stCanInput[10].nLowByte = 2;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2202      	movs	r2, #2
 8005f78:	f8a3 26a0 	strh.w	r2, [r3, #1696]	; 0x6a0
  pConfig->stCanInput[10].nHighByte = 3;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2203      	movs	r2, #3
 8005f80:	f8a3 26a2 	strh.w	r2, [r3, #1698]	; 0x6a2
  pConfig->stCanInput[10].eOperator = OPER_EQUAL;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2200      	movs	r2, #0
 8005f88:	f883 26a4 	strb.w	r2, [r3, #1700]	; 0x6a4
  pConfig->stCanInput[10].nOnVal = 1;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f8a3 26a6 	strh.w	r2, [r3, #1702]	; 0x6a6
  pConfig->stCanInput[10].eMode = MODE_NUM;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	f883 26a8 	strb.w	r2, [r3, #1704]	; 0x6a8

  pConfig->stCanInput[11].nEnabled = 1;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 26b8 	strb.w	r2, [r3, #1720]	; 0x6b8
  pConfig->stCanInput[11].nId = 1620;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f240 6254 	movw	r2, #1620	; 0x654
 8005faa:	f8a3 26ba 	strh.w	r2, [r3, #1722]	; 0x6ba
  pConfig->stCanInput[11].nLowByte = 0;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f8a3 26bc 	strh.w	r2, [r3, #1724]	; 0x6bc
  pConfig->stCanInput[11].nHighByte = 1;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2201      	movs	r2, #1
 8005fba:	f8a3 26be 	strh.w	r2, [r3, #1726]	; 0x6be
  pConfig->stCanInput[11].eOperator = OPER_EQUAL;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f883 26c0 	strb.w	r2, [r3, #1728]	; 0x6c0
  pConfig->stCanInput[11].nOnVal = 1;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2201      	movs	r2, #1
 8005fca:	f8a3 26c2 	strh.w	r2, [r3, #1730]	; 0x6c2
  pConfig->stCanInput[11].eMode = MODE_NUM;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f883 26c4 	strb.w	r2, [r3, #1732]	; 0x6c4

  pConfig->stCanInput[12].nEnabled = 1;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	f883 26d4 	strb.w	r2, [r3, #1748]	; 0x6d4
  pConfig->stCanInput[12].nId = 1620;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f240 6254 	movw	r2, #1620	; 0x654
 8005fe4:	f8a3 26d6 	strh.w	r2, [r3, #1750]	; 0x6d6
  pConfig->stCanInput[12].nLowByte = 6;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2206      	movs	r2, #6
 8005fec:	f8a3 26d8 	strh.w	r2, [r3, #1752]	; 0x6d8
  pConfig->stCanInput[12].nHighByte = 7;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2207      	movs	r2, #7
 8005ff4:	f8a3 26da 	strh.w	r2, [r3, #1754]	; 0x6da
  pConfig->stCanInput[12].eOperator = OPER_EQUAL;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	f883 26dc 	strb.w	r2, [r3, #1756]	; 0x6dc
  pConfig->stCanInput[12].nOnVal = 1;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f8a3 26de 	strh.w	r2, [r3, #1758]	; 0x6de
  pConfig->stCanInput[12].eMode = MODE_NUM;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	f883 26e0 	strb.w	r2, [r3, #1760]	; 0x6e0

  pConfig->stCanInput[13].nEnabled = 1;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 26f0 	strb.w	r2, [r3, #1776]	; 0x6f0
  pConfig->stCanInput[13].nId = 1621;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	f240 6255 	movw	r2, #1621	; 0x655
 800601e:	f8a3 26f2 	strh.w	r2, [r3, #1778]	; 0x6f2
  pConfig->stCanInput[13].nLowByte = 0;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	f8a3 26f4 	strh.w	r2, [r3, #1780]	; 0x6f4
  pConfig->stCanInput[13].nHighByte = 1;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2201      	movs	r2, #1
 800602e:	f8a3 26f6 	strh.w	r2, [r3, #1782]	; 0x6f6
  pConfig->stCanInput[13].eOperator = OPER_EQUAL;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	f883 26f8 	strb.w	r2, [r3, #1784]	; 0x6f8
  pConfig->stCanInput[13].nOnVal = 1;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2201      	movs	r2, #1
 800603e:	f8a3 26fa 	strh.w	r2, [r3, #1786]	; 0x6fa
  pConfig->stCanInput[13].eMode = MODE_NUM;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2200      	movs	r2, #0
 8006046:	f883 26fc 	strb.w	r2, [r3, #1788]	; 0x6fc

  pConfig->stCanInput[14].nEnabled = 1;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2201      	movs	r2, #1
 800604e:	f883 270c 	strb.w	r2, [r3, #1804]	; 0x70c
  pConfig->stCanInput[14].nId = 1621;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f240 6255 	movw	r2, #1621	; 0x655
 8006058:	f8a3 270e 	strh.w	r2, [r3, #1806]	; 0x70e
  pConfig->stCanInput[14].nLowByte = 2;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2202      	movs	r2, #2
 8006060:	f8a3 2710 	strh.w	r2, [r3, #1808]	; 0x710
  pConfig->stCanInput[14].nHighByte = 3;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2203      	movs	r2, #3
 8006068:	f8a3 2712 	strh.w	r2, [r3, #1810]	; 0x712
  pConfig->stCanInput[14].eOperator = OPER_EQUAL;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	f883 2714 	strb.w	r2, [r3, #1812]	; 0x714
  pConfig->stCanInput[14].nOnVal = 1;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2201      	movs	r2, #1
 8006078:	f8a3 2716 	strh.w	r2, [r3, #1814]	; 0x716
  pConfig->stCanInput[14].eMode = MODE_NUM;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2200      	movs	r2, #0
 8006080:	f883 2718 	strb.w	r2, [r3, #1816]	; 0x718

  pConfig->stCanInput[15].nEnabled = 1;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2201      	movs	r2, #1
 8006088:	f883 2728 	strb.w	r2, [r3, #1832]	; 0x728
  pConfig->stCanInput[15].nId = 1622;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f240 6256 	movw	r2, #1622	; 0x656
 8006092:	f8a3 272a 	strh.w	r2, [r3, #1834]	; 0x72a
  pConfig->stCanInput[15].nLowByte = 0;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2200      	movs	r2, #0
 800609a:	f8a3 272c 	strh.w	r2, [r3, #1836]	; 0x72c
  pConfig->stCanInput[15].nHighByte = 0;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2200      	movs	r2, #0
 80060a2:	f8a3 272e 	strh.w	r2, [r3, #1838]	; 0x72e
  pConfig->stCanInput[15].eOperator = OPER_BITWISE_AND;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2203      	movs	r2, #3
 80060aa:	f883 2730 	strb.w	r2, [r3, #1840]	; 0x730
  pConfig->stCanInput[15].nOnVal = 0x01;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2201      	movs	r2, #1
 80060b2:	f8a3 2732 	strh.w	r2, [r3, #1842]	; 0x732
  pConfig->stCanInput[15].eMode = MODE_MOMENTARY;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2201      	movs	r2, #1
 80060ba:	f883 2734 	strb.w	r2, [r3, #1844]	; 0x734

  pConfig->stCanInput[16].nEnabled = 1;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2201      	movs	r2, #1
 80060c2:	f883 2744 	strb.w	r2, [r3, #1860]	; 0x744
  pConfig->stCanInput[16].nId = 1622;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f240 6256 	movw	r2, #1622	; 0x656
 80060cc:	f8a3 2746 	strh.w	r2, [r3, #1862]	; 0x746
  pConfig->stCanInput[16].nLowByte = 0;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2200      	movs	r2, #0
 80060d4:	f8a3 2748 	strh.w	r2, [r3, #1864]	; 0x748
  pConfig->stCanInput[16].nHighByte = 0;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2200      	movs	r2, #0
 80060dc:	f8a3 274a 	strh.w	r2, [r3, #1866]	; 0x74a
  pConfig->stCanInput[16].eOperator = OPER_BITWISE_AND;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2203      	movs	r2, #3
 80060e4:	f883 274c 	strb.w	r2, [r3, #1868]	; 0x74c
  pConfig->stCanInput[16].nOnVal = 0x02;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2202      	movs	r2, #2
 80060ec:	f8a3 274e 	strh.w	r2, [r3, #1870]	; 0x74e
  pConfig->stCanInput[16].eMode = MODE_MOMENTARY;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 2750 	strb.w	r2, [r3, #1872]	; 0x750

  pConfig->stCanInput[17].nEnabled = 1;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	f883 2760 	strb.w	r2, [r3, #1888]	; 0x760
  pConfig->stCanInput[17].nId = 1622;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f240 6256 	movw	r2, #1622	; 0x656
 8006106:	f8a3 2762 	strh.w	r2, [r3, #1890]	; 0x762
  pConfig->stCanInput[17].nLowByte = 0;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	f8a3 2764 	strh.w	r2, [r3, #1892]	; 0x764
  pConfig->stCanInput[17].nHighByte = 0;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2200      	movs	r2, #0
 8006116:	f8a3 2766 	strh.w	r2, [r3, #1894]	; 0x766
  pConfig->stCanInput[17].eOperator = OPER_BITWISE_AND;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2203      	movs	r2, #3
 800611e:	f883 2768 	strb.w	r2, [r3, #1896]	; 0x768
  pConfig->stCanInput[17].nOnVal = 0x04;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2204      	movs	r2, #4
 8006126:	f8a3 276a 	strh.w	r2, [r3, #1898]	; 0x76a
  pConfig->stCanInput[17].eMode = MODE_MOMENTARY;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2201      	movs	r2, #1
 800612e:	f883 276c 	strb.w	r2, [r3, #1900]	; 0x76c

  pConfig->stCanInput[18].nEnabled = 1;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2201      	movs	r2, #1
 8006136:	f883 277c 	strb.w	r2, [r3, #1916]	; 0x77c
  pConfig->stCanInput[18].nId = 1622;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f240 6256 	movw	r2, #1622	; 0x656
 8006140:	f8a3 277e 	strh.w	r2, [r3, #1918]	; 0x77e
  pConfig->stCanInput[18].nLowByte = 0;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	f8a3 2780 	strh.w	r2, [r3, #1920]	; 0x780
  pConfig->stCanInput[18].nHighByte = 0;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2200      	movs	r2, #0
 8006150:	f8a3 2782 	strh.w	r2, [r3, #1922]	; 0x782
  pConfig->stCanInput[18].eOperator = OPER_BITWISE_AND;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2203      	movs	r2, #3
 8006158:	f883 2784 	strb.w	r2, [r3, #1924]	; 0x784
  pConfig->stCanInput[18].nOnVal = 0x08;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2208      	movs	r2, #8
 8006160:	f8a3 2786 	strh.w	r2, [r3, #1926]	; 0x786
  pConfig->stCanInput[18].eMode = MODE_MOMENTARY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 2788 	strb.w	r2, [r3, #1928]	; 0x788

  pConfig->stCanInput[19].nEnabled = 1;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	f883 2798 	strb.w	r2, [r3, #1944]	; 0x798
  pConfig->stCanInput[19].nId = 1622;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f240 6256 	movw	r2, #1622	; 0x656
 800617a:	f8a3 279a 	strh.w	r2, [r3, #1946]	; 0x79a
  pConfig->stCanInput[19].nLowByte = 0;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	f8a3 279c 	strh.w	r2, [r3, #1948]	; 0x79c
  pConfig->stCanInput[19].nHighByte = 0;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2200      	movs	r2, #0
 800618a:	f8a3 279e 	strh.w	r2, [r3, #1950]	; 0x79e
  pConfig->stCanInput[19].eOperator = OPER_BITWISE_AND;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2203      	movs	r2, #3
 8006192:	f883 27a0 	strb.w	r2, [r3, #1952]	; 0x7a0
  pConfig->stCanInput[19].nOnVal = 0x10;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2210      	movs	r2, #16
 800619a:	f8a3 27a2 	strh.w	r2, [r3, #1954]	; 0x7a2
  pConfig->stCanInput[19].eMode = MODE_MOMENTARY;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2201      	movs	r2, #1
 80061a2:	f883 27a4 	strb.w	r2, [r3, #1956]	; 0x7a4

  pConfig->stCanInput[20].nEnabled = 1;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2201      	movs	r2, #1
 80061aa:	f883 27b4 	strb.w	r2, [r3, #1972]	; 0x7b4
  pConfig->stCanInput[20].nId = 1622;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	f240 6256 	movw	r2, #1622	; 0x656
 80061b4:	f8a3 27b6 	strh.w	r2, [r3, #1974]	; 0x7b6
  pConfig->stCanInput[20].nLowByte = 0;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	f8a3 27b8 	strh.w	r2, [r3, #1976]	; 0x7b8
  pConfig->stCanInput[20].nHighByte = 0;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	f8a3 27ba 	strh.w	r2, [r3, #1978]	; 0x7ba
  pConfig->stCanInput[20].eOperator = OPER_BITWISE_AND;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2203      	movs	r2, #3
 80061cc:	f883 27bc 	strb.w	r2, [r3, #1980]	; 0x7bc
  pConfig->stCanInput[20].nOnVal = 0x20;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2220      	movs	r2, #32
 80061d4:	f8a3 27be 	strh.w	r2, [r3, #1982]	; 0x7be
  pConfig->stCanInput[20].eMode = MODE_MOMENTARY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 27c0 	strb.w	r2, [r3, #1984]	; 0x7c0

  pConfig->stCanInput[21].nEnabled = 1;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2201      	movs	r2, #1
 80061e4:	f883 27d0 	strb.w	r2, [r3, #2000]	; 0x7d0
  pConfig->stCanInput[21].nId = 1622;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	f240 6256 	movw	r2, #1622	; 0x656
 80061ee:	f8a3 27d2 	strh.w	r2, [r3, #2002]	; 0x7d2
  pConfig->stCanInput[21].nLowByte = 0;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2200      	movs	r2, #0
 80061f6:	f8a3 27d4 	strh.w	r2, [r3, #2004]	; 0x7d4
  pConfig->stCanInput[21].nHighByte = 0;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2200      	movs	r2, #0
 80061fe:	f8a3 27d6 	strh.w	r2, [r3, #2006]	; 0x7d6
  pConfig->stCanInput[21].eOperator = OPER_BITWISE_AND;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2203      	movs	r2, #3
 8006206:	f883 27d8 	strb.w	r2, [r3, #2008]	; 0x7d8
  pConfig->stCanInput[21].nOnVal = 0x40;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2240      	movs	r2, #64	; 0x40
 800620e:	f8a3 27da 	strh.w	r2, [r3, #2010]	; 0x7da
  pConfig->stCanInput[21].eMode = MODE_MOMENTARY;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2201      	movs	r2, #1
 8006216:	f883 27dc 	strb.w	r2, [r3, #2012]	; 0x7dc

  pConfig->stCanInput[22].nEnabled = 1;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2201      	movs	r2, #1
 800621e:	f883 27ec 	strb.w	r2, [r3, #2028]	; 0x7ec
  pConfig->stCanInput[22].nId = 1622;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	f240 6256 	movw	r2, #1622	; 0x656
 8006228:	f8a3 27ee 	strh.w	r2, [r3, #2030]	; 0x7ee
  pConfig->stCanInput[22].nLowByte = 0;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2200      	movs	r2, #0
 8006230:	f8a3 27f0 	strh.w	r2, [r3, #2032]	; 0x7f0
  pConfig->stCanInput[22].nHighByte = 0;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2200      	movs	r2, #0
 8006238:	f8a3 27f2 	strh.w	r2, [r3, #2034]	; 0x7f2
  pConfig->stCanInput[22].eOperator = OPER_BITWISE_AND;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2203      	movs	r2, #3
 8006240:	f883 27f4 	strb.w	r2, [r3, #2036]	; 0x7f4
  pConfig->stCanInput[22].nOnVal = 0x80;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2280      	movs	r2, #128	; 0x80
 8006248:	f8a3 27f6 	strh.w	r2, [r3, #2038]	; 0x7f6
  pConfig->stCanInput[22].eMode = MODE_MOMENTARY;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2201      	movs	r2, #1
 8006250:	f883 27f8 	strb.w	r2, [r3, #2040]	; 0x7f8

  pConfig->stCanInput[23].nEnabled = 1;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 2808 	strb.w	r2, [r3, #2056]	; 0x808
  pConfig->stCanInput[23].nId = 1622;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f240 6256 	movw	r2, #1622	; 0x656
 8006262:	f8a3 280a 	strh.w	r2, [r3, #2058]	; 0x80a
  pConfig->stCanInput[23].nLowByte = 1;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2201      	movs	r2, #1
 800626a:	f8a3 280c 	strh.w	r2, [r3, #2060]	; 0x80c
  pConfig->stCanInput[23].nHighByte = 0;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	f8a3 280e 	strh.w	r2, [r3, #2062]	; 0x80e
  pConfig->stCanInput[23].eOperator = OPER_BITWISE_AND;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2203      	movs	r2, #3
 800627a:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810
  pConfig->stCanInput[23].nOnVal = 0x01;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2201      	movs	r2, #1
 8006282:	f8a3 2812 	strh.w	r2, [r3, #2066]	; 0x812
  pConfig->stCanInput[23].eMode = MODE_MOMENTARY;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2201      	movs	r2, #1
 800628a:	f883 2814 	strb.w	r2, [r3, #2068]	; 0x814

  pConfig->stCanInput[24].nEnabled = 1;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2201      	movs	r2, #1
 8006292:	f883 2824 	strb.w	r2, [r3, #2084]	; 0x824
  pConfig->stCanInput[24].nId = 1622;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f240 6256 	movw	r2, #1622	; 0x656
 800629c:	f8a3 2826 	strh.w	r2, [r3, #2086]	; 0x826
  pConfig->stCanInput[24].nLowByte = 1;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f8a3 2828 	strh.w	r2, [r3, #2088]	; 0x828
  pConfig->stCanInput[24].nHighByte = 0;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2200      	movs	r2, #0
 80062ac:	f8a3 282a 	strh.w	r2, [r3, #2090]	; 0x82a
  pConfig->stCanInput[24].eOperator = OPER_BITWISE_AND;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2203      	movs	r2, #3
 80062b4:	f883 282c 	strb.w	r2, [r3, #2092]	; 0x82c
  pConfig->stCanInput[24].nOnVal = 0x02;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2202      	movs	r2, #2
 80062bc:	f8a3 282e 	strh.w	r2, [r3, #2094]	; 0x82e
  pConfig->stCanInput[24].eMode = MODE_MOMENTARY;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 2830 	strb.w	r2, [r3, #2096]	; 0x830

  pConfig->stCanInput[25].nEnabled = 0;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2200      	movs	r2, #0
 80062cc:	f883 2840 	strb.w	r2, [r3, #2112]	; 0x840
  pConfig->stCanInput[25].nId = 0;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f8a3 2842 	strh.w	r2, [r3, #2114]	; 0x842
  pConfig->stCanInput[25].nLowByte = 0;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2200      	movs	r2, #0
 80062dc:	f8a3 2844 	strh.w	r2, [r3, #2116]	; 0x844
  pConfig->stCanInput[25].nHighByte = 0;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2200      	movs	r2, #0
 80062e4:	f8a3 2846 	strh.w	r2, [r3, #2118]	; 0x846
  pConfig->stCanInput[25].eOperator = OPER_EQUAL;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2200      	movs	r2, #0
 80062ec:	f883 2848 	strb.w	r2, [r3, #2120]	; 0x848
  pConfig->stCanInput[25].nOnVal = 0;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2200      	movs	r2, #0
 80062f4:	f8a3 284a 	strh.w	r2, [r3, #2122]	; 0x84a
  pConfig->stCanInput[25].eMode = MODE_MOMENTARY;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 284c 	strb.w	r2, [r3, #2124]	; 0x84c

  pConfig->stCanInput[26].nEnabled = 0;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2200      	movs	r2, #0
 8006304:	f883 285c 	strb.w	r2, [r3, #2140]	; 0x85c
  pConfig->stCanInput[26].nId = 0;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	f8a3 285e 	strh.w	r2, [r3, #2142]	; 0x85e
  pConfig->stCanInput[26].nLowByte = 0;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2200      	movs	r2, #0
 8006314:	f8a3 2860 	strh.w	r2, [r3, #2144]	; 0x860
  pConfig->stCanInput[26].nHighByte = 0;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	f8a3 2862 	strh.w	r2, [r3, #2146]	; 0x862
  pConfig->stCanInput[26].eOperator = OPER_EQUAL;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2200      	movs	r2, #0
 8006324:	f883 2864 	strb.w	r2, [r3, #2148]	; 0x864
  pConfig->stCanInput[26].nOnVal = 0;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2200      	movs	r2, #0
 800632c:	f8a3 2866 	strh.w	r2, [r3, #2150]	; 0x866
  pConfig->stCanInput[26].eMode = MODE_MOMENTARY;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 2868 	strb.w	r2, [r3, #2152]	; 0x868

  pConfig->stCanInput[27].nEnabled = 0;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	f883 2878 	strb.w	r2, [r3, #2168]	; 0x878
  pConfig->stCanInput[27].nId = 0;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2200      	movs	r2, #0
 8006344:	f8a3 287a 	strh.w	r2, [r3, #2170]	; 0x87a
  pConfig->stCanInput[27].nLowByte = 0;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	f8a3 287c 	strh.w	r2, [r3, #2172]	; 0x87c
  pConfig->stCanInput[27].nHighByte = 0;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2200      	movs	r2, #0
 8006354:	f8a3 287e 	strh.w	r2, [r3, #2174]	; 0x87e
  pConfig->stCanInput[27].eOperator = OPER_EQUAL;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2200      	movs	r2, #0
 800635c:	f883 2880 	strb.w	r2, [r3, #2176]	; 0x880
  pConfig->stCanInput[27].nOnVal = 0;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2200      	movs	r2, #0
 8006364:	f8a3 2882 	strh.w	r2, [r3, #2178]	; 0x882
  pConfig->stCanInput[27].eMode = MODE_MOMENTARY;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2201      	movs	r2, #1
 800636c:	f883 2884 	strb.w	r2, [r3, #2180]	; 0x884

  pConfig->stCanInput[28].nEnabled = 0;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2200      	movs	r2, #0
 8006374:	f883 2894 	strb.w	r2, [r3, #2196]	; 0x894
  pConfig->stCanInput[28].nId = 0;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2200      	movs	r2, #0
 800637c:	f8a3 2896 	strh.w	r2, [r3, #2198]	; 0x896
  pConfig->stCanInput[28].nLowByte = 0;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2200      	movs	r2, #0
 8006384:	f8a3 2898 	strh.w	r2, [r3, #2200]	; 0x898
  pConfig->stCanInput[28].nHighByte = 0;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	f8a3 289a 	strh.w	r2, [r3, #2202]	; 0x89a
  pConfig->stCanInput[28].eOperator = OPER_EQUAL;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2200      	movs	r2, #0
 8006394:	f883 289c 	strb.w	r2, [r3, #2204]	; 0x89c
  pConfig->stCanInput[28].nOnVal = 0;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2200      	movs	r2, #0
 800639c:	f8a3 289e 	strh.w	r2, [r3, #2206]	; 0x89e
  pConfig->stCanInput[28].eMode = MODE_MOMENTARY;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2201      	movs	r2, #1
 80063a4:	f883 28a0 	strb.w	r2, [r3, #2208]	; 0x8a0

  pConfig->stCanInput[29].nEnabled = 0;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2200      	movs	r2, #0
 80063ac:	f883 28b0 	strb.w	r2, [r3, #2224]	; 0x8b0
  pConfig->stCanInput[29].nId = 0;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2200      	movs	r2, #0
 80063b4:	f8a3 28b2 	strh.w	r2, [r3, #2226]	; 0x8b2
  pConfig->stCanInput[29].nLowByte = 0;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2200      	movs	r2, #0
 80063bc:	f8a3 28b4 	strh.w	r2, [r3, #2228]	; 0x8b4
  pConfig->stCanInput[29].nHighByte = 0;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2200      	movs	r2, #0
 80063c4:	f8a3 28b6 	strh.w	r2, [r3, #2230]	; 0x8b6
  pConfig->stCanInput[29].eOperator = OPER_EQUAL;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2200      	movs	r2, #0
 80063cc:	f883 28b8 	strb.w	r2, [r3, #2232]	; 0x8b8
  pConfig->stCanInput[29].nOnVal = 0;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	f8a3 28ba 	strh.w	r2, [r3, #2234]	; 0x8ba
  pConfig->stCanInput[29].eMode = MODE_MOMENTARY;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2201      	movs	r2, #1
 80063dc:	f883 28bc 	strb.w	r2, [r3, #2236]	; 0x8bc

  //CAN Output
  pConfig->stCanOutput.nEnabled = 1;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2201      	movs	r2, #1
 80063e4:	f883 28cc 	strb.w	r2, [r3, #2252]	; 0x8cc
  pConfig->stCanOutput.nBaseId = 2000;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80063ee:	f8a3 28ce 	strh.w	r2, [r3, #2254]	; 0x8ce
  pConfig->stCanOutput.nUpdateTime = 50;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2232      	movs	r2, #50	; 0x32
 80063f6:	f8a3 28d0 	strh.w	r2, [r3, #2256]	; 0x8d0
}
 80063fa:	bf00      	nop
 80063fc:	370c      	adds	r7, #12
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr

08006406 <EvaluateInput>:
 */

#include "pdm_input.h"

void EvaluateInput(PdmConfig_Input_t *pIn, uint16_t* pResult)
{
 8006406:	b580      	push	{r7, lr}
 8006408:	b086      	sub	sp, #24
 800640a:	af02      	add	r7, sp, #8
 800640c:	6078      	str	r0, [r7, #4]
 800640e:	6039      	str	r1, [r7, #0]
  if(!pIn->nEnabled)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	781b      	ldrb	r3, [r3, #0]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d017      	beq.n	8006448 <EvaluateInput+0x42>
    return;

  uint16_t nLogicResult;

  nLogicResult = *pIn->pInput > pIn->nOnLevel;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	881a      	ldrh	r2, [r3, #0]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	8b1b      	ldrh	r3, [r3, #24]
 8006422:	429a      	cmp	r2, r3
 8006424:	bf8c      	ite	hi
 8006426:	2301      	movhi	r3, #1
 8006428:	2300      	movls	r3, #0
 800642a:	b2db      	uxtb	r3, r3
 800642c:	81fb      	strh	r3, [r7, #14]

  CheckPushbutton(&pIn->ePbConfig, pIn->eMode, nLogicResult, pResult, pIn->nDebounceTime);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f103 000c 	add.w	r0, r3, #12
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	7a19      	ldrb	r1, [r3, #8]
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	8b5b      	ldrh	r3, [r3, #26]
 800643c:	89fa      	ldrh	r2, [r7, #14]
 800643e:	9300      	str	r3, [sp, #0]
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	f001 fc8d 	bl	8007d60 <CheckPushbutton>
 8006446:	e000      	b.n	800644a <EvaluateInput+0x44>
    return;
 8006448:	bf00      	nop
}
 800644a:	3710      	adds	r7, #16
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}

08006450 <EvaluateStarter>:
 */

#include "starter.h"

void EvaluateStarter(PdmConfig_Starter_t *pStarter, uint8_t nIndex, uint16_t* pResult)
{
 8006450:	b480      	push	{r7}
 8006452:	b085      	sub	sp, #20
 8006454:	af00      	add	r7, sp, #0
 8006456:	60f8      	str	r0, [r7, #12]
 8006458:	460b      	mov	r3, r1
 800645a:	607a      	str	r2, [r7, #4]
 800645c:	72fb      	strb	r3, [r7, #11]
    if(!pStarter->nEnabled)
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	781b      	ldrb	r3, [r3, #0]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d103      	bne.n	800646e <EvaluateStarter+0x1e>
      *pResult = 1;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2201      	movs	r2, #1
 800646a:	801a      	strh	r2, [r3, #0]
    else
      *pResult = !(pStarter->nDisableOut[nIndex] && *pStarter->pInput);
}
 800646c:	e010      	b.n	8006490 <EvaluateStarter+0x40>
      *pResult = !(pStarter->nDisableOut[nIndex] && *pStarter->pInput);
 800646e:	7afb      	ldrb	r3, [r7, #11]
 8006470:	68fa      	ldr	r2, [r7, #12]
 8006472:	4413      	add	r3, r2
 8006474:	7a1b      	ldrb	r3, [r3, #8]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d004      	beq.n	8006484 <EvaluateStarter+0x34>
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	881b      	ldrh	r3, [r3, #0]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d101      	bne.n	8006488 <EvaluateStarter+0x38>
 8006484:	2301      	movs	r3, #1
 8006486:	e000      	b.n	800648a <EvaluateStarter+0x3a>
 8006488:	2300      	movs	r3, #0
 800648a:	b29a      	uxth	r2, r3
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	801a      	strh	r2, [r3, #0]
}
 8006490:	bf00      	nop
 8006492:	3714      	adds	r7, #20
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b082      	sub	sp, #8
 80064a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064a2:	4b11      	ldr	r3, [pc, #68]	; (80064e8 <HAL_MspInit+0x4c>)
 80064a4:	699b      	ldr	r3, [r3, #24]
 80064a6:	4a10      	ldr	r2, [pc, #64]	; (80064e8 <HAL_MspInit+0x4c>)
 80064a8:	f043 0301 	orr.w	r3, r3, #1
 80064ac:	6193      	str	r3, [r2, #24]
 80064ae:	4b0e      	ldr	r3, [pc, #56]	; (80064e8 <HAL_MspInit+0x4c>)
 80064b0:	699b      	ldr	r3, [r3, #24]
 80064b2:	f003 0301 	and.w	r3, r3, #1
 80064b6:	607b      	str	r3, [r7, #4]
 80064b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80064ba:	4b0b      	ldr	r3, [pc, #44]	; (80064e8 <HAL_MspInit+0x4c>)
 80064bc:	69db      	ldr	r3, [r3, #28]
 80064be:	4a0a      	ldr	r2, [pc, #40]	; (80064e8 <HAL_MspInit+0x4c>)
 80064c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064c4:	61d3      	str	r3, [r2, #28]
 80064c6:	4b08      	ldr	r3, [pc, #32]	; (80064e8 <HAL_MspInit+0x4c>)
 80064c8:	69db      	ldr	r3, [r3, #28]
 80064ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064ce:	603b      	str	r3, [r7, #0]
 80064d0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80064d2:	2200      	movs	r2, #0
 80064d4:	210f      	movs	r1, #15
 80064d6:	f06f 0001 	mvn.w	r0, #1
 80064da:	f004 f977 	bl	800a7cc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80064de:	bf00      	nop
 80064e0:	3708      	adds	r7, #8
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bd80      	pop	{r7, pc}
 80064e6:	bf00      	nop
 80064e8:	40021000 	.word	0x40021000

080064ec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b08a      	sub	sp, #40	; 0x28
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80064f4:	f107 0314 	add.w	r3, r7, #20
 80064f8:	2200      	movs	r2, #0
 80064fa:	601a      	str	r2, [r3, #0]
 80064fc:	605a      	str	r2, [r3, #4]
 80064fe:	609a      	str	r2, [r3, #8]
 8006500:	60da      	str	r2, [r3, #12]
 8006502:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800650c:	d134      	bne.n	8006578 <HAL_ADC_MspInit+0x8c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800650e:	4b45      	ldr	r3, [pc, #276]	; (8006624 <HAL_ADC_MspInit+0x138>)
 8006510:	695b      	ldr	r3, [r3, #20]
 8006512:	4a44      	ldr	r2, [pc, #272]	; (8006624 <HAL_ADC_MspInit+0x138>)
 8006514:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006518:	6153      	str	r3, [r2, #20]
 800651a:	4b42      	ldr	r3, [pc, #264]	; (8006624 <HAL_ADC_MspInit+0x138>)
 800651c:	695b      	ldr	r3, [r3, #20]
 800651e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006522:	613b      	str	r3, [r7, #16]
 8006524:	693b      	ldr	r3, [r7, #16]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8006526:	4b40      	ldr	r3, [pc, #256]	; (8006628 <HAL_ADC_MspInit+0x13c>)
 8006528:	4a40      	ldr	r2, [pc, #256]	; (800662c <HAL_ADC_MspInit+0x140>)
 800652a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800652c:	4b3e      	ldr	r3, [pc, #248]	; (8006628 <HAL_ADC_MspInit+0x13c>)
 800652e:	2200      	movs	r2, #0
 8006530:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006532:	4b3d      	ldr	r3, [pc, #244]	; (8006628 <HAL_ADC_MspInit+0x13c>)
 8006534:	2200      	movs	r2, #0
 8006536:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006538:	4b3b      	ldr	r3, [pc, #236]	; (8006628 <HAL_ADC_MspInit+0x13c>)
 800653a:	2280      	movs	r2, #128	; 0x80
 800653c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800653e:	4b3a      	ldr	r3, [pc, #232]	; (8006628 <HAL_ADC_MspInit+0x13c>)
 8006540:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006544:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006546:	4b38      	ldr	r3, [pc, #224]	; (8006628 <HAL_ADC_MspInit+0x13c>)
 8006548:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800654c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800654e:	4b36      	ldr	r3, [pc, #216]	; (8006628 <HAL_ADC_MspInit+0x13c>)
 8006550:	2220      	movs	r2, #32
 8006552:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8006554:	4b34      	ldr	r3, [pc, #208]	; (8006628 <HAL_ADC_MspInit+0x13c>)
 8006556:	2200      	movs	r2, #0
 8006558:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800655a:	4833      	ldr	r0, [pc, #204]	; (8006628 <HAL_ADC_MspInit+0x13c>)
 800655c:	f004 fa4a 	bl	800a9f4 <HAL_DMA_Init>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d001      	beq.n	800656a <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 8006566:	f7fd f9fb 	bl	8003960 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a2e      	ldr	r2, [pc, #184]	; (8006628 <HAL_ADC_MspInit+0x13c>)
 800656e:	639a      	str	r2, [r3, #56]	; 0x38
 8006570:	4a2d      	ldr	r2, [pc, #180]	; (8006628 <HAL_ADC_MspInit+0x13c>)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }

}
 8006576:	e051      	b.n	800661c <HAL_ADC_MspInit+0x130>
  else if(hadc->Instance==ADC4)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a2c      	ldr	r2, [pc, #176]	; (8006630 <HAL_ADC_MspInit+0x144>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d14c      	bne.n	800661c <HAL_ADC_MspInit+0x130>
    __HAL_RCC_ADC34_CLK_ENABLE();
 8006582:	4b28      	ldr	r3, [pc, #160]	; (8006624 <HAL_ADC_MspInit+0x138>)
 8006584:	695b      	ldr	r3, [r3, #20]
 8006586:	4a27      	ldr	r2, [pc, #156]	; (8006624 <HAL_ADC_MspInit+0x138>)
 8006588:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800658c:	6153      	str	r3, [r2, #20]
 800658e:	4b25      	ldr	r3, [pc, #148]	; (8006624 <HAL_ADC_MspInit+0x138>)
 8006590:	695b      	ldr	r3, [r3, #20]
 8006592:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006596:	60fb      	str	r3, [r7, #12]
 8006598:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800659a:	4b22      	ldr	r3, [pc, #136]	; (8006624 <HAL_ADC_MspInit+0x138>)
 800659c:	695b      	ldr	r3, [r3, #20]
 800659e:	4a21      	ldr	r2, [pc, #132]	; (8006624 <HAL_ADC_MspInit+0x138>)
 80065a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80065a4:	6153      	str	r3, [r2, #20]
 80065a6:	4b1f      	ldr	r3, [pc, #124]	; (8006624 <HAL_ADC_MspInit+0x138>)
 80065a8:	695b      	ldr	r3, [r3, #20]
 80065aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80065ae:	60bb      	str	r3, [r7, #8]
 80065b0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BATT_SENSE_Pin;
 80065b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80065b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80065b8:	2303      	movs	r3, #3
 80065ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065bc:	2300      	movs	r3, #0
 80065be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BATT_SENSE_GPIO_Port, &GPIO_InitStruct);
 80065c0:	f107 0314 	add.w	r3, r7, #20
 80065c4:	4619      	mov	r1, r3
 80065c6:	481b      	ldr	r0, [pc, #108]	; (8006634 <HAL_ADC_MspInit+0x148>)
 80065c8:	f004 fbc8 	bl	800ad5c <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA2_Channel2;
 80065cc:	4b1a      	ldr	r3, [pc, #104]	; (8006638 <HAL_ADC_MspInit+0x14c>)
 80065ce:	4a1b      	ldr	r2, [pc, #108]	; (800663c <HAL_ADC_MspInit+0x150>)
 80065d0:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80065d2:	4b19      	ldr	r3, [pc, #100]	; (8006638 <HAL_ADC_MspInit+0x14c>)
 80065d4:	2200      	movs	r2, #0
 80065d6:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 80065d8:	4b17      	ldr	r3, [pc, #92]	; (8006638 <HAL_ADC_MspInit+0x14c>)
 80065da:	2200      	movs	r2, #0
 80065dc:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 80065de:	4b16      	ldr	r3, [pc, #88]	; (8006638 <HAL_ADC_MspInit+0x14c>)
 80065e0:	2280      	movs	r2, #128	; 0x80
 80065e2:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80065e4:	4b14      	ldr	r3, [pc, #80]	; (8006638 <HAL_ADC_MspInit+0x14c>)
 80065e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80065ea:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80065ec:	4b12      	ldr	r3, [pc, #72]	; (8006638 <HAL_ADC_MspInit+0x14c>)
 80065ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80065f2:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 80065f4:	4b10      	ldr	r3, [pc, #64]	; (8006638 <HAL_ADC_MspInit+0x14c>)
 80065f6:	2220      	movs	r2, #32
 80065f8:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 80065fa:	4b0f      	ldr	r3, [pc, #60]	; (8006638 <HAL_ADC_MspInit+0x14c>)
 80065fc:	2200      	movs	r2, #0
 80065fe:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8006600:	480d      	ldr	r0, [pc, #52]	; (8006638 <HAL_ADC_MspInit+0x14c>)
 8006602:	f004 f9f7 	bl	800a9f4 <HAL_DMA_Init>
 8006606:	4603      	mov	r3, r0
 8006608:	2b00      	cmp	r3, #0
 800660a:	d001      	beq.n	8006610 <HAL_ADC_MspInit+0x124>
      Error_Handler();
 800660c:	f7fd f9a8 	bl	8003960 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	4a09      	ldr	r2, [pc, #36]	; (8006638 <HAL_ADC_MspInit+0x14c>)
 8006614:	639a      	str	r2, [r3, #56]	; 0x38
 8006616:	4a08      	ldr	r2, [pc, #32]	; (8006638 <HAL_ADC_MspInit+0x14c>)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6253      	str	r3, [r2, #36]	; 0x24
}
 800661c:	bf00      	nop
 800661e:	3728      	adds	r7, #40	; 0x28
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}
 8006624:	40021000 	.word	0x40021000
 8006628:	20002468 	.word	0x20002468
 800662c:	40020008 	.word	0x40020008
 8006630:	50000500 	.word	0x50000500
 8006634:	48000400 	.word	0x48000400
 8006638:	200024ac 	.word	0x200024ac
 800663c:	4002041c 	.word	0x4002041c

08006640 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b08a      	sub	sp, #40	; 0x28
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006648:	f107 0314 	add.w	r3, r7, #20
 800664c:	2200      	movs	r2, #0
 800664e:	601a      	str	r2, [r3, #0]
 8006650:	605a      	str	r2, [r3, #4]
 8006652:	609a      	str	r2, [r3, #8]
 8006654:	60da      	str	r2, [r3, #12]
 8006656:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a1b      	ldr	r2, [pc, #108]	; (80066cc <HAL_CAN_MspInit+0x8c>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d130      	bne.n	80066c4 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8006662:	4b1b      	ldr	r3, [pc, #108]	; (80066d0 <HAL_CAN_MspInit+0x90>)
 8006664:	69db      	ldr	r3, [r3, #28]
 8006666:	4a1a      	ldr	r2, [pc, #104]	; (80066d0 <HAL_CAN_MspInit+0x90>)
 8006668:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800666c:	61d3      	str	r3, [r2, #28]
 800666e:	4b18      	ldr	r3, [pc, #96]	; (80066d0 <HAL_CAN_MspInit+0x90>)
 8006670:	69db      	ldr	r3, [r3, #28]
 8006672:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006676:	613b      	str	r3, [r7, #16]
 8006678:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800667a:	4b15      	ldr	r3, [pc, #84]	; (80066d0 <HAL_CAN_MspInit+0x90>)
 800667c:	695b      	ldr	r3, [r3, #20]
 800667e:	4a14      	ldr	r2, [pc, #80]	; (80066d0 <HAL_CAN_MspInit+0x90>)
 8006680:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006684:	6153      	str	r3, [r2, #20]
 8006686:	4b12      	ldr	r3, [pc, #72]	; (80066d0 <HAL_CAN_MspInit+0x90>)
 8006688:	695b      	ldr	r3, [r3, #20]
 800668a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800668e:	60fb      	str	r3, [r7, #12]
 8006690:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006692:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006696:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006698:	2302      	movs	r3, #2
 800669a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800669c:	2300      	movs	r3, #0
 800669e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80066a0:	2303      	movs	r3, #3
 80066a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 80066a4:	2309      	movs	r3, #9
 80066a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80066a8:	f107 0314 	add.w	r3, r7, #20
 80066ac:	4619      	mov	r1, r3
 80066ae:	4809      	ldr	r0, [pc, #36]	; (80066d4 <HAL_CAN_MspInit+0x94>)
 80066b0:	f004 fb54 	bl	800ad5c <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 5, 0);
 80066b4:	2200      	movs	r2, #0
 80066b6:	2105      	movs	r1, #5
 80066b8:	2014      	movs	r0, #20
 80066ba:	f004 f887 	bl	800a7cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 80066be:	2014      	movs	r0, #20
 80066c0:	f004 f8a0 	bl	800a804 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 80066c4:	bf00      	nop
 80066c6:	3728      	adds	r7, #40	; 0x28
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}
 80066cc:	40006400 	.word	0x40006400
 80066d0:	40021000 	.word	0x40021000
 80066d4:	48000400 	.word	0x48000400

080066d8 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80066d8:	b480      	push	{r7}
 80066da:	b085      	sub	sp, #20
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4a0a      	ldr	r2, [pc, #40]	; (8006710 <HAL_CRC_MspInit+0x38>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d10b      	bne.n	8006702 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80066ea:	4b0a      	ldr	r3, [pc, #40]	; (8006714 <HAL_CRC_MspInit+0x3c>)
 80066ec:	695b      	ldr	r3, [r3, #20]
 80066ee:	4a09      	ldr	r2, [pc, #36]	; (8006714 <HAL_CRC_MspInit+0x3c>)
 80066f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066f4:	6153      	str	r3, [r2, #20]
 80066f6:	4b07      	ldr	r3, [pc, #28]	; (8006714 <HAL_CRC_MspInit+0x3c>)
 80066f8:	695b      	ldr	r3, [r3, #20]
 80066fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066fe:	60fb      	str	r3, [r7, #12]
 8006700:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8006702:	bf00      	nop
 8006704:	3714      	adds	r7, #20
 8006706:	46bd      	mov	sp, r7
 8006708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670c:	4770      	bx	lr
 800670e:	bf00      	nop
 8006710:	40023000 	.word	0x40023000
 8006714:	40021000 	.word	0x40021000

08006718 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b08c      	sub	sp, #48	; 0x30
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006720:	f107 031c 	add.w	r3, r7, #28
 8006724:	2200      	movs	r2, #0
 8006726:	601a      	str	r2, [r3, #0]
 8006728:	605a      	str	r2, [r3, #4]
 800672a:	609a      	str	r2, [r3, #8]
 800672c:	60da      	str	r2, [r3, #12]
 800672e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a2f      	ldr	r2, [pc, #188]	; (80067f4 <HAL_I2C_MspInit+0xdc>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d128      	bne.n	800678c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800673a:	4b2f      	ldr	r3, [pc, #188]	; (80067f8 <HAL_I2C_MspInit+0xe0>)
 800673c:	695b      	ldr	r3, [r3, #20]
 800673e:	4a2e      	ldr	r2, [pc, #184]	; (80067f8 <HAL_I2C_MspInit+0xe0>)
 8006740:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006744:	6153      	str	r3, [r2, #20]
 8006746:	4b2c      	ldr	r3, [pc, #176]	; (80067f8 <HAL_I2C_MspInit+0xe0>)
 8006748:	695b      	ldr	r3, [r3, #20]
 800674a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800674e:	61bb      	str	r3, [r7, #24]
 8006750:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006752:	23c0      	movs	r3, #192	; 0xc0
 8006754:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006756:	2312      	movs	r3, #18
 8006758:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800675a:	2301      	movs	r3, #1
 800675c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800675e:	2303      	movs	r3, #3
 8006760:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006762:	2304      	movs	r3, #4
 8006764:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006766:	f107 031c 	add.w	r3, r7, #28
 800676a:	4619      	mov	r1, r3
 800676c:	4823      	ldr	r0, [pc, #140]	; (80067fc <HAL_I2C_MspInit+0xe4>)
 800676e:	f004 faf5 	bl	800ad5c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006772:	4b21      	ldr	r3, [pc, #132]	; (80067f8 <HAL_I2C_MspInit+0xe0>)
 8006774:	69db      	ldr	r3, [r3, #28]
 8006776:	4a20      	ldr	r2, [pc, #128]	; (80067f8 <HAL_I2C_MspInit+0xe0>)
 8006778:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800677c:	61d3      	str	r3, [r2, #28]
 800677e:	4b1e      	ldr	r3, [pc, #120]	; (80067f8 <HAL_I2C_MspInit+0xe0>)
 8006780:	69db      	ldr	r3, [r3, #28]
 8006782:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006786:	617b      	str	r3, [r7, #20]
 8006788:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800678a:	e02e      	b.n	80067ea <HAL_I2C_MspInit+0xd2>
  else if(hi2c->Instance==I2C2)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a1b      	ldr	r2, [pc, #108]	; (8006800 <HAL_I2C_MspInit+0xe8>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d129      	bne.n	80067ea <HAL_I2C_MspInit+0xd2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006796:	4b18      	ldr	r3, [pc, #96]	; (80067f8 <HAL_I2C_MspInit+0xe0>)
 8006798:	695b      	ldr	r3, [r3, #20]
 800679a:	4a17      	ldr	r2, [pc, #92]	; (80067f8 <HAL_I2C_MspInit+0xe0>)
 800679c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80067a0:	6153      	str	r3, [r2, #20]
 80067a2:	4b15      	ldr	r3, [pc, #84]	; (80067f8 <HAL_I2C_MspInit+0xe0>)
 80067a4:	695b      	ldr	r3, [r3, #20]
 80067a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067aa:	613b      	str	r3, [r7, #16]
 80067ac:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80067ae:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80067b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80067b4:	2312      	movs	r3, #18
 80067b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80067b8:	2301      	movs	r3, #1
 80067ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80067bc:	2303      	movs	r3, #3
 80067be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80067c0:	2304      	movs	r3, #4
 80067c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80067c4:	f107 031c 	add.w	r3, r7, #28
 80067c8:	4619      	mov	r1, r3
 80067ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80067ce:	f004 fac5 	bl	800ad5c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80067d2:	4b09      	ldr	r3, [pc, #36]	; (80067f8 <HAL_I2C_MspInit+0xe0>)
 80067d4:	69db      	ldr	r3, [r3, #28]
 80067d6:	4a08      	ldr	r2, [pc, #32]	; (80067f8 <HAL_I2C_MspInit+0xe0>)
 80067d8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80067dc:	61d3      	str	r3, [r2, #28]
 80067de:	4b06      	ldr	r3, [pc, #24]	; (80067f8 <HAL_I2C_MspInit+0xe0>)
 80067e0:	69db      	ldr	r3, [r3, #28]
 80067e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067e6:	60fb      	str	r3, [r7, #12]
 80067e8:	68fb      	ldr	r3, [r7, #12]
}
 80067ea:	bf00      	nop
 80067ec:	3730      	adds	r7, #48	; 0x30
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}
 80067f2:	bf00      	nop
 80067f4:	40005400 	.word	0x40005400
 80067f8:	40021000 	.word	0x40021000
 80067fc:	48000400 	.word	0x48000400
 8006800:	40005800 	.word	0x40005800

08006804 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8006804:	b480      	push	{r7}
 8006806:	b085      	sub	sp, #20
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a0d      	ldr	r2, [pc, #52]	; (8006848 <HAL_RTC_MspInit+0x44>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d111      	bne.n	800683a <HAL_RTC_MspInit+0x36>
 8006816:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800681a:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	fa93 f3a3 	rbit	r3, r3
 8006822:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006824:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8006826:	fab3 f383 	clz	r3, r3
 800682a:	b2db      	uxtb	r3, r3
 800682c:	461a      	mov	r2, r3
 800682e:	4b07      	ldr	r3, [pc, #28]	; (800684c <HAL_RTC_MspInit+0x48>)
 8006830:	4413      	add	r3, r2
 8006832:	009b      	lsls	r3, r3, #2
 8006834:	461a      	mov	r2, r3
 8006836:	2301      	movs	r3, #1
 8006838:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800683a:	bf00      	nop
 800683c:	3714      	adds	r7, #20
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr
 8006846:	bf00      	nop
 8006848:	40002800 	.word	0x40002800
 800684c:	10908100 	.word	0x10908100

08006850 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b08a      	sub	sp, #40	; 0x28
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006858:	f107 0314 	add.w	r3, r7, #20
 800685c:	2200      	movs	r2, #0
 800685e:	601a      	str	r2, [r3, #0]
 8006860:	605a      	str	r2, [r3, #4]
 8006862:	609a      	str	r2, [r3, #8]
 8006864:	60da      	str	r2, [r3, #12]
 8006866:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a17      	ldr	r2, [pc, #92]	; (80068cc <HAL_SPI_MspInit+0x7c>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d128      	bne.n	80068c4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006872:	4b17      	ldr	r3, [pc, #92]	; (80068d0 <HAL_SPI_MspInit+0x80>)
 8006874:	699b      	ldr	r3, [r3, #24]
 8006876:	4a16      	ldr	r2, [pc, #88]	; (80068d0 <HAL_SPI_MspInit+0x80>)
 8006878:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800687c:	6193      	str	r3, [r2, #24]
 800687e:	4b14      	ldr	r3, [pc, #80]	; (80068d0 <HAL_SPI_MspInit+0x80>)
 8006880:	699b      	ldr	r3, [r3, #24]
 8006882:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006886:	613b      	str	r3, [r7, #16]
 8006888:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800688a:	4b11      	ldr	r3, [pc, #68]	; (80068d0 <HAL_SPI_MspInit+0x80>)
 800688c:	695b      	ldr	r3, [r3, #20]
 800688e:	4a10      	ldr	r2, [pc, #64]	; (80068d0 <HAL_SPI_MspInit+0x80>)
 8006890:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006894:	6153      	str	r3, [r2, #20]
 8006896:	4b0e      	ldr	r3, [pc, #56]	; (80068d0 <HAL_SPI_MspInit+0x80>)
 8006898:	695b      	ldr	r3, [r3, #20]
 800689a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800689e:	60fb      	str	r3, [r7, #12]
 80068a0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80068a2:	23e0      	movs	r3, #224	; 0xe0
 80068a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80068a6:	2302      	movs	r3, #2
 80068a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068aa:	2300      	movs	r3, #0
 80068ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80068ae:	2303      	movs	r3, #3
 80068b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80068b2:	2305      	movs	r3, #5
 80068b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80068b6:	f107 0314 	add.w	r3, r7, #20
 80068ba:	4619      	mov	r1, r3
 80068bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80068c0:	f004 fa4c 	bl	800ad5c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80068c4:	bf00      	nop
 80068c6:	3728      	adds	r7, #40	; 0x28
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}
 80068cc:	40013000 	.word	0x40013000
 80068d0:	40021000 	.word	0x40021000

080068d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b08c      	sub	sp, #48	; 0x30
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80068dc:	2300      	movs	r3, #0
 80068de:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80068e0:	2300      	movs	r3, #0
 80068e2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80068e4:	2200      	movs	r2, #0
 80068e6:	6879      	ldr	r1, [r7, #4]
 80068e8:	2036      	movs	r0, #54	; 0x36
 80068ea:	f003 ff6f 	bl	800a7cc <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80068ee:	2036      	movs	r0, #54	; 0x36
 80068f0:	f003 ff88 	bl	800a804 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80068f4:	4b1f      	ldr	r3, [pc, #124]	; (8006974 <HAL_InitTick+0xa0>)
 80068f6:	69db      	ldr	r3, [r3, #28]
 80068f8:	4a1e      	ldr	r2, [pc, #120]	; (8006974 <HAL_InitTick+0xa0>)
 80068fa:	f043 0310 	orr.w	r3, r3, #16
 80068fe:	61d3      	str	r3, [r2, #28]
 8006900:	4b1c      	ldr	r3, [pc, #112]	; (8006974 <HAL_InitTick+0xa0>)
 8006902:	69db      	ldr	r3, [r3, #28]
 8006904:	f003 0310 	and.w	r3, r3, #16
 8006908:	60fb      	str	r3, [r7, #12]
 800690a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800690c:	f107 0210 	add.w	r2, r7, #16
 8006910:	f107 0314 	add.w	r3, r7, #20
 8006914:	4611      	mov	r1, r2
 8006916:	4618      	mov	r0, r3
 8006918:	f008 fb08 	bl	800ef2c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800691c:	f008 fae4 	bl	800eee8 <HAL_RCC_GetPCLK1Freq>
 8006920:	4603      	mov	r3, r0
 8006922:	005b      	lsls	r3, r3, #1
 8006924:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8006926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006928:	4a13      	ldr	r2, [pc, #76]	; (8006978 <HAL_InitTick+0xa4>)
 800692a:	fba2 2303 	umull	r2, r3, r2, r3
 800692e:	0c9b      	lsrs	r3, r3, #18
 8006930:	3b01      	subs	r3, #1
 8006932:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8006934:	4b11      	ldr	r3, [pc, #68]	; (800697c <HAL_InitTick+0xa8>)
 8006936:	4a12      	ldr	r2, [pc, #72]	; (8006980 <HAL_InitTick+0xac>)
 8006938:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800693a:	4b10      	ldr	r3, [pc, #64]	; (800697c <HAL_InitTick+0xa8>)
 800693c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006940:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8006942:	4a0e      	ldr	r2, [pc, #56]	; (800697c <HAL_InitTick+0xa8>)
 8006944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006946:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8006948:	4b0c      	ldr	r3, [pc, #48]	; (800697c <HAL_InitTick+0xa8>)
 800694a:	2200      	movs	r2, #0
 800694c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800694e:	4b0b      	ldr	r3, [pc, #44]	; (800697c <HAL_InitTick+0xa8>)
 8006950:	2200      	movs	r2, #0
 8006952:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8006954:	4809      	ldr	r0, [pc, #36]	; (800697c <HAL_InitTick+0xa8>)
 8006956:	f009 f8a8 	bl	800faaa <HAL_TIM_Base_Init>
 800695a:	4603      	mov	r3, r0
 800695c:	2b00      	cmp	r3, #0
 800695e:	d104      	bne.n	800696a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8006960:	4806      	ldr	r0, [pc, #24]	; (800697c <HAL_InitTick+0xa8>)
 8006962:	f009 f903 	bl	800fb6c <HAL_TIM_Base_Start_IT>
 8006966:	4603      	mov	r3, r0
 8006968:	e000      	b.n	800696c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800696a:	2301      	movs	r3, #1
}
 800696c:	4618      	mov	r0, r3
 800696e:	3730      	adds	r7, #48	; 0x30
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}
 8006974:	40021000 	.word	0x40021000
 8006978:	431bde83 	.word	0x431bde83
 800697c:	200026a0 	.word	0x200026a0
 8006980:	40001000 	.word	0x40001000

08006984 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006984:	b480      	push	{r7}
 8006986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  __NOP();
 8006988:	bf00      	nop
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800698a:	bf00      	nop
 800698c:	46bd      	mov	sp, r7
 800698e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006992:	4770      	bx	lr

08006994 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006994:	b480      	push	{r7}
 8006996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006998:	e7fe      	b.n	8006998 <HardFault_Handler+0x4>

0800699a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800699a:	b480      	push	{r7}
 800699c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800699e:	e7fe      	b.n	800699e <MemManage_Handler+0x4>

080069a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80069a0:	b480      	push	{r7}
 80069a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80069a4:	e7fe      	b.n	80069a4 <BusFault_Handler+0x4>

080069a6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80069a6:	b480      	push	{r7}
 80069a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80069aa:	e7fe      	b.n	80069aa <UsageFault_Handler+0x4>

080069ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80069ac:	b480      	push	{r7}
 80069ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80069b0:	bf00      	nop
 80069b2:	46bd      	mov	sp, r7
 80069b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b8:	4770      	bx	lr
	...

080069bc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80069c0:	4802      	ldr	r0, [pc, #8]	; (80069cc <DMA1_Channel1_IRQHandler+0x10>)
 80069c2:	f004 f8bd 	bl	800ab40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80069c6:	bf00      	nop
 80069c8:	bd80      	pop	{r7, pc}
 80069ca:	bf00      	nop
 80069cc:	20002468 	.word	0x20002468

080069d0 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80069d4:	4802      	ldr	r0, [pc, #8]	; (80069e0 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 80069d6:	f003 fc11 	bl	800a1fc <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 80069da:	bf00      	nop
 80069dc:	bd80      	pop	{r7, pc}
 80069de:	bf00      	nop
 80069e0:	200024f0 	.word	0x200024f0

080069e4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles Timer 6 interrupt and DAC underrun interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80069e8:	4802      	ldr	r0, [pc, #8]	; (80069f4 <TIM6_DAC_IRQHandler+0x10>)
 80069ea:	f009 f929 	bl	800fc40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80069ee:	bf00      	nop
 80069f0:	bd80      	pop	{r7, pc}
 80069f2:	bf00      	nop
 80069f4:	200026a0 	.word	0x200026a0

080069f8 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 80069fc:	4802      	ldr	r0, [pc, #8]	; (8006a08 <DMA2_Channel2_IRQHandler+0x10>)
 80069fe:	f004 f89f 	bl	800ab40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8006a02:	bf00      	nop
 8006a04:	bd80      	pop	{r7, pc}
 8006a06:	bf00      	nop
 8006a08:	200024ac 	.word	0x200024ac

08006a0c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8006a10:	4802      	ldr	r0, [pc, #8]	; (8006a1c <USB_LP_IRQHandler+0x10>)
 8006a12:	f005 fc10 	bl	800c236 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8006a16:	bf00      	nop
 8006a18:	bd80      	pop	{r7, pc}
 8006a1a:	bf00      	nop
 8006a1c:	20004e34 	.word	0x20004e34

08006a20 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b086      	sub	sp, #24
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	60f8      	str	r0, [r7, #12]
 8006a28:	60b9      	str	r1, [r7, #8]
 8006a2a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	617b      	str	r3, [r7, #20]
 8006a30:	e00a      	b.n	8006a48 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006a32:	f3af 8000 	nop.w
 8006a36:	4601      	mov	r1, r0
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	1c5a      	adds	r2, r3, #1
 8006a3c:	60ba      	str	r2, [r7, #8]
 8006a3e:	b2ca      	uxtb	r2, r1
 8006a40:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	3301      	adds	r3, #1
 8006a46:	617b      	str	r3, [r7, #20]
 8006a48:	697a      	ldr	r2, [r7, #20]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	429a      	cmp	r2, r3
 8006a4e:	dbf0      	blt.n	8006a32 <_read+0x12>
	}

return len;
 8006a50:	687b      	ldr	r3, [r7, #4]
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	3718      	adds	r7, #24
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bd80      	pop	{r7, pc}

08006a5a <_close>:
	}
	return len;
}

int _close(int file)
{
 8006a5a:	b480      	push	{r7}
 8006a5c:	b083      	sub	sp, #12
 8006a5e:	af00      	add	r7, sp, #0
 8006a60:	6078      	str	r0, [r7, #4]
	return -1;
 8006a62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	370c      	adds	r7, #12
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a70:	4770      	bx	lr

08006a72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006a72:	b480      	push	{r7}
 8006a74:	b083      	sub	sp, #12
 8006a76:	af00      	add	r7, sp, #0
 8006a78:	6078      	str	r0, [r7, #4]
 8006a7a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006a82:	605a      	str	r2, [r3, #4]
	return 0;
 8006a84:	2300      	movs	r3, #0
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	370c      	adds	r7, #12
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a90:	4770      	bx	lr

08006a92 <_isatty>:

int _isatty(int file)
{
 8006a92:	b480      	push	{r7}
 8006a94:	b083      	sub	sp, #12
 8006a96:	af00      	add	r7, sp, #0
 8006a98:	6078      	str	r0, [r7, #4]
	return 1;
 8006a9a:	2301      	movs	r3, #1
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	370c      	adds	r7, #12
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa6:	4770      	bx	lr

08006aa8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b085      	sub	sp, #20
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	60f8      	str	r0, [r7, #12]
 8006ab0:	60b9      	str	r1, [r7, #8]
 8006ab2:	607a      	str	r2, [r7, #4]
	return 0;
 8006ab4:	2300      	movs	r3, #0
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3714      	adds	r7, #20
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr
	...

08006ac4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b086      	sub	sp, #24
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006acc:	4a14      	ldr	r2, [pc, #80]	; (8006b20 <_sbrk+0x5c>)
 8006ace:	4b15      	ldr	r3, [pc, #84]	; (8006b24 <_sbrk+0x60>)
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006ad8:	4b13      	ldr	r3, [pc, #76]	; (8006b28 <_sbrk+0x64>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d102      	bne.n	8006ae6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006ae0:	4b11      	ldr	r3, [pc, #68]	; (8006b28 <_sbrk+0x64>)
 8006ae2:	4a12      	ldr	r2, [pc, #72]	; (8006b2c <_sbrk+0x68>)
 8006ae4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006ae6:	4b10      	ldr	r3, [pc, #64]	; (8006b28 <_sbrk+0x64>)
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	4413      	add	r3, r2
 8006aee:	693a      	ldr	r2, [r7, #16]
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d207      	bcs.n	8006b04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006af4:	f010 fb34 	bl	8017160 <__errno>
 8006af8:	4603      	mov	r3, r0
 8006afa:	220c      	movs	r2, #12
 8006afc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006afe:	f04f 33ff 	mov.w	r3, #4294967295
 8006b02:	e009      	b.n	8006b18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006b04:	4b08      	ldr	r3, [pc, #32]	; (8006b28 <_sbrk+0x64>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006b0a:	4b07      	ldr	r3, [pc, #28]	; (8006b28 <_sbrk+0x64>)
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4413      	add	r3, r2
 8006b12:	4a05      	ldr	r2, [pc, #20]	; (8006b28 <_sbrk+0x64>)
 8006b14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006b16:	68fb      	ldr	r3, [r7, #12]
}
 8006b18:	4618      	mov	r0, r3
 8006b1a:	3718      	adds	r7, #24
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bd80      	pop	{r7, pc}
 8006b20:	2000a000 	.word	0x2000a000
 8006b24:	00000400 	.word	0x00000400
 8006b28:	200026ec 	.word	0x200026ec
 8006b2c:	20005350 	.word	0x20005350

08006b30 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006b30:	b480      	push	{r7}
 8006b32:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006b34:	4b08      	ldr	r3, [pc, #32]	; (8006b58 <SystemInit+0x28>)
 8006b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b3a:	4a07      	ldr	r2, [pc, #28]	; (8006b58 <SystemInit+0x28>)
 8006b3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006b40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006b44:	4b04      	ldr	r3, [pc, #16]	; (8006b58 <SystemInit+0x28>)
 8006b46:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006b4a:	609a      	str	r2, [r3, #8]
#endif
}
 8006b4c:	bf00      	nop
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr
 8006b56:	bf00      	nop
 8006b58:	e000ed00 	.word	0xe000ed00

08006b5c <EvaluateVirtInput>:
 */

#include "virtual_input.h"

void EvaluateVirtInput(PdmConfig_VirtualInput_t *pIn, uint16_t* pResult)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b086      	sub	sp, #24
 8006b60:	af02      	add	r7, sp, #8
 8006b62:	6078      	str	r0, [r7, #4]
 8006b64:	6039      	str	r1, [r7, #0]
  if(!pIn->nEnabled)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	781b      	ldrb	r3, [r3, #0]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	f000 80be 	beq.w	8006cec <EvaluateVirtInput+0x190>
    return;
  if((pIn->pVar0 == 0) || (pIn->pVar1 == 0))
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	f000 80bb 	beq.w	8006cf0 <EvaluateVirtInput+0x194>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	68db      	ldr	r3, [r3, #12]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	f000 80b6 	beq.w	8006cf0 <EvaluateVirtInput+0x194>
    return;

  uint8_t nResult0, nResult1, nResult2, nResultSec0;

  nResult0 = *pIn->pVar0;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	881b      	ldrh	r3, [r3, #0]
 8006b8a:	73fb      	strb	r3, [r7, #15]
  if(pIn->nNot0)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	785b      	ldrb	r3, [r3, #1]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d006      	beq.n	8006ba2 <EvaluateVirtInput+0x46>
    nResult0 = !nResult0;
 8006b94:	7bfb      	ldrb	r3, [r7, #15]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	bf0c      	ite	eq
 8006b9a:	2301      	moveq	r3, #1
 8006b9c:	2300      	movne	r3, #0
 8006b9e:	b2db      	uxtb	r3, r3
 8006ba0:	73fb      	strb	r3, [r7, #15]

  nResult1 = *pIn->pVar1;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	68db      	ldr	r3, [r3, #12]
 8006ba6:	881b      	ldrh	r3, [r3, #0]
 8006ba8:	73bb      	strb	r3, [r7, #14]
  if(pIn->nNot1)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	7a5b      	ldrb	r3, [r3, #9]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d006      	beq.n	8006bc0 <EvaluateVirtInput+0x64>
    nResult1 = !nResult1;
 8006bb2:	7bbb      	ldrb	r3, [r7, #14]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	bf0c      	ite	eq
 8006bb8:	2301      	moveq	r3, #1
 8006bba:	2300      	movne	r3, #0
 8006bbc:	b2db      	uxtb	r3, r3
 8006bbe:	73bb      	strb	r3, [r7, #14]

  switch(pIn->eCond0)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	7a1b      	ldrb	r3, [r3, #8]
 8006bc4:	2b02      	cmp	r3, #2
 8006bc6:	d01c      	beq.n	8006c02 <EvaluateVirtInput+0xa6>
 8006bc8:	2b02      	cmp	r3, #2
 8006bca:	dc25      	bgt.n	8006c18 <EvaluateVirtInput+0xbc>
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d002      	beq.n	8006bd6 <EvaluateVirtInput+0x7a>
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	d00b      	beq.n	8006bec <EvaluateVirtInput+0x90>
 8006bd4:	e020      	b.n	8006c18 <EvaluateVirtInput+0xbc>
  {
  case COND_AND:
    nResultSec0 = nResult0 && nResult1;
 8006bd6:	7bfb      	ldrb	r3, [r7, #15]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d004      	beq.n	8006be6 <EvaluateVirtInput+0x8a>
 8006bdc:	7bbb      	ldrb	r3, [r7, #14]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d001      	beq.n	8006be6 <EvaluateVirtInput+0x8a>
 8006be2:	2301      	movs	r3, #1
 8006be4:	e000      	b.n	8006be8 <EvaluateVirtInput+0x8c>
 8006be6:	2300      	movs	r3, #0
 8006be8:	733b      	strb	r3, [r7, #12]
    break;
 8006bea:	e015      	b.n	8006c18 <EvaluateVirtInput+0xbc>
  case COND_OR:
    nResultSec0 = nResult0 || nResult1;
 8006bec:	7bfb      	ldrb	r3, [r7, #15]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d102      	bne.n	8006bf8 <EvaluateVirtInput+0x9c>
 8006bf2:	7bbb      	ldrb	r3, [r7, #14]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d001      	beq.n	8006bfc <EvaluateVirtInput+0xa0>
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	e000      	b.n	8006bfe <EvaluateVirtInput+0xa2>
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	733b      	strb	r3, [r7, #12]
    break;
 8006c00:	e00a      	b.n	8006c18 <EvaluateVirtInput+0xbc>
  case COND_NOR:
    nResultSec0 = !nResult0 || !nResult1;
 8006c02:	7bfb      	ldrb	r3, [r7, #15]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d002      	beq.n	8006c0e <EvaluateVirtInput+0xb2>
 8006c08:	7bbb      	ldrb	r3, [r7, #14]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d101      	bne.n	8006c12 <EvaluateVirtInput+0xb6>
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e000      	b.n	8006c14 <EvaluateVirtInput+0xb8>
 8006c12:	2300      	movs	r3, #0
 8006c14:	733b      	strb	r3, [r7, #12]
    break;
 8006c16:	bf00      	nop
  }

  //Only 2 conditions
  if(pIn->nVar2 == 0)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	7c9b      	ldrb	r3, [r3, #18]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d10c      	bne.n	8006c3a <EvaluateVirtInput+0xde>
  {
    CheckPushbutton(&pIn->ePbConfig, pIn->eMode, nResultSec0, pResult, NO_DEBOUNCE);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f103 001c 	add.w	r0, r3, #28
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	7e19      	ldrb	r1, [r3, #24]
 8006c2a:	7b3b      	ldrb	r3, [r7, #12]
 8006c2c:	b29a      	uxth	r2, r3
 8006c2e:	2300      	movs	r3, #0
 8006c30:	9300      	str	r3, [sp, #0]
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	f001 f894 	bl	8007d60 <CheckPushbutton>
    return;
 8006c38:	e05b      	b.n	8006cf2 <EvaluateVirtInput+0x196>
  }
  else
  {
    nResult2 = *pIn->pVar2;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	695b      	ldr	r3, [r3, #20]
 8006c3e:	881b      	ldrh	r3, [r3, #0]
 8006c40:	737b      	strb	r3, [r7, #13]
    if(pIn->nNot2)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	7c5b      	ldrb	r3, [r3, #17]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d006      	beq.n	8006c58 <EvaluateVirtInput+0xfc>
      nResult2 = !nResult2;
 8006c4a:	7b7b      	ldrb	r3, [r7, #13]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	bf0c      	ite	eq
 8006c50:	2301      	moveq	r3, #1
 8006c52:	2300      	movne	r3, #0
 8006c54:	b2db      	uxtb	r3, r3
 8006c56:	737b      	strb	r3, [r7, #13]

    switch(pIn->eCond0)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	7a1b      	ldrb	r3, [r3, #8]
 8006c5c:	2b02      	cmp	r3, #2
 8006c5e:	d030      	beq.n	8006cc2 <EvaluateVirtInput+0x166>
 8006c60:	2b02      	cmp	r3, #2
 8006c62:	dc46      	bgt.n	8006cf2 <EvaluateVirtInput+0x196>
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d002      	beq.n	8006c6e <EvaluateVirtInput+0x112>
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	d015      	beq.n	8006c98 <EvaluateVirtInput+0x13c>
 8006c6c:	e041      	b.n	8006cf2 <EvaluateVirtInput+0x196>
    {
    case COND_AND:
      CheckPushbutton(&pIn->ePbConfig, pIn->eMode, nResultSec0 && nResult2, pResult, NO_DEBOUNCE);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f103 001c 	add.w	r0, r3, #28
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	7e19      	ldrb	r1, [r3, #24]
 8006c78:	7b3b      	ldrb	r3, [r7, #12]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d004      	beq.n	8006c88 <EvaluateVirtInput+0x12c>
 8006c7e:	7b7b      	ldrb	r3, [r7, #13]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d001      	beq.n	8006c88 <EvaluateVirtInput+0x12c>
 8006c84:	2301      	movs	r3, #1
 8006c86:	e000      	b.n	8006c8a <EvaluateVirtInput+0x12e>
 8006c88:	2300      	movs	r3, #0
 8006c8a:	b29a      	uxth	r2, r3
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	9300      	str	r3, [sp, #0]
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	f001 f865 	bl	8007d60 <CheckPushbutton>
      return;
 8006c96:	e02c      	b.n	8006cf2 <EvaluateVirtInput+0x196>
    case COND_OR:
      CheckPushbutton(&pIn->ePbConfig, pIn->eMode, nResultSec0 || nResult2, pResult, NO_DEBOUNCE);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f103 001c 	add.w	r0, r3, #28
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	7e19      	ldrb	r1, [r3, #24]
 8006ca2:	7b3b      	ldrb	r3, [r7, #12]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d102      	bne.n	8006cae <EvaluateVirtInput+0x152>
 8006ca8:	7b7b      	ldrb	r3, [r7, #13]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d001      	beq.n	8006cb2 <EvaluateVirtInput+0x156>
 8006cae:	2301      	movs	r3, #1
 8006cb0:	e000      	b.n	8006cb4 <EvaluateVirtInput+0x158>
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	b29a      	uxth	r2, r3
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	9300      	str	r3, [sp, #0]
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	f001 f850 	bl	8007d60 <CheckPushbutton>
      return;
 8006cc0:	e017      	b.n	8006cf2 <EvaluateVirtInput+0x196>
    case COND_NOR:
      CheckPushbutton(&pIn->ePbConfig, pIn->eMode, !nResultSec0 || !nResult2, pResult, NO_DEBOUNCE);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f103 001c 	add.w	r0, r3, #28
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	7e19      	ldrb	r1, [r3, #24]
 8006ccc:	7b3b      	ldrb	r3, [r7, #12]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d002      	beq.n	8006cd8 <EvaluateVirtInput+0x17c>
 8006cd2:	7b7b      	ldrb	r3, [r7, #13]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d101      	bne.n	8006cdc <EvaluateVirtInput+0x180>
 8006cd8:	2301      	movs	r3, #1
 8006cda:	e000      	b.n	8006cde <EvaluateVirtInput+0x182>
 8006cdc:	2300      	movs	r3, #0
 8006cde:	b29a      	uxth	r2, r3
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	9300      	str	r3, [sp, #0]
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	f001 f83b 	bl	8007d60 <CheckPushbutton>
      return;
 8006cea:	e002      	b.n	8006cf2 <EvaluateVirtInput+0x196>
    return;
 8006cec:	bf00      	nop
 8006cee:	e000      	b.n	8006cf2 <EvaluateVirtInput+0x196>
    return;
 8006cf0:	bf00      	nop
    }
  }

}
 8006cf2:	3710      	adds	r7, #16
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}

08006cf8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006cf8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006d30 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8006cfc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8006cfe:	e003      	b.n	8006d08 <LoopCopyDataInit>

08006d00 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8006d00:	4b0c      	ldr	r3, [pc, #48]	; (8006d34 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8006d02:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8006d04:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8006d06:	3104      	adds	r1, #4

08006d08 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8006d08:	480b      	ldr	r0, [pc, #44]	; (8006d38 <LoopForever+0xa>)
	ldr	r3, =_edata
 8006d0a:	4b0c      	ldr	r3, [pc, #48]	; (8006d3c <LoopForever+0xe>)
	adds	r2, r0, r1
 8006d0c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8006d0e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8006d10:	d3f6      	bcc.n	8006d00 <CopyDataInit>
	ldr	r2, =_sbss
 8006d12:	4a0b      	ldr	r2, [pc, #44]	; (8006d40 <LoopForever+0x12>)
	b	LoopFillZerobss
 8006d14:	e002      	b.n	8006d1c <LoopFillZerobss>

08006d16 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8006d16:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8006d18:	f842 3b04 	str.w	r3, [r2], #4

08006d1c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8006d1c:	4b09      	ldr	r3, [pc, #36]	; (8006d44 <LoopForever+0x16>)
	cmp	r2, r3
 8006d1e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8006d20:	d3f9      	bcc.n	8006d16 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006d22:	f7ff ff05 	bl	8006b30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006d26:	f010 fa21 	bl	801716c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006d2a:	f7fc f999 	bl	8003060 <main>

08006d2e <LoopForever>:

LoopForever:
    b LoopForever
 8006d2e:	e7fe      	b.n	8006d2e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006d30:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8006d34:	080183e4 	.word	0x080183e4
	ldr	r0, =_sdata
 8006d38:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8006d3c:	200001e4 	.word	0x200001e4
	ldr	r2, =_sbss
 8006d40:	200001e4 	.word	0x200001e4
	ldr	r3, = _ebss
 8006d44:	20005350 	.word	0x20005350

08006d48 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006d48:	e7fe      	b.n	8006d48 <ADC1_2_IRQHandler>
	...

08006d4c <ADS1x15_SendRegs>:
 */

#include "ads1x15.h"

void ADS1x15_SendRegs(I2C_HandleTypeDef* hi2c, uint16_t addr, ads1x15Settings_t *settings, uint8_t channel)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b088      	sub	sp, #32
 8006d50:	af02      	add	r7, sp, #8
 8006d52:	60f8      	str	r0, [r7, #12]
 8006d54:	607a      	str	r2, [r7, #4]
 8006d56:	461a      	mov	r2, r3
 8006d58:	460b      	mov	r3, r1
 8006d5a:	817b      	strh	r3, [r7, #10]
 8006d5c:	4613      	mov	r3, r2
 8006d5e:	727b      	strb	r3, [r7, #9]
	if(channel > 3) return;
 8006d60:	7a7b      	ldrb	r3, [r7, #9]
 8006d62:	2b03      	cmp	r3, #3
 8006d64:	d859      	bhi.n	8006e1a <ADS1x15_SendRegs+0xce>

	uint16_t config =
 8006d66:	f240 1303 	movw	r3, #259	; 0x103
 8006d6a:	82fb      	strh	r3, [r7, #22]
				ADS1015_REG_CONFIG_CLAT_NONLAT |  // Non-latching (default val)
				ADS1015_REG_CONFIG_CPOL_ACTVLOW | // Alert/Rdy active low   (default val)
				ADS1015_REG_CONFIG_CMODE_TRAD |   // Traditional comparator (default val)
				ADS1015_REG_CONFIG_MODE_SINGLE;

	config |= settings->dataRate;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	791b      	ldrb	r3, [r3, #4]
 8006d70:	b29a      	uxth	r2, r3
 8006d72:	8afb      	ldrh	r3, [r7, #22]
 8006d74:	4313      	orrs	r3, r2
 8006d76:	82fb      	strh	r3, [r7, #22]
	config |= settings->gain;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	885a      	ldrh	r2, [r3, #2]
 8006d7c:	8afb      	ldrh	r3, [r7, #22]
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	82fb      	strh	r3, [r7, #22]

	switch(channel){
 8006d82:	7a7b      	ldrb	r3, [r7, #9]
 8006d84:	2b03      	cmp	r3, #3
 8006d86:	d81f      	bhi.n	8006dc8 <ADS1x15_SendRegs+0x7c>
 8006d88:	a201      	add	r2, pc, #4	; (adr r2, 8006d90 <ADS1x15_SendRegs+0x44>)
 8006d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d8e:	bf00      	nop
 8006d90:	08006da1 	.word	0x08006da1
 8006d94:	08006dab 	.word	0x08006dab
 8006d98:	08006db5 	.word	0x08006db5
 8006d9c:	08006dbf 	.word	0x08006dbf
	case (0):
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_0;
 8006da0:	8afb      	ldrh	r3, [r7, #22]
 8006da2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006da6:	82fb      	strh	r3, [r7, #22]
		break;
 8006da8:	e00e      	b.n	8006dc8 <ADS1x15_SendRegs+0x7c>
	case (1):
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_1;
 8006daa:	8afb      	ldrh	r3, [r7, #22]
 8006dac:	f443 43a0 	orr.w	r3, r3, #20480	; 0x5000
 8006db0:	82fb      	strh	r3, [r7, #22]
		break;
 8006db2:	e009      	b.n	8006dc8 <ADS1x15_SendRegs+0x7c>
	case (2):
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_2;
 8006db4:	8afb      	ldrh	r3, [r7, #22]
 8006db6:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 8006dba:	82fb      	strh	r3, [r7, #22]
		break;
 8006dbc:	e004      	b.n	8006dc8 <ADS1x15_SendRegs+0x7c>
	case (3):
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_3;
 8006dbe:	8afb      	ldrh	r3, [r7, #22]
 8006dc0:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8006dc4:	82fb      	strh	r3, [r7, #22]
		break;
 8006dc6:	bf00      	nop
	}

	config |= ADS1015_REG_CONFIG_OS_SINGLE;
 8006dc8:	8afb      	ldrh	r3, [r7, #22]
 8006dca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006dce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006dd2:	82fb      	strh	r3, [r7, #22]

	uint8_t writeVals[3];

	writeVals[0] = ADS1015_REG_POINTER_CONFIG;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	743b      	strb	r3, [r7, #16]
	writeVals[1] = config >> 8;
 8006dd8:	8afb      	ldrh	r3, [r7, #22]
 8006dda:	0a1b      	lsrs	r3, r3, #8
 8006ddc:	b29b      	uxth	r3, r3
 8006dde:	b2db      	uxtb	r3, r3
 8006de0:	747b      	strb	r3, [r7, #17]
	writeVals[2] = config & 0xFF;
 8006de2:	8afb      	ldrh	r3, [r7, #22]
 8006de4:	b2db      	uxtb	r3, r3
 8006de6:	74bb      	strb	r3, [r7, #18]

	HAL_I2C_Master_Transmit(hi2c, addr << 1, writeVals, 3, 100);
 8006de8:	897b      	ldrh	r3, [r7, #10]
 8006dea:	005b      	lsls	r3, r3, #1
 8006dec:	b299      	uxth	r1, r3
 8006dee:	f107 0210 	add.w	r2, r7, #16
 8006df2:	2364      	movs	r3, #100	; 0x64
 8006df4:	9300      	str	r3, [sp, #0]
 8006df6:	2303      	movs	r3, #3
 8006df8:	68f8      	ldr	r0, [r7, #12]
 8006dfa:	f004 f9d1 	bl	800b1a0 <HAL_I2C_Master_Transmit>

	//Send convert register
	writeVals[0] = ADS1015_REG_POINTER_CONVERT;
 8006dfe:	2300      	movs	r3, #0
 8006e00:	743b      	strb	r3, [r7, #16]

  HAL_I2C_Master_Transmit(hi2c, addr << 1, writeVals, 1, 100);
 8006e02:	897b      	ldrh	r3, [r7, #10]
 8006e04:	005b      	lsls	r3, r3, #1
 8006e06:	b299      	uxth	r1, r3
 8006e08:	f107 0210 	add.w	r2, r7, #16
 8006e0c:	2364      	movs	r3, #100	; 0x64
 8006e0e:	9300      	str	r3, [sp, #0]
 8006e10:	2301      	movs	r3, #1
 8006e12:	68f8      	ldr	r0, [r7, #12]
 8006e14:	f004 f9c4 	bl	800b1a0 <HAL_I2C_Master_Transmit>
 8006e18:	e000      	b.n	8006e1c <ADS1x15_SendRegs+0xd0>
	if(channel > 3) return;
 8006e1a:	bf00      	nop
}
 8006e1c:	3718      	adds	r7, #24
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}
 8006e22:	bf00      	nop

08006e24 <ADS1x15_ReadADC>:

uint16_t ADS1x15_ReadADC(I2C_HandleTypeDef* hi2c, uint16_t addr, ads1x15Settings_t *settings)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b088      	sub	sp, #32
 8006e28:	af02      	add	r7, sp, #8
 8006e2a:	60f8      	str	r0, [r7, #12]
 8006e2c:	460b      	mov	r3, r1
 8006e2e:	607a      	str	r2, [r7, #4]
 8006e30:	817b      	strh	r3, [r7, #10]
  //Read received values
	uint8_t readVals[2];

	//Msg received - comms OK
	settings->commsOk = 1;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2201      	movs	r2, #1
 8006e36:	719a      	strb	r2, [r3, #6]

	HAL_I2C_Master_Receive(hi2c, addr << 1, readVals, 2, 100);
 8006e38:	897b      	ldrh	r3, [r7, #10]
 8006e3a:	005b      	lsls	r3, r3, #1
 8006e3c:	b299      	uxth	r1, r3
 8006e3e:	f107 0214 	add.w	r2, r7, #20
 8006e42:	2364      	movs	r3, #100	; 0x64
 8006e44:	9300      	str	r3, [sp, #0]
 8006e46:	2302      	movs	r3, #2
 8006e48:	68f8      	ldr	r0, [r7, #12]
 8006e4a:	f004 fa9d 	bl	800b388 <HAL_I2C_Master_Receive>

	uint16_t valRead = (readVals[0] << 8 | readVals[1]) >> settings->bitShift;
 8006e4e:	7d3b      	ldrb	r3, [r7, #20]
 8006e50:	021b      	lsls	r3, r3, #8
 8006e52:	7d7a      	ldrb	r2, [r7, #21]
 8006e54:	4313      	orrs	r3, r2
 8006e56:	687a      	ldr	r2, [r7, #4]
 8006e58:	7952      	ldrb	r2, [r2, #5]
 8006e5a:	4113      	asrs	r3, r2
 8006e5c:	82fb      	strh	r3, [r7, #22]

	if (settings->deviceType == ADS1115) {
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	781b      	ldrb	r3, [r3, #0]
 8006e62:	2b01      	cmp	r3, #1
 8006e64:	d101      	bne.n	8006e6a <ADS1x15_ReadADC+0x46>
	  return valRead;
 8006e66:	8afb      	ldrh	r3, [r7, #22]
 8006e68:	e00a      	b.n	8006e80 <ADS1x15_ReadADC+0x5c>
  }
	else {
    // Shift 12-bit results right 4 bits for the ADS1015,
    // making sure we keep the sign bit intact
    if (valRead > 0x07FF) {
 8006e6a:	8afb      	ldrh	r3, [r7, #22]
 8006e6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e70:	d305      	bcc.n	8006e7e <ADS1x15_ReadADC+0x5a>
      // negative number - extend the sign to 16th bit
      valRead |= 0xF000;
 8006e72:	8afb      	ldrh	r3, [r7, #22]
 8006e74:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8006e78:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8006e7c:	82fb      	strh	r3, [r7, #22]
    }
    return valRead;
 8006e7e:	8afb      	ldrh	r3, [r7, #22]
  }
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	3718      	adds	r7, #24
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bd80      	pop	{r7, pc}

08006e88 <CANBoardCheckConnection>:
  rx->nHeartbeat = msg[7];
  rx->nLastHeartbeatTime = HAL_GetTick();
}

void CANBoardCheckConnection(volatile CANBoard_RX_t* rx)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b082      	sub	sp, #8
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  if( (rx->nHeartbeat == rx->nLastHeartbeat) &&
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8006e96:	b2da      	uxtb	r2, r3
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	429a      	cmp	r2, r3
 8006ea2:	d10c      	bne.n	8006ebe <CANBoardCheckConnection+0x36>
      ((HAL_GetTick() - rx->nLastHeartbeatTime) > (CANBOARD_TX_DELAY * 4)))
 8006ea4:	f001 fd5a 	bl	800895c <HAL_GetTick>
 8006ea8:	4602      	mov	r2, r0
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eae:	1ad3      	subs	r3, r2, r3
  if( (rx->nHeartbeat == rx->nLastHeartbeat) &&
 8006eb0:	2bc8      	cmp	r3, #200	; 0xc8
 8006eb2:	d904      	bls.n	8006ebe <CANBoardCheckConnection+0x36>
  {
    rx->nConnected = 0;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8006ebc:	e003      	b.n	8006ec6 <CANBoardCheckConnection+0x3e>
  }
  else
  {
    rx->nConnected = 1;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  }
  rx->nLastHeartbeat = rx->nHeartbeat;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8006ecc:	b2da      	uxtb	r2, r3
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
}
 8006ed4:	bf00      	nop
 8006ed6:	3708      	adds	r7, #8
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	bd80      	pop	{r7, pc}

08006edc <MB85RC_GetId>:
 */

#include "mb85rc.h"

void MB85RC_GetId(I2C_HandleTypeDef* hi2c, uint8_t nAddr, uint16_t* nManufId, uint16_t* nProdId)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b08a      	sub	sp, #40	; 0x28
 8006ee0:	af04      	add	r7, sp, #16
 8006ee2:	60f8      	str	r0, [r7, #12]
 8006ee4:	607a      	str	r2, [r7, #4]
 8006ee6:	603b      	str	r3, [r7, #0]
 8006ee8:	460b      	mov	r3, r1
 8006eea:	72fb      	strb	r3, [r7, #11]
  uint8_t nReadVals[3];

  HAL_I2C_Mem_Read(hi2c, MB85RC_SLAVE_ID, nAddr << 1, I2C_MEMADD_SIZE_8BIT, &nReadVals[0], 3, 100);
 8006eec:	7afb      	ldrb	r3, [r7, #11]
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	005b      	lsls	r3, r3, #1
 8006ef2:	b29a      	uxth	r2, r3
 8006ef4:	2364      	movs	r3, #100	; 0x64
 8006ef6:	9302      	str	r3, [sp, #8]
 8006ef8:	2303      	movs	r3, #3
 8006efa:	9301      	str	r3, [sp, #4]
 8006efc:	f107 0314 	add.w	r3, r7, #20
 8006f00:	9300      	str	r3, [sp, #0]
 8006f02:	2301      	movs	r3, #1
 8006f04:	21f8      	movs	r1, #248	; 0xf8
 8006f06:	68f8      	ldr	r0, [r7, #12]
 8006f08:	f004 fc48 	bl	800b79c <HAL_I2C_Mem_Read>

  *nManufId = (nReadVals[0] << 4) + (nReadVals[1] >> 4);
 8006f0c:	7d3b      	ldrb	r3, [r7, #20]
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	011b      	lsls	r3, r3, #4
 8006f12:	b29a      	uxth	r2, r3
 8006f14:	7d7b      	ldrb	r3, [r7, #21]
 8006f16:	091b      	lsrs	r3, r3, #4
 8006f18:	b2db      	uxtb	r3, r3
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	4413      	add	r3, r2
 8006f1e:	b29a      	uxth	r2, r3
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	801a      	strh	r2, [r3, #0]
  *nProdId = ((nReadVals[1] & 0x0F) << 8) + nReadVals[2];
 8006f24:	7d7b      	ldrb	r3, [r7, #21]
 8006f26:	021b      	lsls	r3, r3, #8
 8006f28:	b29b      	uxth	r3, r3
 8006f2a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006f2e:	b29a      	uxth	r2, r3
 8006f30:	7dbb      	ldrb	r3, [r7, #22]
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	4413      	add	r3, r2
 8006f36:	b29a      	uxth	r2, r3
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	801a      	strh	r2, [r3, #0]
}
 8006f3c:	bf00      	nop
 8006f3e:	3718      	adds	r7, #24
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}

08006f44 <MB85RC_CheckId>:

uint8_t MB85RC_CheckId(I2C_HandleTypeDef* hi2c, uint8_t nAddr)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b084      	sub	sp, #16
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
 8006f4c:	460b      	mov	r3, r1
 8006f4e:	70fb      	strb	r3, [r7, #3]
  uint16_t nManufId, nProdId;

  MB85RC_GetId(hi2c, nAddr, &nManufId, &nProdId);
 8006f50:	f107 030c 	add.w	r3, r7, #12
 8006f54:	f107 020e 	add.w	r2, r7, #14
 8006f58:	78f9      	ldrb	r1, [r7, #3]
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f7ff ffbe 	bl	8006edc <MB85RC_GetId>

  if(nManufId != MB85RC_MANUF_ID)
 8006f60:	89fb      	ldrh	r3, [r7, #14]
 8006f62:	2b0a      	cmp	r3, #10
 8006f64:	d001      	beq.n	8006f6a <MB85RC_CheckId+0x26>
    return 0;
 8006f66:	2300      	movs	r3, #0
 8006f68:	e006      	b.n	8006f78 <MB85RC_CheckId+0x34>
  if(nProdId != MB85RC_PROD_ID)
 8006f6a:	89bb      	ldrh	r3, [r7, #12]
 8006f6c:	f5b3 6fa2 	cmp.w	r3, #1296	; 0x510
 8006f70:	d001      	beq.n	8006f76 <MB85RC_CheckId+0x32>
    return 0;
 8006f72:	2300      	movs	r3, #0
 8006f74:	e000      	b.n	8006f78 <MB85RC_CheckId+0x34>

  return 1;
 8006f76:	2301      	movs	r3, #1
}
 8006f78:	4618      	mov	r0, r3
 8006f7a:	3710      	adds	r7, #16
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bd80      	pop	{r7, pc}

08006f80 <MB85RC_Read>:

void MB85RC_Read(I2C_HandleTypeDef* hi2c, uint8_t nAddr, uint16_t nMemAddr, uint8_t* pData, uint16_t nByteLen)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b088      	sub	sp, #32
 8006f84:	af04      	add	r7, sp, #16
 8006f86:	60f8      	str	r0, [r7, #12]
 8006f88:	607b      	str	r3, [r7, #4]
 8006f8a:	460b      	mov	r3, r1
 8006f8c:	72fb      	strb	r3, [r7, #11]
 8006f8e:	4613      	mov	r3, r2
 8006f90:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(hi2c, nAddr << 1, (uint16_t)nMemAddr, I2C_MEMADD_SIZE_16BIT, pData, nByteLen, HAL_MAX_DELAY);
 8006f92:	7afb      	ldrb	r3, [r7, #11]
 8006f94:	b29b      	uxth	r3, r3
 8006f96:	005b      	lsls	r3, r3, #1
 8006f98:	b299      	uxth	r1, r3
 8006f9a:	893a      	ldrh	r2, [r7, #8]
 8006f9c:	f04f 33ff 	mov.w	r3, #4294967295
 8006fa0:	9302      	str	r3, [sp, #8]
 8006fa2:	8b3b      	ldrh	r3, [r7, #24]
 8006fa4:	9301      	str	r3, [sp, #4]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	9300      	str	r3, [sp, #0]
 8006faa:	2302      	movs	r3, #2
 8006fac:	68f8      	ldr	r0, [r7, #12]
 8006fae:	f004 fbf5 	bl	800b79c <HAL_I2C_Mem_Read>
}
 8006fb2:	bf00      	nop
 8006fb4:	3710      	adds	r7, #16
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}

08006fba <MB85RC_Write>:

void MB85RC_Write(I2C_HandleTypeDef* hi2c, uint8_t nAddr, uint16_t nMemAddr, uint8_t* nMemVals, uint16_t nByteLen)
{
 8006fba:	b580      	push	{r7, lr}
 8006fbc:	b088      	sub	sp, #32
 8006fbe:	af04      	add	r7, sp, #16
 8006fc0:	60f8      	str	r0, [r7, #12]
 8006fc2:	607b      	str	r3, [r7, #4]
 8006fc4:	460b      	mov	r3, r1
 8006fc6:	72fb      	strb	r3, [r7, #11]
 8006fc8:	4613      	mov	r3, r2
 8006fca:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write(hi2c, nAddr << 1, (uint16_t)nMemAddr, I2C_MEMADD_SIZE_16BIT, nMemVals, nByteLen, HAL_MAX_DELAY);
 8006fcc:	7afb      	ldrb	r3, [r7, #11]
 8006fce:	b29b      	uxth	r3, r3
 8006fd0:	005b      	lsls	r3, r3, #1
 8006fd2:	b299      	uxth	r1, r3
 8006fd4:	893a      	ldrh	r2, [r7, #8]
 8006fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8006fda:	9302      	str	r3, [sp, #8]
 8006fdc:	8b3b      	ldrh	r3, [r7, #24]
 8006fde:	9301      	str	r3, [sp, #4]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	9300      	str	r3, [sp, #0]
 8006fe4:	2302      	movs	r3, #2
 8006fe6:	68f8      	ldr	r0, [r7, #12]
 8006fe8:	f004 fac4 	bl	800b574 <HAL_I2C_Mem_Write>
}
 8006fec:	bf00      	nop
 8006fee:	3710      	adds	r7, #16
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}

08006ff4 <MCP9808_Init>:
#include "mcp9808.h"

uint8_t MCP9808_Overtemp, MCP9808_Undertemp, MCP9808_CriticalTemp;

uint8_t MCP9808_Init(I2C_HandleTypeDef* hi2c, uint16_t addr)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
 8006ffc:	460b      	mov	r3, r1
 8006ffe:	807b      	strh	r3, [r7, #2]
  if(MCP9808_Read16(hi2c, addr, MCP9808_REG_MANUF_ID) != 0x0054)
 8007000:	887b      	ldrh	r3, [r7, #2]
 8007002:	2206      	movs	r2, #6
 8007004:	4619      	mov	r1, r3
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f000 f989 	bl	800731e <MCP9808_Read16>
 800700c:	4603      	mov	r3, r0
 800700e:	2b54      	cmp	r3, #84	; 0x54
 8007010:	d001      	beq.n	8007016 <MCP9808_Init+0x22>
    return 0;
 8007012:	2300      	movs	r3, #0
 8007014:	e015      	b.n	8007042 <MCP9808_Init+0x4e>
  if(MCP9808_Read16(hi2c, addr, MCP9808_REG_DEVICE_ID) != 0x0400)
 8007016:	887b      	ldrh	r3, [r7, #2]
 8007018:	2207      	movs	r2, #7
 800701a:	4619      	mov	r1, r3
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f000 f97e 	bl	800731e <MCP9808_Read16>
 8007022:	4603      	mov	r3, r0
 8007024:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007028:	d001      	beq.n	800702e <MCP9808_Init+0x3a>
    return 0;
 800702a:	2300      	movs	r3, #0
 800702c:	e009      	b.n	8007042 <MCP9808_Init+0x4e>
  //B6 = 0 (Tupper Tlower window unlocked)
  //B7 = 0 (Tcrit unlocked)
  //B8 = 0 (continous conversion)
  //B9-10 = 01 (Tupper Tlower hysterisis +1.5 deg C)
  //B11-15 = 00000 (not used)
  uint16_t config = (MCP9808_REG_CONFIG_ALERTCTRL | MCP9808_REG_CONFIG_HYST_1_5);
 800702e:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007032:	81fb      	strh	r3, [r7, #14]
  MCP9808_Write16(hi2c, addr, MCP9808_REG_CONFIG, config);
 8007034:	89fb      	ldrh	r3, [r7, #14]
 8007036:	8879      	ldrh	r1, [r7, #2]
 8007038:	2201      	movs	r2, #1
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f000 f948 	bl	80072d0 <MCP9808_Write16>
  return 1;
 8007040:	2301      	movs	r3, #1
}
 8007042:	4618      	mov	r0, r3
 8007044:	3710      	adds	r7, #16
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
	...

0800704c <MCP9808_ReadTempC>:

float MCP9808_ReadTempC(I2C_HandleTypeDef* hi2c, uint16_t addr)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b084      	sub	sp, #16
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
 8007054:	460b      	mov	r3, r1
 8007056:	807b      	strh	r3, [r7, #2]
  float temp = 0.0;
 8007058:	f04f 0300 	mov.w	r3, #0
 800705c:	60fb      	str	r3, [r7, #12]
  uint16_t t = MCP9808_Read16(hi2c, addr, MCP9808_REG_AMBIENT_TEMP);
 800705e:	887b      	ldrh	r3, [r7, #2]
 8007060:	2205      	movs	r2, #5
 8007062:	4619      	mov	r1, r3
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f000 f95a 	bl	800731e <MCP9808_Read16>
 800706a:	4603      	mov	r3, r0
 800706c:	817b      	strh	r3, [r7, #10]

  MCP9808_MapLimitBits(t);
 800706e:	897b      	ldrh	r3, [r7, #10]
 8007070:	4618      	mov	r0, r3
 8007072:	f000 f905 	bl	8007280 <MCP9808_MapLimitBits>

  if (t != 0xFFFF) {
 8007076:	897b      	ldrh	r3, [r7, #10]
 8007078:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800707c:	4293      	cmp	r3, r2
 800707e:	d01d      	beq.n	80070bc <MCP9808_ReadTempC+0x70>
    temp = t & 0x0FFF;
 8007080:	897b      	ldrh	r3, [r7, #10]
 8007082:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007086:	ee07 3a90 	vmov	s15, r3
 800708a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800708e:	edc7 7a03 	vstr	s15, [r7, #12]
    temp /= 16.0;
 8007092:	ed97 7a03 	vldr	s14, [r7, #12]
 8007096:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 800709a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800709e:	edc7 7a03 	vstr	s15, [r7, #12]
    if (t & 0x1000)
 80070a2:	897b      	ldrh	r3, [r7, #10]
 80070a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d007      	beq.n	80070bc <MCP9808_ReadTempC+0x70>
      temp -= 256;
 80070ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80070b0:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80070cc <MCP9808_ReadTempC+0x80>
 80070b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80070b8:	edc7 7a03 	vstr	s15, [r7, #12]
  }

  return temp;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	ee07 3a90 	vmov	s15, r3
}
 80070c2:	eeb0 0a67 	vmov.f32	s0, s15
 80070c6:	3710      	adds	r7, #16
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}
 80070cc:	43800000 	.word	0x43800000

080070d0 <MCP9808_ConvertToF>:
  }

  return temp;
}

float MCP9808_ConvertToF(float degC){
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b082      	sub	sp, #8
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	ed87 0a01 	vstr	s0, [r7, #4]
  return degC * 9.0 / 5.0 + 32;
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f7f9 f9dc 	bl	8000498 <__aeabi_f2d>
 80070e0:	f04f 0200 	mov.w	r2, #0
 80070e4:	4b11      	ldr	r3, [pc, #68]	; (800712c <MCP9808_ConvertToF+0x5c>)
 80070e6:	f7f9 fa2f 	bl	8000548 <__aeabi_dmul>
 80070ea:	4602      	mov	r2, r0
 80070ec:	460b      	mov	r3, r1
 80070ee:	4610      	mov	r0, r2
 80070f0:	4619      	mov	r1, r3
 80070f2:	f04f 0200 	mov.w	r2, #0
 80070f6:	4b0e      	ldr	r3, [pc, #56]	; (8007130 <MCP9808_ConvertToF+0x60>)
 80070f8:	f7f9 fb50 	bl	800079c <__aeabi_ddiv>
 80070fc:	4602      	mov	r2, r0
 80070fe:	460b      	mov	r3, r1
 8007100:	4610      	mov	r0, r2
 8007102:	4619      	mov	r1, r3
 8007104:	f04f 0200 	mov.w	r2, #0
 8007108:	4b0a      	ldr	r3, [pc, #40]	; (8007134 <MCP9808_ConvertToF+0x64>)
 800710a:	f7f9 f867 	bl	80001dc <__adddf3>
 800710e:	4602      	mov	r2, r0
 8007110:	460b      	mov	r3, r1
 8007112:	4610      	mov	r0, r2
 8007114:	4619      	mov	r1, r3
 8007116:	f7f9 fc49 	bl	80009ac <__aeabi_d2f>
 800711a:	4603      	mov	r3, r0
 800711c:	ee07 3a90 	vmov	s15, r3
}
 8007120:	eeb0 0a67 	vmov.f32	s0, s15
 8007124:	3708      	adds	r7, #8
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}
 800712a:	bf00      	nop
 800712c:	40220000 	.word	0x40220000
 8007130:	40140000 	.word	0x40140000
 8007134:	40400000 	.word	0x40400000

08007138 <MCP9808_SetResolution>:
{
  return MCP9808_Read8(hi2c, addr, MCP9808_REG_RESOLUTION);
}

void MCP9808_SetResolution(I2C_HandleTypeDef* hi2c, uint16_t addr, uint8_t val)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b082      	sub	sp, #8
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
 8007140:	460b      	mov	r3, r1
 8007142:	807b      	strh	r3, [r7, #2]
 8007144:	4613      	mov	r3, r2
 8007146:	707b      	strb	r3, [r7, #1]
  MCP9808_Write8(hi2c, addr, MCP9808_REG_RESOLUTION, val);
 8007148:	787b      	ldrb	r3, [r7, #1]
 800714a:	b29b      	uxth	r3, r3
 800714c:	8879      	ldrh	r1, [r7, #2]
 800714e:	2208      	movs	r2, #8
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f000 f916 	bl	8007382 <MCP9808_Write8>
}
 8007156:	bf00      	nop
 8007158:	3708      	adds	r7, #8
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}
	...

08007160 <MCP9808_SetLimit>:
  conf_shutdown = conf_register & ~MCP9808_REG_CONFIG_SHUTDOWN;
  MCP9808_Write16(hi2c, addr, MCP9808_REG_CONFIG, conf_shutdown);
}

uint8_t MCP9808_SetLimit(I2C_HandleTypeDef* hi2c, uint16_t addr, uint8_t reg, float val)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b086      	sub	sp, #24
 8007164:	af00      	add	r7, sp, #0
 8007166:	60f8      	str	r0, [r7, #12]
 8007168:	460b      	mov	r3, r1
 800716a:	ed87 0a01 	vstr	s0, [r7, #4]
 800716e:	817b      	strh	r3, [r7, #10]
 8007170:	4613      	mov	r3, r2
 8007172:	727b      	strb	r3, [r7, #9]
  uint16_t newVal = val * 16.0;
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f7f9 f98f 	bl	8000498 <__aeabi_f2d>
 800717a:	f04f 0200 	mov.w	r2, #0
 800717e:	4b23      	ldr	r3, [pc, #140]	; (800720c <MCP9808_SetLimit+0xac>)
 8007180:	f7f9 f9e2 	bl	8000548 <__aeabi_dmul>
 8007184:	4602      	mov	r2, r0
 8007186:	460b      	mov	r3, r1
 8007188:	4610      	mov	r0, r2
 800718a:	4619      	mov	r1, r3
 800718c:	f7f9 fbee 	bl	800096c <__aeabi_d2uiz>
 8007190:	4603      	mov	r3, r0
 8007192:	82fb      	strh	r3, [r7, #22]
  if(val < 0)
 8007194:	edd7 7a01 	vldr	s15, [r7, #4]
 8007198:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800719c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071a0:	d503      	bpl.n	80071aa <MCP9808_SetLimit+0x4a>
    newVal += 256;
 80071a2:	8afb      	ldrh	r3, [r7, #22]
 80071a4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80071a8:	82fb      	strh	r3, [r7, #22]
  MCP9808_Write16(hi2c, addr, reg, val * 16.0);
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f7f9 f974 	bl	8000498 <__aeabi_f2d>
 80071b0:	f04f 0200 	mov.w	r2, #0
 80071b4:	4b15      	ldr	r3, [pc, #84]	; (800720c <MCP9808_SetLimit+0xac>)
 80071b6:	f7f9 f9c7 	bl	8000548 <__aeabi_dmul>
 80071ba:	4602      	mov	r2, r0
 80071bc:	460b      	mov	r3, r1
 80071be:	4610      	mov	r0, r2
 80071c0:	4619      	mov	r1, r3
 80071c2:	f7f9 fbd3 	bl	800096c <__aeabi_d2uiz>
 80071c6:	4603      	mov	r3, r0
 80071c8:	b29b      	uxth	r3, r3
 80071ca:	7a7a      	ldrb	r2, [r7, #9]
 80071cc:	8979      	ldrh	r1, [r7, #10]
 80071ce:	68f8      	ldr	r0, [r7, #12]
 80071d0:	f000 f87e 	bl	80072d0 <MCP9808_Write16>

  float temp = MCP9808_RawToTemp(MCP9808_Read16(hi2c, addr, reg));
 80071d4:	7a7a      	ldrb	r2, [r7, #9]
 80071d6:	897b      	ldrh	r3, [r7, #10]
 80071d8:	4619      	mov	r1, r3
 80071da:	68f8      	ldr	r0, [r7, #12]
 80071dc:	f000 f89f 	bl	800731e <MCP9808_Read16>
 80071e0:	4603      	mov	r3, r0
 80071e2:	4618      	mov	r0, r3
 80071e4:	f000 f814 	bl	8007210 <MCP9808_RawToTemp>
 80071e8:	ed87 0a04 	vstr	s0, [r7, #16]

  if(val == temp)
 80071ec:	ed97 7a01 	vldr	s14, [r7, #4]
 80071f0:	edd7 7a04 	vldr	s15, [r7, #16]
 80071f4:	eeb4 7a67 	vcmp.f32	s14, s15
 80071f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071fc:	d101      	bne.n	8007202 <MCP9808_SetLimit+0xa2>
    return 1;
 80071fe:	2301      	movs	r3, #1
 8007200:	e000      	b.n	8007204 <MCP9808_SetLimit+0xa4>
  return 0;
 8007202:	2300      	movs	r3, #0
}
 8007204:	4618      	mov	r0, r3
 8007206:	3718      	adds	r7, #24
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}
 800720c:	40300000 	.word	0x40300000

08007210 <MCP9808_RawToTemp>:

float MCP9808_RawToTemp(uint16_t raw)
{
 8007210:	b480      	push	{r7}
 8007212:	b085      	sub	sp, #20
 8007214:	af00      	add	r7, sp, #0
 8007216:	4603      	mov	r3, r0
 8007218:	80fb      	strh	r3, [r7, #6]
  float temp = 0.0;
 800721a:	f04f 0300 	mov.w	r3, #0
 800721e:	60fb      	str	r3, [r7, #12]
  if (raw != 0xFFFF) {
 8007220:	88fb      	ldrh	r3, [r7, #6]
 8007222:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007226:	4293      	cmp	r3, r2
 8007228:	d01d      	beq.n	8007266 <MCP9808_RawToTemp+0x56>
    temp = raw & 0x0FFF;
 800722a:	88fb      	ldrh	r3, [r7, #6]
 800722c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007230:	ee07 3a90 	vmov	s15, r3
 8007234:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007238:	edc7 7a03 	vstr	s15, [r7, #12]
    temp /= 16.0;
 800723c:	ed97 7a03 	vldr	s14, [r7, #12]
 8007240:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8007244:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007248:	edc7 7a03 	vstr	s15, [r7, #12]
    if (raw & 0x1000)
 800724c:	88fb      	ldrh	r3, [r7, #6]
 800724e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007252:	2b00      	cmp	r3, #0
 8007254:	d007      	beq.n	8007266 <MCP9808_RawToTemp+0x56>
      temp -= 256;
 8007256:	edd7 7a03 	vldr	s15, [r7, #12]
 800725a:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800727c <MCP9808_RawToTemp+0x6c>
 800725e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007262:	edc7 7a03 	vstr	s15, [r7, #12]
  }
  return temp;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	ee07 3a90 	vmov	s15, r3
}
 800726c:	eeb0 0a67 	vmov.f32	s0, s15
 8007270:	3714      	adds	r7, #20
 8007272:	46bd      	mov	sp, r7
 8007274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007278:	4770      	bx	lr
 800727a:	bf00      	nop
 800727c:	43800000 	.word	0x43800000

08007280 <MCP9808_MapLimitBits>:

void MCP9808_MapLimitBits(uint16_t raw)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	4603      	mov	r3, r0
 8007288:	80fb      	strh	r3, [r7, #6]
  MCP9808_Overtemp     = (raw & MCP9808_REG_OVERTEMP) >> MCP9808_POS_OVERTEMP;
 800728a:	88fb      	ldrh	r3, [r7, #6]
 800728c:	139b      	asrs	r3, r3, #14
 800728e:	b2db      	uxtb	r3, r3
 8007290:	f003 0301 	and.w	r3, r3, #1
 8007294:	b2da      	uxtb	r2, r3
 8007296:	4b0b      	ldr	r3, [pc, #44]	; (80072c4 <MCP9808_MapLimitBits+0x44>)
 8007298:	701a      	strb	r2, [r3, #0]
  MCP9808_Undertemp    = (raw & MCP9808_REG_UNDERTEMP) >> MCP9808_POS_UNDERTEMP;
 800729a:	88fb      	ldrh	r3, [r7, #6]
 800729c:	135b      	asrs	r3, r3, #13
 800729e:	b2db      	uxtb	r3, r3
 80072a0:	f003 0301 	and.w	r3, r3, #1
 80072a4:	b2da      	uxtb	r2, r3
 80072a6:	4b08      	ldr	r3, [pc, #32]	; (80072c8 <MCP9808_MapLimitBits+0x48>)
 80072a8:	701a      	strb	r2, [r3, #0]
  MCP9808_CriticalTemp = (raw & MCP9808_REG_CRITICALTEMP) >> MCP9808_POS_CRITICALTEMP;
 80072aa:	88fb      	ldrh	r3, [r7, #6]
 80072ac:	0bdb      	lsrs	r3, r3, #15
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	b2da      	uxtb	r2, r3
 80072b2:	4b06      	ldr	r3, [pc, #24]	; (80072cc <MCP9808_MapLimitBits+0x4c>)
 80072b4:	701a      	strb	r2, [r3, #0]
}
 80072b6:	bf00      	nop
 80072b8:	370c      	adds	r7, #12
 80072ba:	46bd      	mov	sp, r7
 80072bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c0:	4770      	bx	lr
 80072c2:	bf00      	nop
 80072c4:	200026f0 	.word	0x200026f0
 80072c8:	200026f1 	.word	0x200026f1
 80072cc:	200026f2 	.word	0x200026f2

080072d0 <MCP9808_Write16>:

void MCP9808_Write16(I2C_HandleTypeDef* hi2c, uint16_t addr, uint8_t reg, uint16_t val){
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b088      	sub	sp, #32
 80072d4:	af02      	add	r7, sp, #8
 80072d6:	60f8      	str	r0, [r7, #12]
 80072d8:	4608      	mov	r0, r1
 80072da:	4611      	mov	r1, r2
 80072dc:	461a      	mov	r2, r3
 80072de:	4603      	mov	r3, r0
 80072e0:	817b      	strh	r3, [r7, #10]
 80072e2:	460b      	mov	r3, r1
 80072e4:	727b      	strb	r3, [r7, #9]
 80072e6:	4613      	mov	r3, r2
 80072e8:	80fb      	strh	r3, [r7, #6]
  uint8_t writeVals[3];

  writeVals[0] = reg;
 80072ea:	7a7b      	ldrb	r3, [r7, #9]
 80072ec:	753b      	strb	r3, [r7, #20]
  writeVals[1] = val >> 8;
 80072ee:	88fb      	ldrh	r3, [r7, #6]
 80072f0:	0a1b      	lsrs	r3, r3, #8
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	b2db      	uxtb	r3, r3
 80072f6:	757b      	strb	r3, [r7, #21]
  writeVals[2] = val & 0xFF;
 80072f8:	88fb      	ldrh	r3, [r7, #6]
 80072fa:	b2db      	uxtb	r3, r3
 80072fc:	75bb      	strb	r3, [r7, #22]
  HAL_I2C_Master_Transmit(hi2c, addr << 1, writeVals, 3, HAL_MAX_DELAY);
 80072fe:	897b      	ldrh	r3, [r7, #10]
 8007300:	005b      	lsls	r3, r3, #1
 8007302:	b299      	uxth	r1, r3
 8007304:	f107 0214 	add.w	r2, r7, #20
 8007308:	f04f 33ff 	mov.w	r3, #4294967295
 800730c:	9300      	str	r3, [sp, #0]
 800730e:	2303      	movs	r3, #3
 8007310:	68f8      	ldr	r0, [r7, #12]
 8007312:	f003 ff45 	bl	800b1a0 <HAL_I2C_Master_Transmit>
}
 8007316:	bf00      	nop
 8007318:	3718      	adds	r7, #24
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}

0800731e <MCP9808_Read16>:
uint16_t MCP9808_Read16(I2C_HandleTypeDef* hi2c, uint16_t addr, uint8_t reg)
{
 800731e:	b580      	push	{r7, lr}
 8007320:	b086      	sub	sp, #24
 8007322:	af02      	add	r7, sp, #8
 8007324:	6078      	str	r0, [r7, #4]
 8007326:	460b      	mov	r3, r1
 8007328:	807b      	strh	r3, [r7, #2]
 800732a:	4613      	mov	r3, r2
 800732c:	707b      	strb	r3, [r7, #1]
  uint8_t writeVals[1];
  uint8_t readVals[2];
  uint16_t val = 0xFFFF;
 800732e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007332:	81fb      	strh	r3, [r7, #14]

  writeVals[0] = reg;
 8007334:	787b      	ldrb	r3, [r7, #1]
 8007336:	733b      	strb	r3, [r7, #12]
  HAL_I2C_Master_Transmit(hi2c, addr << 1, writeVals, 1, HAL_MAX_DELAY);
 8007338:	887b      	ldrh	r3, [r7, #2]
 800733a:	005b      	lsls	r3, r3, #1
 800733c:	b299      	uxth	r1, r3
 800733e:	f107 020c 	add.w	r2, r7, #12
 8007342:	f04f 33ff 	mov.w	r3, #4294967295
 8007346:	9300      	str	r3, [sp, #0]
 8007348:	2301      	movs	r3, #1
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f003 ff28 	bl	800b1a0 <HAL_I2C_Master_Transmit>

  HAL_I2C_Master_Receive(hi2c, addr << 1, readVals, 2, HAL_MAX_DELAY);
 8007350:	887b      	ldrh	r3, [r7, #2]
 8007352:	005b      	lsls	r3, r3, #1
 8007354:	b299      	uxth	r1, r3
 8007356:	f107 0208 	add.w	r2, r7, #8
 800735a:	f04f 33ff 	mov.w	r3, #4294967295
 800735e:	9300      	str	r3, [sp, #0]
 8007360:	2302      	movs	r3, #2
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f004 f810 	bl	800b388 <HAL_I2C_Master_Receive>

  val = (readVals[0] << 8 | readVals[1]);
 8007368:	7a3b      	ldrb	r3, [r7, #8]
 800736a:	021b      	lsls	r3, r3, #8
 800736c:	b21a      	sxth	r2, r3
 800736e:	7a7b      	ldrb	r3, [r7, #9]
 8007370:	b21b      	sxth	r3, r3
 8007372:	4313      	orrs	r3, r2
 8007374:	b21b      	sxth	r3, r3
 8007376:	81fb      	strh	r3, [r7, #14]

  return val;
 8007378:	89fb      	ldrh	r3, [r7, #14]
}
 800737a:	4618      	mov	r0, r3
 800737c:	3710      	adds	r7, #16
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}

08007382 <MCP9808_Write8>:

void MCP9808_Write8(I2C_HandleTypeDef* hi2c, uint16_t addr, uint8_t reg, uint16_t val)
{
 8007382:	b580      	push	{r7, lr}
 8007384:	b088      	sub	sp, #32
 8007386:	af02      	add	r7, sp, #8
 8007388:	60f8      	str	r0, [r7, #12]
 800738a:	4608      	mov	r0, r1
 800738c:	4611      	mov	r1, r2
 800738e:	461a      	mov	r2, r3
 8007390:	4603      	mov	r3, r0
 8007392:	817b      	strh	r3, [r7, #10]
 8007394:	460b      	mov	r3, r1
 8007396:	727b      	strb	r3, [r7, #9]
 8007398:	4613      	mov	r3, r2
 800739a:	80fb      	strh	r3, [r7, #6]
  uint8_t writeVals[2];

  writeVals[0] = reg;
 800739c:	7a7b      	ldrb	r3, [r7, #9]
 800739e:	753b      	strb	r3, [r7, #20]
  writeVals[1] = val;
 80073a0:	88fb      	ldrh	r3, [r7, #6]
 80073a2:	b2db      	uxtb	r3, r3
 80073a4:	757b      	strb	r3, [r7, #21]
  HAL_I2C_Master_Transmit(hi2c, addr << 1, writeVals, 2, HAL_MAX_DELAY);
 80073a6:	897b      	ldrh	r3, [r7, #10]
 80073a8:	005b      	lsls	r3, r3, #1
 80073aa:	b299      	uxth	r1, r3
 80073ac:	f107 0214 	add.w	r2, r7, #20
 80073b0:	f04f 33ff 	mov.w	r3, #4294967295
 80073b4:	9300      	str	r3, [sp, #0]
 80073b6:	2302      	movs	r3, #2
 80073b8:	68f8      	ldr	r0, [r7, #12]
 80073ba:	f003 fef1 	bl	800b1a0 <HAL_I2C_Master_Transmit>
}
 80073be:	bf00      	nop
 80073c0:	3718      	adds	r7, #24
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}
	...

080073c8 <MCP9808_GetCriticalTemp>:

  return val;
}

uint8_t MCP9808_GetCriticalTemp()
{
 80073c8:	b480      	push	{r7}
 80073ca:	af00      	add	r7, sp, #0
  return MCP9808_CriticalTemp;
 80073cc:	4b03      	ldr	r3, [pc, #12]	; (80073dc <MCP9808_GetCriticalTemp+0x14>)
 80073ce:	781b      	ldrb	r3, [r3, #0]
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	46bd      	mov	sp, r7
 80073d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d8:	4770      	bx	lr
 80073da:	bf00      	nop
 80073dc:	200026f2 	.word	0x200026f2

080073e0 <MCP9808_GetOvertemp>:

uint8_t MCP9808_GetOvertemp()
{
 80073e0:	b480      	push	{r7}
 80073e2:	af00      	add	r7, sp, #0
  return MCP9808_Overtemp;
 80073e4:	4b03      	ldr	r3, [pc, #12]	; (80073f4 <MCP9808_GetOvertemp+0x14>)
 80073e6:	781b      	ldrb	r3, [r3, #0]
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	46bd      	mov	sp, r7
 80073ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f0:	4770      	bx	lr
 80073f2:	bf00      	nop
 80073f4:	200026f0 	.word	0x200026f0

080073f8 <PCA9539_WriteReg16>:

  return val;
}

void PCA9539_WriteReg16(I2C_HandleTypeDef* hi2c, uint16_t addr, uint8_t reg, uint16_t val)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b088      	sub	sp, #32
 80073fc:	af02      	add	r7, sp, #8
 80073fe:	60f8      	str	r0, [r7, #12]
 8007400:	4608      	mov	r0, r1
 8007402:	4611      	mov	r1, r2
 8007404:	461a      	mov	r2, r3
 8007406:	4603      	mov	r3, r0
 8007408:	817b      	strh	r3, [r7, #10]
 800740a:	460b      	mov	r3, r1
 800740c:	727b      	strb	r3, [r7, #9]
 800740e:	4613      	mov	r3, r2
 8007410:	80fb      	strh	r3, [r7, #6]
  uint8_t writeVals[3];

  writeVals[0] = reg;
 8007412:	7a7b      	ldrb	r3, [r7, #9]
 8007414:	753b      	strb	r3, [r7, #20]
  writeVals[1] = val & 0xFF;
 8007416:	88fb      	ldrh	r3, [r7, #6]
 8007418:	b2db      	uxtb	r3, r3
 800741a:	757b      	strb	r3, [r7, #21]
  writeVals[2] = val >> 8;
 800741c:	88fb      	ldrh	r3, [r7, #6]
 800741e:	0a1b      	lsrs	r3, r3, #8
 8007420:	b29b      	uxth	r3, r3
 8007422:	b2db      	uxtb	r3, r3
 8007424:	75bb      	strb	r3, [r7, #22]
  HAL_I2C_Master_Transmit(hi2c, addr << 1, writeVals, 3, HAL_MAX_DELAY);
 8007426:	897b      	ldrh	r3, [r7, #10]
 8007428:	005b      	lsls	r3, r3, #1
 800742a:	b299      	uxth	r1, r3
 800742c:	f107 0214 	add.w	r2, r7, #20
 8007430:	f04f 33ff 	mov.w	r3, #4294967295
 8007434:	9300      	str	r3, [sp, #0]
 8007436:	2303      	movs	r3, #3
 8007438:	68f8      	ldr	r0, [r7, #12]
 800743a:	f003 feb1 	bl	800b1a0 <HAL_I2C_Master_Transmit>
}
 800743e:	bf00      	nop
 8007440:	3718      	adds	r7, #24
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}

08007446 <PCA9635_Init>:


#include <pca9635.h>

void PCA9635_Init(I2C_HandleTypeDef* hi2c, uint16_t addr, uint8_t blinking)
{
 8007446:	b580      	push	{r7, lr}
 8007448:	b086      	sub	sp, #24
 800744a:	af02      	add	r7, sp, #8
 800744c:	6078      	str	r0, [r7, #4]
 800744e:	460b      	mov	r3, r1
 8007450:	807b      	strh	r3, [r7, #2]
 8007452:	4613      	mov	r3, r2
 8007454:	707b      	strb	r3, [r7, #1]
  uint8_t writeVals[2];

  writeVals[0] = PCA9635_REG_MODE1;
 8007456:	2300      	movs	r3, #0
 8007458:	733b      	strb	r3, [r7, #12]
  writeVals[1] = (PCA9635_MODE1_ALLCALL | PCA9635_MODE1_AI2); //Auto increment all registers
 800745a:	2381      	movs	r3, #129	; 0x81
 800745c:	737b      	strb	r3, [r7, #13]
  HAL_I2C_Master_Transmit(hi2c, addr << 1, writeVals, 2, HAL_MAX_DELAY);
 800745e:	887b      	ldrh	r3, [r7, #2]
 8007460:	005b      	lsls	r3, r3, #1
 8007462:	b299      	uxth	r1, r3
 8007464:	f107 020c 	add.w	r2, r7, #12
 8007468:	f04f 33ff 	mov.w	r3, #4294967295
 800746c:	9300      	str	r3, [sp, #0]
 800746e:	2302      	movs	r3, #2
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	f003 fe95 	bl	800b1a0 <HAL_I2C_Master_Transmit>

  if(blinking > 0){
 8007476:	787b      	ldrb	r3, [r7, #1]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d00f      	beq.n	800749c <PCA9635_Init+0x56>
    writeVals[0] = PCA9635_REG_MODE2;
 800747c:	2301      	movs	r3, #1
 800747e:	733b      	strb	r3, [r7, #12]
    writeVals[1] = (PCA9635_MODE2_OUTNE | PCA9635_MODE2_OUTDRV | PCA9635_MODE2_DMBLNK);
 8007480:	2325      	movs	r3, #37	; 0x25
 8007482:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(hi2c, addr << 1, writeVals, 2, HAL_MAX_DELAY);
 8007484:	887b      	ldrh	r3, [r7, #2]
 8007486:	005b      	lsls	r3, r3, #1
 8007488:	b299      	uxth	r1, r3
 800748a:	f107 020c 	add.w	r2, r7, #12
 800748e:	f04f 33ff 	mov.w	r3, #4294967295
 8007492:	9300      	str	r3, [sp, #0]
 8007494:	2302      	movs	r3, #2
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f003 fe82 	bl	800b1a0 <HAL_I2C_Master_Transmit>
  }
}
 800749c:	bf00      	nop
 800749e:	3710      	adds	r7, #16
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bd80      	pop	{r7, pc}

080074a4 <PCA9635_SetPWM>:

void PCA9635_SetPWM(I2C_HandleTypeDef* hi2c, uint16_t addr, uint8_t channel, uint8_t value)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b086      	sub	sp, #24
 80074a8:	af02      	add	r7, sp, #8
 80074aa:	6078      	str	r0, [r7, #4]
 80074ac:	4608      	mov	r0, r1
 80074ae:	4611      	mov	r1, r2
 80074b0:	461a      	mov	r2, r3
 80074b2:	4603      	mov	r3, r0
 80074b4:	807b      	strh	r3, [r7, #2]
 80074b6:	460b      	mov	r3, r1
 80074b8:	707b      	strb	r3, [r7, #1]
 80074ba:	4613      	mov	r3, r2
 80074bc:	703b      	strb	r3, [r7, #0]
  uint8_t writeVals[2];

  if((channel >= 0) && (channel < 16)){
 80074be:	787b      	ldrb	r3, [r7, #1]
 80074c0:	2b0f      	cmp	r3, #15
 80074c2:	d811      	bhi.n	80074e8 <PCA9635_SetPWM+0x44>
    writeVals[0] = PCA9635_REG_PWM(channel);
 80074c4:	787b      	ldrb	r3, [r7, #1]
 80074c6:	3302      	adds	r3, #2
 80074c8:	b2db      	uxtb	r3, r3
 80074ca:	733b      	strb	r3, [r7, #12]
    writeVals[1] = value;
 80074cc:	783b      	ldrb	r3, [r7, #0]
 80074ce:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(hi2c, addr << 1, writeVals, 2, HAL_MAX_DELAY);
 80074d0:	887b      	ldrh	r3, [r7, #2]
 80074d2:	005b      	lsls	r3, r3, #1
 80074d4:	b299      	uxth	r1, r3
 80074d6:	f107 020c 	add.w	r2, r7, #12
 80074da:	f04f 33ff 	mov.w	r3, #4294967295
 80074de:	9300      	str	r3, [sp, #0]
 80074e0:	2302      	movs	r3, #2
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f003 fe5c 	bl	800b1a0 <HAL_I2C_Master_Transmit>
  }
}
 80074e8:	bf00      	nop
 80074ea:	3710      	adds	r7, #16
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}

080074f0 <PCA9635_SetGroupPWM>:

void PCA9635_SetGroupPWM(I2C_HandleTypeDef* hi2c, uint16_t addr, uint8_t value)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b086      	sub	sp, #24
 80074f4:	af02      	add	r7, sp, #8
 80074f6:	6078      	str	r0, [r7, #4]
 80074f8:	460b      	mov	r3, r1
 80074fa:	807b      	strh	r3, [r7, #2]
 80074fc:	4613      	mov	r3, r2
 80074fe:	707b      	strb	r3, [r7, #1]
  uint8_t writeVals[2];
  writeVals[0] = PCA9635_REG_GRPPWM;
 8007500:	2312      	movs	r3, #18
 8007502:	733b      	strb	r3, [r7, #12]
  writeVals[1] = value;
 8007504:	787b      	ldrb	r3, [r7, #1]
 8007506:	737b      	strb	r3, [r7, #13]
  HAL_I2C_Master_Transmit(hi2c, addr << 1, writeVals, 2, HAL_MAX_DELAY);
 8007508:	887b      	ldrh	r3, [r7, #2]
 800750a:	005b      	lsls	r3, r3, #1
 800750c:	b299      	uxth	r1, r3
 800750e:	f107 020c 	add.w	r2, r7, #12
 8007512:	f04f 33ff 	mov.w	r3, #4294967295
 8007516:	9300      	str	r3, [sp, #0]
 8007518:	2302      	movs	r3, #2
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f003 fe40 	bl	800b1a0 <HAL_I2C_Master_Transmit>
}
 8007520:	bf00      	nop
 8007522:	3710      	adds	r7, #16
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}

08007528 <PCA9635_SetGroupFreq>:

void PCA9635_SetGroupFreq(I2C_HandleTypeDef* hi2c, uint16_t addr, uint8_t value)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b086      	sub	sp, #24
 800752c:	af02      	add	r7, sp, #8
 800752e:	6078      	str	r0, [r7, #4]
 8007530:	460b      	mov	r3, r1
 8007532:	807b      	strh	r3, [r7, #2]
 8007534:	4613      	mov	r3, r2
 8007536:	707b      	strb	r3, [r7, #1]
  uint8_t writeVals[2];
  writeVals[0] = PCA9635_REG_GRPFREQ;
 8007538:	2313      	movs	r3, #19
 800753a:	733b      	strb	r3, [r7, #12]
  writeVals[1] = value;
 800753c:	787b      	ldrb	r3, [r7, #1]
 800753e:	737b      	strb	r3, [r7, #13]
  HAL_I2C_Master_Transmit(hi2c, addr << 1, writeVals, 2, HAL_MAX_DELAY);
 8007540:	887b      	ldrh	r3, [r7, #2]
 8007542:	005b      	lsls	r3, r3, #1
 8007544:	b299      	uxth	r1, r3
 8007546:	f107 020c 	add.w	r2, r7, #12
 800754a:	f04f 33ff 	mov.w	r3, #4294967295
 800754e:	9300      	str	r3, [sp, #0]
 8007550:	2302      	movs	r3, #2
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f003 fe24 	bl	800b1a0 <HAL_I2C_Master_Transmit>
}
 8007558:	bf00      	nop
 800755a:	3710      	adds	r7, #16
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}

08007560 <PCA9635_SetAllNum>:

void PCA9635_SetAllNum(I2C_HandleTypeDef* hi2c, uint16_t addr, uint32_t values)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b088      	sub	sp, #32
 8007564:	af02      	add	r7, sp, #8
 8007566:	60f8      	str	r0, [r7, #12]
 8007568:	460b      	mov	r3, r1
 800756a:	607a      	str	r2, [r7, #4]
 800756c:	817b      	strh	r3, [r7, #10]
  uint8_t writeVals[5];
  writeVals[0] = (PCA9635_REG_LEDOUT_BASE | PCA9635_REG_AI_ALL);
 800756e:	2394      	movs	r3, #148	; 0x94
 8007570:	743b      	strb	r3, [r7, #16]
  writeVals[1] = values & 0xFF;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	b2db      	uxtb	r3, r3
 8007576:	747b      	strb	r3, [r7, #17]
  writeVals[2] = (values >> 8) ;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	0a1b      	lsrs	r3, r3, #8
 800757c:	b2db      	uxtb	r3, r3
 800757e:	74bb      	strb	r3, [r7, #18]
  writeVals[3] = (values >> 16);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	0c1b      	lsrs	r3, r3, #16
 8007584:	b2db      	uxtb	r3, r3
 8007586:	74fb      	strb	r3, [r7, #19]
  writeVals[4] = (values >> 24);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	0e1b      	lsrs	r3, r3, #24
 800758c:	b2db      	uxtb	r3, r3
 800758e:	753b      	strb	r3, [r7, #20]
  HAL_I2C_Master_Transmit(hi2c, addr << 1, writeVals, 5, HAL_MAX_DELAY);
 8007590:	897b      	ldrh	r3, [r7, #10]
 8007592:	005b      	lsls	r3, r3, #1
 8007594:	b299      	uxth	r1, r3
 8007596:	f107 0210 	add.w	r2, r7, #16
 800759a:	f04f 33ff 	mov.w	r3, #4294967295
 800759e:	9300      	str	r3, [sp, #0]
 80075a0:	2305      	movs	r3, #5
 80075a2:	68f8      	ldr	r0, [r7, #12]
 80075a4:	f003 fdfc 	bl	800b1a0 <HAL_I2C_Master_Transmit>
}
 80075a8:	bf00      	nop
 80075aa:	3718      	adds	r7, #24
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}

080075b0 <PCA9635_SetAll>:

void PCA9635_SetAll(I2C_HandleTypeDef* hi2c, uint16_t addr, PCA9635_LEDOnState_t state[16])
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b088      	sub	sp, #32
 80075b4:	af02      	add	r7, sp, #8
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	460b      	mov	r3, r1
 80075ba:	607a      	str	r2, [r7, #4]
 80075bc:	817b      	strh	r3, [r7, #10]
  uint8_t writeVals[5];
  writeVals[0] = (PCA9635_REG_LEDOUT_BASE | PCA9635_REG_AI_ALL);
 80075be:	2394      	movs	r3, #148	; 0x94
 80075c0:	743b      	strb	r3, [r7, #16]
  writeVals[1] = state[0] + (state[1] << 2) + (state[2] << 4) + (state[3] << 6);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	781a      	ldrb	r2, [r3, #0]
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	3301      	adds	r3, #1
 80075ca:	781b      	ldrb	r3, [r3, #0]
 80075cc:	009b      	lsls	r3, r3, #2
 80075ce:	b2db      	uxtb	r3, r3
 80075d0:	4413      	add	r3, r2
 80075d2:	b2da      	uxtb	r2, r3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	3302      	adds	r3, #2
 80075d8:	781b      	ldrb	r3, [r3, #0]
 80075da:	011b      	lsls	r3, r3, #4
 80075dc:	b2db      	uxtb	r3, r3
 80075de:	4413      	add	r3, r2
 80075e0:	b2da      	uxtb	r2, r3
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	3303      	adds	r3, #3
 80075e6:	781b      	ldrb	r3, [r3, #0]
 80075e8:	019b      	lsls	r3, r3, #6
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	4413      	add	r3, r2
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	747b      	strb	r3, [r7, #17]
  writeVals[2] = state[4] + (state[5] << 2) + (state[6] << 4) + (state[7] << 6);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	3304      	adds	r3, #4
 80075f6:	781a      	ldrb	r2, [r3, #0]
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	3305      	adds	r3, #5
 80075fc:	781b      	ldrb	r3, [r3, #0]
 80075fe:	009b      	lsls	r3, r3, #2
 8007600:	b2db      	uxtb	r3, r3
 8007602:	4413      	add	r3, r2
 8007604:	b2da      	uxtb	r2, r3
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	3306      	adds	r3, #6
 800760a:	781b      	ldrb	r3, [r3, #0]
 800760c:	011b      	lsls	r3, r3, #4
 800760e:	b2db      	uxtb	r3, r3
 8007610:	4413      	add	r3, r2
 8007612:	b2da      	uxtb	r2, r3
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	3307      	adds	r3, #7
 8007618:	781b      	ldrb	r3, [r3, #0]
 800761a:	019b      	lsls	r3, r3, #6
 800761c:	b2db      	uxtb	r3, r3
 800761e:	4413      	add	r3, r2
 8007620:	b2db      	uxtb	r3, r3
 8007622:	74bb      	strb	r3, [r7, #18]
  writeVals[3] = state[8] + (state[9] << 2) + (state[10] << 4) + (state[11] << 6);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	3308      	adds	r3, #8
 8007628:	781a      	ldrb	r2, [r3, #0]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	3309      	adds	r3, #9
 800762e:	781b      	ldrb	r3, [r3, #0]
 8007630:	009b      	lsls	r3, r3, #2
 8007632:	b2db      	uxtb	r3, r3
 8007634:	4413      	add	r3, r2
 8007636:	b2da      	uxtb	r2, r3
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	330a      	adds	r3, #10
 800763c:	781b      	ldrb	r3, [r3, #0]
 800763e:	011b      	lsls	r3, r3, #4
 8007640:	b2db      	uxtb	r3, r3
 8007642:	4413      	add	r3, r2
 8007644:	b2da      	uxtb	r2, r3
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	330b      	adds	r3, #11
 800764a:	781b      	ldrb	r3, [r3, #0]
 800764c:	019b      	lsls	r3, r3, #6
 800764e:	b2db      	uxtb	r3, r3
 8007650:	4413      	add	r3, r2
 8007652:	b2db      	uxtb	r3, r3
 8007654:	74fb      	strb	r3, [r7, #19]
  writeVals[4] = state[12] + (state[13] << 2) + (state[14] << 4) + (state[15] << 6);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	330c      	adds	r3, #12
 800765a:	781a      	ldrb	r2, [r3, #0]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	330d      	adds	r3, #13
 8007660:	781b      	ldrb	r3, [r3, #0]
 8007662:	009b      	lsls	r3, r3, #2
 8007664:	b2db      	uxtb	r3, r3
 8007666:	4413      	add	r3, r2
 8007668:	b2da      	uxtb	r2, r3
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	330e      	adds	r3, #14
 800766e:	781b      	ldrb	r3, [r3, #0]
 8007670:	011b      	lsls	r3, r3, #4
 8007672:	b2db      	uxtb	r3, r3
 8007674:	4413      	add	r3, r2
 8007676:	b2da      	uxtb	r2, r3
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	330f      	adds	r3, #15
 800767c:	781b      	ldrb	r3, [r3, #0]
 800767e:	019b      	lsls	r3, r3, #6
 8007680:	b2db      	uxtb	r3, r3
 8007682:	4413      	add	r3, r2
 8007684:	b2db      	uxtb	r3, r3
 8007686:	753b      	strb	r3, [r7, #20]
  HAL_I2C_Master_Transmit(hi2c, addr << 1, writeVals, 5, HAL_MAX_DELAY);
 8007688:	897b      	ldrh	r3, [r7, #10]
 800768a:	005b      	lsls	r3, r3, #1
 800768c:	b299      	uxth	r1, r3
 800768e:	f107 0210 	add.w	r2, r7, #16
 8007692:	f04f 33ff 	mov.w	r3, #4294967295
 8007696:	9300      	str	r3, [sp, #0]
 8007698:	2305      	movs	r3, #5
 800769a:	68f8      	ldr	r0, [r7, #12]
 800769c:	f003 fd80 	bl	800b1a0 <HAL_I2C_Master_Transmit>
}
 80076a0:	bf00      	nop
 80076a2:	3718      	adds	r7, #24
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <PCAL9554B_WriteReg8>:
 */

#include "pcal9554b.h"

void PCAL9554B_WriteReg8(I2C_HandleTypeDef* hi2c, uint16_t addr, uint8_t reg, uint8_t val)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b086      	sub	sp, #24
 80076ac:	af02      	add	r7, sp, #8
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	4608      	mov	r0, r1
 80076b2:	4611      	mov	r1, r2
 80076b4:	461a      	mov	r2, r3
 80076b6:	4603      	mov	r3, r0
 80076b8:	807b      	strh	r3, [r7, #2]
 80076ba:	460b      	mov	r3, r1
 80076bc:	707b      	strb	r3, [r7, #1]
 80076be:	4613      	mov	r3, r2
 80076c0:	703b      	strb	r3, [r7, #0]
  uint8_t writeVals[2];

  writeVals[0] = reg;
 80076c2:	787b      	ldrb	r3, [r7, #1]
 80076c4:	733b      	strb	r3, [r7, #12]
  writeVals[1] = val;
 80076c6:	783b      	ldrb	r3, [r7, #0]
 80076c8:	737b      	strb	r3, [r7, #13]
  HAL_I2C_Master_Transmit(hi2c, addr << 1, writeVals, 2, HAL_MAX_DELAY);
 80076ca:	887b      	ldrh	r3, [r7, #2]
 80076cc:	005b      	lsls	r3, r3, #1
 80076ce:	b299      	uxth	r1, r3
 80076d0:	f107 020c 	add.w	r2, r7, #12
 80076d4:	f04f 33ff 	mov.w	r3, #4294967295
 80076d8:	9300      	str	r3, [sp, #0]
 80076da:	2302      	movs	r3, #2
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	f003 fd5f 	bl	800b1a0 <HAL_I2C_Master_Transmit>
}
 80076e2:	bf00      	nop
 80076e4:	3710      	adds	r7, #16
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}

080076ea <PCAL9554B_ReadReg8>:

uint8_t PCAL9554B_ReadReg8(I2C_HandleTypeDef* hi2c, uint16_t addr, uint8_t reg)
{
 80076ea:	b580      	push	{r7, lr}
 80076ec:	b086      	sub	sp, #24
 80076ee:	af02      	add	r7, sp, #8
 80076f0:	6078      	str	r0, [r7, #4]
 80076f2:	460b      	mov	r3, r1
 80076f4:	807b      	strh	r3, [r7, #2]
 80076f6:	4613      	mov	r3, r2
 80076f8:	707b      	strb	r3, [r7, #1]
  uint8_t writeVals[1];
  uint8_t readVals[1];

  uint8_t val = 0xFF;
 80076fa:	23ff      	movs	r3, #255	; 0xff
 80076fc:	73fb      	strb	r3, [r7, #15]

  writeVals[0] = reg;
 80076fe:	787b      	ldrb	r3, [r7, #1]
 8007700:	733b      	strb	r3, [r7, #12]
  HAL_I2C_Master_Transmit(hi2c, addr << 1, writeVals, 1, HAL_MAX_DELAY);
 8007702:	887b      	ldrh	r3, [r7, #2]
 8007704:	005b      	lsls	r3, r3, #1
 8007706:	b299      	uxth	r1, r3
 8007708:	f107 020c 	add.w	r2, r7, #12
 800770c:	f04f 33ff 	mov.w	r3, #4294967295
 8007710:	9300      	str	r3, [sp, #0]
 8007712:	2301      	movs	r3, #1
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	f003 fd43 	bl	800b1a0 <HAL_I2C_Master_Transmit>

  HAL_I2C_Master_Receive(hi2c, addr << 1, readVals, 1, HAL_MAX_DELAY);
 800771a:	887b      	ldrh	r3, [r7, #2]
 800771c:	005b      	lsls	r3, r3, #1
 800771e:	b299      	uxth	r1, r3
 8007720:	f107 0208 	add.w	r2, r7, #8
 8007724:	f04f 33ff 	mov.w	r3, #4294967295
 8007728:	9300      	str	r3, [sp, #0]
 800772a:	2301      	movs	r3, #1
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	f003 fe2b 	bl	800b388 <HAL_I2C_Master_Receive>

  val = readVals[0];
 8007732:	7a3b      	ldrb	r3, [r7, #8]
 8007734:	73fb      	strb	r3, [r7, #15]

  return val;
 8007736:	7bfb      	ldrb	r3, [r7, #15]
}
 8007738:	4618      	mov	r0, r3
 800773a:	3710      	adds	r7, #16
 800773c:	46bd      	mov	sp, r7
 800773e:	bd80      	pop	{r7, pc}

08007740 <TurningOff>:

#include "profet.h"

//Transient state
static void TurningOff(volatile ProfetTypeDef *profet)
{
 8007740:	b480      	push	{r7}
 8007742:	b083      	sub	sp, #12
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  *profet->nIN_Port &= ~profet->nIN_Pin;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	899b      	ldrh	r3, [r3, #12]
 800774c:	b29b      	uxth	r3, r3
 800774e:	43da      	mvns	r2, r3
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	8819      	ldrh	r1, [r3, #0]
 8007756:	b209      	sxth	r1, r1
 8007758:	b212      	sxth	r2, r2
 800775a:	400a      	ands	r2, r1
 800775c:	b212      	sxth	r2, r2
 800775e:	b292      	uxth	r2, r2
 8007760:	801a      	strh	r2, [r3, #0]
  profet->eState = OFF;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2200      	movs	r2, #0
 8007766:	705a      	strb	r2, [r3, #1]
}
 8007768:	bf00      	nop
 800776a:	370c      	adds	r7, #12
 800776c:	46bd      	mov	sp, r7
 800776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007772:	4770      	bx	lr

08007774 <Off>:

static void Off(volatile ProfetTypeDef *profet)
{
 8007774:	b480      	push	{r7}
 8007776:	b083      	sub	sp, #12
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  profet->cState = 'O';
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	224f      	movs	r2, #79	; 0x4f
 8007780:	70da      	strb	r2, [r3, #3]

  //Short circuit to battery check
  //TODO: Collapsing field will trigger this
  if (profet->nIL > 0.1) {
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    //profet->eState = SHORT_CIRCUITING;
  }

  //Check for turn on
  if (profet->eReqState == ON) {
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	789b      	ldrb	r3, [r3, #2]
 800778a:	b2db      	uxtb	r3, r3
 800778c:	2b01      	cmp	r3, #1
 800778e:	d102      	bne.n	8007796 <Off+0x22>
    profet->eState = TURNING_ON;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2208      	movs	r2, #8
 8007794:	705a      	strb	r2, [r3, #1]
  }
}
 8007796:	bf00      	nop
 8007798:	370c      	adds	r7, #12
 800779a:	46bd      	mov	sp, r7
 800779c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a0:	4770      	bx	lr

080077a2 <InRushing>:

//Transient state
static void InRushing(volatile ProfetTypeDef *profet)
{
 80077a2:	b580      	push	{r7, lr}
 80077a4:	b082      	sub	sp, #8
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	6078      	str	r0, [r7, #4]
  *profet->nIN_Port |= profet->nIN_Pin;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	899b      	ldrh	r3, [r3, #12]
 80077ae:	b299      	uxth	r1, r3
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	881a      	ldrh	r2, [r3, #0]
 80077b6:	430a      	orrs	r2, r1
 80077b8:	b292      	uxth	r2, r2
 80077ba:	801a      	strh	r2, [r3, #0]
  profet->nIL_On_Time = HAL_GetTick();
 80077bc:	f001 f8ce 	bl	800895c <HAL_GetTick>
 80077c0:	4602      	mov	r2, r0
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	625a      	str	r2, [r3, #36]	; 0x24
  profet->eState  = IN_RUSH;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2202      	movs	r2, #2
 80077ca:	705a      	strb	r2, [r3, #1]
}
 80077cc:	bf00      	nop
 80077ce:	3708      	adds	r7, #8
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}

080077d4 <InRush>:

static void InRush(volatile ProfetTypeDef *profet)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b082      	sub	sp, #8
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  if (profet->nIL > profet->nIL_InRush_Limit) {
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077e0:	b29a      	uxth	r2, r3
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	8bdb      	ldrh	r3, [r3, #30]
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	429a      	cmp	r2, r3
 80077ea:	d902      	bls.n	80077f2 <InRush+0x1e>
    profet->eState = OVERCURRENTING;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	220b      	movs	r2, #11
 80077f0:	705a      	strb	r2, [r3, #1]
  }
  if((HAL_GetTick() - profet->nIL_On_Time) > profet->nIL_InRush_Time){
 80077f2:	f001 f8b3 	bl	800895c <HAL_GetTick>
 80077f6:	4602      	mov	r2, r0
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077fc:	1ad3      	subs	r3, r2, r3
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	8c12      	ldrh	r2, [r2, #32]
 8007802:	b292      	uxth	r2, r2
 8007804:	4293      	cmp	r3, r2
 8007806:	d902      	bls.n	800780e <InRush+0x3a>
    profet->eState = TURNING_ON;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2208      	movs	r2, #8
 800780c:	705a      	strb	r2, [r3, #1]
  }
  //Check for turn off
  if (profet->eReqState == OFF) {
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	789b      	ldrb	r3, [r3, #2]
 8007812:	b2db      	uxtb	r3, r3
 8007814:	2b00      	cmp	r3, #0
 8007816:	d102      	bne.n	800781e <InRush+0x4a>
    profet->eState = TURNING_OFF;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2207      	movs	r2, #7
 800781c:	705a      	strb	r2, [r3, #1]
  }
}
 800781e:	bf00      	nop
 8007820:	3708      	adds	r7, #8
 8007822:	46bd      	mov	sp, r7
 8007824:	bd80      	pop	{r7, pc}

08007826 <TurningOn>:

//Transient state
static void TurningOn(volatile ProfetTypeDef *profet)
{
 8007826:	b480      	push	{r7}
 8007828:	b083      	sub	sp, #12
 800782a:	af00      	add	r7, sp, #0
 800782c:	6078      	str	r0, [r7, #4]
  *profet->nIN_Port |= profet->nIN_Pin;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	899b      	ldrh	r3, [r3, #12]
 8007832:	b299      	uxth	r1, r3
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	881a      	ldrh	r2, [r3, #0]
 800783a:	430a      	orrs	r2, r1
 800783c:	b292      	uxth	r2, r2
 800783e:	801a      	strh	r2, [r3, #0]
  profet->eState = ON;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2201      	movs	r2, #1
 8007844:	705a      	strb	r2, [r3, #1]
}
 8007846:	bf00      	nop
 8007848:	370c      	adds	r7, #12
 800784a:	46bd      	mov	sp, r7
 800784c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007850:	4770      	bx	lr

08007852 <On>:

static void On(volatile ProfetTypeDef *profet)
{
 8007852:	b590      	push	{r4, r7, lr}
 8007854:	b083      	sub	sp, #12
 8007856:	af00      	add	r7, sp, #0
 8007858:	6078      	str	r0, [r7, #4]
  profet->cState = '|';
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	227c      	movs	r2, #124	; 0x7c
 800785e:	70da      	strb	r2, [r3, #3]

  //TODO: Dead short vs open load
  //Dead short will register no current
  //How to differentiate between open load?
  if (profet->nIL == 0) {
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
  }

  //Check for fault (device overcurrent/overtemp/short)
  //IL will be very high
  //TODO: Calculate value from datasheet
  if (profet->nIS_Avg > 30000) {
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	8adb      	ldrh	r3, [r3, #22]
 8007868:	b29b      	uxth	r3, r3
 800786a:	f247 5230 	movw	r2, #30000	; 0x7530
 800786e:	4293      	cmp	r3, r2
 8007870:	d902      	bls.n	8007878 <On+0x26>
    profet->eState = FAULTING;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	220c      	movs	r2, #12
 8007876:	705a      	strb	r2, [r3, #1]
  }

  //Check for turn off
  if (profet->eReqState == OFF) {
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	789b      	ldrb	r3, [r3, #2]
 800787c:	b2db      	uxtb	r3, r3
 800787e:	2b00      	cmp	r3, #0
 8007880:	d102      	bne.n	8007888 <On+0x36>
    profet->eState = TURNING_OFF;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2207      	movs	r2, #7
 8007886:	705a      	strb	r2, [r3, #1]
  }

  if ((profet->nIL > profet->nIL_Limit) && (profet->nOC_Detected == 0)){
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800788c:	b29a      	uxth	r2, r3
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	8b9b      	ldrh	r3, [r3, #28]
 8007892:	b29b      	uxth	r3, r3
 8007894:	429a      	cmp	r2, r3
 8007896:	d90e      	bls.n	80078b6 <On+0x64>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800789e:	b2db      	uxtb	r3, r3
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d108      	bne.n	80078b6 <On+0x64>
    profet->nIL_On_Time = HAL_GetTick();
 80078a4:	f001 f85a 	bl	800895c <HAL_GetTick>
 80078a8:	4602      	mov	r2, r0
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	625a      	str	r2, [r3, #36]	; 0x24
    profet->nOC_Detected = 1;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2201      	movs	r2, #1
 80078b2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  }

  if ((profet->nIL < profet->nIL_Limit) && (profet->nOC_Detected > 0)){
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078ba:	b29a      	uxth	r2, r3
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	8b9b      	ldrh	r3, [r3, #28]
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d209      	bcs.n	80078da <On+0x88>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80078cc:	b2db      	uxtb	r3, r3
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d003      	beq.n	80078da <On+0x88>
    profet->nOC_Detected = 0;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2200      	movs	r2, #0
 80078d6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  }

  if(profet->nOC_Detected > 0){
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80078e0:	b2db      	uxtb	r3, r3
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d017      	beq.n	8007916 <On+0xc4>
    if((HAL_GetTick() - profet->nIL_On_Time) > GetTripTime(profet->eModel, profet->nIL, profet->nIL_Limit)){
 80078e6:	f001 f839 	bl	800895c <HAL_GetTick>
 80078ea:	4602      	mov	r2, r0
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078f0:	1ad4      	subs	r4, r2, r3
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	781b      	ldrb	r3, [r3, #0]
 80078f6:	b2d8      	uxtb	r0, r3
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078fc:	b299      	uxth	r1, r3
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	8b9b      	ldrh	r3, [r3, #28]
 8007902:	b29b      	uxth	r3, r3
 8007904:	461a      	mov	r2, r3
 8007906:	f000 f9b1 	bl	8007c6c <GetTripTime>
 800790a:	4603      	mov	r3, r0
 800790c:	429c      	cmp	r4, r3
 800790e:	d902      	bls.n	8007916 <On+0xc4>
      profet->eState = OVERCURRENTING;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	220b      	movs	r2, #11
 8007914:	705a      	strb	r2, [r3, #1]
    }
  }
}
 8007916:	bf00      	nop
 8007918:	370c      	adds	r7, #12
 800791a:	46bd      	mov	sp, r7
 800791c:	bd90      	pop	{r4, r7, pc}

0800791e <Overcurrenting>:

//Transient state
static void Overcurrenting(volatile ProfetTypeDef *profet)
{
 800791e:	b580      	push	{r7, lr}
 8007920:	b082      	sub	sp, #8
 8007922:	af00      	add	r7, sp, #0
 8007924:	6078      	str	r0, [r7, #4]
  profet->nValStore = profet->nIL;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800792a:	b29a      	uxth	r2, r3
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	859a      	strh	r2, [r3, #44]	; 0x2c
  *profet->nIN_Port &= ~profet->nIN_Pin;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	899b      	ldrh	r3, [r3, #12]
 8007934:	b29b      	uxth	r3, r3
 8007936:	43da      	mvns	r2, r3
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	689b      	ldr	r3, [r3, #8]
 800793c:	8819      	ldrh	r1, [r3, #0]
 800793e:	b209      	sxth	r1, r1
 8007940:	b212      	sxth	r2, r2
 8007942:	400a      	ands	r2, r1
 8007944:	b212      	sxth	r2, r2
 8007946:	b292      	uxth	r2, r2
 8007948:	801a      	strh	r2, [r3, #0]
  profet->nOC_TriggerTime = HAL_GetTick();
 800794a:	f001 f807 	bl	800895c <HAL_GetTick>
 800794e:	4602      	mov	r2, r0
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	635a      	str	r2, [r3, #52]	; 0x34
  profet->nOC_ResetCount++;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800795a:	b2db      	uxtb	r3, r3
 800795c:	3301      	adds	r3, #1
 800795e:	b2da      	uxtb	r2, r3
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  profet->eState = OVERCURRENT;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2204      	movs	r2, #4
 800796a:	705a      	strb	r2, [r3, #1]
}
 800796c:	bf00      	nop
 800796e:	3708      	adds	r7, #8
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}

08007974 <Overcurrent>:

static void Overcurrent(volatile ProfetTypeDef *profet)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b082      	sub	sp, #8
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
  profet->cState = 'C';
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2243      	movs	r2, #67	; 0x43
 8007980:	70da      	strb	r2, [r3, #3]
  *profet->nIN_Port &= ~profet->nIN_Pin;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	899b      	ldrh	r3, [r3, #12]
 8007986:	b29b      	uxth	r3, r3
 8007988:	43da      	mvns	r2, r3
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	689b      	ldr	r3, [r3, #8]
 800798e:	8819      	ldrh	r1, [r3, #0]
 8007990:	b209      	sxth	r1, r1
 8007992:	b212      	sxth	r2, r2
 8007994:	400a      	ands	r2, r1
 8007996:	b212      	sxth	r2, r2
 8007998:	b292      	uxth	r2, r2
 800799a:	801a      	strh	r2, [r3, #0]
  if(profet->nOC_ResetCount <= profet->nOC_ResetLimit){
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80079a2:	b2da      	uxtb	r2, r3
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	429a      	cmp	r2, r3
 80079ae:	d80e      	bhi.n	80079ce <Overcurrent+0x5a>
    if((HAL_GetTick() - profet->nOC_TriggerTime) > profet->nOC_ResetTime){
 80079b0:	f000 ffd4 	bl	800895c <HAL_GetTick>
 80079b4:	4602      	mov	r2, r0
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079ba:	1ad3      	subs	r3, r2, r3
 80079bc:	687a      	ldr	r2, [r7, #4]
 80079be:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 80079c0:	b292      	uxth	r2, r2
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d906      	bls.n	80079d4 <Overcurrent+0x60>
      profet->eState = IN_RUSHING;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2209      	movs	r2, #9
 80079ca:	705a      	strb	r2, [r3, #1]
 80079cc:	e002      	b.n	80079d4 <Overcurrent+0x60>
    }
  }
  else{
    profet->eState = SUSPENDING;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	220d      	movs	r2, #13
 80079d2:	705a      	strb	r2, [r3, #1]
  }

  //Check for turn off
  if (profet->eReqState == OFF) {
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	789b      	ldrb	r3, [r3, #2]
 80079d8:	b2db      	uxtb	r3, r3
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d106      	bne.n	80079ec <Overcurrent+0x78>
    profet->nOC_ResetCount = 0;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2200      	movs	r2, #0
 80079e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    profet->eState = TURNING_OFF;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2207      	movs	r2, #7
 80079ea:	705a      	strb	r2, [r3, #1]
  }
}
 80079ec:	bf00      	nop
 80079ee:	3708      	adds	r7, #8
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}

080079f4 <ShortCircuiting>:

//Transient state
static void ShortCircuiting(volatile ProfetTypeDef *profet)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b083      	sub	sp, #12
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
  profet->nValStore = profet->nIL;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a00:	b29a      	uxth	r2, r3
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	859a      	strh	r2, [r3, #44]	; 0x2c
  profet->eState = SHORT_CIRCUIT;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2203      	movs	r2, #3
 8007a0a:	705a      	strb	r2, [r3, #1]
}
 8007a0c:	bf00      	nop
 8007a0e:	370c      	adds	r7, #12
 8007a10:	46bd      	mov	sp, r7
 8007a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a16:	4770      	bx	lr

08007a18 <ShortCircuit>:

static void ShortCircuit(volatile ProfetTypeDef *profet)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b083      	sub	sp, #12
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  profet->cState = 'S';
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2253      	movs	r2, #83	; 0x53
 8007a24:	70da      	strb	r2, [r3, #3]
  *profet->nIN_Port &= ~profet->nIN_Pin;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	899b      	ldrh	r3, [r3, #12]
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	43da      	mvns	r2, r3
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	689b      	ldr	r3, [r3, #8]
 8007a32:	8819      	ldrh	r1, [r3, #0]
 8007a34:	b209      	sxth	r1, r1
 8007a36:	b212      	sxth	r2, r2
 8007a38:	400a      	ands	r2, r1
 8007a3a:	b212      	sxth	r2, r2
 8007a3c:	b292      	uxth	r2, r2
 8007a3e:	801a      	strh	r2, [r3, #0]
}
 8007a40:	bf00      	nop
 8007a42:	370c      	adds	r7, #12
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr

08007a4c <Suspending>:

//Transient state
static void Suspending(volatile ProfetTypeDef *profet)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b083      	sub	sp, #12
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  *profet->nIN_Port &= ~profet->nIN_Pin;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	899b      	ldrh	r3, [r3, #12]
 8007a58:	b29b      	uxth	r3, r3
 8007a5a:	43da      	mvns	r2, r3
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	689b      	ldr	r3, [r3, #8]
 8007a60:	8819      	ldrh	r1, [r3, #0]
 8007a62:	b209      	sxth	r1, r1
 8007a64:	b212      	sxth	r2, r2
 8007a66:	400a      	ands	r2, r1
 8007a68:	b212      	sxth	r2, r2
 8007a6a:	b292      	uxth	r2, r2
 8007a6c:	801a      	strh	r2, [r3, #0]
  profet->eState = SUSPENDED;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2206      	movs	r2, #6
 8007a72:	705a      	strb	r2, [r3, #1]
}
 8007a74:	bf00      	nop
 8007a76:	370c      	adds	r7, #12
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr

08007a80 <Suspended>:

static void Suspended(volatile ProfetTypeDef *profet)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b083      	sub	sp, #12
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  profet->cState = 'X';
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2258      	movs	r2, #88	; 0x58
 8007a8c:	70da      	strb	r2, [r3, #3]
  //TODO: replace with a reset
  if (profet->eReqState == OFF){
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	789b      	ldrb	r3, [r3, #2]
 8007a92:	b2db      	uxtb	r3, r3
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d106      	bne.n	8007aa6 <Suspended+0x26>
    profet->nOC_ResetCount = 0;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    profet->eState = TURNING_OFF;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2207      	movs	r2, #7
 8007aa4:	705a      	strb	r2, [r3, #1]
  }
}
 8007aa6:	bf00      	nop
 8007aa8:	370c      	adds	r7, #12
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr

08007ab2 <Faulting>:

//Transient state
static void Faulting(volatile ProfetTypeDef *profet)
{
 8007ab2:	b480      	push	{r7}
 8007ab4:	b083      	sub	sp, #12
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	6078      	str	r0, [r7, #4]
  *profet->nIN_Port &= ~profet->nIN_Pin;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	899b      	ldrh	r3, [r3, #12]
 8007abe:	b29b      	uxth	r3, r3
 8007ac0:	43da      	mvns	r2, r3
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	689b      	ldr	r3, [r3, #8]
 8007ac6:	8819      	ldrh	r1, [r3, #0]
 8007ac8:	b209      	sxth	r1, r1
 8007aca:	b212      	sxth	r2, r2
 8007acc:	400a      	ands	r2, r1
 8007ace:	b212      	sxth	r2, r2
 8007ad0:	b292      	uxth	r2, r2
 8007ad2:	801a      	strh	r2, [r3, #0]
  profet->eState = FAULT;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2205      	movs	r2, #5
 8007ad8:	705a      	strb	r2, [r3, #1]
}
 8007ada:	bf00      	nop
 8007adc:	370c      	adds	r7, #12
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae4:	4770      	bx	lr

08007ae6 <Fault>:

static void Fault(volatile ProfetTypeDef *profet)
{
 8007ae6:	b480      	push	{r7}
 8007ae8:	b083      	sub	sp, #12
 8007aea:	af00      	add	r7, sp, #0
 8007aec:	6078      	str	r0, [r7, #4]
  profet->cState = 'F';
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2246      	movs	r2, #70	; 0x46
 8007af2:	70da      	strb	r2, [r3, #3]
  *profet->nIN_Port &= ~profet->nIN_Pin;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	899b      	ldrh	r3, [r3, #12]
 8007af8:	b29b      	uxth	r3, r3
 8007afa:	43da      	mvns	r2, r3
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	689b      	ldr	r3, [r3, #8]
 8007b00:	8819      	ldrh	r1, [r3, #0]
 8007b02:	b209      	sxth	r1, r1
 8007b04:	b212      	sxth	r2, r2
 8007b06:	400a      	ands	r2, r1
 8007b08:	b212      	sxth	r2, r2
 8007b0a:	b292      	uxth	r2, r2
 8007b0c:	801a      	strh	r2, [r3, #0]
}
 8007b0e:	bf00      	nop
 8007b10:	370c      	adds	r7, #12
 8007b12:	46bd      	mov	sp, r7
 8007b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b18:	4770      	bx	lr
	...

08007b1c <Profet_SM>:

void Profet_SM(volatile ProfetTypeDef *profet) {
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b082      	sub	sp, #8
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]

  switch (profet->eState) {
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	785b      	ldrb	r3, [r3, #1]
 8007b28:	b2db      	uxtb	r3, r3
 8007b2a:	2b0d      	cmp	r3, #13
 8007b2c:	d856      	bhi.n	8007bdc <Profet_SM+0xc0>
 8007b2e:	a201      	add	r2, pc, #4	; (adr r2, 8007b34 <Profet_SM+0x18>)
 8007b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b34:	08007b75 	.word	0x08007b75
 8007b38:	08007b95 	.word	0x08007b95
 8007b3c:	08007b85 	.word	0x08007b85
 8007b40:	08007ba5 	.word	0x08007ba5
 8007b44:	08007bb5 	.word	0x08007bb5
 8007b48:	08007bc5 	.word	0x08007bc5
 8007b4c:	08007bd5 	.word	0x08007bd5
 8007b50:	08007b6d 	.word	0x08007b6d
 8007b54:	08007b8d 	.word	0x08007b8d
 8007b58:	08007b7d 	.word	0x08007b7d
 8007b5c:	08007b9d 	.word	0x08007b9d
 8007b60:	08007bad 	.word	0x08007bad
 8007b64:	08007bbd 	.word	0x08007bbd
 8007b68:	08007bcd 	.word	0x08007bcd
  case TURNING_OFF:
    TurningOff(profet);
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	f7ff fde7 	bl	8007740 <TurningOff>
    break;
 8007b72:	e033      	b.n	8007bdc <Profet_SM+0xc0>

  case OFF:
    Off(profet);
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f7ff fdfd 	bl	8007774 <Off>
    break;
 8007b7a:	e02f      	b.n	8007bdc <Profet_SM+0xc0>

  case IN_RUSHING:
    InRushing(profet);
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f7ff fe10 	bl	80077a2 <InRushing>
    break;
 8007b82:	e02b      	b.n	8007bdc <Profet_SM+0xc0>

  case IN_RUSH:
    InRush(profet);
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f7ff fe25 	bl	80077d4 <InRush>
    break;
 8007b8a:	e027      	b.n	8007bdc <Profet_SM+0xc0>

  case TURNING_ON:
    TurningOn(profet);
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f7ff fe4a 	bl	8007826 <TurningOn>
    break;
 8007b92:	e023      	b.n	8007bdc <Profet_SM+0xc0>

  case ON:
    On(profet);
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f7ff fe5c 	bl	8007852 <On>
    break;
 8007b9a:	e01f      	b.n	8007bdc <Profet_SM+0xc0>

  case SHORT_CIRCUITING:
    ShortCircuiting(profet);
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	f7ff ff29 	bl	80079f4 <ShortCircuiting>
    break;
 8007ba2:	e01b      	b.n	8007bdc <Profet_SM+0xc0>

  case SHORT_CIRCUIT:
    ShortCircuit(profet);
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f7ff ff37 	bl	8007a18 <ShortCircuit>
    break;
 8007baa:	e017      	b.n	8007bdc <Profet_SM+0xc0>

  case OVERCURRENTING:
    Overcurrenting(profet);
 8007bac:	6878      	ldr	r0, [r7, #4]
 8007bae:	f7ff feb6 	bl	800791e <Overcurrenting>
    break;
 8007bb2:	e013      	b.n	8007bdc <Profet_SM+0xc0>

  case OVERCURRENT:
    Overcurrent(profet);
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f7ff fedd 	bl	8007974 <Overcurrent>
    break;
 8007bba:	e00f      	b.n	8007bdc <Profet_SM+0xc0>

  case FAULTING:
    Faulting(profet);
 8007bbc:	6878      	ldr	r0, [r7, #4]
 8007bbe:	f7ff ff78 	bl	8007ab2 <Faulting>
    break;
 8007bc2:	e00b      	b.n	8007bdc <Profet_SM+0xc0>

  case FAULT:
    Fault(profet);
 8007bc4:	6878      	ldr	r0, [r7, #4]
 8007bc6:	f7ff ff8e 	bl	8007ae6 <Fault>
    break;
 8007bca:	e007      	b.n	8007bdc <Profet_SM+0xc0>

  case SUSPENDING:
    Suspending(profet);
 8007bcc:	6878      	ldr	r0, [r7, #4]
 8007bce:	f7ff ff3d 	bl	8007a4c <Suspending>
    break;
 8007bd2:	e003      	b.n	8007bdc <Profet_SM+0xc0>

  case SUSPENDED:
    Suspended(profet);
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f7ff ff53 	bl	8007a80 <Suspended>
    break;
 8007bda:	bf00      	nop

  }
}
 8007bdc:	bf00      	nop
 8007bde:	3708      	adds	r7, #8
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}

08007be4 <Profet_UpdateIS>:

void Profet_UpdateIS(volatile ProfetTypeDef *profet, uint16_t newVal)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b082      	sub	sp, #8
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
 8007bec:	460b      	mov	r3, r1
 8007bee:	807b      	strh	r3, [r7, #2]
  //Moving average without array or dividing
  //Store the new val, incase we need a non-filtered val elsewhere
  profet->nIS = newVal;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	887a      	ldrh	r2, [r7, #2]
 8007bf4:	855a      	strh	r2, [r3, #42]	; 0x2a
  //Add new value to old sum
  profet->nIS_Sum += profet->nIS;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bfa:	b29a      	uxth	r2, r3
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	699b      	ldr	r3, [r3, #24]
 8007c00:	441a      	add	r2, r3
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	619a      	str	r2, [r3, #24]
  //Shift sum by 1 which is equal to dividing by 2
  profet->nIS_Avg = profet->nIS_Sum >> 1;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	699b      	ldr	r3, [r3, #24]
 8007c0a:	085b      	lsrs	r3, r3, #1
 8007c0c:	b29a      	uxth	r2, r3
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	82da      	strh	r2, [r3, #22]
  //Remove the average from the sum, otherwise sum always goes up never down
  profet->nIS_Sum -= profet->nIS_Avg;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	8adb      	ldrh	r3, [r3, #22]
 8007c16:	b29a      	uxth	r2, r3
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	699b      	ldr	r3, [r3, #24]
 8007c1c:	1a9a      	subs	r2, r3, r2
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	619a      	str	r2, [r3, #24]

  //Convert IS to IL (actual current)
  profet->nIL = (uint16_t)(((float)profet->nIS_Avg * profet->fKilis) / 100.0);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	8adb      	ldrh	r3, [r3, #22]
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	ee07 3a90 	vmov	s15, r3
 8007c2c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8007c36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c3a:	ee17 0a90 	vmov	r0, s15
 8007c3e:	f7f8 fc2b 	bl	8000498 <__aeabi_f2d>
 8007c42:	f04f 0200 	mov.w	r2, #0
 8007c46:	4b08      	ldr	r3, [pc, #32]	; (8007c68 <Profet_UpdateIS+0x84>)
 8007c48:	f7f8 fda8 	bl	800079c <__aeabi_ddiv>
 8007c4c:	4602      	mov	r2, r0
 8007c4e:	460b      	mov	r3, r1
 8007c50:	4610      	mov	r0, r2
 8007c52:	4619      	mov	r1, r3
 8007c54:	f7f8 fe8a 	bl	800096c <__aeabi_d2uiz>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	b29a      	uxth	r2, r3
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8007c60:	bf00      	nop
 8007c62:	3708      	adds	r7, #8
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bd80      	pop	{r7, pc}
 8007c68:	40590000 	.word	0x40590000

08007c6c <GetTripTime>:

uint32_t GetTripTime(ProfetModelTypeDef eModel, uint16_t nIL, uint16_t nMaxIL)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b086      	sub	sp, #24
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	4603      	mov	r3, r0
 8007c74:	71fb      	strb	r3, [r7, #7]
 8007c76:	460b      	mov	r3, r1
 8007c78:	80bb      	strh	r3, [r7, #4]
 8007c7a:	4613      	mov	r3, r2
 8007c7c:	807b      	strh	r3, [r7, #2]
  //Multiply by 10 to include first decimal point
  // 25A / 5A = 5
  // 5 * 10 = 50 nOCMult
  //Subtract 10 to start at index 0
  // nOCMult = 40
  uint8_t nOCMult = (uint8_t)(((float)nIL / (float)nMaxIL) * 10.0);
 8007c7e:	88bb      	ldrh	r3, [r7, #4]
 8007c80:	ee07 3a90 	vmov	s15, r3
 8007c84:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007c88:	887b      	ldrh	r3, [r7, #2]
 8007c8a:	ee07 3a90 	vmov	s15, r3
 8007c8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c92:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007c96:	ee16 0a90 	vmov	r0, s13
 8007c9a:	f7f8 fbfd 	bl	8000498 <__aeabi_f2d>
 8007c9e:	f04f 0200 	mov.w	r2, #0
 8007ca2:	4b2b      	ldr	r3, [pc, #172]	; (8007d50 <GetTripTime+0xe4>)
 8007ca4:	f7f8 fc50 	bl	8000548 <__aeabi_dmul>
 8007ca8:	4602      	mov	r2, r0
 8007caa:	460b      	mov	r3, r1
 8007cac:	4610      	mov	r0, r2
 8007cae:	4619      	mov	r1, r3
 8007cb0:	f7f8 fe5c 	bl	800096c <__aeabi_d2uiz>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	75fb      	strb	r3, [r7, #23]
  nOCMult -= 10; //Subtract 10 to start at index 0
 8007cb8:	7dfb      	ldrb	r3, [r7, #23]
 8007cba:	3b0a      	subs	r3, #10
 8007cbc:	75fb      	strb	r3, [r7, #23]

  if(nOCMult < 0)
    nOCMult = 0;
  if(nOCMult > 91)
 8007cbe:	7dfb      	ldrb	r3, [r7, #23]
 8007cc0:	2b5b      	cmp	r3, #91	; 0x5b
 8007cc2:	d901      	bls.n	8007cc8 <GetTripTime+0x5c>
    nOCMult = 91;
 8007cc4:	235b      	movs	r3, #91	; 0x5b
 8007cc6:	75fb      	strb	r3, [r7, #23]
      0x0273U,0x0260U,0x024EU,0x023DU,0x022DU,0x021DU,0x020EU,0x0200U,0x01F2U,0x01E5U,0x01D8U,
      0x01CBU,0x01C0U,0x01B4U,0x01A9U,0x019EU,0x0194U,0x018AU,0x0181U,0x0177U,0x016EU,0x0166U,
      0x015DU,0x0155U,0x014EU
  };

  uint16_t nTripTimeRaw = fTripTimeLookupTable[nOCMult];
 8007cc8:	7dfb      	ldrb	r3, [r7, #23]
 8007cca:	4a22      	ldr	r2, [pc, #136]	; (8007d54 <GetTripTime+0xe8>)
 8007ccc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007cd0:	81fb      	strh	r3, [r7, #14]
       0.93,0.94,0.95,0.96,0.97,0.98,0.99,1,1.01,1.02,1.03,1.04,1.05,1.06,1.07,1.08,
       1.09,1.1,1.11,1.12,1.13,1.14,1.15,1.16,1.17,1.18,1.19,1.2,1.21,1.22,1.23,1.24,
       1.25,1.26,1.27,1.28,1.29,1.3,1.31,1.32,1.33,1.34,1.35,1.36,1.37,1.38,1.39,1.40
   };

  uint32_t nTripTime = 0;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	60bb      	str	r3, [r7, #8]
  float fTripTimeMult = 0.0;
 8007cd6:	f04f 0300 	mov.w	r3, #0
 8007cda:	613b      	str	r3, [r7, #16]

  switch(eModel){
 8007cdc:	79fb      	ldrb	r3, [r7, #7]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d005      	beq.n	8007cee <GetTripTime+0x82>
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	db21      	blt.n	8007d2a <GetTripTime+0xbe>
 8007ce6:	3b01      	subs	r3, #1
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d81e      	bhi.n	8007d2a <GetTripTime+0xbe>
 8007cec:	e00e      	b.n	8007d0c <GetTripTime+0xa0>
  case BTS7002_1EPP:
    if(nMaxIL < 200)
 8007cee:	887b      	ldrh	r3, [r7, #2]
 8007cf0:	2bc7      	cmp	r3, #199	; 0xc7
 8007cf2:	d806      	bhi.n	8007d02 <GetTripTime+0x96>
      fTripTimeMult = fTripTimeMult_7002[nMaxIL];
 8007cf4:	887b      	ldrh	r3, [r7, #2]
 8007cf6:	4a18      	ldr	r2, [pc, #96]	; (8007d58 <GetTripTime+0xec>)
 8007cf8:	009b      	lsls	r3, r3, #2
 8007cfa:	4413      	add	r3, r2
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	613b      	str	r3, [r7, #16]
    else
      fTripTimeMult = fTripTimeMult_7002[199];
    break;
 8007d00:	e013      	b.n	8007d2a <GetTripTime+0xbe>
      fTripTimeMult = fTripTimeMult_7002[199];
 8007d02:	4b15      	ldr	r3, [pc, #84]	; (8007d58 <GetTripTime+0xec>)
 8007d04:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 8007d08:	613b      	str	r3, [r7, #16]
    break;
 8007d0a:	e00e      	b.n	8007d2a <GetTripTime+0xbe>

  case BTS7008_2EPA_CH1:
  case BTS7008_2EPA_CH2:
    if(nMaxIL < 80)
 8007d0c:	887b      	ldrh	r3, [r7, #2]
 8007d0e:	2b4f      	cmp	r3, #79	; 0x4f
 8007d10:	d806      	bhi.n	8007d20 <GetTripTime+0xb4>
      fTripTimeMult = fTripTimeMult_7008[nMaxIL];
 8007d12:	887b      	ldrh	r3, [r7, #2]
 8007d14:	4a11      	ldr	r2, [pc, #68]	; (8007d5c <GetTripTime+0xf0>)
 8007d16:	009b      	lsls	r3, r3, #2
 8007d18:	4413      	add	r3, r2
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	613b      	str	r3, [r7, #16]
    else
      fTripTimeMult = fTripTimeMult_7008[79];
    break;
 8007d1e:	e003      	b.n	8007d28 <GetTripTime+0xbc>
      fTripTimeMult = fTripTimeMult_7008[79];
 8007d20:	4b0e      	ldr	r3, [pc, #56]	; (8007d5c <GetTripTime+0xf0>)
 8007d22:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 8007d26:	613b      	str	r3, [r7, #16]
    break;
 8007d28:	bf00      	nop
  }

  nTripTime = (uint32_t)(nTripTimeRaw * fTripTimeMult);
 8007d2a:	89fb      	ldrh	r3, [r7, #14]
 8007d2c:	ee07 3a90 	vmov	s15, r3
 8007d30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007d34:	edd7 7a04 	vldr	s15, [r7, #16]
 8007d38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d40:	ee17 3a90 	vmov	r3, s15
 8007d44:	60bb      	str	r3, [r7, #8]

  return nTripTime;
 8007d46:	68bb      	ldr	r3, [r7, #8]

}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	3718      	adds	r7, #24
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}
 8007d50:	40240000 	.word	0x40240000
 8007d54:	08017e40 	.word	0x08017e40
 8007d58:	08017ef8 	.word	0x08017ef8
 8007d5c:	08018218 	.word	0x08018218

08007d60 <CheckPushbutton>:
 */

#include "pushbutton.h"

void CheckPushbutton(PushbuttonConfig_t* pb, PushbuttonMode_t mode, uint16_t nInput, uint16_t* nOutput, uint16_t nDebounceTime)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b084      	sub	sp, #16
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	60f8      	str	r0, [r7, #12]
 8007d68:	607b      	str	r3, [r7, #4]
 8007d6a:	460b      	mov	r3, r1
 8007d6c:	72fb      	strb	r3, [r7, #11]
 8007d6e:	4613      	mov	r3, r2
 8007d70:	813b      	strh	r3, [r7, #8]
  //=======================================================
  //Debounce and latch logic
  //=======================================================

  if(mode == MODE_MOMENTARY)
 8007d72:	7afb      	ldrb	r3, [r7, #11]
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d132      	bne.n	8007dde <CheckPushbutton+0x7e>
  {
    //Check for button change
    //Store trigger time
    if(nInput != pb->nLastState)
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	781b      	ldrb	r3, [r3, #0]
 8007d7c:	b29b      	uxth	r3, r3
 8007d7e:	893a      	ldrh	r2, [r7, #8]
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d015      	beq.n	8007db0 <CheckPushbutton+0x50>
    {
      if(    ((nInput == 1) && (*nOutput == 0)) //Rising
 8007d84:	893b      	ldrh	r3, [r7, #8]
 8007d86:	2b01      	cmp	r3, #1
 8007d88:	d103      	bne.n	8007d92 <CheckPushbutton+0x32>
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	881b      	ldrh	r3, [r3, #0]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d006      	beq.n	8007da0 <CheckPushbutton+0x40>
          || ((nInput == 0) && (*nOutput == 1))) //Falling
 8007d92:	893b      	ldrh	r3, [r7, #8]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d10b      	bne.n	8007db0 <CheckPushbutton+0x50>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	881b      	ldrh	r3, [r3, #0]
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d107      	bne.n	8007db0 <CheckPushbutton+0x50>
      {
        pb->nLastTrigTime = HAL_GetTick();
 8007da0:	f000 fddc 	bl	800895c <HAL_GetTick>
 8007da4:	4602      	mov	r2, r0
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	605a      	str	r2, [r3, #4]
        pb->nCheckTime = 1;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	2201      	movs	r2, #1
 8007dae:	721a      	strb	r2, [r3, #8]
      }
    }

    pb->nLastState = nInput;
 8007db0:	893b      	ldrh	r3, [r7, #8]
 8007db2:	b2da      	uxtb	r2, r3
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	701a      	strb	r2, [r3, #0]

    if((pb->nCheckTime > 0) && ((HAL_GetTick() - pb->nLastTrigTime) > nDebounceTime))
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	7a1b      	ldrb	r3, [r3, #8]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d00e      	beq.n	8007dde <CheckPushbutton+0x7e>
 8007dc0:	f000 fdcc 	bl	800895c <HAL_GetTick>
 8007dc4:	4602      	mov	r2, r0
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	685b      	ldr	r3, [r3, #4]
 8007dca:	1ad2      	subs	r2, r2, r3
 8007dcc:	8b3b      	ldrh	r3, [r7, #24]
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	d905      	bls.n	8007dde <CheckPushbutton+0x7e>
    {
      pb->nCheckTime = 0;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	721a      	strb	r2, [r3, #8]
      *nOutput = nInput;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	893a      	ldrh	r2, [r7, #8]
 8007ddc:	801a      	strh	r2, [r3, #0]
    }

    //Don't change output
  }

  if(mode == MODE_LATCHING)
 8007dde:	7afb      	ldrb	r3, [r7, #11]
 8007de0:	2b02      	cmp	r3, #2
 8007de2:	d12e      	bne.n	8007e42 <CheckPushbutton+0xe2>
  {
    //Check for rising trigger
    //Store trigger time
    if((nInput != pb->nLastState) && (nInput == 1))
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	781b      	ldrb	r3, [r3, #0]
 8007de8:	b29b      	uxth	r3, r3
 8007dea:	893a      	ldrh	r2, [r7, #8]
 8007dec:	429a      	cmp	r2, r3
 8007dee:	d00a      	beq.n	8007e06 <CheckPushbutton+0xa6>
 8007df0:	893b      	ldrh	r3, [r7, #8]
 8007df2:	2b01      	cmp	r3, #1
 8007df4:	d107      	bne.n	8007e06 <CheckPushbutton+0xa6>
    {
      pb->nLastTrigTime = HAL_GetTick();
 8007df6:	f000 fdb1 	bl	800895c <HAL_GetTick>
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	605a      	str	r2, [r3, #4]
      pb->nCheckTime = 1;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	2201      	movs	r2, #1
 8007e04:	721a      	strb	r2, [r3, #8]
    }

    pb->nLastState = nInput;
 8007e06:	893b      	ldrh	r3, [r7, #8]
 8007e08:	b2da      	uxtb	r2, r3
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	701a      	strb	r2, [r3, #0]

    if((pb->nCheckTime > 0) && ((HAL_GetTick() - pb->nLastTrigTime) > nDebounceTime))
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	7a1b      	ldrb	r3, [r3, #8]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d015      	beq.n	8007e42 <CheckPushbutton+0xe2>
 8007e16:	f000 fda1 	bl	800895c <HAL_GetTick>
 8007e1a:	4602      	mov	r2, r0
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	685b      	ldr	r3, [r3, #4]
 8007e20:	1ad2      	subs	r2, r2, r3
 8007e22:	8b3b      	ldrh	r3, [r7, #24]
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d90c      	bls.n	8007e42 <CheckPushbutton+0xe2>
    {
      pb->nCheckTime = 0;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	721a      	strb	r2, [r3, #8]
      *nOutput = !*nOutput;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	881b      	ldrh	r3, [r3, #0]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	bf0c      	ite	eq
 8007e36:	2301      	moveq	r3, #1
 8007e38:	2300      	movne	r3, #0
 8007e3a:	b2db      	uxtb	r3, r3
 8007e3c:	b29a      	uxth	r2, r3
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	801a      	strh	r2, [r3, #0]
    }
  }
}
 8007e42:	bf00      	nop
 8007e44:	3710      	adds	r7, #16
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}
	...

08007e4c <Parked>:
 */

#include "wipers.h"

static void Parked(Wiper_t* wiper)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b083      	sub	sp, #12
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  //Set motor to off
  wiper->nSlowOut = 0;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	805a      	strh	r2, [r3, #2]
  wiper->nFastOut = 0;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	809a      	strh	r2, [r3, #4]

  switch(wiper->eMode){
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	781b      	ldrb	r3, [r3, #0]
 8007e64:	2b02      	cmp	r3, #2
 8007e66:	d070      	beq.n	8007f4a <Parked+0xfe>
 8007e68:	2b02      	cmp	r3, #2
 8007e6a:	f300 80b4 	bgt.w	8007fd6 <Parked+0x18a>
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d002      	beq.n	8007e78 <Parked+0x2c>
 8007e72:	2b01      	cmp	r3, #1
 8007e74:	d02c      	beq.n	8007ed0 <Parked+0x84>
 8007e76:	e0ae      	b.n	8007fd6 <Parked+0x18a>
  case MODE_DIG_IN:
    if(*wiper->pInterInput){
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e7c:	881b      	ldrh	r3, [r3, #0]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d008      	beq.n	8007e94 <Parked+0x48>
      wiper->nSlowOut = 1;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2201      	movs	r2, #1
 8007e86:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 0;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	809a      	strh	r2, [r3, #4]
      wiper->eState = INTER_ON;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2205      	movs	r2, #5
 8007e92:	705a      	strb	r2, [r3, #1]
    }

    if(*wiper->pSlowInput){
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e98:	881b      	ldrh	r3, [r3, #0]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d008      	beq.n	8007eb0 <Parked+0x64>
      wiper->nSlowOut = 1;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2201      	movs	r2, #1
 8007ea2:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 0;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	809a      	strh	r2, [r3, #4]
      wiper->eState = SLOW_ON;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2202      	movs	r2, #2
 8007eae:	705a      	strb	r2, [r3, #1]
    }

    if(*wiper->pFastInput){
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eb4:	881b      	ldrh	r3, [r3, #0]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	f000 8088 	beq.w	8007fcc <Parked+0x180>
      wiper->nSlowOut = 1;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 1;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2201      	movs	r2, #1
 8007ec6:	809a      	strh	r2, [r3, #4]
      wiper->eState = FAST_ON;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2203      	movs	r2, #3
 8007ecc:	705a      	strb	r2, [r3, #1]
    }
    break;
 8007ece:	e07d      	b.n	8007fcc <Parked+0x180>

  case MODE_INT_IN:
    //Set on based on selected speed
    switch(wiper->eSelectedSpeed)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ed6:	2b08      	cmp	r3, #8
 8007ed8:	d87a      	bhi.n	8007fd0 <Parked+0x184>
 8007eda:	a201      	add	r2, pc, #4	; (adr r2, 8007ee0 <Parked+0x94>)
 8007edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ee0:	08007f05 	.word	0x08007f05
 8007ee4:	08007f0d 	.word	0x08007f0d
 8007ee8:	08007f21 	.word	0x08007f21
 8007eec:	08007f35 	.word	0x08007f35
 8007ef0:	08007f35 	.word	0x08007f35
 8007ef4:	08007f35 	.word	0x08007f35
 8007ef8:	08007f35 	.word	0x08007f35
 8007efc:	08007f35 	.word	0x08007f35
 8007f00:	08007f35 	.word	0x08007f35
    {
    case PARK:
      wiper->eState = PARKING;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2201      	movs	r2, #1
 8007f08:	705a      	strb	r2, [r3, #1]
      break;
 8007f0a:	e01d      	b.n	8007f48 <Parked+0xfc>

    case SLOW:
      wiper->nSlowOut = 1;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2201      	movs	r2, #1
 8007f10:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 0;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2200      	movs	r2, #0
 8007f16:	809a      	strh	r2, [r3, #4]
      wiper->eState = SLOW_ON;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2202      	movs	r2, #2
 8007f1c:	705a      	strb	r2, [r3, #1]
      break;
 8007f1e:	e013      	b.n	8007f48 <Parked+0xfc>

    case FAST:
      wiper->nSlowOut = 1;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2201      	movs	r2, #1
 8007f24:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 1;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2201      	movs	r2, #1
 8007f2a:	809a      	strh	r2, [r3, #4]
      wiper->eState = FAST_ON;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2203      	movs	r2, #3
 8007f30:	705a      	strb	r2, [r3, #1]
      break;
 8007f32:	e009      	b.n	8007f48 <Parked+0xfc>

    case INTER_1 ... INTER_6:
      wiper->nSlowOut = 1;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2201      	movs	r2, #1
 8007f38:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 0;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	809a      	strh	r2, [r3, #4]
      wiper->eState = INTER_ON;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2205      	movs	r2, #5
 8007f44:	705a      	strb	r2, [r3, #1]
      break;
 8007f46:	bf00      	nop
    }
    break;
 8007f48:	e042      	b.n	8007fd0 <Parked+0x184>

  case MODE_MIX_IN:
    //Switched on
    if(*wiper->pOnSw){
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f4e:	881b      	ldrh	r3, [r3, #0]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d037      	beq.n	8007fc4 <Parked+0x178>
      //Set on based on selected speed
      switch(wiper->eSelectedSpeed)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f5a:	2b08      	cmp	r3, #8
 8007f5c:	d83a      	bhi.n	8007fd4 <Parked+0x188>
 8007f5e:	a201      	add	r2, pc, #4	; (adr r2, 8007f64 <Parked+0x118>)
 8007f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f64:	08007fc9 	.word	0x08007fc9
 8007f68:	08007f89 	.word	0x08007f89
 8007f6c:	08007f9d 	.word	0x08007f9d
 8007f70:	08007fb1 	.word	0x08007fb1
 8007f74:	08007fb1 	.word	0x08007fb1
 8007f78:	08007fb1 	.word	0x08007fb1
 8007f7c:	08007fb1 	.word	0x08007fb1
 8007f80:	08007fb1 	.word	0x08007fb1
 8007f84:	08007fb1 	.word	0x08007fb1
      case PARK:
        //Do nothing
        break;

      case SLOW:
        wiper->nSlowOut = 1;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2201      	movs	r2, #1
 8007f8c:	805a      	strh	r2, [r3, #2]
        wiper->nFastOut = 0;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2200      	movs	r2, #0
 8007f92:	809a      	strh	r2, [r3, #4]
        wiper->eState = SLOW_ON;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2202      	movs	r2, #2
 8007f98:	705a      	strb	r2, [r3, #1]
        break;
 8007f9a:	e016      	b.n	8007fca <Parked+0x17e>

      case FAST:
        wiper->nSlowOut = 1;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	805a      	strh	r2, [r3, #2]
        wiper->nFastOut = 1;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	809a      	strh	r2, [r3, #4]
        wiper->eState = FAST_ON;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2203      	movs	r2, #3
 8007fac:	705a      	strb	r2, [r3, #1]
        break;
 8007fae:	e00c      	b.n	8007fca <Parked+0x17e>

      case INTER_1 ... INTER_6:
        wiper->nSlowOut = 1;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	805a      	strh	r2, [r3, #2]
        wiper->nFastOut = 0;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	809a      	strh	r2, [r3, #4]
        wiper->eState = INTER_ON;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2205      	movs	r2, #5
 8007fc0:	705a      	strb	r2, [r3, #1]
        break;
 8007fc2:	e002      	b.n	8007fca <Parked+0x17e>
      }
    }
 8007fc4:	bf00      	nop
 8007fc6:	e005      	b.n	8007fd4 <Parked+0x188>
        break;
 8007fc8:	bf00      	nop
    break;
 8007fca:	e003      	b.n	8007fd4 <Parked+0x188>
    break;
 8007fcc:	bf00      	nop
 8007fce:	e002      	b.n	8007fd6 <Parked+0x18a>
    break;
 8007fd0:	bf00      	nop
 8007fd2:	e000      	b.n	8007fd6 <Parked+0x18a>
    break;
 8007fd4:	bf00      	nop
  }

  if(*wiper->pWashInput){
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	69db      	ldr	r3, [r3, #28]
 8007fda:	881b      	ldrh	r3, [r3, #0]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d006      	beq.n	8007fee <Parked+0x1a2>
     wiper->eStatePreWash = PARKED;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
     wiper->eState = WASH;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2206      	movs	r2, #6
 8007fec:	705a      	strb	r2, [r3, #1]
  }

  if(*wiper->pSwipeInput){
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	699b      	ldr	r3, [r3, #24]
 8007ff2:	881b      	ldrh	r3, [r3, #0]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d002      	beq.n	8007ffe <Parked+0x1b2>
    wiper->eState = SWIPE;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2207      	movs	r2, #7
 8007ffc:	705a      	strb	r2, [r3, #1]
  }

}
 8007ffe:	bf00      	nop
 8008000:	370c      	adds	r7, #12
 8008002:	46bd      	mov	sp, r7
 8008004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008008:	4770      	bx	lr
 800800a:	bf00      	nop

0800800c <Parking>:

static void Parking(Wiper_t* wiper)
{
 800800c:	b480      	push	{r7}
 800800e:	b083      	sub	sp, #12
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  //Set to last state in case park is missed
  switch(wiper->eLastState)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800801a:	2b07      	cmp	r3, #7
 800801c:	d835      	bhi.n	800808a <Parking+0x7e>
 800801e:	a201      	add	r2, pc, #4	; (adr r2, 8008024 <Parking+0x18>)
 8008020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008024:	0800808b 	.word	0x0800808b
 8008028:	0800808b 	.word	0x0800808b
 800802c:	08008045 	.word	0x08008045
 8008030:	08008053 	.word	0x08008053
 8008034:	0800808b 	.word	0x0800808b
 8008038:	08008061 	.word	0x08008061
 800803c:	0800806f 	.word	0x0800806f
 8008040:	0800807d 	.word	0x0800807d
    break;
  case PARKING:
    //Do nothing
    break;
  case SLOW_ON:
    wiper->nSlowOut = 1;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2201      	movs	r2, #1
 8008048:	805a      	strh	r2, [r3, #2]
    wiper->nFastOut = 0;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2200      	movs	r2, #0
 800804e:	809a      	strh	r2, [r3, #4]
    break;
 8008050:	e01b      	b.n	800808a <Parking+0x7e>
  case FAST_ON:
    wiper->nSlowOut = 1;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2201      	movs	r2, #1
 8008056:	805a      	strh	r2, [r3, #2]
    wiper->nFastOut = 1;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2201      	movs	r2, #1
 800805c:	809a      	strh	r2, [r3, #4]
    break;
 800805e:	e014      	b.n	800808a <Parking+0x7e>
  case INTER_ON:
    wiper->nSlowOut = 1;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2201      	movs	r2, #1
 8008064:	805a      	strh	r2, [r3, #2]
    wiper->nFastOut = 0;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2200      	movs	r2, #0
 800806a:	809a      	strh	r2, [r3, #4]
    break;
 800806c:	e00d      	b.n	800808a <Parking+0x7e>
  case INTER_PAUSE:
    //Do nothing
    break;
  case WASH:
    wiper->nSlowOut = 1;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2201      	movs	r2, #1
 8008072:	805a      	strh	r2, [r3, #2]
    wiper->nFastOut = 0;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2200      	movs	r2, #0
 8008078:	809a      	strh	r2, [r3, #4]
    break;
 800807a:	e006      	b.n	800808a <Parking+0x7e>
  case SWIPE:
    wiper->nSlowOut = 1;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2201      	movs	r2, #1
 8008080:	805a      	strh	r2, [r3, #2]
    wiper->nFastOut = 1;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2201      	movs	r2, #1
 8008086:	809a      	strh	r2, [r3, #4]
    break;
 8008088:	bf00      	nop
  }

  //Park detected - stop motor
  if(!(*wiper->pParkSw))
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	689b      	ldr	r3, [r3, #8]
 800808e:	881b      	ldrh	r3, [r3, #0]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d108      	bne.n	80080a6 <Parking+0x9a>
  {
    wiper->nSlowOut = 0;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2200      	movs	r2, #0
 8008098:	805a      	strh	r2, [r3, #2]
    wiper->nFastOut = 0;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2200      	movs	r2, #0
 800809e:	809a      	strh	r2, [r3, #4]
    wiper->eState = PARKED;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2200      	movs	r2, #0
 80080a4:	705a      	strb	r2, [r3, #1]
  }

  //Wash turned on
  if(*wiper->pWashInput)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	69db      	ldr	r3, [r3, #28]
 80080aa:	881b      	ldrh	r3, [r3, #0]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d006      	beq.n	80080be <Parking+0xb2>
  {
    wiper->eStatePreWash = PARKING;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2201      	movs	r2, #1
 80080b4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    wiper->eState = WASH;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2206      	movs	r2, #6
 80080bc:	705a      	strb	r2, [r3, #1]
  }
}
 80080be:	bf00      	nop
 80080c0:	370c      	adds	r7, #12
 80080c2:	46bd      	mov	sp, r7
 80080c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c8:	4770      	bx	lr
 80080ca:	bf00      	nop

080080cc <SlowOn>:

static void SlowOn(Wiper_t* wiper)
{
 80080cc:	b480      	push	{r7}
 80080ce:	b083      	sub	sp, #12
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
  wiper->eLastState = wiper->eState;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	785a      	ldrb	r2, [r3, #1]
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  //Set motor to slow speed
  wiper->nSlowOut = 1;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2201      	movs	r2, #1
 80080e2:	805a      	strh	r2, [r3, #2]
  wiper->nFastOut = 0;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2200      	movs	r2, #0
 80080e8:	809a      	strh	r2, [r3, #4]

  switch(wiper->eMode){
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	781b      	ldrb	r3, [r3, #0]
 80080ee:	2b02      	cmp	r3, #2
 80080f0:	d054      	beq.n	800819c <SlowOn+0xd0>
 80080f2:	2b02      	cmp	r3, #2
 80080f4:	f300 8089 	bgt.w	800820a <SlowOn+0x13e>
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d002      	beq.n	8008102 <SlowOn+0x36>
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	d01f      	beq.n	8008140 <SlowOn+0x74>
 8008100:	e083      	b.n	800820a <SlowOn+0x13e>
  case MODE_DIG_IN:
    if(!(*wiper->pSlowInput))
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008106:	881b      	ldrh	r3, [r3, #0]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d102      	bne.n	8008112 <SlowOn+0x46>
      wiper->eState = PARKING;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2201      	movs	r2, #1
 8008110:	705a      	strb	r2, [r3, #1]

    if(*wiper->pInterInput){
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008116:	881b      	ldrh	r3, [r3, #0]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d002      	beq.n	8008122 <SlowOn+0x56>
      wiper->eState = INTER_ON;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2205      	movs	r2, #5
 8008120:	705a      	strb	r2, [r3, #1]
    }

    if(*wiper->pFastInput){
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008126:	881b      	ldrh	r3, [r3, #0]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d069      	beq.n	8008200 <SlowOn+0x134>
      wiper->nSlowOut = 1;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2201      	movs	r2, #1
 8008130:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 1;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2201      	movs	r2, #1
 8008136:	809a      	strh	r2, [r3, #4]
      wiper->eState = FAST_ON;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2203      	movs	r2, #3
 800813c:	705a      	strb	r2, [r3, #1]
    }

    break;
 800813e:	e05f      	b.n	8008200 <SlowOn+0x134>

  case MODE_INT_IN:
    //Speed changed
    switch(wiper->eSelectedSpeed)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008146:	2b08      	cmp	r3, #8
 8008148:	d85c      	bhi.n	8008204 <SlowOn+0x138>
 800814a:	a201      	add	r2, pc, #4	; (adr r2, 8008150 <SlowOn+0x84>)
 800814c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008150:	08008175 	.word	0x08008175
 8008154:	08008199 	.word	0x08008199
 8008158:	0800817d 	.word	0x0800817d
 800815c:	08008191 	.word	0x08008191
 8008160:	08008191 	.word	0x08008191
 8008164:	08008191 	.word	0x08008191
 8008168:	08008191 	.word	0x08008191
 800816c:	08008191 	.word	0x08008191
 8008170:	08008191 	.word	0x08008191
    {
    case PARK:
      wiper->eState = PARKING;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2201      	movs	r2, #1
 8008178:	705a      	strb	r2, [r3, #1]
      break;
 800817a:	e00e      	b.n	800819a <SlowOn+0xce>
    case SLOW:
      //Do nothing
      break;

    case FAST:
      wiper->nSlowOut = 1;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2201      	movs	r2, #1
 8008180:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 1;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2201      	movs	r2, #1
 8008186:	809a      	strh	r2, [r3, #4]
      wiper->eState = FAST_ON;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2203      	movs	r2, #3
 800818c:	705a      	strb	r2, [r3, #1]
      break;
 800818e:	e004      	b.n	800819a <SlowOn+0xce>

    case INTER_1 ... INTER_6:
      wiper->eState = INTER_ON;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2205      	movs	r2, #5
 8008194:	705a      	strb	r2, [r3, #1]
      break;
 8008196:	e000      	b.n	800819a <SlowOn+0xce>
      break;
 8008198:	bf00      	nop
    }
    break;
 800819a:	e033      	b.n	8008204 <SlowOn+0x138>

  case MODE_MIX_IN:
    //Wipers turned off - park
    if(!(*wiper->pOnSw))
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081a0:	881b      	ldrh	r3, [r3, #0]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d102      	bne.n	80081ac <SlowOn+0xe0>
    {
      wiper->eState = PARKING;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2201      	movs	r2, #1
 80081aa:	705a      	strb	r2, [r3, #1]
    }

    //Speed changed
    switch(wiper->eSelectedSpeed)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80081b2:	2b08      	cmp	r3, #8
 80081b4:	d828      	bhi.n	8008208 <SlowOn+0x13c>
 80081b6:	a201      	add	r2, pc, #4	; (adr r2, 80081bc <SlowOn+0xf0>)
 80081b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081bc:	080081fd 	.word	0x080081fd
 80081c0:	080081fd 	.word	0x080081fd
 80081c4:	080081e1 	.word	0x080081e1
 80081c8:	080081f5 	.word	0x080081f5
 80081cc:	080081f5 	.word	0x080081f5
 80081d0:	080081f5 	.word	0x080081f5
 80081d4:	080081f5 	.word	0x080081f5
 80081d8:	080081f5 	.word	0x080081f5
 80081dc:	080081f5 	.word	0x080081f5
    case SLOW:
      //Do nothing
      break;

    case FAST:
      wiper->nSlowOut = 1;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2201      	movs	r2, #1
 80081e4:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 1;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2201      	movs	r2, #1
 80081ea:	809a      	strh	r2, [r3, #4]
      wiper->eState = FAST_ON;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2203      	movs	r2, #3
 80081f0:	705a      	strb	r2, [r3, #1]
      break;
 80081f2:	e004      	b.n	80081fe <SlowOn+0x132>

    case INTER_1 ... INTER_6:
      wiper->eState = INTER_ON;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2205      	movs	r2, #5
 80081f8:	705a      	strb	r2, [r3, #1]
      break;
 80081fa:	e000      	b.n	80081fe <SlowOn+0x132>
      break;
 80081fc:	bf00      	nop
    }
    break;
 80081fe:	e003      	b.n	8008208 <SlowOn+0x13c>
    break;
 8008200:	bf00      	nop
 8008202:	e002      	b.n	800820a <SlowOn+0x13e>
    break;
 8008204:	bf00      	nop
 8008206:	e000      	b.n	800820a <SlowOn+0x13e>
    break;
 8008208:	bf00      	nop
  }

  //Wash turned on
  if(*wiper->pWashInput)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	69db      	ldr	r3, [r3, #28]
 800820e:	881b      	ldrh	r3, [r3, #0]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d006      	beq.n	8008222 <SlowOn+0x156>
  {
    wiper->eStatePreWash = INTER_PAUSE;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2204      	movs	r2, #4
 8008218:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    wiper->eState = WASH;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2206      	movs	r2, #6
 8008220:	705a      	strb	r2, [r3, #1]
  }

}
 8008222:	bf00      	nop
 8008224:	370c      	adds	r7, #12
 8008226:	46bd      	mov	sp, r7
 8008228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822c:	4770      	bx	lr
 800822e:	bf00      	nop

08008230 <FastOn>:

static void FastOn(Wiper_t* wiper)
{
 8008230:	b480      	push	{r7}
 8008232:	b083      	sub	sp, #12
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  wiper->eLastState = wiper->eState;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	785a      	ldrb	r2, [r3, #1]
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  //Set motor to fast speed
  wiper->nSlowOut = 1;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2201      	movs	r2, #1
 8008246:	805a      	strh	r2, [r3, #2]
  wiper->nFastOut = 1;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2201      	movs	r2, #1
 800824c:	809a      	strh	r2, [r3, #4]

  switch(wiper->eMode){
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	781b      	ldrb	r3, [r3, #0]
 8008252:	2b02      	cmp	r3, #2
 8008254:	d054      	beq.n	8008300 <FastOn+0xd0>
 8008256:	2b02      	cmp	r3, #2
 8008258:	f300 8089 	bgt.w	800836e <FastOn+0x13e>
 800825c:	2b00      	cmp	r3, #0
 800825e:	d002      	beq.n	8008266 <FastOn+0x36>
 8008260:	2b01      	cmp	r3, #1
 8008262:	d01f      	beq.n	80082a4 <FastOn+0x74>
 8008264:	e083      	b.n	800836e <FastOn+0x13e>
  case MODE_DIG_IN:
    if(!(*wiper->pFastInput))
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800826a:	881b      	ldrh	r3, [r3, #0]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d102      	bne.n	8008276 <FastOn+0x46>
      wiper->eState = PARKING;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2201      	movs	r2, #1
 8008274:	705a      	strb	r2, [r3, #1]

    if(*wiper->pInterInput){
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800827a:	881b      	ldrh	r3, [r3, #0]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d002      	beq.n	8008286 <FastOn+0x56>
      wiper->eState = INTER_ON;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2205      	movs	r2, #5
 8008284:	705a      	strb	r2, [r3, #1]
    }

    if(*wiper->pSlowInput){
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800828a:	881b      	ldrh	r3, [r3, #0]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d069      	beq.n	8008364 <FastOn+0x134>
      wiper->nSlowOut = 1;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2201      	movs	r2, #1
 8008294:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 0;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2200      	movs	r2, #0
 800829a:	809a      	strh	r2, [r3, #4]
      wiper->eState = SLOW_ON;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2202      	movs	r2, #2
 80082a0:	705a      	strb	r2, [r3, #1]
    }
    break;
 80082a2:	e05f      	b.n	8008364 <FastOn+0x134>

  case MODE_INT_IN:
    //Speed changed
    switch(wiper->eSelectedSpeed)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082aa:	2b08      	cmp	r3, #8
 80082ac:	d85c      	bhi.n	8008368 <FastOn+0x138>
 80082ae:	a201      	add	r2, pc, #4	; (adr r2, 80082b4 <FastOn+0x84>)
 80082b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082b4:	080082d9 	.word	0x080082d9
 80082b8:	080082e1 	.word	0x080082e1
 80082bc:	080082fd 	.word	0x080082fd
 80082c0:	080082f5 	.word	0x080082f5
 80082c4:	080082f5 	.word	0x080082f5
 80082c8:	080082f5 	.word	0x080082f5
 80082cc:	080082f5 	.word	0x080082f5
 80082d0:	080082f5 	.word	0x080082f5
 80082d4:	080082f5 	.word	0x080082f5
    {
    case PARK:
      wiper->eState = PARKING;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2201      	movs	r2, #1
 80082dc:	705a      	strb	r2, [r3, #1]
      break;
 80082de:	e00e      	b.n	80082fe <FastOn+0xce>

    case SLOW:
      wiper->nSlowOut = 1;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2201      	movs	r2, #1
 80082e4:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 0;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2200      	movs	r2, #0
 80082ea:	809a      	strh	r2, [r3, #4]
      wiper->eState = SLOW_ON;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2202      	movs	r2, #2
 80082f0:	705a      	strb	r2, [r3, #1]
      break;
 80082f2:	e004      	b.n	80082fe <FastOn+0xce>
    case FAST:
      //Do nothing
      break;

    case INTER_1 ... INTER_6:
      wiper->eState = INTER_ON;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2205      	movs	r2, #5
 80082f8:	705a      	strb	r2, [r3, #1]
      break;
 80082fa:	e000      	b.n	80082fe <FastOn+0xce>
      break;
 80082fc:	bf00      	nop
    }
    break;
 80082fe:	e033      	b.n	8008368 <FastOn+0x138>

  case MODE_MIX_IN:
    //Wipers turned off - park
    if(!(*wiper->pOnSw))
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008304:	881b      	ldrh	r3, [r3, #0]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d102      	bne.n	8008310 <FastOn+0xe0>
    {
      wiper->eState = PARKING;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2201      	movs	r2, #1
 800830e:	705a      	strb	r2, [r3, #1]
    }

    //Speed changed
    switch(wiper->eSelectedSpeed)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008316:	2b08      	cmp	r3, #8
 8008318:	d828      	bhi.n	800836c <FastOn+0x13c>
 800831a:	a201      	add	r2, pc, #4	; (adr r2, 8008320 <FastOn+0xf0>)
 800831c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008320:	08008361 	.word	0x08008361
 8008324:	08008345 	.word	0x08008345
 8008328:	08008361 	.word	0x08008361
 800832c:	08008359 	.word	0x08008359
 8008330:	08008359 	.word	0x08008359
 8008334:	08008359 	.word	0x08008359
 8008338:	08008359 	.word	0x08008359
 800833c:	08008359 	.word	0x08008359
 8008340:	08008359 	.word	0x08008359
    {
    case PARK:
      //Do nothing
      break;
    case SLOW:
      wiper->nSlowOut = 1;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2201      	movs	r2, #1
 8008348:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 0;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2200      	movs	r2, #0
 800834e:	809a      	strh	r2, [r3, #4]
      wiper->eState = SLOW_ON;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2202      	movs	r2, #2
 8008354:	705a      	strb	r2, [r3, #1]
      break;
 8008356:	e004      	b.n	8008362 <FastOn+0x132>
    case FAST:
      //Do nothing
      break;

    case INTER_1 ... INTER_6:
      wiper->eState = INTER_ON;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2205      	movs	r2, #5
 800835c:	705a      	strb	r2, [r3, #1]
      break;
 800835e:	e000      	b.n	8008362 <FastOn+0x132>
      break;
 8008360:	bf00      	nop
    }
    break;
 8008362:	e003      	b.n	800836c <FastOn+0x13c>
    break;
 8008364:	bf00      	nop
 8008366:	e002      	b.n	800836e <FastOn+0x13e>
    break;
 8008368:	bf00      	nop
 800836a:	e000      	b.n	800836e <FastOn+0x13e>
    break;
 800836c:	bf00      	nop
  }

  //Wash turned on
  if(*wiper->pWashInput)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	69db      	ldr	r3, [r3, #28]
 8008372:	881b      	ldrh	r3, [r3, #0]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d006      	beq.n	8008386 <FastOn+0x156>
  {
    wiper->eStatePreWash = INTER_PAUSE;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2204      	movs	r2, #4
 800837c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    wiper->eState = WASH;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2206      	movs	r2, #6
 8008384:	705a      	strb	r2, [r3, #1]
  }
}
 8008386:	bf00      	nop
 8008388:	370c      	adds	r7, #12
 800838a:	46bd      	mov	sp, r7
 800838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008390:	4770      	bx	lr
 8008392:	bf00      	nop

08008394 <InterOn>:

static void InterOn(Wiper_t* wiper)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b082      	sub	sp, #8
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
  wiper->eLastState = wiper->eState;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	785a      	ldrb	r2, [r3, #1]
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  //Set motor to slow speed
  wiper->nSlowOut = 1;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2201      	movs	r2, #1
 80083aa:	805a      	strh	r2, [r3, #2]
  wiper->nFastOut = 0;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2200      	movs	r2, #0
 80083b0:	809a      	strh	r2, [r3, #4]

  switch(wiper->eMode){
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	781b      	ldrb	r3, [r3, #0]
 80083b6:	2b02      	cmp	r3, #2
 80083b8:	d060      	beq.n	800847c <InterOn+0xe8>
 80083ba:	2b02      	cmp	r3, #2
 80083bc:	f300 809b 	bgt.w	80084f6 <InterOn+0x162>
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d002      	beq.n	80083ca <InterOn+0x36>
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d025      	beq.n	8008414 <InterOn+0x80>
 80083c8:	e095      	b.n	80084f6 <InterOn+0x162>
  case MODE_DIG_IN:
    if(!(*wiper->pInterInput)){
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083ce:	881b      	ldrh	r3, [r3, #0]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d102      	bne.n	80083da <InterOn+0x46>
      wiper->eState = PARKING;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2201      	movs	r2, #1
 80083d8:	705a      	strb	r2, [r3, #1]
    }

    if(*wiper->pSlowInput){
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083de:	881b      	ldrh	r3, [r3, #0]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d008      	beq.n	80083f6 <InterOn+0x62>
      wiper->nSlowOut = 1;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2201      	movs	r2, #1
 80083e8:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 0;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2200      	movs	r2, #0
 80083ee:	809a      	strh	r2, [r3, #4]
      wiper->eState = SLOW_ON;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2202      	movs	r2, #2
 80083f4:	705a      	strb	r2, [r3, #1]
    }

    if(*wiper->pFastInput){
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083fa:	881b      	ldrh	r3, [r3, #0]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d075      	beq.n	80084ec <InterOn+0x158>
      wiper->nSlowOut = 1;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2201      	movs	r2, #1
 8008404:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 1;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	2201      	movs	r2, #1
 800840a:	809a      	strh	r2, [r3, #4]
      wiper->eState = FAST_ON;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2203      	movs	r2, #3
 8008410:	705a      	strb	r2, [r3, #1]
    }

    break;
 8008412:	e06b      	b.n	80084ec <InterOn+0x158>

  case MODE_INT_IN:
    //Speed changed
    switch(wiper->eSelectedSpeed)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800841a:	2b08      	cmp	r3, #8
 800841c:	d868      	bhi.n	80084f0 <InterOn+0x15c>
 800841e:	a201      	add	r2, pc, #4	; (adr r2, 8008424 <InterOn+0x90>)
 8008420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008424:	08008449 	.word	0x08008449
 8008428:	08008451 	.word	0x08008451
 800842c:	08008465 	.word	0x08008465
 8008430:	08008479 	.word	0x08008479
 8008434:	08008479 	.word	0x08008479
 8008438:	08008479 	.word	0x08008479
 800843c:	08008479 	.word	0x08008479
 8008440:	08008479 	.word	0x08008479
 8008444:	08008479 	.word	0x08008479
    {
    case PARK:
      wiper->eState = PARKING;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2201      	movs	r2, #1
 800844c:	705a      	strb	r2, [r3, #1]
      break;
 800844e:	e014      	b.n	800847a <InterOn+0xe6>

    case SLOW:
      wiper->nSlowOut = 1;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2201      	movs	r2, #1
 8008454:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 0;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2200      	movs	r2, #0
 800845a:	809a      	strh	r2, [r3, #4]
      wiper->eState = SLOW_ON;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2202      	movs	r2, #2
 8008460:	705a      	strb	r2, [r3, #1]
      break;
 8008462:	e00a      	b.n	800847a <InterOn+0xe6>

    case FAST:
      wiper->nSlowOut = 1;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2201      	movs	r2, #1
 8008468:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 1;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2201      	movs	r2, #1
 800846e:	809a      	strh	r2, [r3, #4]
      wiper->eState = FAST_ON;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2203      	movs	r2, #3
 8008474:	705a      	strb	r2, [r3, #1]
      break;
 8008476:	e000      	b.n	800847a <InterOn+0xe6>

    case INTER_1 ... INTER_6:
      //Do nothing
      break;
 8008478:	bf00      	nop
    }
    break;
 800847a:	e039      	b.n	80084f0 <InterOn+0x15c>

  case MODE_MIX_IN:
    //Wipers turned off - park
    if(!(*wiper->pOnSw))
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008480:	881b      	ldrh	r3, [r3, #0]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d102      	bne.n	800848c <InterOn+0xf8>
    {
      wiper->eState = PARKING;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2201      	movs	r2, #1
 800848a:	705a      	strb	r2, [r3, #1]
    }

    //Speed changed
    switch(wiper->eSelectedSpeed)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008492:	2b08      	cmp	r3, #8
 8008494:	d82e      	bhi.n	80084f4 <InterOn+0x160>
 8008496:	a201      	add	r2, pc, #4	; (adr r2, 800849c <InterOn+0x108>)
 8008498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800849c:	080084e9 	.word	0x080084e9
 80084a0:	080084c1 	.word	0x080084c1
 80084a4:	080084d5 	.word	0x080084d5
 80084a8:	080084e9 	.word	0x080084e9
 80084ac:	080084e9 	.word	0x080084e9
 80084b0:	080084e9 	.word	0x080084e9
 80084b4:	080084e9 	.word	0x080084e9
 80084b8:	080084e9 	.word	0x080084e9
 80084bc:	080084e9 	.word	0x080084e9
    {
    case PARK:
      //Do nothing
      break;
    case SLOW:
      wiper->nSlowOut = 1;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2201      	movs	r2, #1
 80084c4:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 0;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2200      	movs	r2, #0
 80084ca:	809a      	strh	r2, [r3, #4]
      wiper->eState = SLOW_ON;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2202      	movs	r2, #2
 80084d0:	705a      	strb	r2, [r3, #1]
      break;
 80084d2:	e00a      	b.n	80084ea <InterOn+0x156>

    case FAST:
      wiper->nSlowOut = 1;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2201      	movs	r2, #1
 80084d8:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 1;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2201      	movs	r2, #1
 80084de:	809a      	strh	r2, [r3, #4]
      wiper->eState = FAST_ON;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2203      	movs	r2, #3
 80084e4:	705a      	strb	r2, [r3, #1]
      break;
 80084e6:	e000      	b.n	80084ea <InterOn+0x156>
      break;
 80084e8:	bf00      	nop

    case INTER_1 ... INTER_6:
      //Do nothing
      break;
    }
    break;
 80084ea:	e003      	b.n	80084f4 <InterOn+0x160>
    break;
 80084ec:	bf00      	nop
 80084ee:	e002      	b.n	80084f6 <InterOn+0x162>
    break;
 80084f0:	bf00      	nop
 80084f2:	e000      	b.n	80084f6 <InterOn+0x162>
    break;
 80084f4:	bf00      	nop
  }

  //Park detected
  //Stop motor
  //Save time - pause for set time
  if(!(*wiper->pParkSw))
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	689b      	ldr	r3, [r3, #8]
 80084fa:	881b      	ldrh	r3, [r3, #0]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d10d      	bne.n	800851c <InterOn+0x188>
  {
    wiper->nSlowOut = 0;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2200      	movs	r2, #0
 8008504:	805a      	strh	r2, [r3, #2]
    wiper->nFastOut = 0;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2200      	movs	r2, #0
 800850a:	809a      	strh	r2, [r3, #4]
    wiper->nInterPauseStartTime = HAL_GetTick();
 800850c:	f000 fa26 	bl	800895c <HAL_GetTick>
 8008510:	4602      	mov	r2, r0
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	645a      	str	r2, [r3, #68]	; 0x44
    wiper->eState = INTER_PAUSE;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2204      	movs	r2, #4
 800851a:	705a      	strb	r2, [r3, #1]
  }

  //Wash turned on
  if(*wiper->pWashInput)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	69db      	ldr	r3, [r3, #28]
 8008520:	881b      	ldrh	r3, [r3, #0]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d006      	beq.n	8008534 <InterOn+0x1a0>
  {
    wiper->eStatePreWash = INTER_ON;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2205      	movs	r2, #5
 800852a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    wiper->eState = WASH;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2206      	movs	r2, #6
 8008532:	705a      	strb	r2, [r3, #1]
  }
}
 8008534:	bf00      	nop
 8008536:	3708      	adds	r7, #8
 8008538:	46bd      	mov	sp, r7
 800853a:	bd80      	pop	{r7, pc}

0800853c <InterPause>:

static void InterPause(Wiper_t* wiper)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b084      	sub	sp, #16
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  wiper->eLastState = wiper->eState;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	785a      	ldrb	r2, [r3, #1]
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  //Stop motor
  wiper->nSlowOut = 0;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2200      	movs	r2, #0
 8008552:	805a      	strh	r2, [r3, #2]
  wiper->nFastOut = 0;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2200      	movs	r2, #0
 8008558:	809a      	strh	r2, [r3, #4]

  switch(wiper->eMode){
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	781b      	ldrb	r3, [r3, #0]
 800855e:	2b02      	cmp	r3, #2
 8008560:	d060      	beq.n	8008624 <InterPause+0xe8>
 8008562:	2b02      	cmp	r3, #2
 8008564:	f300 809b 	bgt.w	800869e <InterPause+0x162>
 8008568:	2b00      	cmp	r3, #0
 800856a:	d002      	beq.n	8008572 <InterPause+0x36>
 800856c:	2b01      	cmp	r3, #1
 800856e:	d025      	beq.n	80085bc <InterPause+0x80>
 8008570:	e095      	b.n	800869e <InterPause+0x162>
  case MODE_DIG_IN:
    if(!(*wiper->pInterInput)){
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008576:	881b      	ldrh	r3, [r3, #0]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d102      	bne.n	8008582 <InterPause+0x46>
      wiper->eState = PARKING;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2201      	movs	r2, #1
 8008580:	705a      	strb	r2, [r3, #1]
    }

    if(*wiper->pSlowInput){
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008586:	881b      	ldrh	r3, [r3, #0]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d008      	beq.n	800859e <InterPause+0x62>
      wiper->nSlowOut = 1;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2201      	movs	r2, #1
 8008590:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 0;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2200      	movs	r2, #0
 8008596:	809a      	strh	r2, [r3, #4]
      wiper->eState = SLOW_ON;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2202      	movs	r2, #2
 800859c:	705a      	strb	r2, [r3, #1]
    }

    if(*wiper->pFastInput){
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085a2:	881b      	ldrh	r3, [r3, #0]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d075      	beq.n	8008694 <InterPause+0x158>
      wiper->nSlowOut = 1;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2201      	movs	r2, #1
 80085ac:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 1;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2201      	movs	r2, #1
 80085b2:	809a      	strh	r2, [r3, #4]
      wiper->eState = FAST_ON;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2203      	movs	r2, #3
 80085b8:	705a      	strb	r2, [r3, #1]
    }

    break;
 80085ba:	e06b      	b.n	8008694 <InterPause+0x158>

  case MODE_INT_IN:
    //Speed changed
    switch(wiper->eSelectedSpeed)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085c2:	2b08      	cmp	r3, #8
 80085c4:	d868      	bhi.n	8008698 <InterPause+0x15c>
 80085c6:	a201      	add	r2, pc, #4	; (adr r2, 80085cc <InterPause+0x90>)
 80085c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085cc:	080085f1 	.word	0x080085f1
 80085d0:	080085f9 	.word	0x080085f9
 80085d4:	0800860d 	.word	0x0800860d
 80085d8:	08008621 	.word	0x08008621
 80085dc:	08008621 	.word	0x08008621
 80085e0:	08008621 	.word	0x08008621
 80085e4:	08008621 	.word	0x08008621
 80085e8:	08008621 	.word	0x08008621
 80085ec:	08008621 	.word	0x08008621
    {
    case PARK:
      wiper->eState = PARKING;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2201      	movs	r2, #1
 80085f4:	705a      	strb	r2, [r3, #1]
      break;
 80085f6:	e014      	b.n	8008622 <InterPause+0xe6>

    case SLOW:
      wiper->nSlowOut = 1;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2201      	movs	r2, #1
 80085fc:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 0;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2200      	movs	r2, #0
 8008602:	809a      	strh	r2, [r3, #4]
      wiper->eState = SLOW_ON;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2202      	movs	r2, #2
 8008608:	705a      	strb	r2, [r3, #1]
      break;
 800860a:	e00a      	b.n	8008622 <InterPause+0xe6>

    case FAST:
      wiper->nSlowOut = 1;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2201      	movs	r2, #1
 8008610:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 1;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2201      	movs	r2, #1
 8008616:	809a      	strh	r2, [r3, #4]
      wiper->eState = FAST_ON;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2203      	movs	r2, #3
 800861c:	705a      	strb	r2, [r3, #1]
      break;
 800861e:	e000      	b.n	8008622 <InterPause+0xe6>

    case INTER_1 ... INTER_6:
      //Do nothing
      break;
 8008620:	bf00      	nop
    }
    break;
 8008622:	e039      	b.n	8008698 <InterPause+0x15c>

  case MODE_MIX_IN:
    //Wipers turned off - park (should already be parked)
    if(!(*wiper->pOnSw))
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008628:	881b      	ldrh	r3, [r3, #0]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d102      	bne.n	8008634 <InterPause+0xf8>
    {
      wiper->eState = PARKING;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2201      	movs	r2, #1
 8008632:	705a      	strb	r2, [r3, #1]
    }

    //Speed changed
    switch(wiper->eSelectedSpeed)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800863a:	2b08      	cmp	r3, #8
 800863c:	d82e      	bhi.n	800869c <InterPause+0x160>
 800863e:	a201      	add	r2, pc, #4	; (adr r2, 8008644 <InterPause+0x108>)
 8008640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008644:	08008691 	.word	0x08008691
 8008648:	08008669 	.word	0x08008669
 800864c:	0800867d 	.word	0x0800867d
 8008650:	08008691 	.word	0x08008691
 8008654:	08008691 	.word	0x08008691
 8008658:	08008691 	.word	0x08008691
 800865c:	08008691 	.word	0x08008691
 8008660:	08008691 	.word	0x08008691
 8008664:	08008691 	.word	0x08008691
    {
    case PARK:
      //Do nothing
      break;
    case SLOW:
      wiper->nSlowOut = 1;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2201      	movs	r2, #1
 800866c:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 0;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2200      	movs	r2, #0
 8008672:	809a      	strh	r2, [r3, #4]
      wiper->eState = SLOW_ON;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2202      	movs	r2, #2
 8008678:	705a      	strb	r2, [r3, #1]
      break;
 800867a:	e00a      	b.n	8008692 <InterPause+0x156>

    case FAST:
      wiper->nSlowOut = 1;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2201      	movs	r2, #1
 8008680:	805a      	strh	r2, [r3, #2]
      wiper->nFastOut = 1;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2201      	movs	r2, #1
 8008686:	809a      	strh	r2, [r3, #4]
      wiper->eState = FAST_ON;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2203      	movs	r2, #3
 800868c:	705a      	strb	r2, [r3, #1]
      break;
 800868e:	e000      	b.n	8008692 <InterPause+0x156>
      break;
 8008690:	bf00      	nop

    case INTER_1 ... INTER_6:
      //Do nothing
      break;
    }
    break;
 8008692:	e003      	b.n	800869c <InterPause+0x160>
    break;
 8008694:	bf00      	nop
 8008696:	e002      	b.n	800869e <InterPause+0x162>
    break;
 8008698:	bf00      	nop
 800869a:	e000      	b.n	800869e <InterPause+0x162>
    break;
 800869c:	bf00      	nop
  }

  //Copy inter delay to local variable
  uint16_t nDelay;
  switch(wiper->eSelectedSpeed)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086a4:	2b08      	cmp	r3, #8
 80086a6:	d82d      	bhi.n	8008704 <InterPause+0x1c8>
 80086a8:	a201      	add	r2, pc, #4	; (adr r2, 80086b0 <InterPause+0x174>)
 80086aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086ae:	bf00      	nop
 80086b0:	08008705 	.word	0x08008705
 80086b4:	08008705 	.word	0x08008705
 80086b8:	08008705 	.word	0x08008705
 80086bc:	080086d5 	.word	0x080086d5
 80086c0:	080086dd 	.word	0x080086dd
 80086c4:	080086e5 	.word	0x080086e5
 80086c8:	080086ed 	.word	0x080086ed
 80086cc:	080086f5 	.word	0x080086f5
 80086d0:	080086fd 	.word	0x080086fd
    break;
  case FAST:
    //Do nothing
    break;
  case INTER_1:
    nDelay = wiper->nInterDelays[0];
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	899b      	ldrh	r3, [r3, #12]
 80086d8:	81fb      	strh	r3, [r7, #14]
    break;
 80086da:	e013      	b.n	8008704 <InterPause+0x1c8>
  case INTER_2:
    nDelay = wiper->nInterDelays[1];
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	89db      	ldrh	r3, [r3, #14]
 80086e0:	81fb      	strh	r3, [r7, #14]
    break;
 80086e2:	e00f      	b.n	8008704 <InterPause+0x1c8>
  case INTER_3:
    nDelay = wiper->nInterDelays[2];
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	8a1b      	ldrh	r3, [r3, #16]
 80086e8:	81fb      	strh	r3, [r7, #14]
    break;
 80086ea:	e00b      	b.n	8008704 <InterPause+0x1c8>
  case INTER_4:
    nDelay = wiper->nInterDelays[3];
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	8a5b      	ldrh	r3, [r3, #18]
 80086f0:	81fb      	strh	r3, [r7, #14]
    break;
 80086f2:	e007      	b.n	8008704 <InterPause+0x1c8>
  case INTER_5:
    nDelay = wiper->nInterDelays[4];
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	8a9b      	ldrh	r3, [r3, #20]
 80086f8:	81fb      	strh	r3, [r7, #14]
    break;
 80086fa:	e003      	b.n	8008704 <InterPause+0x1c8>
  case INTER_6:
    nDelay = wiper->nInterDelays[5];
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	8adb      	ldrh	r3, [r3, #22]
 8008700:	81fb      	strh	r3, [r7, #14]
    break;
 8008702:	bf00      	nop
  }

  //Pause for inter delay
  if((HAL_GetTick() - wiper->nInterPauseStartTime) > nDelay)
 8008704:	f000 f92a 	bl	800895c <HAL_GetTick>
 8008708:	4602      	mov	r2, r0
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800870e:	1ad2      	subs	r2, r2, r3
 8008710:	89fb      	ldrh	r3, [r7, #14]
 8008712:	429a      	cmp	r2, r3
 8008714:	d908      	bls.n	8008728 <InterPause+0x1ec>
  {
    wiper->nSlowOut = 1;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2201      	movs	r2, #1
 800871a:	805a      	strh	r2, [r3, #2]
    wiper->nFastOut = 0;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2200      	movs	r2, #0
 8008720:	809a      	strh	r2, [r3, #4]
    wiper->eState = INTER_ON;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2205      	movs	r2, #5
 8008726:	705a      	strb	r2, [r3, #1]
  }

  //Wash turned on
  if(*wiper->pWashInput)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	69db      	ldr	r3, [r3, #28]
 800872c:	881b      	ldrh	r3, [r3, #0]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d006      	beq.n	8008740 <InterPause+0x204>
  {
    wiper->eStatePreWash = INTER_PAUSE;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2204      	movs	r2, #4
 8008736:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    wiper->eState = WASH;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2206      	movs	r2, #6
 800873e:	705a      	strb	r2, [r3, #1]
  }

}
 8008740:	bf00      	nop
 8008742:	3710      	adds	r7, #16
 8008744:	46bd      	mov	sp, r7
 8008746:	bd80      	pop	{r7, pc}

08008748 <Wash>:

static void Wash(Wiper_t* wiper)
{
 8008748:	b480      	push	{r7}
 800874a:	b083      	sub	sp, #12
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
  wiper->eLastState = wiper->eState;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	785a      	ldrb	r2, [r3, #1]
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  if(wiper->eStatePreWash == FAST_ON){
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8008760:	2b03      	cmp	r3, #3
 8008762:	d106      	bne.n	8008772 <Wash+0x2a>
    wiper->nSlowOut = 1;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2201      	movs	r2, #1
 8008768:	805a      	strh	r2, [r3, #2]
    wiper->nFastOut = 1;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2201      	movs	r2, #1
 800876e:	809a      	strh	r2, [r3, #4]
 8008770:	e005      	b.n	800877e <Wash+0x36>
  }else{
    wiper->nSlowOut = 1;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2201      	movs	r2, #1
 8008776:	805a      	strh	r2, [r3, #2]
    wiper->nFastOut = 0;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2200      	movs	r2, #0
 800877c:	809a      	strh	r2, [r3, #4]
  }

  if(*wiper->pWashInput){
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	69db      	ldr	r3, [r3, #28]
 8008782:	881b      	ldrh	r3, [r3, #0]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d004      	beq.n	8008792 <Wash+0x4a>
    wiper->nWashWipeCount = 0;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2200      	movs	r2, #0
 800878c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8008790:	e046      	b.n	8008820 <Wash+0xd8>
  }
  else{
    if(!(*wiper->pParkSw) && (*wiper->pParkSw != wiper->nLastParkSw))
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	689b      	ldr	r3, [r3, #8]
 8008796:	881b      	ldrh	r3, [r3, #0]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d10f      	bne.n	80087bc <Wash+0x74>
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	689b      	ldr	r3, [r3, #8]
 80087a0:	881a      	ldrh	r2, [r3, #0]
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80087a8:	429a      	cmp	r2, r3
 80087aa:	d007      	beq.n	80087bc <Wash+0x74>
    {
      wiper->nWashWipeCount++;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80087b2:	3301      	adds	r3, #1
 80087b4:	b2da      	uxtb	r2, r3
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    if(wiper->nWashWipeCount >= wiper->nWashWipeCycles){
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80087c8:	429a      	cmp	r2, r3
 80087ca:	d329      	bcc.n	8008820 <Wash+0xd8>
      if(wiper->eStatePreWash == PARKED || wiper->eStatePreWash == PARKING)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d004      	beq.n	80087e0 <Wash+0x98>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80087dc:	2b01      	cmp	r3, #1
 80087de:	d102      	bne.n	80087e6 <Wash+0x9e>
        wiper->eState = PARKING;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2201      	movs	r2, #1
 80087e4:	705a      	strb	r2, [r3, #1]
      if(wiper->eStatePreWash == INTER_PAUSE || wiper->eStatePreWash == INTER_ON)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80087ec:	2b04      	cmp	r3, #4
 80087ee:	d004      	beq.n	80087fa <Wash+0xb2>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80087f6:	2b05      	cmp	r3, #5
 80087f8:	d102      	bne.n	8008800 <Wash+0xb8>
        wiper->eState = INTER_ON;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2205      	movs	r2, #5
 80087fe:	705a      	strb	r2, [r3, #1]
      if(wiper->eStatePreWash == SLOW_ON)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8008806:	2b02      	cmp	r3, #2
 8008808:	d102      	bne.n	8008810 <Wash+0xc8>
        wiper->eState = SLOW_ON;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2202      	movs	r2, #2
 800880e:	705a      	strb	r2, [r3, #1]
      if(wiper->eStatePreWash == FAST_ON)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8008816:	2b03      	cmp	r3, #3
 8008818:	d102      	bne.n	8008820 <Wash+0xd8>
        wiper->eState = FAST_ON;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2203      	movs	r2, #3
 800881e:	705a      	strb	r2, [r3, #1]
    }
  }
  wiper->nLastParkSw = *wiper->pParkSw;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	689b      	ldr	r3, [r3, #8]
 8008824:	881a      	ldrh	r2, [r3, #0]
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
}
 800882c:	bf00      	nop
 800882e:	370c      	adds	r7, #12
 8008830:	46bd      	mov	sp, r7
 8008832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008836:	4770      	bx	lr

08008838 <Swipe>:

static void Swipe(Wiper_t* wiper)
{
 8008838:	b480      	push	{r7}
 800883a:	b083      	sub	sp, #12
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
  wiper->eLastState = wiper->eState;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	785a      	ldrb	r2, [r3, #1]
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  //Swipe fast
  wiper->nSlowOut = 1;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	2201      	movs	r2, #1
 800884e:	805a      	strh	r2, [r3, #2]
  wiper->nFastOut = 1;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2201      	movs	r2, #1
 8008854:	809a      	strh	r2, [r3, #4]

  //Park switch high
  //Moved past park position
  if(*wiper->pParkSw){
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	689b      	ldr	r3, [r3, #8]
 800885a:	881b      	ldrh	r3, [r3, #0]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d002      	beq.n	8008866 <Swipe+0x2e>
    wiper->eState = PARKING;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2201      	movs	r2, #1
 8008864:	705a      	strb	r2, [r3, #1]
  }


}
 8008866:	bf00      	nop
 8008868:	370c      	adds	r7, #12
 800886a:	46bd      	mov	sp, r7
 800886c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008870:	4770      	bx	lr
	...

08008874 <WiperSM>:

void WiperSM(Wiper_t* wiper)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b082      	sub	sp, #8
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
  wiper->eSelectedSpeed = wiper->eSpeedMap[*wiper->pSpeedInput];
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008880:	881b      	ldrh	r3, [r3, #0]
 8008882:	461a      	mov	r2, r3
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	4413      	add	r3, r2
 8008888:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch(wiper->eState)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	785b      	ldrb	r3, [r3, #1]
 8008896:	2b07      	cmp	r3, #7
 8008898:	d832      	bhi.n	8008900 <WiperSM+0x8c>
 800889a:	a201      	add	r2, pc, #4	; (adr r2, 80088a0 <WiperSM+0x2c>)
 800889c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088a0:	080088c1 	.word	0x080088c1
 80088a4:	080088c9 	.word	0x080088c9
 80088a8:	080088d1 	.word	0x080088d1
 80088ac:	080088d9 	.word	0x080088d9
 80088b0:	080088e9 	.word	0x080088e9
 80088b4:	080088e1 	.word	0x080088e1
 80088b8:	080088f1 	.word	0x080088f1
 80088bc:	080088f9 	.word	0x080088f9
  {
  case PARKED:
    Parked(wiper);
 80088c0:	6878      	ldr	r0, [r7, #4]
 80088c2:	f7ff fac3 	bl	8007e4c <Parked>
    break;
 80088c6:	e01b      	b.n	8008900 <WiperSM+0x8c>

  case PARKING:
    Parking(wiper);
 80088c8:	6878      	ldr	r0, [r7, #4]
 80088ca:	f7ff fb9f 	bl	800800c <Parking>
    break;
 80088ce:	e017      	b.n	8008900 <WiperSM+0x8c>

  case SLOW_ON:
    SlowOn(wiper);
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f7ff fbfb 	bl	80080cc <SlowOn>
    break;
 80088d6:	e013      	b.n	8008900 <WiperSM+0x8c>

  case FAST_ON:
    FastOn(wiper);
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f7ff fca9 	bl	8008230 <FastOn>
    break;
 80088de:	e00f      	b.n	8008900 <WiperSM+0x8c>

  case INTER_ON:
    InterOn(wiper);
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f7ff fd57 	bl	8008394 <InterOn>
    break;
 80088e6:	e00b      	b.n	8008900 <WiperSM+0x8c>

  case INTER_PAUSE:
    InterPause(wiper);
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	f7ff fe27 	bl	800853c <InterPause>
    break;
 80088ee:	e007      	b.n	8008900 <WiperSM+0x8c>

  case WASH:
    Wash(wiper);
 80088f0:	6878      	ldr	r0, [r7, #4]
 80088f2:	f7ff ff29 	bl	8008748 <Wash>
    break;
 80088f6:	e003      	b.n	8008900 <WiperSM+0x8c>

  case SWIPE:
    Swipe(wiper);
 80088f8:	6878      	ldr	r0, [r7, #4]
 80088fa:	f7ff ff9d 	bl	8008838 <Swipe>
    break;
 80088fe:	bf00      	nop
  }
}
 8008900:	bf00      	nop
 8008902:	3708      	adds	r7, #8
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}

08008908 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800890c:	4b08      	ldr	r3, [pc, #32]	; (8008930 <HAL_Init+0x28>)
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	4a07      	ldr	r2, [pc, #28]	; (8008930 <HAL_Init+0x28>)
 8008912:	f043 0310 	orr.w	r3, r3, #16
 8008916:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008918:	2003      	movs	r0, #3
 800891a:	f001 ff4c 	bl	800a7b6 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800891e:	2000      	movs	r0, #0
 8008920:	f7fd ffd8 	bl	80068d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008924:	f7fd fdba 	bl	800649c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008928:	2300      	movs	r3, #0
}
 800892a:	4618      	mov	r0, r3
 800892c:	bd80      	pop	{r7, pc}
 800892e:	bf00      	nop
 8008930:	40022000 	.word	0x40022000

08008934 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008934:	b480      	push	{r7}
 8008936:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008938:	4b06      	ldr	r3, [pc, #24]	; (8008954 <HAL_IncTick+0x20>)
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	461a      	mov	r2, r3
 800893e:	4b06      	ldr	r3, [pc, #24]	; (8008958 <HAL_IncTick+0x24>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	4413      	add	r3, r2
 8008944:	4a04      	ldr	r2, [pc, #16]	; (8008958 <HAL_IncTick+0x24>)
 8008946:	6013      	str	r3, [r2, #0]
}
 8008948:	bf00      	nop
 800894a:	46bd      	mov	sp, r7
 800894c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008950:	4770      	bx	lr
 8008952:	bf00      	nop
 8008954:	20000018 	.word	0x20000018
 8008958:	200026f4 	.word	0x200026f4

0800895c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800895c:	b480      	push	{r7}
 800895e:	af00      	add	r7, sp, #0
  return uwTick;  
 8008960:	4b03      	ldr	r3, [pc, #12]	; (8008970 <HAL_GetTick+0x14>)
 8008962:	681b      	ldr	r3, [r3, #0]
}
 8008964:	4618      	mov	r0, r3
 8008966:	46bd      	mov	sp, r7
 8008968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896c:	4770      	bx	lr
 800896e:	bf00      	nop
 8008970:	200026f4 	.word	0x200026f4

08008974 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8008974:	b480      	push	{r7}
 8008976:	b083      	sub	sp, #12
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800897c:	bf00      	nop
 800897e:	370c      	adds	r7, #12
 8008980:	46bd      	mov	sp, r7
 8008982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008986:	4770      	bx	lr

08008988 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8008988:	b480      	push	{r7}
 800898a:	b083      	sub	sp, #12
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8008990:	bf00      	nop
 8008992:	370c      	adds	r7, #12
 8008994:	46bd      	mov	sp, r7
 8008996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899a:	4770      	bx	lr

0800899c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800899c:	b480      	push	{r7}
 800899e:	b083      	sub	sp, #12
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80089a4:	bf00      	nop
 80089a6:	370c      	adds	r7, #12
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr

080089b0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b09a      	sub	sp, #104	; 0x68
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80089b8:	2300      	movs	r3, #0
 80089ba:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80089be:	2300      	movs	r3, #0
 80089c0:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80089c2:	2300      	movs	r3, #0
 80089c4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d101      	bne.n	80089d0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80089cc:	2301      	movs	r3, #1
 80089ce:	e1c9      	b.n	8008d64 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	691b      	ldr	r3, [r3, #16]
 80089d4:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089da:	f003 0310 	and.w	r3, r3, #16
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d176      	bne.n	8008ad0 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d152      	bne.n	8008a90 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	2200      	movs	r2, #0
 80089ee:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2200      	movs	r2, #0
 80089f4:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2200      	movs	r2, #0
 80089fa:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2200      	movs	r2, #0
 8008a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f7fd fd71 	bl	80064ec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	689b      	ldr	r3, [r3, #8]
 8008a10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d13b      	bne.n	8008a90 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f000 ff6d 	bl	80098f8 <ADC_Disable>
 8008a1e:	4603      	mov	r3, r0
 8008a20:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a28:	f003 0310 	and.w	r3, r3, #16
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d12f      	bne.n	8008a90 <HAL_ADC_Init+0xe0>
 8008a30:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d12b      	bne.n	8008a90 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a3c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8008a40:	f023 0302 	bic.w	r3, r3, #2
 8008a44:	f043 0202 	orr.w	r2, r3, #2
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	689a      	ldr	r2, [r3, #8]
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008a5a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	689a      	ldr	r2, [r3, #8]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008a6a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8008a6c:	4b86      	ldr	r3, [pc, #536]	; (8008c88 <HAL_ADC_Init+0x2d8>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4a86      	ldr	r2, [pc, #536]	; (8008c8c <HAL_ADC_Init+0x2dc>)
 8008a72:	fba2 2303 	umull	r2, r3, r2, r3
 8008a76:	0c9a      	lsrs	r2, r3, #18
 8008a78:	4613      	mov	r3, r2
 8008a7a:	009b      	lsls	r3, r3, #2
 8008a7c:	4413      	add	r3, r2
 8008a7e:	005b      	lsls	r3, r3, #1
 8008a80:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8008a82:	e002      	b.n	8008a8a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	3b01      	subs	r3, #1
 8008a88:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d1f9      	bne.n	8008a84 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	689b      	ldr	r3, [r3, #8]
 8008a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d007      	beq.n	8008aae <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8008aa8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008aac:	d110      	bne.n	8008ad0 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ab2:	f023 0312 	bic.w	r3, r3, #18
 8008ab6:	f043 0210 	orr.w	r2, r3, #16
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ac2:	f043 0201 	orr.w	r2, r3, #1
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8008aca:	2301      	movs	r3, #1
 8008acc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ad4:	f003 0310 	and.w	r3, r3, #16
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	f040 8136 	bne.w	8008d4a <HAL_ADC_Init+0x39a>
 8008ade:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	f040 8131 	bne.w	8008d4a <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	689b      	ldr	r3, [r3, #8]
 8008aee:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	f040 8129 	bne.w	8008d4a <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008afc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8008b00:	f043 0202 	orr.w	r2, r3, #2
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008b10:	d004      	beq.n	8008b1c <HAL_ADC_Init+0x16c>
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	4a5e      	ldr	r2, [pc, #376]	; (8008c90 <HAL_ADC_Init+0x2e0>)
 8008b18:	4293      	cmp	r3, r2
 8008b1a:	d101      	bne.n	8008b20 <HAL_ADC_Init+0x170>
 8008b1c:	4b5d      	ldr	r3, [pc, #372]	; (8008c94 <HAL_ADC_Init+0x2e4>)
 8008b1e:	e000      	b.n	8008b22 <HAL_ADC_Init+0x172>
 8008b20:	4b5d      	ldr	r3, [pc, #372]	; (8008c98 <HAL_ADC_Init+0x2e8>)
 8008b22:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008b2c:	d102      	bne.n	8008b34 <HAL_ADC_Init+0x184>
 8008b2e:	4b58      	ldr	r3, [pc, #352]	; (8008c90 <HAL_ADC_Init+0x2e0>)
 8008b30:	60fb      	str	r3, [r7, #12]
 8008b32:	e01a      	b.n	8008b6a <HAL_ADC_Init+0x1ba>
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	4a55      	ldr	r2, [pc, #340]	; (8008c90 <HAL_ADC_Init+0x2e0>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	d103      	bne.n	8008b46 <HAL_ADC_Init+0x196>
 8008b3e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8008b42:	60fb      	str	r3, [r7, #12]
 8008b44:	e011      	b.n	8008b6a <HAL_ADC_Init+0x1ba>
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	4a54      	ldr	r2, [pc, #336]	; (8008c9c <HAL_ADC_Init+0x2ec>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d102      	bne.n	8008b56 <HAL_ADC_Init+0x1a6>
 8008b50:	4b53      	ldr	r3, [pc, #332]	; (8008ca0 <HAL_ADC_Init+0x2f0>)
 8008b52:	60fb      	str	r3, [r7, #12]
 8008b54:	e009      	b.n	8008b6a <HAL_ADC_Init+0x1ba>
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4a51      	ldr	r2, [pc, #324]	; (8008ca0 <HAL_ADC_Init+0x2f0>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d102      	bne.n	8008b66 <HAL_ADC_Init+0x1b6>
 8008b60:	4b4e      	ldr	r3, [pc, #312]	; (8008c9c <HAL_ADC_Init+0x2ec>)
 8008b62:	60fb      	str	r3, [r7, #12]
 8008b64:	e001      	b.n	8008b6a <HAL_ADC_Init+0x1ba>
 8008b66:	2300      	movs	r3, #0
 8008b68:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	689b      	ldr	r3, [r3, #8]
 8008b70:	f003 0303 	and.w	r3, r3, #3
 8008b74:	2b01      	cmp	r3, #1
 8008b76:	d108      	bne.n	8008b8a <HAL_ADC_Init+0x1da>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f003 0301 	and.w	r3, r3, #1
 8008b82:	2b01      	cmp	r3, #1
 8008b84:	d101      	bne.n	8008b8a <HAL_ADC_Init+0x1da>
 8008b86:	2301      	movs	r3, #1
 8008b88:	e000      	b.n	8008b8c <HAL_ADC_Init+0x1dc>
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d11c      	bne.n	8008bca <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8008b90:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d010      	beq.n	8008bb8 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	689b      	ldr	r3, [r3, #8]
 8008b9a:	f003 0303 	and.w	r3, r3, #3
 8008b9e:	2b01      	cmp	r3, #1
 8008ba0:	d107      	bne.n	8008bb2 <HAL_ADC_Init+0x202>
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f003 0301 	and.w	r3, r3, #1
 8008baa:	2b01      	cmp	r3, #1
 8008bac:	d101      	bne.n	8008bb2 <HAL_ADC_Init+0x202>
 8008bae:	2301      	movs	r3, #1
 8008bb0:	e000      	b.n	8008bb4 <HAL_ADC_Init+0x204>
 8008bb2:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d108      	bne.n	8008bca <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8008bb8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008bba:	689b      	ldr	r3, [r3, #8]
 8008bbc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	431a      	orrs	r2, r3
 8008bc6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008bc8:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	7e5b      	ldrb	r3, [r3, #25]
 8008bce:	035b      	lsls	r3, r3, #13
 8008bd0:	687a      	ldr	r2, [r7, #4]
 8008bd2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008bd4:	2a01      	cmp	r2, #1
 8008bd6:	d002      	beq.n	8008bde <HAL_ADC_Init+0x22e>
 8008bd8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008bdc:	e000      	b.n	8008be0 <HAL_ADC_Init+0x230>
 8008bde:	2200      	movs	r2, #0
 8008be0:	431a      	orrs	r2, r3
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	68db      	ldr	r3, [r3, #12]
 8008be6:	431a      	orrs	r2, r3
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	689b      	ldr	r3, [r3, #8]
 8008bec:	4313      	orrs	r3, r2
 8008bee:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008bfa:	2b01      	cmp	r3, #1
 8008bfc:	d11b      	bne.n	8008c36 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	7e5b      	ldrb	r3, [r3, #25]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d109      	bne.n	8008c1a <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c0a:	3b01      	subs	r3, #1
 8008c0c:	045a      	lsls	r2, r3, #17
 8008c0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008c10:	4313      	orrs	r3, r2
 8008c12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008c16:	663b      	str	r3, [r7, #96]	; 0x60
 8008c18:	e00d      	b.n	8008c36 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c1e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008c22:	f043 0220 	orr.w	r2, r3, #32
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c2e:	f043 0201 	orr.w	r2, r3, #1
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c3a:	2b01      	cmp	r3, #1
 8008c3c:	d03a      	beq.n	8008cb4 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4a16      	ldr	r2, [pc, #88]	; (8008c9c <HAL_ADC_Init+0x2ec>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d004      	beq.n	8008c52 <HAL_ADC_Init+0x2a2>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	4a14      	ldr	r2, [pc, #80]	; (8008ca0 <HAL_ADC_Init+0x2f0>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d128      	bne.n	8008ca4 <HAL_ADC_Init+0x2f4>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c56:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8008c5a:	d012      	beq.n	8008c82 <HAL_ADC_Init+0x2d2>
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c64:	d00a      	beq.n	8008c7c <HAL_ADC_Init+0x2cc>
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c6a:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8008c6e:	d002      	beq.n	8008c76 <HAL_ADC_Init+0x2c6>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c74:	e018      	b.n	8008ca8 <HAL_ADC_Init+0x2f8>
 8008c76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008c7a:	e015      	b.n	8008ca8 <HAL_ADC_Init+0x2f8>
 8008c7c:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8008c80:	e012      	b.n	8008ca8 <HAL_ADC_Init+0x2f8>
 8008c82:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8008c86:	e00f      	b.n	8008ca8 <HAL_ADC_Init+0x2f8>
 8008c88:	20000010 	.word	0x20000010
 8008c8c:	431bde83 	.word	0x431bde83
 8008c90:	50000100 	.word	0x50000100
 8008c94:	50000300 	.word	0x50000300
 8008c98:	50000700 	.word	0x50000700
 8008c9c:	50000400 	.word	0x50000400
 8008ca0:	50000500 	.word	0x50000500
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ca8:	687a      	ldr	r2, [r7, #4]
 8008caa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008cac:	4313      	orrs	r3, r2
 8008cae:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	689b      	ldr	r3, [r3, #8]
 8008cba:	f003 030c 	and.w	r3, r3, #12
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d114      	bne.n	8008cec <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	68db      	ldr	r3, [r3, #12]
 8008cc8:	687a      	ldr	r2, [r7, #4]
 8008cca:	6812      	ldr	r2, [r2, #0]
 8008ccc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008cd0:	f023 0302 	bic.w	r3, r3, #2
 8008cd4:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	7e1b      	ldrb	r3, [r3, #24]
 8008cda:	039a      	lsls	r2, r3, #14
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008ce2:	005b      	lsls	r3, r3, #1
 8008ce4:	4313      	orrs	r3, r2
 8008ce6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008ce8:	4313      	orrs	r3, r2
 8008cea:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	68da      	ldr	r2, [r3, #12]
 8008cf2:	4b1e      	ldr	r3, [pc, #120]	; (8008d6c <HAL_ADC_Init+0x3bc>)
 8008cf4:	4013      	ands	r3, r2
 8008cf6:	687a      	ldr	r2, [r7, #4]
 8008cf8:	6812      	ldr	r2, [r2, #0]
 8008cfa:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8008cfc:	430b      	orrs	r3, r1
 8008cfe:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	691b      	ldr	r3, [r3, #16]
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d10c      	bne.n	8008d22 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d0e:	f023 010f 	bic.w	r1, r3, #15
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	69db      	ldr	r3, [r3, #28]
 8008d16:	1e5a      	subs	r2, r3, #1
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	430a      	orrs	r2, r1
 8008d1e:	631a      	str	r2, [r3, #48]	; 0x30
 8008d20:	e007      	b.n	8008d32 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	f022 020f 	bic.w	r2, r2, #15
 8008d30:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2200      	movs	r2, #0
 8008d36:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d3c:	f023 0303 	bic.w	r3, r3, #3
 8008d40:	f043 0201 	orr.w	r2, r3, #1
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	641a      	str	r2, [r3, #64]	; 0x40
 8008d48:	e00a      	b.n	8008d60 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d4e:	f023 0312 	bic.w	r3, r3, #18
 8008d52:	f043 0210 	orr.w	r2, r3, #16
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8008d5a:	2301      	movs	r3, #1
 8008d5c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8008d60:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8008d64:	4618      	mov	r0, r3
 8008d66:	3768      	adds	r7, #104	; 0x68
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	bd80      	pop	{r7, pc}
 8008d6c:	fff0c007 	.word	0xfff0c007

08008d70 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b086      	sub	sp, #24
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	60f8      	str	r0, [r7, #12]
 8008d78:	60b9      	str	r1, [r7, #8]
 8008d7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	689b      	ldr	r3, [r3, #8]
 8008d86:	f003 0304 	and.w	r3, r3, #4
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	f040 80f7 	bne.w	8008f7e <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d96:	2b01      	cmp	r3, #1
 8008d98:	d101      	bne.n	8008d9e <HAL_ADC_Start_DMA+0x2e>
 8008d9a:	2302      	movs	r3, #2
 8008d9c:	e0f2      	b.n	8008f84 <HAL_ADC_Start_DMA+0x214>
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	2201      	movs	r2, #1
 8008da2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008dae:	d004      	beq.n	8008dba <HAL_ADC_Start_DMA+0x4a>
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	4a75      	ldr	r2, [pc, #468]	; (8008f8c <HAL_ADC_Start_DMA+0x21c>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d109      	bne.n	8008dce <HAL_ADC_Start_DMA+0x5e>
 8008dba:	4b75      	ldr	r3, [pc, #468]	; (8008f90 <HAL_ADC_Start_DMA+0x220>)
 8008dbc:	689b      	ldr	r3, [r3, #8]
 8008dbe:	f003 031f 	and.w	r3, r3, #31
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	bf0c      	ite	eq
 8008dc6:	2301      	moveq	r3, #1
 8008dc8:	2300      	movne	r3, #0
 8008dca:	b2db      	uxtb	r3, r3
 8008dcc:	e008      	b.n	8008de0 <HAL_ADC_Start_DMA+0x70>
 8008dce:	4b71      	ldr	r3, [pc, #452]	; (8008f94 <HAL_ADC_Start_DMA+0x224>)
 8008dd0:	689b      	ldr	r3, [r3, #8]
 8008dd2:	f003 031f 	and.w	r3, r3, #31
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	bf0c      	ite	eq
 8008dda:	2301      	moveq	r3, #1
 8008ddc:	2300      	movne	r3, #0
 8008dde:	b2db      	uxtb	r3, r3
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	f000 80c5 	beq.w	8008f70 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8008de6:	68f8      	ldr	r0, [r7, #12]
 8008de8:	f000 fd22 	bl	8009830 <ADC_Enable>
 8008dec:	4603      	mov	r3, r0
 8008dee:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8008df0:	7dfb      	ldrb	r3, [r7, #23]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	f040 80b7 	bne.w	8008f66 <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dfc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008e00:	f023 0301 	bic.w	r3, r3, #1
 8008e04:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008e14:	d004      	beq.n	8008e20 <HAL_ADC_Start_DMA+0xb0>
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	4a5c      	ldr	r2, [pc, #368]	; (8008f8c <HAL_ADC_Start_DMA+0x21c>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d106      	bne.n	8008e2e <HAL_ADC_Start_DMA+0xbe>
 8008e20:	4b5b      	ldr	r3, [pc, #364]	; (8008f90 <HAL_ADC_Start_DMA+0x220>)
 8008e22:	689b      	ldr	r3, [r3, #8]
 8008e24:	f003 031f 	and.w	r3, r3, #31
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d010      	beq.n	8008e4e <HAL_ADC_Start_DMA+0xde>
 8008e2c:	e005      	b.n	8008e3a <HAL_ADC_Start_DMA+0xca>
 8008e2e:	4b59      	ldr	r3, [pc, #356]	; (8008f94 <HAL_ADC_Start_DMA+0x224>)
 8008e30:	689b      	ldr	r3, [r3, #8]
 8008e32:	f003 031f 	and.w	r3, r3, #31
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d009      	beq.n	8008e4e <HAL_ADC_Start_DMA+0xde>
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008e42:	d004      	beq.n	8008e4e <HAL_ADC_Start_DMA+0xde>
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4a53      	ldr	r2, [pc, #332]	; (8008f98 <HAL_ADC_Start_DMA+0x228>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d115      	bne.n	8008e7a <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e52:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	68db      	ldr	r3, [r3, #12]
 8008e60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d036      	beq.n	8008ed6 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e6c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8008e70:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8008e78:	e02d      	b.n	8008ed6 <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e7e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008e8e:	d004      	beq.n	8008e9a <HAL_ADC_Start_DMA+0x12a>
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	4a3d      	ldr	r2, [pc, #244]	; (8008f8c <HAL_ADC_Start_DMA+0x21c>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d10a      	bne.n	8008eb0 <HAL_ADC_Start_DMA+0x140>
 8008e9a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8008e9e:	68db      	ldr	r3, [r3, #12]
 8008ea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	bf14      	ite	ne
 8008ea8:	2301      	movne	r3, #1
 8008eaa:	2300      	moveq	r3, #0
 8008eac:	b2db      	uxtb	r3, r3
 8008eae:	e008      	b.n	8008ec2 <HAL_ADC_Start_DMA+0x152>
 8008eb0:	4b39      	ldr	r3, [pc, #228]	; (8008f98 <HAL_ADC_Start_DMA+0x228>)
 8008eb2:	68db      	ldr	r3, [r3, #12]
 8008eb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	bf14      	ite	ne
 8008ebc:	2301      	movne	r3, #1
 8008ebe:	2300      	moveq	r3, #0
 8008ec0:	b2db      	uxtb	r3, r3
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d007      	beq.n	8008ed6 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8008ece:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eda:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008ede:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ee2:	d106      	bne.n	8008ef2 <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ee8:	f023 0206 	bic.w	r2, r3, #6
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	645a      	str	r2, [r3, #68]	; 0x44
 8008ef0:	e002      	b.n	8008ef8 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	2200      	movs	r2, #0
 8008efc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f04:	4a25      	ldr	r2, [pc, #148]	; (8008f9c <HAL_ADC_Start_DMA+0x22c>)
 8008f06:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f0c:	4a24      	ldr	r2, [pc, #144]	; (8008fa0 <HAL_ADC_Start_DMA+0x230>)
 8008f0e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f14:	4a23      	ldr	r2, [pc, #140]	; (8008fa4 <HAL_ADC_Start_DMA+0x234>)
 8008f16:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	221c      	movs	r2, #28
 8008f1e:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	685a      	ldr	r2, [r3, #4]
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f042 0210 	orr.w	r2, r2, #16
 8008f2e:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	68da      	ldr	r2, [r3, #12]
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	f042 0201 	orr.w	r2, r2, #1
 8008f3e:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	3340      	adds	r3, #64	; 0x40
 8008f4a:	4619      	mov	r1, r3
 8008f4c:	68ba      	ldr	r2, [r7, #8]
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	f001 fd97 	bl	800aa82 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	689a      	ldr	r2, [r3, #8]
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f042 0204 	orr.w	r2, r2, #4
 8008f62:	609a      	str	r2, [r3, #8]
 8008f64:	e00d      	b.n	8008f82 <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008f6e:	e008      	b.n	8008f82 <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8008f70:	2301      	movs	r3, #1
 8008f72:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	2200      	movs	r2, #0
 8008f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008f7c:	e001      	b.n	8008f82 <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8008f7e:	2302      	movs	r3, #2
 8008f80:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8008f82:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f84:	4618      	mov	r0, r3
 8008f86:	3718      	adds	r7, #24
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}
 8008f8c:	50000100 	.word	0x50000100
 8008f90:	50000300 	.word	0x50000300
 8008f94:	50000700 	.word	0x50000700
 8008f98:	50000400 	.word	0x50000400
 8008f9c:	08009765 	.word	0x08009765
 8008fa0:	080097df 	.word	0x080097df
 8008fa4:	080097fb 	.word	0x080097fb

08008fa8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b09b      	sub	sp, #108	; 0x6c
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
 8008fb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008fc2:	2b01      	cmp	r3, #1
 8008fc4:	d101      	bne.n	8008fca <HAL_ADC_ConfigChannel+0x22>
 8008fc6:	2302      	movs	r3, #2
 8008fc8:	e2ca      	b.n	8009560 <HAL_ADC_ConfigChannel+0x5b8>
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2201      	movs	r2, #1
 8008fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	689b      	ldr	r3, [r3, #8]
 8008fd8:	f003 0304 	and.w	r3, r3, #4
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	f040 82ae 	bne.w	800953e <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	685b      	ldr	r3, [r3, #4]
 8008fe6:	2b04      	cmp	r3, #4
 8008fe8:	d81c      	bhi.n	8009024 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	685a      	ldr	r2, [r3, #4]
 8008ff4:	4613      	mov	r3, r2
 8008ff6:	005b      	lsls	r3, r3, #1
 8008ff8:	4413      	add	r3, r2
 8008ffa:	005b      	lsls	r3, r3, #1
 8008ffc:	461a      	mov	r2, r3
 8008ffe:	231f      	movs	r3, #31
 8009000:	4093      	lsls	r3, r2
 8009002:	43db      	mvns	r3, r3
 8009004:	4019      	ands	r1, r3
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	6818      	ldr	r0, [r3, #0]
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	685a      	ldr	r2, [r3, #4]
 800900e:	4613      	mov	r3, r2
 8009010:	005b      	lsls	r3, r3, #1
 8009012:	4413      	add	r3, r2
 8009014:	005b      	lsls	r3, r3, #1
 8009016:	fa00 f203 	lsl.w	r2, r0, r3
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	430a      	orrs	r2, r1
 8009020:	631a      	str	r2, [r3, #48]	; 0x30
 8009022:	e063      	b.n	80090ec <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	685b      	ldr	r3, [r3, #4]
 8009028:	2b09      	cmp	r3, #9
 800902a:	d81e      	bhi.n	800906a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	685a      	ldr	r2, [r3, #4]
 8009036:	4613      	mov	r3, r2
 8009038:	005b      	lsls	r3, r3, #1
 800903a:	4413      	add	r3, r2
 800903c:	005b      	lsls	r3, r3, #1
 800903e:	3b1e      	subs	r3, #30
 8009040:	221f      	movs	r2, #31
 8009042:	fa02 f303 	lsl.w	r3, r2, r3
 8009046:	43db      	mvns	r3, r3
 8009048:	4019      	ands	r1, r3
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	6818      	ldr	r0, [r3, #0]
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	685a      	ldr	r2, [r3, #4]
 8009052:	4613      	mov	r3, r2
 8009054:	005b      	lsls	r3, r3, #1
 8009056:	4413      	add	r3, r2
 8009058:	005b      	lsls	r3, r3, #1
 800905a:	3b1e      	subs	r3, #30
 800905c:	fa00 f203 	lsl.w	r2, r0, r3
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	430a      	orrs	r2, r1
 8009066:	635a      	str	r2, [r3, #52]	; 0x34
 8009068:	e040      	b.n	80090ec <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	685b      	ldr	r3, [r3, #4]
 800906e:	2b0e      	cmp	r3, #14
 8009070:	d81e      	bhi.n	80090b0 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	685a      	ldr	r2, [r3, #4]
 800907c:	4613      	mov	r3, r2
 800907e:	005b      	lsls	r3, r3, #1
 8009080:	4413      	add	r3, r2
 8009082:	005b      	lsls	r3, r3, #1
 8009084:	3b3c      	subs	r3, #60	; 0x3c
 8009086:	221f      	movs	r2, #31
 8009088:	fa02 f303 	lsl.w	r3, r2, r3
 800908c:	43db      	mvns	r3, r3
 800908e:	4019      	ands	r1, r3
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	6818      	ldr	r0, [r3, #0]
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	685a      	ldr	r2, [r3, #4]
 8009098:	4613      	mov	r3, r2
 800909a:	005b      	lsls	r3, r3, #1
 800909c:	4413      	add	r3, r2
 800909e:	005b      	lsls	r3, r3, #1
 80090a0:	3b3c      	subs	r3, #60	; 0x3c
 80090a2:	fa00 f203 	lsl.w	r2, r0, r3
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	430a      	orrs	r2, r1
 80090ac:	639a      	str	r2, [r3, #56]	; 0x38
 80090ae:	e01d      	b.n	80090ec <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	685a      	ldr	r2, [r3, #4]
 80090ba:	4613      	mov	r3, r2
 80090bc:	005b      	lsls	r3, r3, #1
 80090be:	4413      	add	r3, r2
 80090c0:	005b      	lsls	r3, r3, #1
 80090c2:	3b5a      	subs	r3, #90	; 0x5a
 80090c4:	221f      	movs	r2, #31
 80090c6:	fa02 f303 	lsl.w	r3, r2, r3
 80090ca:	43db      	mvns	r3, r3
 80090cc:	4019      	ands	r1, r3
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	6818      	ldr	r0, [r3, #0]
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	685a      	ldr	r2, [r3, #4]
 80090d6:	4613      	mov	r3, r2
 80090d8:	005b      	lsls	r3, r3, #1
 80090da:	4413      	add	r3, r2
 80090dc:	005b      	lsls	r3, r3, #1
 80090de:	3b5a      	subs	r3, #90	; 0x5a
 80090e0:	fa00 f203 	lsl.w	r2, r0, r3
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	430a      	orrs	r2, r1
 80090ea:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	689b      	ldr	r3, [r3, #8]
 80090f2:	f003 030c 	and.w	r3, r3, #12
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	f040 80e5 	bne.w	80092c6 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	2b09      	cmp	r3, #9
 8009102:	d91c      	bls.n	800913e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	6999      	ldr	r1, [r3, #24]
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	681a      	ldr	r2, [r3, #0]
 800910e:	4613      	mov	r3, r2
 8009110:	005b      	lsls	r3, r3, #1
 8009112:	4413      	add	r3, r2
 8009114:	3b1e      	subs	r3, #30
 8009116:	2207      	movs	r2, #7
 8009118:	fa02 f303 	lsl.w	r3, r2, r3
 800911c:	43db      	mvns	r3, r3
 800911e:	4019      	ands	r1, r3
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	6898      	ldr	r0, [r3, #8]
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	681a      	ldr	r2, [r3, #0]
 8009128:	4613      	mov	r3, r2
 800912a:	005b      	lsls	r3, r3, #1
 800912c:	4413      	add	r3, r2
 800912e:	3b1e      	subs	r3, #30
 8009130:	fa00 f203 	lsl.w	r2, r0, r3
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	430a      	orrs	r2, r1
 800913a:	619a      	str	r2, [r3, #24]
 800913c:	e019      	b.n	8009172 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	6959      	ldr	r1, [r3, #20]
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	681a      	ldr	r2, [r3, #0]
 8009148:	4613      	mov	r3, r2
 800914a:	005b      	lsls	r3, r3, #1
 800914c:	4413      	add	r3, r2
 800914e:	2207      	movs	r2, #7
 8009150:	fa02 f303 	lsl.w	r3, r2, r3
 8009154:	43db      	mvns	r3, r3
 8009156:	4019      	ands	r1, r3
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	6898      	ldr	r0, [r3, #8]
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	681a      	ldr	r2, [r3, #0]
 8009160:	4613      	mov	r3, r2
 8009162:	005b      	lsls	r3, r3, #1
 8009164:	4413      	add	r3, r2
 8009166:	fa00 f203 	lsl.w	r2, r0, r3
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	430a      	orrs	r2, r1
 8009170:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	695a      	ldr	r2, [r3, #20]
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	68db      	ldr	r3, [r3, #12]
 800917c:	08db      	lsrs	r3, r3, #3
 800917e:	f003 0303 	and.w	r3, r3, #3
 8009182:	005b      	lsls	r3, r3, #1
 8009184:	fa02 f303 	lsl.w	r3, r2, r3
 8009188:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	691b      	ldr	r3, [r3, #16]
 800918e:	3b01      	subs	r3, #1
 8009190:	2b03      	cmp	r3, #3
 8009192:	d84f      	bhi.n	8009234 <HAL_ADC_ConfigChannel+0x28c>
 8009194:	a201      	add	r2, pc, #4	; (adr r2, 800919c <HAL_ADC_ConfigChannel+0x1f4>)
 8009196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800919a:	bf00      	nop
 800919c:	080091ad 	.word	0x080091ad
 80091a0:	080091cf 	.word	0x080091cf
 80091a4:	080091f1 	.word	0x080091f1
 80091a8:	08009213 	.word	0x08009213
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80091b2:	4b9a      	ldr	r3, [pc, #616]	; (800941c <HAL_ADC_ConfigChannel+0x474>)
 80091b4:	4013      	ands	r3, r2
 80091b6:	683a      	ldr	r2, [r7, #0]
 80091b8:	6812      	ldr	r2, [r2, #0]
 80091ba:	0691      	lsls	r1, r2, #26
 80091bc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80091be:	430a      	orrs	r2, r1
 80091c0:	431a      	orrs	r2, r3
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80091ca:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80091cc:	e07e      	b.n	80092cc <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80091d4:	4b91      	ldr	r3, [pc, #580]	; (800941c <HAL_ADC_ConfigChannel+0x474>)
 80091d6:	4013      	ands	r3, r2
 80091d8:	683a      	ldr	r2, [r7, #0]
 80091da:	6812      	ldr	r2, [r2, #0]
 80091dc:	0691      	lsls	r1, r2, #26
 80091de:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80091e0:	430a      	orrs	r2, r1
 80091e2:	431a      	orrs	r2, r3
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80091ec:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80091ee:	e06d      	b.n	80092cc <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80091f6:	4b89      	ldr	r3, [pc, #548]	; (800941c <HAL_ADC_ConfigChannel+0x474>)
 80091f8:	4013      	ands	r3, r2
 80091fa:	683a      	ldr	r2, [r7, #0]
 80091fc:	6812      	ldr	r2, [r2, #0]
 80091fe:	0691      	lsls	r1, r2, #26
 8009200:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009202:	430a      	orrs	r2, r1
 8009204:	431a      	orrs	r2, r3
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800920e:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8009210:	e05c      	b.n	80092cc <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8009218:	4b80      	ldr	r3, [pc, #512]	; (800941c <HAL_ADC_ConfigChannel+0x474>)
 800921a:	4013      	ands	r3, r2
 800921c:	683a      	ldr	r2, [r7, #0]
 800921e:	6812      	ldr	r2, [r2, #0]
 8009220:	0691      	lsls	r1, r2, #26
 8009222:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009224:	430a      	orrs	r2, r1
 8009226:	431a      	orrs	r2, r3
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8009230:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8009232:	e04b      	b.n	80092cc <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800923a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800923e:	683b      	ldr	r3, [r7, #0]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	069b      	lsls	r3, r3, #26
 8009244:	429a      	cmp	r2, r3
 8009246:	d107      	bne.n	8009258 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8009256:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800925e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	069b      	lsls	r3, r3, #26
 8009268:	429a      	cmp	r2, r3
 800926a:	d107      	bne.n	800927c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800927a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009282:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	069b      	lsls	r3, r3, #26
 800928c:	429a      	cmp	r2, r3
 800928e:	d107      	bne.n	80092a0 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800929e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80092a6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	069b      	lsls	r3, r3, #26
 80092b0:	429a      	cmp	r2, r3
 80092b2:	d10a      	bne.n	80092ca <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80092c2:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80092c4:	e001      	b.n	80092ca <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80092c6:	bf00      	nop
 80092c8:	e000      	b.n	80092cc <HAL_ADC_ConfigChannel+0x324>
      break;
 80092ca:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	689b      	ldr	r3, [r3, #8]
 80092d2:	f003 0303 	and.w	r3, r3, #3
 80092d6:	2b01      	cmp	r3, #1
 80092d8:	d108      	bne.n	80092ec <HAL_ADC_ConfigChannel+0x344>
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f003 0301 	and.w	r3, r3, #1
 80092e4:	2b01      	cmp	r3, #1
 80092e6:	d101      	bne.n	80092ec <HAL_ADC_ConfigChannel+0x344>
 80092e8:	2301      	movs	r3, #1
 80092ea:	e000      	b.n	80092ee <HAL_ADC_ConfigChannel+0x346>
 80092ec:	2300      	movs	r3, #0
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	f040 8130 	bne.w	8009554 <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	68db      	ldr	r3, [r3, #12]
 80092f8:	2b01      	cmp	r3, #1
 80092fa:	d00f      	beq.n	800931c <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	2201      	movs	r2, #1
 800930a:	fa02 f303 	lsl.w	r3, r2, r3
 800930e:	43da      	mvns	r2, r3
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	400a      	ands	r2, r1
 8009316:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800931a:	e049      	b.n	80093b0 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	2201      	movs	r2, #1
 800932a:	409a      	lsls	r2, r3
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	430a      	orrs	r2, r1
 8009332:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	2b09      	cmp	r3, #9
 800933c:	d91c      	bls.n	8009378 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	6999      	ldr	r1, [r3, #24]
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	681a      	ldr	r2, [r3, #0]
 8009348:	4613      	mov	r3, r2
 800934a:	005b      	lsls	r3, r3, #1
 800934c:	4413      	add	r3, r2
 800934e:	3b1b      	subs	r3, #27
 8009350:	2207      	movs	r2, #7
 8009352:	fa02 f303 	lsl.w	r3, r2, r3
 8009356:	43db      	mvns	r3, r3
 8009358:	4019      	ands	r1, r3
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	6898      	ldr	r0, [r3, #8]
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	681a      	ldr	r2, [r3, #0]
 8009362:	4613      	mov	r3, r2
 8009364:	005b      	lsls	r3, r3, #1
 8009366:	4413      	add	r3, r2
 8009368:	3b1b      	subs	r3, #27
 800936a:	fa00 f203 	lsl.w	r2, r0, r3
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	430a      	orrs	r2, r1
 8009374:	619a      	str	r2, [r3, #24]
 8009376:	e01b      	b.n	80093b0 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	6959      	ldr	r1, [r3, #20]
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	1c5a      	adds	r2, r3, #1
 8009384:	4613      	mov	r3, r2
 8009386:	005b      	lsls	r3, r3, #1
 8009388:	4413      	add	r3, r2
 800938a:	2207      	movs	r2, #7
 800938c:	fa02 f303 	lsl.w	r3, r2, r3
 8009390:	43db      	mvns	r3, r3
 8009392:	4019      	ands	r1, r3
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	6898      	ldr	r0, [r3, #8]
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	1c5a      	adds	r2, r3, #1
 800939e:	4613      	mov	r3, r2
 80093a0:	005b      	lsls	r3, r3, #1
 80093a2:	4413      	add	r3, r2
 80093a4:	fa00 f203 	lsl.w	r2, r0, r3
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	430a      	orrs	r2, r1
 80093ae:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80093b8:	d004      	beq.n	80093c4 <HAL_ADC_ConfigChannel+0x41c>
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	4a18      	ldr	r2, [pc, #96]	; (8009420 <HAL_ADC_ConfigChannel+0x478>)
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d101      	bne.n	80093c8 <HAL_ADC_ConfigChannel+0x420>
 80093c4:	4b17      	ldr	r3, [pc, #92]	; (8009424 <HAL_ADC_ConfigChannel+0x47c>)
 80093c6:	e000      	b.n	80093ca <HAL_ADC_ConfigChannel+0x422>
 80093c8:	4b17      	ldr	r3, [pc, #92]	; (8009428 <HAL_ADC_ConfigChannel+0x480>)
 80093ca:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	2b10      	cmp	r3, #16
 80093d2:	d105      	bne.n	80093e0 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80093d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80093d6:	689b      	ldr	r3, [r3, #8]
 80093d8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d015      	beq.n	800940c <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80093e4:	2b11      	cmp	r3, #17
 80093e6:	d105      	bne.n	80093f4 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80093e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80093ea:	689b      	ldr	r3, [r3, #8]
 80093ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d00b      	beq.n	800940c <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80093f8:	2b12      	cmp	r3, #18
 80093fa:	f040 80ab 	bne.w	8009554 <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80093fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009400:	689b      	ldr	r3, [r3, #8]
 8009402:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8009406:	2b00      	cmp	r3, #0
 8009408:	f040 80a4 	bne.w	8009554 <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009414:	d10a      	bne.n	800942c <HAL_ADC_ConfigChannel+0x484>
 8009416:	4b02      	ldr	r3, [pc, #8]	; (8009420 <HAL_ADC_ConfigChannel+0x478>)
 8009418:	60fb      	str	r3, [r7, #12]
 800941a:	e022      	b.n	8009462 <HAL_ADC_ConfigChannel+0x4ba>
 800941c:	83fff000 	.word	0x83fff000
 8009420:	50000100 	.word	0x50000100
 8009424:	50000300 	.word	0x50000300
 8009428:	50000700 	.word	0x50000700
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	4a4e      	ldr	r2, [pc, #312]	; (800956c <HAL_ADC_ConfigChannel+0x5c4>)
 8009432:	4293      	cmp	r3, r2
 8009434:	d103      	bne.n	800943e <HAL_ADC_ConfigChannel+0x496>
 8009436:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800943a:	60fb      	str	r3, [r7, #12]
 800943c:	e011      	b.n	8009462 <HAL_ADC_ConfigChannel+0x4ba>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	4a4b      	ldr	r2, [pc, #300]	; (8009570 <HAL_ADC_ConfigChannel+0x5c8>)
 8009444:	4293      	cmp	r3, r2
 8009446:	d102      	bne.n	800944e <HAL_ADC_ConfigChannel+0x4a6>
 8009448:	4b4a      	ldr	r3, [pc, #296]	; (8009574 <HAL_ADC_ConfigChannel+0x5cc>)
 800944a:	60fb      	str	r3, [r7, #12]
 800944c:	e009      	b.n	8009462 <HAL_ADC_ConfigChannel+0x4ba>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	4a48      	ldr	r2, [pc, #288]	; (8009574 <HAL_ADC_ConfigChannel+0x5cc>)
 8009454:	4293      	cmp	r3, r2
 8009456:	d102      	bne.n	800945e <HAL_ADC_ConfigChannel+0x4b6>
 8009458:	4b45      	ldr	r3, [pc, #276]	; (8009570 <HAL_ADC_ConfigChannel+0x5c8>)
 800945a:	60fb      	str	r3, [r7, #12]
 800945c:	e001      	b.n	8009462 <HAL_ADC_ConfigChannel+0x4ba>
 800945e:	2300      	movs	r3, #0
 8009460:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	689b      	ldr	r3, [r3, #8]
 8009468:	f003 0303 	and.w	r3, r3, #3
 800946c:	2b01      	cmp	r3, #1
 800946e:	d108      	bne.n	8009482 <HAL_ADC_ConfigChannel+0x4da>
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f003 0301 	and.w	r3, r3, #1
 800947a:	2b01      	cmp	r3, #1
 800947c:	d101      	bne.n	8009482 <HAL_ADC_ConfigChannel+0x4da>
 800947e:	2301      	movs	r3, #1
 8009480:	e000      	b.n	8009484 <HAL_ADC_ConfigChannel+0x4dc>
 8009482:	2300      	movs	r3, #0
 8009484:	2b00      	cmp	r3, #0
 8009486:	d150      	bne.n	800952a <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8009488:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800948a:	2b00      	cmp	r3, #0
 800948c:	d010      	beq.n	80094b0 <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	689b      	ldr	r3, [r3, #8]
 8009492:	f003 0303 	and.w	r3, r3, #3
 8009496:	2b01      	cmp	r3, #1
 8009498:	d107      	bne.n	80094aa <HAL_ADC_ConfigChannel+0x502>
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f003 0301 	and.w	r3, r3, #1
 80094a2:	2b01      	cmp	r3, #1
 80094a4:	d101      	bne.n	80094aa <HAL_ADC_ConfigChannel+0x502>
 80094a6:	2301      	movs	r3, #1
 80094a8:	e000      	b.n	80094ac <HAL_ADC_ConfigChannel+0x504>
 80094aa:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d13c      	bne.n	800952a <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	2b10      	cmp	r3, #16
 80094b6:	d11d      	bne.n	80094f4 <HAL_ADC_ConfigChannel+0x54c>
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80094c0:	d118      	bne.n	80094f4 <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80094c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80094c4:	689b      	ldr	r3, [r3, #8]
 80094c6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80094ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80094cc:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80094ce:	4b2a      	ldr	r3, [pc, #168]	; (8009578 <HAL_ADC_ConfigChannel+0x5d0>)
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	4a2a      	ldr	r2, [pc, #168]	; (800957c <HAL_ADC_ConfigChannel+0x5d4>)
 80094d4:	fba2 2303 	umull	r2, r3, r2, r3
 80094d8:	0c9a      	lsrs	r2, r3, #18
 80094da:	4613      	mov	r3, r2
 80094dc:	009b      	lsls	r3, r3, #2
 80094de:	4413      	add	r3, r2
 80094e0:	005b      	lsls	r3, r3, #1
 80094e2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80094e4:	e002      	b.n	80094ec <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 80094e6:	68bb      	ldr	r3, [r7, #8]
 80094e8:	3b01      	subs	r3, #1
 80094ea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d1f9      	bne.n	80094e6 <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80094f2:	e02e      	b.n	8009552 <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	2b11      	cmp	r3, #17
 80094fa:	d10b      	bne.n	8009514 <HAL_ADC_ConfigChannel+0x56c>
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009504:	d106      	bne.n	8009514 <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8009506:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009508:	689b      	ldr	r3, [r3, #8]
 800950a:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800950e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009510:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8009512:	e01e      	b.n	8009552 <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	2b12      	cmp	r3, #18
 800951a:	d11a      	bne.n	8009552 <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800951c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800951e:	689b      	ldr	r3, [r3, #8]
 8009520:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8009524:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009526:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8009528:	e013      	b.n	8009552 <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800952e:	f043 0220 	orr.w	r2, r3, #32
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8009536:	2301      	movs	r3, #1
 8009538:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800953c:	e00a      	b.n	8009554 <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009542:	f043 0220 	orr.w	r2, r3, #32
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800954a:	2301      	movs	r3, #1
 800954c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009550:	e000      	b.n	8009554 <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8009552:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2200      	movs	r2, #0
 8009558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800955c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8009560:	4618      	mov	r0, r3
 8009562:	376c      	adds	r7, #108	; 0x6c
 8009564:	46bd      	mov	sp, r7
 8009566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956a:	4770      	bx	lr
 800956c:	50000100 	.word	0x50000100
 8009570:	50000400 	.word	0x50000400
 8009574:	50000500 	.word	0x50000500
 8009578:	20000010 	.word	0x20000010
 800957c:	431bde83 	.word	0x431bde83

08009580 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8009580:	b480      	push	{r7}
 8009582:	b099      	sub	sp, #100	; 0x64
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
 8009588:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800958a:	2300      	movs	r3, #0
 800958c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009598:	d102      	bne.n	80095a0 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800959a:	4b6d      	ldr	r3, [pc, #436]	; (8009750 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800959c:	60bb      	str	r3, [r7, #8]
 800959e:	e01a      	b.n	80095d6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	4a6a      	ldr	r2, [pc, #424]	; (8009750 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80095a6:	4293      	cmp	r3, r2
 80095a8:	d103      	bne.n	80095b2 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80095aa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80095ae:	60bb      	str	r3, [r7, #8]
 80095b0:	e011      	b.n	80095d6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	4a67      	ldr	r2, [pc, #412]	; (8009754 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80095b8:	4293      	cmp	r3, r2
 80095ba:	d102      	bne.n	80095c2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80095bc:	4b66      	ldr	r3, [pc, #408]	; (8009758 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80095be:	60bb      	str	r3, [r7, #8]
 80095c0:	e009      	b.n	80095d6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	4a64      	ldr	r2, [pc, #400]	; (8009758 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d102      	bne.n	80095d2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80095cc:	4b61      	ldr	r3, [pc, #388]	; (8009754 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80095ce:	60bb      	str	r3, [r7, #8]
 80095d0:	e001      	b.n	80095d6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80095d2:	2300      	movs	r3, #0
 80095d4:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d101      	bne.n	80095e0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80095dc:	2301      	movs	r3, #1
 80095de:	e0b0      	b.n	8009742 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80095e6:	2b01      	cmp	r3, #1
 80095e8:	d101      	bne.n	80095ee <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80095ea:	2302      	movs	r3, #2
 80095ec:	e0a9      	b.n	8009742 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2201      	movs	r2, #1
 80095f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	689b      	ldr	r3, [r3, #8]
 80095fc:	f003 0304 	and.w	r3, r3, #4
 8009600:	2b00      	cmp	r3, #0
 8009602:	f040 808d 	bne.w	8009720 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8009606:	68bb      	ldr	r3, [r7, #8]
 8009608:	689b      	ldr	r3, [r3, #8]
 800960a:	f003 0304 	and.w	r3, r3, #4
 800960e:	2b00      	cmp	r3, #0
 8009610:	f040 8086 	bne.w	8009720 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800961c:	d004      	beq.n	8009628 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	4a4b      	ldr	r2, [pc, #300]	; (8009750 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8009624:	4293      	cmp	r3, r2
 8009626:	d101      	bne.n	800962c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8009628:	4b4c      	ldr	r3, [pc, #304]	; (800975c <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 800962a:	e000      	b.n	800962e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800962c:	4b4c      	ldr	r3, [pc, #304]	; (8009760 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 800962e:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d040      	beq.n	80096ba <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8009638:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800963a:	689b      	ldr	r3, [r3, #8]
 800963c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	6859      	ldr	r1, [r3, #4]
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800964a:	035b      	lsls	r3, r3, #13
 800964c:	430b      	orrs	r3, r1
 800964e:	431a      	orrs	r2, r3
 8009650:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009652:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	689b      	ldr	r3, [r3, #8]
 800965a:	f003 0303 	and.w	r3, r3, #3
 800965e:	2b01      	cmp	r3, #1
 8009660:	d108      	bne.n	8009674 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f003 0301 	and.w	r3, r3, #1
 800966c:	2b01      	cmp	r3, #1
 800966e:	d101      	bne.n	8009674 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8009670:	2301      	movs	r3, #1
 8009672:	e000      	b.n	8009676 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8009674:	2300      	movs	r3, #0
 8009676:	2b00      	cmp	r3, #0
 8009678:	d15c      	bne.n	8009734 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	689b      	ldr	r3, [r3, #8]
 800967e:	f003 0303 	and.w	r3, r3, #3
 8009682:	2b01      	cmp	r3, #1
 8009684:	d107      	bne.n	8009696 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	f003 0301 	and.w	r3, r3, #1
 800968e:	2b01      	cmp	r3, #1
 8009690:	d101      	bne.n	8009696 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8009692:	2301      	movs	r3, #1
 8009694:	e000      	b.n	8009698 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8009696:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8009698:	2b00      	cmp	r3, #0
 800969a:	d14b      	bne.n	8009734 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 800969c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800969e:	689b      	ldr	r3, [r3, #8]
 80096a0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80096a4:	f023 030f 	bic.w	r3, r3, #15
 80096a8:	683a      	ldr	r2, [r7, #0]
 80096aa:	6811      	ldr	r1, [r2, #0]
 80096ac:	683a      	ldr	r2, [r7, #0]
 80096ae:	6892      	ldr	r2, [r2, #8]
 80096b0:	430a      	orrs	r2, r1
 80096b2:	431a      	orrs	r2, r3
 80096b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80096b6:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80096b8:	e03c      	b.n	8009734 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80096ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80096bc:	689b      	ldr	r3, [r3, #8]
 80096be:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80096c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80096c4:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	689b      	ldr	r3, [r3, #8]
 80096cc:	f003 0303 	and.w	r3, r3, #3
 80096d0:	2b01      	cmp	r3, #1
 80096d2:	d108      	bne.n	80096e6 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	f003 0301 	and.w	r3, r3, #1
 80096de:	2b01      	cmp	r3, #1
 80096e0:	d101      	bne.n	80096e6 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80096e2:	2301      	movs	r3, #1
 80096e4:	e000      	b.n	80096e8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80096e6:	2300      	movs	r3, #0
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d123      	bne.n	8009734 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	689b      	ldr	r3, [r3, #8]
 80096f0:	f003 0303 	and.w	r3, r3, #3
 80096f4:	2b01      	cmp	r3, #1
 80096f6:	d107      	bne.n	8009708 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f003 0301 	and.w	r3, r3, #1
 8009700:	2b01      	cmp	r3, #1
 8009702:	d101      	bne.n	8009708 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8009704:	2301      	movs	r3, #1
 8009706:	e000      	b.n	800970a <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8009708:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800970a:	2b00      	cmp	r3, #0
 800970c:	d112      	bne.n	8009734 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800970e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009710:	689b      	ldr	r3, [r3, #8]
 8009712:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8009716:	f023 030f 	bic.w	r3, r3, #15
 800971a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800971c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800971e:	e009      	b.n	8009734 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009724:	f043 0220 	orr.w	r2, r3, #32
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800972c:	2301      	movs	r3, #1
 800972e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009732:	e000      	b.n	8009736 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8009734:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	2200      	movs	r2, #0
 800973a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800973e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8009742:	4618      	mov	r0, r3
 8009744:	3764      	adds	r7, #100	; 0x64
 8009746:	46bd      	mov	sp, r7
 8009748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974c:	4770      	bx	lr
 800974e:	bf00      	nop
 8009750:	50000100 	.word	0x50000100
 8009754:	50000400 	.word	0x50000400
 8009758:	50000500 	.word	0x50000500
 800975c:	50000300 	.word	0x50000300
 8009760:	50000700 	.word	0x50000700

08009764 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b084      	sub	sp, #16
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009770:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009776:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800977a:	2b00      	cmp	r3, #0
 800977c:	d126      	bne.n	80097cc <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009782:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	68db      	ldr	r3, [r3, #12]
 8009790:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009794:	2b00      	cmp	r3, #0
 8009796:	d115      	bne.n	80097c4 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800979c:	2b00      	cmp	r3, #0
 800979e:	d111      	bne.n	80097c4 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097a4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d105      	bne.n	80097c4 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097bc:	f043 0201 	orr.w	r2, r3, #1
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80097c4:	68f8      	ldr	r0, [r7, #12]
 80097c6:	f7ff f8d5 	bl	8008974 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80097ca:	e004      	b.n	80097d6 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097d2:	6878      	ldr	r0, [r7, #4]
 80097d4:	4798      	blx	r3
}
 80097d6:	bf00      	nop
 80097d8:	3710      	adds	r7, #16
 80097da:	46bd      	mov	sp, r7
 80097dc:	bd80      	pop	{r7, pc}

080097de <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80097de:	b580      	push	{r7, lr}
 80097e0:	b084      	sub	sp, #16
 80097e2:	af00      	add	r7, sp, #0
 80097e4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097ea:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80097ec:	68f8      	ldr	r0, [r7, #12]
 80097ee:	f7ff f8cb 	bl	8008988 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 80097f2:	bf00      	nop
 80097f4:	3710      	adds	r7, #16
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bd80      	pop	{r7, pc}

080097fa <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80097fa:	b580      	push	{r7, lr}
 80097fc:	b084      	sub	sp, #16
 80097fe:	af00      	add	r7, sp, #0
 8009800:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009806:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800980c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009818:	f043 0204 	orr.w	r2, r3, #4
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8009820:	68f8      	ldr	r0, [r7, #12]
 8009822:	f7ff f8bb 	bl	800899c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009826:	bf00      	nop
 8009828:	3710      	adds	r7, #16
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}
	...

08009830 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b084      	sub	sp, #16
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009838:	2300      	movs	r3, #0
 800983a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	689b      	ldr	r3, [r3, #8]
 8009842:	f003 0303 	and.w	r3, r3, #3
 8009846:	2b01      	cmp	r3, #1
 8009848:	d108      	bne.n	800985c <ADC_Enable+0x2c>
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	f003 0301 	and.w	r3, r3, #1
 8009854:	2b01      	cmp	r3, #1
 8009856:	d101      	bne.n	800985c <ADC_Enable+0x2c>
 8009858:	2301      	movs	r3, #1
 800985a:	e000      	b.n	800985e <ADC_Enable+0x2e>
 800985c:	2300      	movs	r3, #0
 800985e:	2b00      	cmp	r3, #0
 8009860:	d143      	bne.n	80098ea <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	689a      	ldr	r2, [r3, #8]
 8009868:	4b22      	ldr	r3, [pc, #136]	; (80098f4 <ADC_Enable+0xc4>)
 800986a:	4013      	ands	r3, r2
 800986c:	2b00      	cmp	r3, #0
 800986e:	d00d      	beq.n	800988c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009874:	f043 0210 	orr.w	r2, r3, #16
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009880:	f043 0201 	orr.w	r2, r3, #1
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8009888:	2301      	movs	r3, #1
 800988a:	e02f      	b.n	80098ec <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	689a      	ldr	r2, [r3, #8]
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f042 0201 	orr.w	r2, r2, #1
 800989a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 800989c:	f7ff f85e 	bl	800895c <HAL_GetTick>
 80098a0:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80098a2:	e01b      	b.n	80098dc <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80098a4:	f7ff f85a 	bl	800895c <HAL_GetTick>
 80098a8:	4602      	mov	r2, r0
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	1ad3      	subs	r3, r2, r3
 80098ae:	2b02      	cmp	r3, #2
 80098b0:	d914      	bls.n	80098dc <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f003 0301 	and.w	r3, r3, #1
 80098bc:	2b01      	cmp	r3, #1
 80098be:	d00d      	beq.n	80098dc <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098c4:	f043 0210 	orr.w	r2, r3, #16
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098d0:	f043 0201 	orr.w	r2, r3, #1
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80098d8:	2301      	movs	r3, #1
 80098da:	e007      	b.n	80098ec <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	f003 0301 	and.w	r3, r3, #1
 80098e6:	2b01      	cmp	r3, #1
 80098e8:	d1dc      	bne.n	80098a4 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80098ea:	2300      	movs	r3, #0
}
 80098ec:	4618      	mov	r0, r3
 80098ee:	3710      	adds	r7, #16
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bd80      	pop	{r7, pc}
 80098f4:	8000003f 	.word	0x8000003f

080098f8 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b084      	sub	sp, #16
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009900:	2300      	movs	r3, #0
 8009902:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	689b      	ldr	r3, [r3, #8]
 800990a:	f003 0303 	and.w	r3, r3, #3
 800990e:	2b01      	cmp	r3, #1
 8009910:	d108      	bne.n	8009924 <ADC_Disable+0x2c>
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f003 0301 	and.w	r3, r3, #1
 800991c:	2b01      	cmp	r3, #1
 800991e:	d101      	bne.n	8009924 <ADC_Disable+0x2c>
 8009920:	2301      	movs	r3, #1
 8009922:	e000      	b.n	8009926 <ADC_Disable+0x2e>
 8009924:	2300      	movs	r3, #0
 8009926:	2b00      	cmp	r3, #0
 8009928:	d047      	beq.n	80099ba <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	689b      	ldr	r3, [r3, #8]
 8009930:	f003 030d 	and.w	r3, r3, #13
 8009934:	2b01      	cmp	r3, #1
 8009936:	d10f      	bne.n	8009958 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	689a      	ldr	r2, [r3, #8]
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f042 0202 	orr.w	r2, r2, #2
 8009946:	609a      	str	r2, [r3, #8]
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	2203      	movs	r2, #3
 800994e:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8009950:	f7ff f804 	bl	800895c <HAL_GetTick>
 8009954:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8009956:	e029      	b.n	80099ac <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800995c:	f043 0210 	orr.w	r2, r3, #16
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009968:	f043 0201 	orr.w	r2, r3, #1
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8009970:	2301      	movs	r3, #1
 8009972:	e023      	b.n	80099bc <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8009974:	f7fe fff2 	bl	800895c <HAL_GetTick>
 8009978:	4602      	mov	r2, r0
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	1ad3      	subs	r3, r2, r3
 800997e:	2b02      	cmp	r3, #2
 8009980:	d914      	bls.n	80099ac <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	689b      	ldr	r3, [r3, #8]
 8009988:	f003 0301 	and.w	r3, r3, #1
 800998c:	2b01      	cmp	r3, #1
 800998e:	d10d      	bne.n	80099ac <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009994:	f043 0210 	orr.w	r2, r3, #16
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099a0:	f043 0201 	orr.w	r2, r3, #1
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80099a8:	2301      	movs	r3, #1
 80099aa:	e007      	b.n	80099bc <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	689b      	ldr	r3, [r3, #8]
 80099b2:	f003 0301 	and.w	r3, r3, #1
 80099b6:	2b01      	cmp	r3, #1
 80099b8:	d0dc      	beq.n	8009974 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80099ba:	2300      	movs	r3, #0
}
 80099bc:	4618      	mov	r0, r3
 80099be:	3710      	adds	r7, #16
 80099c0:	46bd      	mov	sp, r7
 80099c2:	bd80      	pop	{r7, pc}

080099c4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b084      	sub	sp, #16
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d101      	bne.n	80099d6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80099d2:	2301      	movs	r3, #1
 80099d4:	e0ed      	b.n	8009bb2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80099dc:	b2db      	uxtb	r3, r3
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d102      	bne.n	80099e8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80099e2:	6878      	ldr	r0, [r7, #4]
 80099e4:	f7fc fe2c 	bl	8006640 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	681a      	ldr	r2, [r3, #0]
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	f042 0201 	orr.w	r2, r2, #1
 80099f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80099f8:	f7fe ffb0 	bl	800895c <HAL_GetTick>
 80099fc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80099fe:	e012      	b.n	8009a26 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009a00:	f7fe ffac 	bl	800895c <HAL_GetTick>
 8009a04:	4602      	mov	r2, r0
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	1ad3      	subs	r3, r2, r3
 8009a0a:	2b0a      	cmp	r3, #10
 8009a0c:	d90b      	bls.n	8009a26 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a12:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	2205      	movs	r2, #5
 8009a1e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8009a22:	2301      	movs	r3, #1
 8009a24:	e0c5      	b.n	8009bb2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	685b      	ldr	r3, [r3, #4]
 8009a2c:	f003 0301 	and.w	r3, r3, #1
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d0e5      	beq.n	8009a00 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	681a      	ldr	r2, [r3, #0]
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	f022 0202 	bic.w	r2, r2, #2
 8009a42:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009a44:	f7fe ff8a 	bl	800895c <HAL_GetTick>
 8009a48:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8009a4a:	e012      	b.n	8009a72 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009a4c:	f7fe ff86 	bl	800895c <HAL_GetTick>
 8009a50:	4602      	mov	r2, r0
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	1ad3      	subs	r3, r2, r3
 8009a56:	2b0a      	cmp	r3, #10
 8009a58:	d90b      	bls.n	8009a72 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a5e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2205      	movs	r2, #5
 8009a6a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8009a6e:	2301      	movs	r3, #1
 8009a70:	e09f      	b.n	8009bb2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	685b      	ldr	r3, [r3, #4]
 8009a78:	f003 0302 	and.w	r3, r3, #2
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d1e5      	bne.n	8009a4c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	7e1b      	ldrb	r3, [r3, #24]
 8009a84:	2b01      	cmp	r3, #1
 8009a86:	d108      	bne.n	8009a9a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	681a      	ldr	r2, [r3, #0]
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009a96:	601a      	str	r2, [r3, #0]
 8009a98:	e007      	b.n	8009aaa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	681a      	ldr	r2, [r3, #0]
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009aa8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	7e5b      	ldrb	r3, [r3, #25]
 8009aae:	2b01      	cmp	r3, #1
 8009ab0:	d108      	bne.n	8009ac4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	681a      	ldr	r2, [r3, #0]
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009ac0:	601a      	str	r2, [r3, #0]
 8009ac2:	e007      	b.n	8009ad4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	681a      	ldr	r2, [r3, #0]
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009ad2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	7e9b      	ldrb	r3, [r3, #26]
 8009ad8:	2b01      	cmp	r3, #1
 8009ada:	d108      	bne.n	8009aee <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	681a      	ldr	r2, [r3, #0]
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	f042 0220 	orr.w	r2, r2, #32
 8009aea:	601a      	str	r2, [r3, #0]
 8009aec:	e007      	b.n	8009afe <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	681a      	ldr	r2, [r3, #0]
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	f022 0220 	bic.w	r2, r2, #32
 8009afc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	7edb      	ldrb	r3, [r3, #27]
 8009b02:	2b01      	cmp	r3, #1
 8009b04:	d108      	bne.n	8009b18 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	681a      	ldr	r2, [r3, #0]
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f022 0210 	bic.w	r2, r2, #16
 8009b14:	601a      	str	r2, [r3, #0]
 8009b16:	e007      	b.n	8009b28 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	681a      	ldr	r2, [r3, #0]
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	f042 0210 	orr.w	r2, r2, #16
 8009b26:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	7f1b      	ldrb	r3, [r3, #28]
 8009b2c:	2b01      	cmp	r3, #1
 8009b2e:	d108      	bne.n	8009b42 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	681a      	ldr	r2, [r3, #0]
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	f042 0208 	orr.w	r2, r2, #8
 8009b3e:	601a      	str	r2, [r3, #0]
 8009b40:	e007      	b.n	8009b52 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	681a      	ldr	r2, [r3, #0]
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f022 0208 	bic.w	r2, r2, #8
 8009b50:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	7f5b      	ldrb	r3, [r3, #29]
 8009b56:	2b01      	cmp	r3, #1
 8009b58:	d108      	bne.n	8009b6c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	681a      	ldr	r2, [r3, #0]
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f042 0204 	orr.w	r2, r2, #4
 8009b68:	601a      	str	r2, [r3, #0]
 8009b6a:	e007      	b.n	8009b7c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	681a      	ldr	r2, [r3, #0]
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f022 0204 	bic.w	r2, r2, #4
 8009b7a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	689a      	ldr	r2, [r3, #8]
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	68db      	ldr	r3, [r3, #12]
 8009b84:	431a      	orrs	r2, r3
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	691b      	ldr	r3, [r3, #16]
 8009b8a:	431a      	orrs	r2, r3
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	695b      	ldr	r3, [r3, #20]
 8009b90:	ea42 0103 	orr.w	r1, r2, r3
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	685b      	ldr	r3, [r3, #4]
 8009b98:	1e5a      	subs	r2, r3, #1
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	430a      	orrs	r2, r1
 8009ba0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2201      	movs	r2, #1
 8009bac:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8009bb0:	2300      	movs	r3, #0
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3710      	adds	r7, #16
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}

08009bba <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8009bba:	b480      	push	{r7}
 8009bbc:	b087      	sub	sp, #28
 8009bbe:	af00      	add	r7, sp, #0
 8009bc0:	6078      	str	r0, [r7, #4]
 8009bc2:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009bd0:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8009bd2:	7cfb      	ldrb	r3, [r7, #19]
 8009bd4:	2b01      	cmp	r3, #1
 8009bd6:	d003      	beq.n	8009be0 <HAL_CAN_ConfigFilter+0x26>
 8009bd8:	7cfb      	ldrb	r3, [r7, #19]
 8009bda:	2b02      	cmp	r3, #2
 8009bdc:	f040 80aa 	bne.w	8009d34 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8009be0:	697b      	ldr	r3, [r7, #20]
 8009be2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009be6:	f043 0201 	orr.w	r2, r3, #1
 8009bea:	697b      	ldr	r3, [r7, #20]
 8009bec:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8009bf0:	683b      	ldr	r3, [r7, #0]
 8009bf2:	695b      	ldr	r3, [r3, #20]
 8009bf4:	f003 031f 	and.w	r3, r3, #31
 8009bf8:	2201      	movs	r2, #1
 8009bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8009bfe:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8009c00:	697b      	ldr	r3, [r7, #20]
 8009c02:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	43db      	mvns	r3, r3
 8009c0a:	401a      	ands	r2, r3
 8009c0c:	697b      	ldr	r3, [r7, #20]
 8009c0e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	69db      	ldr	r3, [r3, #28]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d123      	bne.n	8009c62 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8009c1a:	697b      	ldr	r3, [r7, #20]
 8009c1c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	43db      	mvns	r3, r3
 8009c24:	401a      	ands	r2, r3
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	68db      	ldr	r3, [r3, #12]
 8009c30:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	685b      	ldr	r3, [r3, #4]
 8009c36:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009c38:	683a      	ldr	r2, [r7, #0]
 8009c3a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8009c3c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009c3e:	697b      	ldr	r3, [r7, #20]
 8009c40:	3248      	adds	r2, #72	; 0x48
 8009c42:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	689b      	ldr	r3, [r3, #8]
 8009c4a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009c56:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009c58:	6979      	ldr	r1, [r7, #20]
 8009c5a:	3348      	adds	r3, #72	; 0x48
 8009c5c:	00db      	lsls	r3, r3, #3
 8009c5e:	440b      	add	r3, r1
 8009c60:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	69db      	ldr	r3, [r3, #28]
 8009c66:	2b01      	cmp	r3, #1
 8009c68:	d122      	bne.n	8009cb0 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8009c6a:	697b      	ldr	r3, [r7, #20]
 8009c6c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	431a      	orrs	r2, r3
 8009c74:	697b      	ldr	r3, [r7, #20]
 8009c76:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8009c7a:	683b      	ldr	r3, [r7, #0]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	685b      	ldr	r3, [r3, #4]
 8009c84:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009c86:	683a      	ldr	r2, [r7, #0]
 8009c88:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8009c8a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009c8c:	697b      	ldr	r3, [r7, #20]
 8009c8e:	3248      	adds	r2, #72	; 0x48
 8009c90:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	689b      	ldr	r3, [r3, #8]
 8009c98:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	68db      	ldr	r3, [r3, #12]
 8009c9e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009ca0:	683b      	ldr	r3, [r7, #0]
 8009ca2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009ca4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009ca6:	6979      	ldr	r1, [r7, #20]
 8009ca8:	3348      	adds	r3, #72	; 0x48
 8009caa:	00db      	lsls	r3, r3, #3
 8009cac:	440b      	add	r3, r1
 8009cae:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8009cb0:	683b      	ldr	r3, [r7, #0]
 8009cb2:	699b      	ldr	r3, [r3, #24]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d109      	bne.n	8009ccc <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8009cb8:	697b      	ldr	r3, [r7, #20]
 8009cba:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	43db      	mvns	r3, r3
 8009cc2:	401a      	ands	r2, r3
 8009cc4:	697b      	ldr	r3, [r7, #20]
 8009cc6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8009cca:	e007      	b.n	8009cdc <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8009ccc:	697b      	ldr	r3, [r7, #20]
 8009cce:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	431a      	orrs	r2, r3
 8009cd6:	697b      	ldr	r3, [r7, #20]
 8009cd8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8009cdc:	683b      	ldr	r3, [r7, #0]
 8009cde:	691b      	ldr	r3, [r3, #16]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d109      	bne.n	8009cf8 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8009ce4:	697b      	ldr	r3, [r7, #20]
 8009ce6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	43db      	mvns	r3, r3
 8009cee:	401a      	ands	r2, r3
 8009cf0:	697b      	ldr	r3, [r7, #20]
 8009cf2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8009cf6:	e007      	b.n	8009d08 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8009cf8:	697b      	ldr	r3, [r7, #20]
 8009cfa:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	431a      	orrs	r2, r3
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	6a1b      	ldr	r3, [r3, #32]
 8009d0c:	2b01      	cmp	r3, #1
 8009d0e:	d107      	bne.n	8009d20 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8009d10:	697b      	ldr	r3, [r7, #20]
 8009d12:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	431a      	orrs	r2, r3
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8009d20:	697b      	ldr	r3, [r7, #20]
 8009d22:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009d26:	f023 0201 	bic.w	r2, r3, #1
 8009d2a:	697b      	ldr	r3, [r7, #20]
 8009d2c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8009d30:	2300      	movs	r3, #0
 8009d32:	e006      	b.n	8009d42 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d38:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009d40:	2301      	movs	r3, #1
  }
}
 8009d42:	4618      	mov	r0, r3
 8009d44:	371c      	adds	r7, #28
 8009d46:	46bd      	mov	sp, r7
 8009d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4c:	4770      	bx	lr

08009d4e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8009d4e:	b580      	push	{r7, lr}
 8009d50:	b084      	sub	sp, #16
 8009d52:	af00      	add	r7, sp, #0
 8009d54:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009d5c:	b2db      	uxtb	r3, r3
 8009d5e:	2b01      	cmp	r3, #1
 8009d60:	d12e      	bne.n	8009dc0 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2202      	movs	r2, #2
 8009d66:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	681a      	ldr	r2, [r3, #0]
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	f022 0201 	bic.w	r2, r2, #1
 8009d78:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009d7a:	f7fe fdef 	bl	800895c <HAL_GetTick>
 8009d7e:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8009d80:	e012      	b.n	8009da8 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009d82:	f7fe fdeb 	bl	800895c <HAL_GetTick>
 8009d86:	4602      	mov	r2, r0
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	1ad3      	subs	r3, r2, r3
 8009d8c:	2b0a      	cmp	r3, #10
 8009d8e:	d90b      	bls.n	8009da8 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d94:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	2205      	movs	r2, #5
 8009da0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8009da4:	2301      	movs	r3, #1
 8009da6:	e012      	b.n	8009dce <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	685b      	ldr	r3, [r3, #4]
 8009dae:	f003 0301 	and.w	r3, r3, #1
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d1e5      	bne.n	8009d82 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2200      	movs	r2, #0
 8009dba:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	e006      	b.n	8009dce <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dc4:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009dcc:	2301      	movs	r3, #1
  }
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	3710      	adds	r7, #16
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}

08009dd6 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8009dd6:	b480      	push	{r7}
 8009dd8:	b089      	sub	sp, #36	; 0x24
 8009dda:	af00      	add	r7, sp, #0
 8009ddc:	60f8      	str	r0, [r7, #12]
 8009dde:	60b9      	str	r1, [r7, #8]
 8009de0:	607a      	str	r2, [r7, #4]
 8009de2:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009dea:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	689b      	ldr	r3, [r3, #8]
 8009df2:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8009df4:	7ffb      	ldrb	r3, [r7, #31]
 8009df6:	2b01      	cmp	r3, #1
 8009df8:	d003      	beq.n	8009e02 <HAL_CAN_AddTxMessage+0x2c>
 8009dfa:	7ffb      	ldrb	r3, [r7, #31]
 8009dfc:	2b02      	cmp	r3, #2
 8009dfe:	f040 80b8 	bne.w	8009f72 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8009e02:	69bb      	ldr	r3, [r7, #24]
 8009e04:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d10a      	bne.n	8009e22 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8009e0c:	69bb      	ldr	r3, [r7, #24]
 8009e0e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d105      	bne.n	8009e22 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8009e16:	69bb      	ldr	r3, [r7, #24]
 8009e18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	f000 80a0 	beq.w	8009f62 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8009e22:	69bb      	ldr	r3, [r7, #24]
 8009e24:	0e1b      	lsrs	r3, r3, #24
 8009e26:	f003 0303 	and.w	r3, r3, #3
 8009e2a:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8009e2c:	697b      	ldr	r3, [r7, #20]
 8009e2e:	2b02      	cmp	r3, #2
 8009e30:	d907      	bls.n	8009e42 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e36:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009e3e:	2301      	movs	r3, #1
 8009e40:	e09e      	b.n	8009f80 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8009e42:	2201      	movs	r2, #1
 8009e44:	697b      	ldr	r3, [r7, #20]
 8009e46:	409a      	lsls	r2, r3
 8009e48:	683b      	ldr	r3, [r7, #0]
 8009e4a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8009e4c:	68bb      	ldr	r3, [r7, #8]
 8009e4e:	689b      	ldr	r3, [r3, #8]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d10d      	bne.n	8009e70 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8009e54:	68bb      	ldr	r3, [r7, #8]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8009e5a:	68bb      	ldr	r3, [r7, #8]
 8009e5c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8009e5e:	68f9      	ldr	r1, [r7, #12]
 8009e60:	6809      	ldr	r1, [r1, #0]
 8009e62:	431a      	orrs	r2, r3
 8009e64:	697b      	ldr	r3, [r7, #20]
 8009e66:	3318      	adds	r3, #24
 8009e68:	011b      	lsls	r3, r3, #4
 8009e6a:	440b      	add	r3, r1
 8009e6c:	601a      	str	r2, [r3, #0]
 8009e6e:	e00f      	b.n	8009e90 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009e70:	68bb      	ldr	r3, [r7, #8]
 8009e72:	685b      	ldr	r3, [r3, #4]
 8009e74:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8009e76:	68bb      	ldr	r3, [r7, #8]
 8009e78:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009e7a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8009e7c:	68bb      	ldr	r3, [r7, #8]
 8009e7e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009e80:	68f9      	ldr	r1, [r7, #12]
 8009e82:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8009e84:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009e86:	697b      	ldr	r3, [r7, #20]
 8009e88:	3318      	adds	r3, #24
 8009e8a:	011b      	lsls	r3, r3, #4
 8009e8c:	440b      	add	r3, r1
 8009e8e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	6819      	ldr	r1, [r3, #0]
 8009e94:	68bb      	ldr	r3, [r7, #8]
 8009e96:	691a      	ldr	r2, [r3, #16]
 8009e98:	697b      	ldr	r3, [r7, #20]
 8009e9a:	3318      	adds	r3, #24
 8009e9c:	011b      	lsls	r3, r3, #4
 8009e9e:	440b      	add	r3, r1
 8009ea0:	3304      	adds	r3, #4
 8009ea2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8009ea4:	68bb      	ldr	r3, [r7, #8]
 8009ea6:	7d1b      	ldrb	r3, [r3, #20]
 8009ea8:	2b01      	cmp	r3, #1
 8009eaa:	d111      	bne.n	8009ed0 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	681a      	ldr	r2, [r3, #0]
 8009eb0:	697b      	ldr	r3, [r7, #20]
 8009eb2:	3318      	adds	r3, #24
 8009eb4:	011b      	lsls	r3, r3, #4
 8009eb6:	4413      	add	r3, r2
 8009eb8:	3304      	adds	r3, #4
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	68fa      	ldr	r2, [r7, #12]
 8009ebe:	6811      	ldr	r1, [r2, #0]
 8009ec0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009ec4:	697b      	ldr	r3, [r7, #20]
 8009ec6:	3318      	adds	r3, #24
 8009ec8:	011b      	lsls	r3, r3, #4
 8009eca:	440b      	add	r3, r1
 8009ecc:	3304      	adds	r3, #4
 8009ece:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	3307      	adds	r3, #7
 8009ed4:	781b      	ldrb	r3, [r3, #0]
 8009ed6:	061a      	lsls	r2, r3, #24
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	3306      	adds	r3, #6
 8009edc:	781b      	ldrb	r3, [r3, #0]
 8009ede:	041b      	lsls	r3, r3, #16
 8009ee0:	431a      	orrs	r2, r3
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	3305      	adds	r3, #5
 8009ee6:	781b      	ldrb	r3, [r3, #0]
 8009ee8:	021b      	lsls	r3, r3, #8
 8009eea:	4313      	orrs	r3, r2
 8009eec:	687a      	ldr	r2, [r7, #4]
 8009eee:	3204      	adds	r2, #4
 8009ef0:	7812      	ldrb	r2, [r2, #0]
 8009ef2:	4610      	mov	r0, r2
 8009ef4:	68fa      	ldr	r2, [r7, #12]
 8009ef6:	6811      	ldr	r1, [r2, #0]
 8009ef8:	ea43 0200 	orr.w	r2, r3, r0
 8009efc:	697b      	ldr	r3, [r7, #20]
 8009efe:	011b      	lsls	r3, r3, #4
 8009f00:	440b      	add	r3, r1
 8009f02:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8009f06:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	3303      	adds	r3, #3
 8009f0c:	781b      	ldrb	r3, [r3, #0]
 8009f0e:	061a      	lsls	r2, r3, #24
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	3302      	adds	r3, #2
 8009f14:	781b      	ldrb	r3, [r3, #0]
 8009f16:	041b      	lsls	r3, r3, #16
 8009f18:	431a      	orrs	r2, r3
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	3301      	adds	r3, #1
 8009f1e:	781b      	ldrb	r3, [r3, #0]
 8009f20:	021b      	lsls	r3, r3, #8
 8009f22:	4313      	orrs	r3, r2
 8009f24:	687a      	ldr	r2, [r7, #4]
 8009f26:	7812      	ldrb	r2, [r2, #0]
 8009f28:	4610      	mov	r0, r2
 8009f2a:	68fa      	ldr	r2, [r7, #12]
 8009f2c:	6811      	ldr	r1, [r2, #0]
 8009f2e:	ea43 0200 	orr.w	r2, r3, r0
 8009f32:	697b      	ldr	r3, [r7, #20]
 8009f34:	011b      	lsls	r3, r3, #4
 8009f36:	440b      	add	r3, r1
 8009f38:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8009f3c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	681a      	ldr	r2, [r3, #0]
 8009f42:	697b      	ldr	r3, [r7, #20]
 8009f44:	3318      	adds	r3, #24
 8009f46:	011b      	lsls	r3, r3, #4
 8009f48:	4413      	add	r3, r2
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	68fa      	ldr	r2, [r7, #12]
 8009f4e:	6811      	ldr	r1, [r2, #0]
 8009f50:	f043 0201 	orr.w	r2, r3, #1
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	3318      	adds	r3, #24
 8009f58:	011b      	lsls	r3, r3, #4
 8009f5a:	440b      	add	r3, r1
 8009f5c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8009f5e:	2300      	movs	r3, #0
 8009f60:	e00e      	b.n	8009f80 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f66:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8009f6e:	2301      	movs	r3, #1
 8009f70:	e006      	b.n	8009f80 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f76:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009f7e:	2301      	movs	r3, #1
  }
}
 8009f80:	4618      	mov	r0, r3
 8009f82:	3724      	adds	r7, #36	; 0x24
 8009f84:	46bd      	mov	sp, r7
 8009f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8a:	4770      	bx	lr

08009f8c <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b087      	sub	sp, #28
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	60f8      	str	r0, [r7, #12]
 8009f94:	60b9      	str	r1, [r7, #8]
 8009f96:	607a      	str	r2, [r7, #4]
 8009f98:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009fa0:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8009fa2:	7dfb      	ldrb	r3, [r7, #23]
 8009fa4:	2b01      	cmp	r3, #1
 8009fa6:	d003      	beq.n	8009fb0 <HAL_CAN_GetRxMessage+0x24>
 8009fa8:	7dfb      	ldrb	r3, [r7, #23]
 8009faa:	2b02      	cmp	r3, #2
 8009fac:	f040 80f3 	bne.w	800a196 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8009fb0:	68bb      	ldr	r3, [r7, #8]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d10e      	bne.n	8009fd4 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	68db      	ldr	r3, [r3, #12]
 8009fbc:	f003 0303 	and.w	r3, r3, #3
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d116      	bne.n	8009ff2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fc8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009fd0:	2301      	movs	r3, #1
 8009fd2:	e0e7      	b.n	800a1a4 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	691b      	ldr	r3, [r3, #16]
 8009fda:	f003 0303 	and.w	r3, r3, #3
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d107      	bne.n	8009ff2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fe6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009fee:	2301      	movs	r3, #1
 8009ff0:	e0d8      	b.n	800a1a4 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	681a      	ldr	r2, [r3, #0]
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	331b      	adds	r3, #27
 8009ffa:	011b      	lsls	r3, r3, #4
 8009ffc:	4413      	add	r3, r2
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f003 0204 	and.w	r2, r3, #4
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	689b      	ldr	r3, [r3, #8]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d10c      	bne.n	800a02a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	681a      	ldr	r2, [r3, #0]
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	331b      	adds	r3, #27
 800a018:	011b      	lsls	r3, r3, #4
 800a01a:	4413      	add	r3, r2
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	0d5b      	lsrs	r3, r3, #21
 800a020:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	601a      	str	r2, [r3, #0]
 800a028:	e00b      	b.n	800a042 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	681a      	ldr	r2, [r3, #0]
 800a02e:	68bb      	ldr	r3, [r7, #8]
 800a030:	331b      	adds	r3, #27
 800a032:	011b      	lsls	r3, r3, #4
 800a034:	4413      	add	r3, r2
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	08db      	lsrs	r3, r3, #3
 800a03a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	681a      	ldr	r2, [r3, #0]
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	331b      	adds	r3, #27
 800a04a:	011b      	lsls	r3, r3, #4
 800a04c:	4413      	add	r3, r2
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	f003 0202 	and.w	r2, r3, #2
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	681a      	ldr	r2, [r3, #0]
 800a05c:	68bb      	ldr	r3, [r7, #8]
 800a05e:	331b      	adds	r3, #27
 800a060:	011b      	lsls	r3, r3, #4
 800a062:	4413      	add	r3, r2
 800a064:	3304      	adds	r3, #4
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f003 020f 	and.w	r2, r3, #15
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	681a      	ldr	r2, [r3, #0]
 800a074:	68bb      	ldr	r3, [r7, #8]
 800a076:	331b      	adds	r3, #27
 800a078:	011b      	lsls	r3, r3, #4
 800a07a:	4413      	add	r3, r2
 800a07c:	3304      	adds	r3, #4
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	0a1b      	lsrs	r3, r3, #8
 800a082:	b2da      	uxtb	r2, r3
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	681a      	ldr	r2, [r3, #0]
 800a08c:	68bb      	ldr	r3, [r7, #8]
 800a08e:	331b      	adds	r3, #27
 800a090:	011b      	lsls	r3, r3, #4
 800a092:	4413      	add	r3, r2
 800a094:	3304      	adds	r3, #4
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	0c1b      	lsrs	r3, r3, #16
 800a09a:	b29a      	uxth	r2, r3
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	681a      	ldr	r2, [r3, #0]
 800a0a4:	68bb      	ldr	r3, [r7, #8]
 800a0a6:	011b      	lsls	r3, r3, #4
 800a0a8:	4413      	add	r3, r2
 800a0aa:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	b2da      	uxtb	r2, r3
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	681a      	ldr	r2, [r3, #0]
 800a0ba:	68bb      	ldr	r3, [r7, #8]
 800a0bc:	011b      	lsls	r3, r3, #4
 800a0be:	4413      	add	r3, r2
 800a0c0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	0a1a      	lsrs	r2, r3, #8
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	3301      	adds	r3, #1
 800a0cc:	b2d2      	uxtb	r2, r2
 800a0ce:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	681a      	ldr	r2, [r3, #0]
 800a0d4:	68bb      	ldr	r3, [r7, #8]
 800a0d6:	011b      	lsls	r3, r3, #4
 800a0d8:	4413      	add	r3, r2
 800a0da:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	0c1a      	lsrs	r2, r3, #16
 800a0e2:	683b      	ldr	r3, [r7, #0]
 800a0e4:	3302      	adds	r3, #2
 800a0e6:	b2d2      	uxtb	r2, r2
 800a0e8:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681a      	ldr	r2, [r3, #0]
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	011b      	lsls	r3, r3, #4
 800a0f2:	4413      	add	r3, r2
 800a0f4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	0e1a      	lsrs	r2, r3, #24
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	3303      	adds	r3, #3
 800a100:	b2d2      	uxtb	r2, r2
 800a102:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	681a      	ldr	r2, [r3, #0]
 800a108:	68bb      	ldr	r3, [r7, #8]
 800a10a:	011b      	lsls	r3, r3, #4
 800a10c:	4413      	add	r3, r2
 800a10e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800a112:	681a      	ldr	r2, [r3, #0]
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	3304      	adds	r3, #4
 800a118:	b2d2      	uxtb	r2, r2
 800a11a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681a      	ldr	r2, [r3, #0]
 800a120:	68bb      	ldr	r3, [r7, #8]
 800a122:	011b      	lsls	r3, r3, #4
 800a124:	4413      	add	r3, r2
 800a126:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	0a1a      	lsrs	r2, r3, #8
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	3305      	adds	r3, #5
 800a132:	b2d2      	uxtb	r2, r2
 800a134:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	681a      	ldr	r2, [r3, #0]
 800a13a:	68bb      	ldr	r3, [r7, #8]
 800a13c:	011b      	lsls	r3, r3, #4
 800a13e:	4413      	add	r3, r2
 800a140:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	0c1a      	lsrs	r2, r3, #16
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	3306      	adds	r3, #6
 800a14c:	b2d2      	uxtb	r2, r2
 800a14e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681a      	ldr	r2, [r3, #0]
 800a154:	68bb      	ldr	r3, [r7, #8]
 800a156:	011b      	lsls	r3, r3, #4
 800a158:	4413      	add	r3, r2
 800a15a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	0e1a      	lsrs	r2, r3, #24
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	3307      	adds	r3, #7
 800a166:	b2d2      	uxtb	r2, r2
 800a168:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800a16a:	68bb      	ldr	r3, [r7, #8]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d108      	bne.n	800a182 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	68da      	ldr	r2, [r3, #12]
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	f042 0220 	orr.w	r2, r2, #32
 800a17e:	60da      	str	r2, [r3, #12]
 800a180:	e007      	b.n	800a192 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	691a      	ldr	r2, [r3, #16]
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	f042 0220 	orr.w	r2, r2, #32
 800a190:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800a192:	2300      	movs	r3, #0
 800a194:	e006      	b.n	800a1a4 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a19a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800a1a2:	2301      	movs	r3, #1
  }
}
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	371c      	adds	r7, #28
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ae:	4770      	bx	lr

0800a1b0 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800a1b0:	b480      	push	{r7}
 800a1b2:	b085      	sub	sp, #20
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
 800a1b8:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a1c0:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800a1c2:	7bfb      	ldrb	r3, [r7, #15]
 800a1c4:	2b01      	cmp	r3, #1
 800a1c6:	d002      	beq.n	800a1ce <HAL_CAN_ActivateNotification+0x1e>
 800a1c8:	7bfb      	ldrb	r3, [r7, #15]
 800a1ca:	2b02      	cmp	r3, #2
 800a1cc:	d109      	bne.n	800a1e2 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	6959      	ldr	r1, [r3, #20]
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	683a      	ldr	r2, [r7, #0]
 800a1da:	430a      	orrs	r2, r1
 800a1dc:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800a1de:	2300      	movs	r3, #0
 800a1e0:	e006      	b.n	800a1f0 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1e6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800a1ee:	2301      	movs	r3, #1
  }
}
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	3714      	adds	r7, #20
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fa:	4770      	bx	lr

0800a1fc <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b08a      	sub	sp, #40	; 0x28
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800a204:	2300      	movs	r3, #0
 800a206:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	695b      	ldr	r3, [r3, #20]
 800a20e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	685b      	ldr	r3, [r3, #4]
 800a216:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	689b      	ldr	r3, [r3, #8]
 800a21e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	68db      	ldr	r3, [r3, #12]
 800a226:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	691b      	ldr	r3, [r3, #16]
 800a22e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	699b      	ldr	r3, [r3, #24]
 800a236:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800a238:	6a3b      	ldr	r3, [r7, #32]
 800a23a:	f003 0301 	and.w	r3, r3, #1
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d07c      	beq.n	800a33c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800a242:	69bb      	ldr	r3, [r7, #24]
 800a244:	f003 0301 	and.w	r3, r3, #1
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d023      	beq.n	800a294 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	2201      	movs	r2, #1
 800a252:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800a254:	69bb      	ldr	r3, [r7, #24]
 800a256:	f003 0302 	and.w	r3, r3, #2
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d003      	beq.n	800a266 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800a25e:	6878      	ldr	r0, [r7, #4]
 800a260:	f000 f983 	bl	800a56a <HAL_CAN_TxMailbox0CompleteCallback>
 800a264:	e016      	b.n	800a294 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800a266:	69bb      	ldr	r3, [r7, #24]
 800a268:	f003 0304 	and.w	r3, r3, #4
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d004      	beq.n	800a27a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800a270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a272:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a276:	627b      	str	r3, [r7, #36]	; 0x24
 800a278:	e00c      	b.n	800a294 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800a27a:	69bb      	ldr	r3, [r7, #24]
 800a27c:	f003 0308 	and.w	r3, r3, #8
 800a280:	2b00      	cmp	r3, #0
 800a282:	d004      	beq.n	800a28e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800a284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a286:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a28a:	627b      	str	r3, [r7, #36]	; 0x24
 800a28c:	e002      	b.n	800a294 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800a28e:	6878      	ldr	r0, [r7, #4]
 800a290:	f000 f989 	bl	800a5a6 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800a294:	69bb      	ldr	r3, [r7, #24]
 800a296:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d024      	beq.n	800a2e8 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a2a6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800a2a8:	69bb      	ldr	r3, [r7, #24]
 800a2aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d003      	beq.n	800a2ba <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800a2b2:	6878      	ldr	r0, [r7, #4]
 800a2b4:	f000 f963 	bl	800a57e <HAL_CAN_TxMailbox1CompleteCallback>
 800a2b8:	e016      	b.n	800a2e8 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800a2ba:	69bb      	ldr	r3, [r7, #24]
 800a2bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d004      	beq.n	800a2ce <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800a2c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2c6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a2ca:	627b      	str	r3, [r7, #36]	; 0x24
 800a2cc:	e00c      	b.n	800a2e8 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800a2ce:	69bb      	ldr	r3, [r7, #24]
 800a2d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d004      	beq.n	800a2e2 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800a2d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a2de:	627b      	str	r3, [r7, #36]	; 0x24
 800a2e0:	e002      	b.n	800a2e8 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800a2e2:	6878      	ldr	r0, [r7, #4]
 800a2e4:	f000 f969 	bl	800a5ba <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800a2e8:	69bb      	ldr	r3, [r7, #24]
 800a2ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d024      	beq.n	800a33c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a2fa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800a2fc:	69bb      	ldr	r3, [r7, #24]
 800a2fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a302:	2b00      	cmp	r3, #0
 800a304:	d003      	beq.n	800a30e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	f000 f943 	bl	800a592 <HAL_CAN_TxMailbox2CompleteCallback>
 800a30c:	e016      	b.n	800a33c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800a30e:	69bb      	ldr	r3, [r7, #24]
 800a310:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a314:	2b00      	cmp	r3, #0
 800a316:	d004      	beq.n	800a322 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800a318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a31a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a31e:	627b      	str	r3, [r7, #36]	; 0x24
 800a320:	e00c      	b.n	800a33c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800a322:	69bb      	ldr	r3, [r7, #24]
 800a324:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d004      	beq.n	800a336 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800a32c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a32e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a332:	627b      	str	r3, [r7, #36]	; 0x24
 800a334:	e002      	b.n	800a33c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800a336:	6878      	ldr	r0, [r7, #4]
 800a338:	f000 f949 	bl	800a5ce <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800a33c:	6a3b      	ldr	r3, [r7, #32]
 800a33e:	f003 0308 	and.w	r3, r3, #8
 800a342:	2b00      	cmp	r3, #0
 800a344:	d00c      	beq.n	800a360 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800a346:	697b      	ldr	r3, [r7, #20]
 800a348:	f003 0310 	and.w	r3, r3, #16
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d007      	beq.n	800a360 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800a350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a352:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a356:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	2210      	movs	r2, #16
 800a35e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800a360:	6a3b      	ldr	r3, [r7, #32]
 800a362:	f003 0304 	and.w	r3, r3, #4
 800a366:	2b00      	cmp	r3, #0
 800a368:	d00b      	beq.n	800a382 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800a36a:	697b      	ldr	r3, [r7, #20]
 800a36c:	f003 0308 	and.w	r3, r3, #8
 800a370:	2b00      	cmp	r3, #0
 800a372:	d006      	beq.n	800a382 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	2208      	movs	r2, #8
 800a37a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800a37c:	6878      	ldr	r0, [r7, #4]
 800a37e:	f000 f930 	bl	800a5e2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800a382:	6a3b      	ldr	r3, [r7, #32]
 800a384:	f003 0302 	and.w	r3, r3, #2
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d009      	beq.n	800a3a0 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	68db      	ldr	r3, [r3, #12]
 800a392:	f003 0303 	and.w	r3, r3, #3
 800a396:	2b00      	cmp	r3, #0
 800a398:	d002      	beq.n	800a3a0 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800a39a:	6878      	ldr	r0, [r7, #4]
 800a39c:	f7f6 fd3c 	bl	8000e18 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800a3a0:	6a3b      	ldr	r3, [r7, #32]
 800a3a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d00c      	beq.n	800a3c4 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800a3aa:	693b      	ldr	r3, [r7, #16]
 800a3ac:	f003 0310 	and.w	r3, r3, #16
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d007      	beq.n	800a3c4 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800a3b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a3ba:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	2210      	movs	r2, #16
 800a3c2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800a3c4:	6a3b      	ldr	r3, [r7, #32]
 800a3c6:	f003 0320 	and.w	r3, r3, #32
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d00b      	beq.n	800a3e6 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800a3ce:	693b      	ldr	r3, [r7, #16]
 800a3d0:	f003 0308 	and.w	r3, r3, #8
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d006      	beq.n	800a3e6 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	2208      	movs	r2, #8
 800a3de:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800a3e0:	6878      	ldr	r0, [r7, #4]
 800a3e2:	f000 f912 	bl	800a60a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800a3e6:	6a3b      	ldr	r3, [r7, #32]
 800a3e8:	f003 0310 	and.w	r3, r3, #16
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d009      	beq.n	800a404 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	691b      	ldr	r3, [r3, #16]
 800a3f6:	f003 0303 	and.w	r3, r3, #3
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d002      	beq.n	800a404 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f000 f8f9 	bl	800a5f6 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800a404:	6a3b      	ldr	r3, [r7, #32]
 800a406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d00b      	beq.n	800a426 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800a40e:	69fb      	ldr	r3, [r7, #28]
 800a410:	f003 0310 	and.w	r3, r3, #16
 800a414:	2b00      	cmp	r3, #0
 800a416:	d006      	beq.n	800a426 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	2210      	movs	r2, #16
 800a41e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800a420:	6878      	ldr	r0, [r7, #4]
 800a422:	f000 f8fc 	bl	800a61e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800a426:	6a3b      	ldr	r3, [r7, #32]
 800a428:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d00b      	beq.n	800a448 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800a430:	69fb      	ldr	r3, [r7, #28]
 800a432:	f003 0308 	and.w	r3, r3, #8
 800a436:	2b00      	cmp	r3, #0
 800a438:	d006      	beq.n	800a448 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	2208      	movs	r2, #8
 800a440:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800a442:	6878      	ldr	r0, [r7, #4]
 800a444:	f000 f8f5 	bl	800a632 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800a448:	6a3b      	ldr	r3, [r7, #32]
 800a44a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d07b      	beq.n	800a54a <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800a452:	69fb      	ldr	r3, [r7, #28]
 800a454:	f003 0304 	and.w	r3, r3, #4
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d072      	beq.n	800a542 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800a45c:	6a3b      	ldr	r3, [r7, #32]
 800a45e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a462:	2b00      	cmp	r3, #0
 800a464:	d008      	beq.n	800a478 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d003      	beq.n	800a478 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800a470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a472:	f043 0301 	orr.w	r3, r3, #1
 800a476:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800a478:	6a3b      	ldr	r3, [r7, #32]
 800a47a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d008      	beq.n	800a494 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d003      	beq.n	800a494 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800a48c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a48e:	f043 0302 	orr.w	r3, r3, #2
 800a492:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800a494:	6a3b      	ldr	r3, [r7, #32]
 800a496:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d008      	beq.n	800a4b0 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d003      	beq.n	800a4b0 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800a4a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4aa:	f043 0304 	orr.w	r3, r3, #4
 800a4ae:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800a4b0:	6a3b      	ldr	r3, [r7, #32]
 800a4b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d043      	beq.n	800a542 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d03e      	beq.n	800a542 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a4ca:	2b60      	cmp	r3, #96	; 0x60
 800a4cc:	d02b      	beq.n	800a526 <HAL_CAN_IRQHandler+0x32a>
 800a4ce:	2b60      	cmp	r3, #96	; 0x60
 800a4d0:	d82e      	bhi.n	800a530 <HAL_CAN_IRQHandler+0x334>
 800a4d2:	2b50      	cmp	r3, #80	; 0x50
 800a4d4:	d022      	beq.n	800a51c <HAL_CAN_IRQHandler+0x320>
 800a4d6:	2b50      	cmp	r3, #80	; 0x50
 800a4d8:	d82a      	bhi.n	800a530 <HAL_CAN_IRQHandler+0x334>
 800a4da:	2b40      	cmp	r3, #64	; 0x40
 800a4dc:	d019      	beq.n	800a512 <HAL_CAN_IRQHandler+0x316>
 800a4de:	2b40      	cmp	r3, #64	; 0x40
 800a4e0:	d826      	bhi.n	800a530 <HAL_CAN_IRQHandler+0x334>
 800a4e2:	2b30      	cmp	r3, #48	; 0x30
 800a4e4:	d010      	beq.n	800a508 <HAL_CAN_IRQHandler+0x30c>
 800a4e6:	2b30      	cmp	r3, #48	; 0x30
 800a4e8:	d822      	bhi.n	800a530 <HAL_CAN_IRQHandler+0x334>
 800a4ea:	2b10      	cmp	r3, #16
 800a4ec:	d002      	beq.n	800a4f4 <HAL_CAN_IRQHandler+0x2f8>
 800a4ee:	2b20      	cmp	r3, #32
 800a4f0:	d005      	beq.n	800a4fe <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800a4f2:	e01d      	b.n	800a530 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800a4f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4f6:	f043 0308 	orr.w	r3, r3, #8
 800a4fa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a4fc:	e019      	b.n	800a532 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800a4fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a500:	f043 0310 	orr.w	r3, r3, #16
 800a504:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a506:	e014      	b.n	800a532 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800a508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a50a:	f043 0320 	orr.w	r3, r3, #32
 800a50e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a510:	e00f      	b.n	800a532 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800a512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a514:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a518:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a51a:	e00a      	b.n	800a532 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800a51c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a51e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a522:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a524:	e005      	b.n	800a532 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800a526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a528:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a52c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a52e:	e000      	b.n	800a532 <HAL_CAN_IRQHandler+0x336>
            break;
 800a530:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	699a      	ldr	r2, [r3, #24]
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800a540:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	2204      	movs	r2, #4
 800a548:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800a54a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d008      	beq.n	800a562 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a556:	431a      	orrs	r2, r3
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800a55c:	6878      	ldr	r0, [r7, #4]
 800a55e:	f000 f872 	bl	800a646 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800a562:	bf00      	nop
 800a564:	3728      	adds	r7, #40	; 0x28
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}

0800a56a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800a56a:	b480      	push	{r7}
 800a56c:	b083      	sub	sp, #12
 800a56e:	af00      	add	r7, sp, #0
 800a570:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800a572:	bf00      	nop
 800a574:	370c      	adds	r7, #12
 800a576:	46bd      	mov	sp, r7
 800a578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57c:	4770      	bx	lr

0800a57e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800a57e:	b480      	push	{r7}
 800a580:	b083      	sub	sp, #12
 800a582:	af00      	add	r7, sp, #0
 800a584:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800a586:	bf00      	nop
 800a588:	370c      	adds	r7, #12
 800a58a:	46bd      	mov	sp, r7
 800a58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a590:	4770      	bx	lr

0800a592 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800a592:	b480      	push	{r7}
 800a594:	b083      	sub	sp, #12
 800a596:	af00      	add	r7, sp, #0
 800a598:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800a59a:	bf00      	nop
 800a59c:	370c      	adds	r7, #12
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a4:	4770      	bx	lr

0800a5a6 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a5a6:	b480      	push	{r7}
 800a5a8:	b083      	sub	sp, #12
 800a5aa:	af00      	add	r7, sp, #0
 800a5ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800a5ae:	bf00      	nop
 800a5b0:	370c      	adds	r7, #12
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b8:	4770      	bx	lr

0800a5ba <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a5ba:	b480      	push	{r7}
 800a5bc:	b083      	sub	sp, #12
 800a5be:	af00      	add	r7, sp, #0
 800a5c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800a5c2:	bf00      	nop
 800a5c4:	370c      	adds	r7, #12
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5cc:	4770      	bx	lr

0800a5ce <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a5ce:	b480      	push	{r7}
 800a5d0:	b083      	sub	sp, #12
 800a5d2:	af00      	add	r7, sp, #0
 800a5d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800a5d6:	bf00      	nop
 800a5d8:	370c      	adds	r7, #12
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e0:	4770      	bx	lr

0800a5e2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800a5e2:	b480      	push	{r7}
 800a5e4:	b083      	sub	sp, #12
 800a5e6:	af00      	add	r7, sp, #0
 800a5e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800a5ea:	bf00      	nop
 800a5ec:	370c      	adds	r7, #12
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f4:	4770      	bx	lr

0800a5f6 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800a5f6:	b480      	push	{r7}
 800a5f8:	b083      	sub	sp, #12
 800a5fa:	af00      	add	r7, sp, #0
 800a5fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800a5fe:	bf00      	nop
 800a600:	370c      	adds	r7, #12
 800a602:	46bd      	mov	sp, r7
 800a604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a608:	4770      	bx	lr

0800a60a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800a60a:	b480      	push	{r7}
 800a60c:	b083      	sub	sp, #12
 800a60e:	af00      	add	r7, sp, #0
 800a610:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800a612:	bf00      	nop
 800a614:	370c      	adds	r7, #12
 800a616:	46bd      	mov	sp, r7
 800a618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61c:	4770      	bx	lr

0800a61e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800a61e:	b480      	push	{r7}
 800a620:	b083      	sub	sp, #12
 800a622:	af00      	add	r7, sp, #0
 800a624:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800a626:	bf00      	nop
 800a628:	370c      	adds	r7, #12
 800a62a:	46bd      	mov	sp, r7
 800a62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a630:	4770      	bx	lr

0800a632 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800a632:	b480      	push	{r7}
 800a634:	b083      	sub	sp, #12
 800a636:	af00      	add	r7, sp, #0
 800a638:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800a63a:	bf00      	nop
 800a63c:	370c      	adds	r7, #12
 800a63e:	46bd      	mov	sp, r7
 800a640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a644:	4770      	bx	lr

0800a646 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800a646:	b480      	push	{r7}
 800a648:	b083      	sub	sp, #12
 800a64a:	af00      	add	r7, sp, #0
 800a64c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800a64e:	bf00      	nop
 800a650:	370c      	adds	r7, #12
 800a652:	46bd      	mov	sp, r7
 800a654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a658:	4770      	bx	lr
	...

0800a65c <__NVIC_SetPriorityGrouping>:
{
 800a65c:	b480      	push	{r7}
 800a65e:	b085      	sub	sp, #20
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	f003 0307 	and.w	r3, r3, #7
 800a66a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a66c:	4b0c      	ldr	r3, [pc, #48]	; (800a6a0 <__NVIC_SetPriorityGrouping+0x44>)
 800a66e:	68db      	ldr	r3, [r3, #12]
 800a670:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a672:	68ba      	ldr	r2, [r7, #8]
 800a674:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a678:	4013      	ands	r3, r2
 800a67a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a680:	68bb      	ldr	r3, [r7, #8]
 800a682:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a684:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a688:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a68c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a68e:	4a04      	ldr	r2, [pc, #16]	; (800a6a0 <__NVIC_SetPriorityGrouping+0x44>)
 800a690:	68bb      	ldr	r3, [r7, #8]
 800a692:	60d3      	str	r3, [r2, #12]
}
 800a694:	bf00      	nop
 800a696:	3714      	adds	r7, #20
 800a698:	46bd      	mov	sp, r7
 800a69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69e:	4770      	bx	lr
 800a6a0:	e000ed00 	.word	0xe000ed00

0800a6a4 <__NVIC_GetPriorityGrouping>:
{
 800a6a4:	b480      	push	{r7}
 800a6a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a6a8:	4b04      	ldr	r3, [pc, #16]	; (800a6bc <__NVIC_GetPriorityGrouping+0x18>)
 800a6aa:	68db      	ldr	r3, [r3, #12]
 800a6ac:	0a1b      	lsrs	r3, r3, #8
 800a6ae:	f003 0307 	and.w	r3, r3, #7
}
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ba:	4770      	bx	lr
 800a6bc:	e000ed00 	.word	0xe000ed00

0800a6c0 <__NVIC_EnableIRQ>:
{
 800a6c0:	b480      	push	{r7}
 800a6c2:	b083      	sub	sp, #12
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a6ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	db0b      	blt.n	800a6ea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a6d2:	79fb      	ldrb	r3, [r7, #7]
 800a6d4:	f003 021f 	and.w	r2, r3, #31
 800a6d8:	4907      	ldr	r1, [pc, #28]	; (800a6f8 <__NVIC_EnableIRQ+0x38>)
 800a6da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a6de:	095b      	lsrs	r3, r3, #5
 800a6e0:	2001      	movs	r0, #1
 800a6e2:	fa00 f202 	lsl.w	r2, r0, r2
 800a6e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800a6ea:	bf00      	nop
 800a6ec:	370c      	adds	r7, #12
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f4:	4770      	bx	lr
 800a6f6:	bf00      	nop
 800a6f8:	e000e100 	.word	0xe000e100

0800a6fc <__NVIC_SetPriority>:
{
 800a6fc:	b480      	push	{r7}
 800a6fe:	b083      	sub	sp, #12
 800a700:	af00      	add	r7, sp, #0
 800a702:	4603      	mov	r3, r0
 800a704:	6039      	str	r1, [r7, #0]
 800a706:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a708:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	db0a      	blt.n	800a726 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	b2da      	uxtb	r2, r3
 800a714:	490c      	ldr	r1, [pc, #48]	; (800a748 <__NVIC_SetPriority+0x4c>)
 800a716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a71a:	0112      	lsls	r2, r2, #4
 800a71c:	b2d2      	uxtb	r2, r2
 800a71e:	440b      	add	r3, r1
 800a720:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a724:	e00a      	b.n	800a73c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	b2da      	uxtb	r2, r3
 800a72a:	4908      	ldr	r1, [pc, #32]	; (800a74c <__NVIC_SetPriority+0x50>)
 800a72c:	79fb      	ldrb	r3, [r7, #7]
 800a72e:	f003 030f 	and.w	r3, r3, #15
 800a732:	3b04      	subs	r3, #4
 800a734:	0112      	lsls	r2, r2, #4
 800a736:	b2d2      	uxtb	r2, r2
 800a738:	440b      	add	r3, r1
 800a73a:	761a      	strb	r2, [r3, #24]
}
 800a73c:	bf00      	nop
 800a73e:	370c      	adds	r7, #12
 800a740:	46bd      	mov	sp, r7
 800a742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a746:	4770      	bx	lr
 800a748:	e000e100 	.word	0xe000e100
 800a74c:	e000ed00 	.word	0xe000ed00

0800a750 <NVIC_EncodePriority>:
{
 800a750:	b480      	push	{r7}
 800a752:	b089      	sub	sp, #36	; 0x24
 800a754:	af00      	add	r7, sp, #0
 800a756:	60f8      	str	r0, [r7, #12]
 800a758:	60b9      	str	r1, [r7, #8]
 800a75a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	f003 0307 	and.w	r3, r3, #7
 800a762:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a764:	69fb      	ldr	r3, [r7, #28]
 800a766:	f1c3 0307 	rsb	r3, r3, #7
 800a76a:	2b04      	cmp	r3, #4
 800a76c:	bf28      	it	cs
 800a76e:	2304      	movcs	r3, #4
 800a770:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a772:	69fb      	ldr	r3, [r7, #28]
 800a774:	3304      	adds	r3, #4
 800a776:	2b06      	cmp	r3, #6
 800a778:	d902      	bls.n	800a780 <NVIC_EncodePriority+0x30>
 800a77a:	69fb      	ldr	r3, [r7, #28]
 800a77c:	3b03      	subs	r3, #3
 800a77e:	e000      	b.n	800a782 <NVIC_EncodePriority+0x32>
 800a780:	2300      	movs	r3, #0
 800a782:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a784:	f04f 32ff 	mov.w	r2, #4294967295
 800a788:	69bb      	ldr	r3, [r7, #24]
 800a78a:	fa02 f303 	lsl.w	r3, r2, r3
 800a78e:	43da      	mvns	r2, r3
 800a790:	68bb      	ldr	r3, [r7, #8]
 800a792:	401a      	ands	r2, r3
 800a794:	697b      	ldr	r3, [r7, #20]
 800a796:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a798:	f04f 31ff 	mov.w	r1, #4294967295
 800a79c:	697b      	ldr	r3, [r7, #20]
 800a79e:	fa01 f303 	lsl.w	r3, r1, r3
 800a7a2:	43d9      	mvns	r1, r3
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a7a8:	4313      	orrs	r3, r2
}
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	3724      	adds	r7, #36	; 0x24
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b4:	4770      	bx	lr

0800a7b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a7b6:	b580      	push	{r7, lr}
 800a7b8:	b082      	sub	sp, #8
 800a7ba:	af00      	add	r7, sp, #0
 800a7bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a7be:	6878      	ldr	r0, [r7, #4]
 800a7c0:	f7ff ff4c 	bl	800a65c <__NVIC_SetPriorityGrouping>
}
 800a7c4:	bf00      	nop
 800a7c6:	3708      	adds	r7, #8
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd80      	pop	{r7, pc}

0800a7cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b086      	sub	sp, #24
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	60b9      	str	r1, [r7, #8]
 800a7d6:	607a      	str	r2, [r7, #4]
 800a7d8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800a7da:	2300      	movs	r3, #0
 800a7dc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800a7de:	f7ff ff61 	bl	800a6a4 <__NVIC_GetPriorityGrouping>
 800a7e2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a7e4:	687a      	ldr	r2, [r7, #4]
 800a7e6:	68b9      	ldr	r1, [r7, #8]
 800a7e8:	6978      	ldr	r0, [r7, #20]
 800a7ea:	f7ff ffb1 	bl	800a750 <NVIC_EncodePriority>
 800a7ee:	4602      	mov	r2, r0
 800a7f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a7f4:	4611      	mov	r1, r2
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	f7ff ff80 	bl	800a6fc <__NVIC_SetPriority>
}
 800a7fc:	bf00      	nop
 800a7fe:	3718      	adds	r7, #24
 800a800:	46bd      	mov	sp, r7
 800a802:	bd80      	pop	{r7, pc}

0800a804 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b082      	sub	sp, #8
 800a808:	af00      	add	r7, sp, #0
 800a80a:	4603      	mov	r3, r0
 800a80c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a80e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a812:	4618      	mov	r0, r3
 800a814:	f7ff ff54 	bl	800a6c0 <__NVIC_EnableIRQ>
}
 800a818:	bf00      	nop
 800a81a:	3708      	adds	r7, #8
 800a81c:	46bd      	mov	sp, r7
 800a81e:	bd80      	pop	{r7, pc}

0800a820 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800a820:	b580      	push	{r7, lr}
 800a822:	b082      	sub	sp, #8
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d101      	bne.n	800a832 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800a82e:	2301      	movs	r3, #1
 800a830:	e054      	b.n	800a8dc <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	7f5b      	ldrb	r3, [r3, #29]
 800a836:	b2db      	uxtb	r3, r3
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d105      	bne.n	800a848 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2200      	movs	r2, #0
 800a840:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800a842:	6878      	ldr	r0, [r7, #4]
 800a844:	f7fb ff48 	bl	80066d8 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	2202      	movs	r2, #2
 800a84c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	791b      	ldrb	r3, [r3, #4]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d10c      	bne.n	800a870 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	4a22      	ldr	r2, [pc, #136]	; (800a8e4 <HAL_CRC_Init+0xc4>)
 800a85c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	689a      	ldr	r2, [r3, #8]
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	f022 0218 	bic.w	r2, r2, #24
 800a86c:	609a      	str	r2, [r3, #8]
 800a86e:	e00c      	b.n	800a88a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	6899      	ldr	r1, [r3, #8]
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	68db      	ldr	r3, [r3, #12]
 800a878:	461a      	mov	r2, r3
 800a87a:	6878      	ldr	r0, [r7, #4]
 800a87c:	f000 f834 	bl	800a8e8 <HAL_CRCEx_Polynomial_Set>
 800a880:	4603      	mov	r3, r0
 800a882:	2b00      	cmp	r3, #0
 800a884:	d001      	beq.n	800a88a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800a886:	2301      	movs	r3, #1
 800a888:	e028      	b.n	800a8dc <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	795b      	ldrb	r3, [r3, #5]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d105      	bne.n	800a89e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	f04f 32ff 	mov.w	r2, #4294967295
 800a89a:	611a      	str	r2, [r3, #16]
 800a89c:	e004      	b.n	800a8a8 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	687a      	ldr	r2, [r7, #4]
 800a8a4:	6912      	ldr	r2, [r2, #16]
 800a8a6:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	689b      	ldr	r3, [r3, #8]
 800a8ae:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	695a      	ldr	r2, [r3, #20]
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	430a      	orrs	r2, r1
 800a8bc:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	689b      	ldr	r3, [r3, #8]
 800a8c4:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	699a      	ldr	r2, [r3, #24]
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	430a      	orrs	r2, r1
 800a8d2:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2201      	movs	r2, #1
 800a8d8:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800a8da:	2300      	movs	r3, #0
}
 800a8dc:	4618      	mov	r0, r3
 800a8de:	3708      	adds	r7, #8
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	bd80      	pop	{r7, pc}
 800a8e4:	04c11db7 	.word	0x04c11db7

0800a8e8 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800a8e8:	b480      	push	{r7}
 800a8ea:	b087      	sub	sp, #28
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	60f8      	str	r0, [r7, #12]
 800a8f0:	60b9      	str	r1, [r7, #8]
 800a8f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800a8f8:	231f      	movs	r3, #31
 800a8fa:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800a8fc:	bf00      	nop
 800a8fe:	693b      	ldr	r3, [r7, #16]
 800a900:	1e5a      	subs	r2, r3, #1
 800a902:	613a      	str	r2, [r7, #16]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d009      	beq.n	800a91c <HAL_CRCEx_Polynomial_Set+0x34>
 800a908:	693b      	ldr	r3, [r7, #16]
 800a90a:	f003 031f 	and.w	r3, r3, #31
 800a90e:	68ba      	ldr	r2, [r7, #8]
 800a910:	fa22 f303 	lsr.w	r3, r2, r3
 800a914:	f003 0301 	and.w	r3, r3, #1
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d0f0      	beq.n	800a8fe <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2b18      	cmp	r3, #24
 800a920:	d846      	bhi.n	800a9b0 <HAL_CRCEx_Polynomial_Set+0xc8>
 800a922:	a201      	add	r2, pc, #4	; (adr r2, 800a928 <HAL_CRCEx_Polynomial_Set+0x40>)
 800a924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a928:	0800a9b7 	.word	0x0800a9b7
 800a92c:	0800a9b1 	.word	0x0800a9b1
 800a930:	0800a9b1 	.word	0x0800a9b1
 800a934:	0800a9b1 	.word	0x0800a9b1
 800a938:	0800a9b1 	.word	0x0800a9b1
 800a93c:	0800a9b1 	.word	0x0800a9b1
 800a940:	0800a9b1 	.word	0x0800a9b1
 800a944:	0800a9b1 	.word	0x0800a9b1
 800a948:	0800a9a5 	.word	0x0800a9a5
 800a94c:	0800a9b1 	.word	0x0800a9b1
 800a950:	0800a9b1 	.word	0x0800a9b1
 800a954:	0800a9b1 	.word	0x0800a9b1
 800a958:	0800a9b1 	.word	0x0800a9b1
 800a95c:	0800a9b1 	.word	0x0800a9b1
 800a960:	0800a9b1 	.word	0x0800a9b1
 800a964:	0800a9b1 	.word	0x0800a9b1
 800a968:	0800a999 	.word	0x0800a999
 800a96c:	0800a9b1 	.word	0x0800a9b1
 800a970:	0800a9b1 	.word	0x0800a9b1
 800a974:	0800a9b1 	.word	0x0800a9b1
 800a978:	0800a9b1 	.word	0x0800a9b1
 800a97c:	0800a9b1 	.word	0x0800a9b1
 800a980:	0800a9b1 	.word	0x0800a9b1
 800a984:	0800a9b1 	.word	0x0800a9b1
 800a988:	0800a98d 	.word	0x0800a98d
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 800a98c:	693b      	ldr	r3, [r7, #16]
 800a98e:	2b06      	cmp	r3, #6
 800a990:	d913      	bls.n	800a9ba <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 800a992:	2301      	movs	r3, #1
 800a994:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800a996:	e010      	b.n	800a9ba <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 800a998:	693b      	ldr	r3, [r7, #16]
 800a99a:	2b07      	cmp	r3, #7
 800a99c:	d90f      	bls.n	800a9be <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 800a99e:	2301      	movs	r3, #1
 800a9a0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800a9a2:	e00c      	b.n	800a9be <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 800a9a4:	693b      	ldr	r3, [r7, #16]
 800a9a6:	2b0f      	cmp	r3, #15
 800a9a8:	d90b      	bls.n	800a9c2 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800a9ae:	e008      	b.n	800a9c2 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	75fb      	strb	r3, [r7, #23]
      break;
 800a9b4:	e006      	b.n	800a9c4 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800a9b6:	bf00      	nop
 800a9b8:	e004      	b.n	800a9c4 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800a9ba:	bf00      	nop
 800a9bc:	e002      	b.n	800a9c4 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800a9be:	bf00      	nop
 800a9c0:	e000      	b.n	800a9c4 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800a9c2:	bf00      	nop
  }
  if (status == HAL_OK)
 800a9c4:	7dfb      	ldrb	r3, [r7, #23]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d10d      	bne.n	800a9e6 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	68ba      	ldr	r2, [r7, #8]
 800a9d0:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	689b      	ldr	r3, [r3, #8]
 800a9d8:	f023 0118 	bic.w	r1, r3, #24
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	687a      	ldr	r2, [r7, #4]
 800a9e2:	430a      	orrs	r2, r1
 800a9e4:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800a9e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	371c      	adds	r7, #28
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f2:	4770      	bx	lr

0800a9f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b084      	sub	sp, #16
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d101      	bne.n	800aa0a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800aa06:	2301      	movs	r3, #1
 800aa08:	e037      	b.n	800aa7a <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	2202      	movs	r2, #2
 800aa0e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800aa20:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800aa24:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800aa2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	68db      	ldr	r3, [r3, #12]
 800aa34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800aa3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	695b      	ldr	r3, [r3, #20]
 800aa40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800aa46:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	69db      	ldr	r3, [r3, #28]
 800aa4c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800aa4e:	68fa      	ldr	r2, [r7, #12]
 800aa50:	4313      	orrs	r3, r2
 800aa52:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	68fa      	ldr	r2, [r7, #12]
 800aa5a:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800aa5c:	6878      	ldr	r0, [r7, #4]
 800aa5e:	f000 f941 	bl	800ace4 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	2200      	movs	r2, #0
 800aa66:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2201      	movs	r2, #1
 800aa6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	2200      	movs	r2, #0
 800aa74:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800aa78:	2300      	movs	r3, #0
}  
 800aa7a:	4618      	mov	r0, r3
 800aa7c:	3710      	adds	r7, #16
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	bd80      	pop	{r7, pc}

0800aa82 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800aa82:	b580      	push	{r7, lr}
 800aa84:	b086      	sub	sp, #24
 800aa86:	af00      	add	r7, sp, #0
 800aa88:	60f8      	str	r0, [r7, #12]
 800aa8a:	60b9      	str	r1, [r7, #8]
 800aa8c:	607a      	str	r2, [r7, #4]
 800aa8e:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800aa90:	2300      	movs	r3, #0
 800aa92:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	f893 3020 	ldrb.w	r3, [r3, #32]
 800aa9a:	2b01      	cmp	r3, #1
 800aa9c:	d101      	bne.n	800aaa2 <HAL_DMA_Start_IT+0x20>
 800aa9e:	2302      	movs	r3, #2
 800aaa0:	e04a      	b.n	800ab38 <HAL_DMA_Start_IT+0xb6>
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	2201      	movs	r2, #1
 800aaa6:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800aab0:	2b01      	cmp	r3, #1
 800aab2:	d13a      	bne.n	800ab2a <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	2202      	movs	r2, #2
 800aab8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	2200      	movs	r2, #0
 800aac0:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	681a      	ldr	r2, [r3, #0]
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	f022 0201 	bic.w	r2, r2, #1
 800aad0:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800aad2:	683b      	ldr	r3, [r7, #0]
 800aad4:	687a      	ldr	r2, [r7, #4]
 800aad6:	68b9      	ldr	r1, [r7, #8]
 800aad8:	68f8      	ldr	r0, [r7, #12]
 800aada:	f000 f8d4 	bl	800ac86 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d008      	beq.n	800aaf8 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	681a      	ldr	r2, [r3, #0]
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	f042 020e 	orr.w	r2, r2, #14
 800aaf4:	601a      	str	r2, [r3, #0]
 800aaf6:	e00f      	b.n	800ab18 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	681a      	ldr	r2, [r3, #0]
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	f042 020a 	orr.w	r2, r2, #10
 800ab06:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	681a      	ldr	r2, [r3, #0]
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	f022 0204 	bic.w	r2, r2, #4
 800ab16:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	681a      	ldr	r2, [r3, #0]
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	f042 0201 	orr.w	r2, r2, #1
 800ab26:	601a      	str	r2, [r3, #0]
 800ab28:	e005      	b.n	800ab36 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 800ab32:	2302      	movs	r3, #2
 800ab34:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 800ab36:	7dfb      	ldrb	r3, [r7, #23]
} 
 800ab38:	4618      	mov	r0, r3
 800ab3a:	3718      	adds	r7, #24
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	bd80      	pop	{r7, pc}

0800ab40 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b084      	sub	sp, #16
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab5c:	2204      	movs	r2, #4
 800ab5e:	409a      	lsls	r2, r3
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	4013      	ands	r3, r2
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d024      	beq.n	800abb2 <HAL_DMA_IRQHandler+0x72>
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	f003 0304 	and.w	r3, r3, #4
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d01f      	beq.n	800abb2 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	f003 0320 	and.w	r3, r3, #32
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d107      	bne.n	800ab90 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	681a      	ldr	r2, [r3, #0]
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	f022 0204 	bic.w	r2, r2, #4
 800ab8e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab98:	2104      	movs	r1, #4
 800ab9a:	fa01 f202 	lsl.w	r2, r1, r2
 800ab9e:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d06a      	beq.n	800ac7e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abac:	6878      	ldr	r0, [r7, #4]
 800abae:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 800abb0:	e065      	b.n	800ac7e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abb6:	2202      	movs	r2, #2
 800abb8:	409a      	lsls	r2, r3
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	4013      	ands	r3, r2
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d02c      	beq.n	800ac1c <HAL_DMA_IRQHandler+0xdc>
 800abc2:	68bb      	ldr	r3, [r7, #8]
 800abc4:	f003 0302 	and.w	r3, r3, #2
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d027      	beq.n	800ac1c <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	f003 0320 	and.w	r3, r3, #32
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d10b      	bne.n	800abf2 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	681a      	ldr	r2, [r3, #0]
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	f022 020a 	bic.w	r2, r2, #10
 800abe8:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	2201      	movs	r2, #1
 800abee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abfa:	2102      	movs	r1, #2
 800abfc:	fa01 f202 	lsl.w	r2, r1, r2
 800ac00:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	2200      	movs	r2, #0
 800ac06:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d035      	beq.n	800ac7e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac16:	6878      	ldr	r0, [r7, #4]
 800ac18:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800ac1a:	e030      	b.n	800ac7e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac20:	2208      	movs	r2, #8
 800ac22:	409a      	lsls	r2, r3
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	4013      	ands	r3, r2
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d028      	beq.n	800ac7e <HAL_DMA_IRQHandler+0x13e>
 800ac2c:	68bb      	ldr	r3, [r7, #8]
 800ac2e:	f003 0308 	and.w	r3, r3, #8
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d023      	beq.n	800ac7e <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	681a      	ldr	r2, [r3, #0]
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	f022 020e 	bic.w	r2, r2, #14
 800ac44:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac4e:	2101      	movs	r1, #1
 800ac50:	fa01 f202 	lsl.w	r2, r1, r2
 800ac54:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	2201      	movs	r2, #1
 800ac5a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	2201      	movs	r2, #1
 800ac60:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	2200      	movs	r2, #0
 800ac68:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d004      	beq.n	800ac7e <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac78:	6878      	ldr	r0, [r7, #4]
 800ac7a:	4798      	blx	r3
    }
  }
}  
 800ac7c:	e7ff      	b.n	800ac7e <HAL_DMA_IRQHandler+0x13e>
 800ac7e:	bf00      	nop
 800ac80:	3710      	adds	r7, #16
 800ac82:	46bd      	mov	sp, r7
 800ac84:	bd80      	pop	{r7, pc}

0800ac86 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800ac86:	b480      	push	{r7}
 800ac88:	b085      	sub	sp, #20
 800ac8a:	af00      	add	r7, sp, #0
 800ac8c:	60f8      	str	r0, [r7, #12]
 800ac8e:	60b9      	str	r1, [r7, #8]
 800ac90:	607a      	str	r2, [r7, #4]
 800ac92:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac9c:	2101      	movs	r1, #1
 800ac9e:	fa01 f202 	lsl.w	r2, r1, r2
 800aca2:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	683a      	ldr	r2, [r7, #0]
 800acaa:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	685b      	ldr	r3, [r3, #4]
 800acb0:	2b10      	cmp	r3, #16
 800acb2:	d108      	bne.n	800acc6 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	687a      	ldr	r2, [r7, #4]
 800acba:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	68ba      	ldr	r2, [r7, #8]
 800acc2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800acc4:	e007      	b.n	800acd6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	68ba      	ldr	r2, [r7, #8]
 800accc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	687a      	ldr	r2, [r7, #4]
 800acd4:	60da      	str	r2, [r3, #12]
}
 800acd6:	bf00      	nop
 800acd8:	3714      	adds	r7, #20
 800acda:	46bd      	mov	sp, r7
 800acdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace0:	4770      	bx	lr
	...

0800ace4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800ace4:	b480      	push	{r7}
 800ace6:	b083      	sub	sp, #12
 800ace8:	af00      	add	r7, sp, #0
 800acea:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	461a      	mov	r2, r3
 800acf2:	4b14      	ldr	r3, [pc, #80]	; (800ad44 <DMA_CalcBaseAndBitshift+0x60>)
 800acf4:	429a      	cmp	r2, r3
 800acf6:	d80f      	bhi.n	800ad18 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	461a      	mov	r2, r3
 800acfe:	4b12      	ldr	r3, [pc, #72]	; (800ad48 <DMA_CalcBaseAndBitshift+0x64>)
 800ad00:	4413      	add	r3, r2
 800ad02:	4a12      	ldr	r2, [pc, #72]	; (800ad4c <DMA_CalcBaseAndBitshift+0x68>)
 800ad04:	fba2 2303 	umull	r2, r3, r2, r3
 800ad08:	091b      	lsrs	r3, r3, #4
 800ad0a:	009a      	lsls	r2, r3, #2
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	4a0f      	ldr	r2, [pc, #60]	; (800ad50 <DMA_CalcBaseAndBitshift+0x6c>)
 800ad14:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800ad16:	e00e      	b.n	800ad36 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	461a      	mov	r2, r3
 800ad1e:	4b0d      	ldr	r3, [pc, #52]	; (800ad54 <DMA_CalcBaseAndBitshift+0x70>)
 800ad20:	4413      	add	r3, r2
 800ad22:	4a0a      	ldr	r2, [pc, #40]	; (800ad4c <DMA_CalcBaseAndBitshift+0x68>)
 800ad24:	fba2 2303 	umull	r2, r3, r2, r3
 800ad28:	091b      	lsrs	r3, r3, #4
 800ad2a:	009a      	lsls	r2, r3, #2
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	4a09      	ldr	r2, [pc, #36]	; (800ad58 <DMA_CalcBaseAndBitshift+0x74>)
 800ad34:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800ad36:	bf00      	nop
 800ad38:	370c      	adds	r7, #12
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad40:	4770      	bx	lr
 800ad42:	bf00      	nop
 800ad44:	40020407 	.word	0x40020407
 800ad48:	bffdfff8 	.word	0xbffdfff8
 800ad4c:	cccccccd 	.word	0xcccccccd
 800ad50:	40020000 	.word	0x40020000
 800ad54:	bffdfbf8 	.word	0xbffdfbf8
 800ad58:	40020400 	.word	0x40020400

0800ad5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ad5c:	b480      	push	{r7}
 800ad5e:	b087      	sub	sp, #28
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
 800ad64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800ad66:	2300      	movs	r3, #0
 800ad68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ad6a:	e154      	b.n	800b016 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800ad6c:	683b      	ldr	r3, [r7, #0]
 800ad6e:	681a      	ldr	r2, [r3, #0]
 800ad70:	2101      	movs	r1, #1
 800ad72:	697b      	ldr	r3, [r7, #20]
 800ad74:	fa01 f303 	lsl.w	r3, r1, r3
 800ad78:	4013      	ands	r3, r2
 800ad7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	f000 8146 	beq.w	800b010 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800ad84:	683b      	ldr	r3, [r7, #0]
 800ad86:	685b      	ldr	r3, [r3, #4]
 800ad88:	f003 0303 	and.w	r3, r3, #3
 800ad8c:	2b01      	cmp	r3, #1
 800ad8e:	d005      	beq.n	800ad9c <HAL_GPIO_Init+0x40>
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	685b      	ldr	r3, [r3, #4]
 800ad94:	f003 0303 	and.w	r3, r3, #3
 800ad98:	2b02      	cmp	r3, #2
 800ad9a:	d130      	bne.n	800adfe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	689b      	ldr	r3, [r3, #8]
 800ada0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800ada2:	697b      	ldr	r3, [r7, #20]
 800ada4:	005b      	lsls	r3, r3, #1
 800ada6:	2203      	movs	r2, #3
 800ada8:	fa02 f303 	lsl.w	r3, r2, r3
 800adac:	43db      	mvns	r3, r3
 800adae:	693a      	ldr	r2, [r7, #16]
 800adb0:	4013      	ands	r3, r2
 800adb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	68da      	ldr	r2, [r3, #12]
 800adb8:	697b      	ldr	r3, [r7, #20]
 800adba:	005b      	lsls	r3, r3, #1
 800adbc:	fa02 f303 	lsl.w	r3, r2, r3
 800adc0:	693a      	ldr	r2, [r7, #16]
 800adc2:	4313      	orrs	r3, r2
 800adc4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	693a      	ldr	r2, [r7, #16]
 800adca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	685b      	ldr	r3, [r3, #4]
 800add0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800add2:	2201      	movs	r2, #1
 800add4:	697b      	ldr	r3, [r7, #20]
 800add6:	fa02 f303 	lsl.w	r3, r2, r3
 800adda:	43db      	mvns	r3, r3
 800addc:	693a      	ldr	r2, [r7, #16]
 800adde:	4013      	ands	r3, r2
 800ade0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ade2:	683b      	ldr	r3, [r7, #0]
 800ade4:	685b      	ldr	r3, [r3, #4]
 800ade6:	091b      	lsrs	r3, r3, #4
 800ade8:	f003 0201 	and.w	r2, r3, #1
 800adec:	697b      	ldr	r3, [r7, #20]
 800adee:	fa02 f303 	lsl.w	r3, r2, r3
 800adf2:	693a      	ldr	r2, [r7, #16]
 800adf4:	4313      	orrs	r3, r2
 800adf6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	693a      	ldr	r2, [r7, #16]
 800adfc:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800adfe:	683b      	ldr	r3, [r7, #0]
 800ae00:	685b      	ldr	r3, [r3, #4]
 800ae02:	f003 0303 	and.w	r3, r3, #3
 800ae06:	2b03      	cmp	r3, #3
 800ae08:	d017      	beq.n	800ae3a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	68db      	ldr	r3, [r3, #12]
 800ae0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800ae10:	697b      	ldr	r3, [r7, #20]
 800ae12:	005b      	lsls	r3, r3, #1
 800ae14:	2203      	movs	r2, #3
 800ae16:	fa02 f303 	lsl.w	r3, r2, r3
 800ae1a:	43db      	mvns	r3, r3
 800ae1c:	693a      	ldr	r2, [r7, #16]
 800ae1e:	4013      	ands	r3, r2
 800ae20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	689a      	ldr	r2, [r3, #8]
 800ae26:	697b      	ldr	r3, [r7, #20]
 800ae28:	005b      	lsls	r3, r3, #1
 800ae2a:	fa02 f303 	lsl.w	r3, r2, r3
 800ae2e:	693a      	ldr	r2, [r7, #16]
 800ae30:	4313      	orrs	r3, r2
 800ae32:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	693a      	ldr	r2, [r7, #16]
 800ae38:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ae3a:	683b      	ldr	r3, [r7, #0]
 800ae3c:	685b      	ldr	r3, [r3, #4]
 800ae3e:	f003 0303 	and.w	r3, r3, #3
 800ae42:	2b02      	cmp	r3, #2
 800ae44:	d123      	bne.n	800ae8e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800ae46:	697b      	ldr	r3, [r7, #20]
 800ae48:	08da      	lsrs	r2, r3, #3
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	3208      	adds	r2, #8
 800ae4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae52:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800ae54:	697b      	ldr	r3, [r7, #20]
 800ae56:	f003 0307 	and.w	r3, r3, #7
 800ae5a:	009b      	lsls	r3, r3, #2
 800ae5c:	220f      	movs	r2, #15
 800ae5e:	fa02 f303 	lsl.w	r3, r2, r3
 800ae62:	43db      	mvns	r3, r3
 800ae64:	693a      	ldr	r2, [r7, #16]
 800ae66:	4013      	ands	r3, r2
 800ae68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800ae6a:	683b      	ldr	r3, [r7, #0]
 800ae6c:	691a      	ldr	r2, [r3, #16]
 800ae6e:	697b      	ldr	r3, [r7, #20]
 800ae70:	f003 0307 	and.w	r3, r3, #7
 800ae74:	009b      	lsls	r3, r3, #2
 800ae76:	fa02 f303 	lsl.w	r3, r2, r3
 800ae7a:	693a      	ldr	r2, [r7, #16]
 800ae7c:	4313      	orrs	r3, r2
 800ae7e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800ae80:	697b      	ldr	r3, [r7, #20]
 800ae82:	08da      	lsrs	r2, r3, #3
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	3208      	adds	r2, #8
 800ae88:	6939      	ldr	r1, [r7, #16]
 800ae8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800ae94:	697b      	ldr	r3, [r7, #20]
 800ae96:	005b      	lsls	r3, r3, #1
 800ae98:	2203      	movs	r2, #3
 800ae9a:	fa02 f303 	lsl.w	r3, r2, r3
 800ae9e:	43db      	mvns	r3, r3
 800aea0:	693a      	ldr	r2, [r7, #16]
 800aea2:	4013      	ands	r3, r2
 800aea4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800aea6:	683b      	ldr	r3, [r7, #0]
 800aea8:	685b      	ldr	r3, [r3, #4]
 800aeaa:	f003 0203 	and.w	r2, r3, #3
 800aeae:	697b      	ldr	r3, [r7, #20]
 800aeb0:	005b      	lsls	r3, r3, #1
 800aeb2:	fa02 f303 	lsl.w	r3, r2, r3
 800aeb6:	693a      	ldr	r2, [r7, #16]
 800aeb8:	4313      	orrs	r3, r2
 800aeba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	693a      	ldr	r2, [r7, #16]
 800aec0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800aec2:	683b      	ldr	r3, [r7, #0]
 800aec4:	685b      	ldr	r3, [r3, #4]
 800aec6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	f000 80a0 	beq.w	800b010 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800aed0:	4b58      	ldr	r3, [pc, #352]	; (800b034 <HAL_GPIO_Init+0x2d8>)
 800aed2:	699b      	ldr	r3, [r3, #24]
 800aed4:	4a57      	ldr	r2, [pc, #348]	; (800b034 <HAL_GPIO_Init+0x2d8>)
 800aed6:	f043 0301 	orr.w	r3, r3, #1
 800aeda:	6193      	str	r3, [r2, #24]
 800aedc:	4b55      	ldr	r3, [pc, #340]	; (800b034 <HAL_GPIO_Init+0x2d8>)
 800aede:	699b      	ldr	r3, [r3, #24]
 800aee0:	f003 0301 	and.w	r3, r3, #1
 800aee4:	60bb      	str	r3, [r7, #8]
 800aee6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800aee8:	4a53      	ldr	r2, [pc, #332]	; (800b038 <HAL_GPIO_Init+0x2dc>)
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	089b      	lsrs	r3, r3, #2
 800aeee:	3302      	adds	r3, #2
 800aef0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aef4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800aef6:	697b      	ldr	r3, [r7, #20]
 800aef8:	f003 0303 	and.w	r3, r3, #3
 800aefc:	009b      	lsls	r3, r3, #2
 800aefe:	220f      	movs	r2, #15
 800af00:	fa02 f303 	lsl.w	r3, r2, r3
 800af04:	43db      	mvns	r3, r3
 800af06:	693a      	ldr	r2, [r7, #16]
 800af08:	4013      	ands	r3, r2
 800af0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800af12:	d019      	beq.n	800af48 <HAL_GPIO_Init+0x1ec>
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	4a49      	ldr	r2, [pc, #292]	; (800b03c <HAL_GPIO_Init+0x2e0>)
 800af18:	4293      	cmp	r3, r2
 800af1a:	d013      	beq.n	800af44 <HAL_GPIO_Init+0x1e8>
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	4a48      	ldr	r2, [pc, #288]	; (800b040 <HAL_GPIO_Init+0x2e4>)
 800af20:	4293      	cmp	r3, r2
 800af22:	d00d      	beq.n	800af40 <HAL_GPIO_Init+0x1e4>
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	4a47      	ldr	r2, [pc, #284]	; (800b044 <HAL_GPIO_Init+0x2e8>)
 800af28:	4293      	cmp	r3, r2
 800af2a:	d007      	beq.n	800af3c <HAL_GPIO_Init+0x1e0>
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	4a46      	ldr	r2, [pc, #280]	; (800b048 <HAL_GPIO_Init+0x2ec>)
 800af30:	4293      	cmp	r3, r2
 800af32:	d101      	bne.n	800af38 <HAL_GPIO_Init+0x1dc>
 800af34:	2304      	movs	r3, #4
 800af36:	e008      	b.n	800af4a <HAL_GPIO_Init+0x1ee>
 800af38:	2305      	movs	r3, #5
 800af3a:	e006      	b.n	800af4a <HAL_GPIO_Init+0x1ee>
 800af3c:	2303      	movs	r3, #3
 800af3e:	e004      	b.n	800af4a <HAL_GPIO_Init+0x1ee>
 800af40:	2302      	movs	r3, #2
 800af42:	e002      	b.n	800af4a <HAL_GPIO_Init+0x1ee>
 800af44:	2301      	movs	r3, #1
 800af46:	e000      	b.n	800af4a <HAL_GPIO_Init+0x1ee>
 800af48:	2300      	movs	r3, #0
 800af4a:	697a      	ldr	r2, [r7, #20]
 800af4c:	f002 0203 	and.w	r2, r2, #3
 800af50:	0092      	lsls	r2, r2, #2
 800af52:	4093      	lsls	r3, r2
 800af54:	693a      	ldr	r2, [r7, #16]
 800af56:	4313      	orrs	r3, r2
 800af58:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800af5a:	4937      	ldr	r1, [pc, #220]	; (800b038 <HAL_GPIO_Init+0x2dc>)
 800af5c:	697b      	ldr	r3, [r7, #20]
 800af5e:	089b      	lsrs	r3, r3, #2
 800af60:	3302      	adds	r3, #2
 800af62:	693a      	ldr	r2, [r7, #16]
 800af64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800af68:	4b38      	ldr	r3, [pc, #224]	; (800b04c <HAL_GPIO_Init+0x2f0>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	43db      	mvns	r3, r3
 800af72:	693a      	ldr	r2, [r7, #16]
 800af74:	4013      	ands	r3, r2
 800af76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800af78:	683b      	ldr	r3, [r7, #0]
 800af7a:	685b      	ldr	r3, [r3, #4]
 800af7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800af80:	2b00      	cmp	r3, #0
 800af82:	d003      	beq.n	800af8c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800af84:	693a      	ldr	r2, [r7, #16]
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	4313      	orrs	r3, r2
 800af8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800af8c:	4a2f      	ldr	r2, [pc, #188]	; (800b04c <HAL_GPIO_Init+0x2f0>)
 800af8e:	693b      	ldr	r3, [r7, #16]
 800af90:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800af92:	4b2e      	ldr	r3, [pc, #184]	; (800b04c <HAL_GPIO_Init+0x2f0>)
 800af94:	685b      	ldr	r3, [r3, #4]
 800af96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	43db      	mvns	r3, r3
 800af9c:	693a      	ldr	r2, [r7, #16]
 800af9e:	4013      	ands	r3, r2
 800afa0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800afa2:	683b      	ldr	r3, [r7, #0]
 800afa4:	685b      	ldr	r3, [r3, #4]
 800afa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d003      	beq.n	800afb6 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800afae:	693a      	ldr	r2, [r7, #16]
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	4313      	orrs	r3, r2
 800afb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800afb6:	4a25      	ldr	r2, [pc, #148]	; (800b04c <HAL_GPIO_Init+0x2f0>)
 800afb8:	693b      	ldr	r3, [r7, #16]
 800afba:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800afbc:	4b23      	ldr	r3, [pc, #140]	; (800b04c <HAL_GPIO_Init+0x2f0>)
 800afbe:	689b      	ldr	r3, [r3, #8]
 800afc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	43db      	mvns	r3, r3
 800afc6:	693a      	ldr	r2, [r7, #16]
 800afc8:	4013      	ands	r3, r2
 800afca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	685b      	ldr	r3, [r3, #4]
 800afd0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d003      	beq.n	800afe0 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800afd8:	693a      	ldr	r2, [r7, #16]
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	4313      	orrs	r3, r2
 800afde:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800afe0:	4a1a      	ldr	r2, [pc, #104]	; (800b04c <HAL_GPIO_Init+0x2f0>)
 800afe2:	693b      	ldr	r3, [r7, #16]
 800afe4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800afe6:	4b19      	ldr	r3, [pc, #100]	; (800b04c <HAL_GPIO_Init+0x2f0>)
 800afe8:	68db      	ldr	r3, [r3, #12]
 800afea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	43db      	mvns	r3, r3
 800aff0:	693a      	ldr	r2, [r7, #16]
 800aff2:	4013      	ands	r3, r2
 800aff4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	685b      	ldr	r3, [r3, #4]
 800affa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800affe:	2b00      	cmp	r3, #0
 800b000:	d003      	beq.n	800b00a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800b002:	693a      	ldr	r2, [r7, #16]
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	4313      	orrs	r3, r2
 800b008:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800b00a:	4a10      	ldr	r2, [pc, #64]	; (800b04c <HAL_GPIO_Init+0x2f0>)
 800b00c:	693b      	ldr	r3, [r7, #16]
 800b00e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800b010:	697b      	ldr	r3, [r7, #20]
 800b012:	3301      	adds	r3, #1
 800b014:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b016:	683b      	ldr	r3, [r7, #0]
 800b018:	681a      	ldr	r2, [r3, #0]
 800b01a:	697b      	ldr	r3, [r7, #20]
 800b01c:	fa22 f303 	lsr.w	r3, r2, r3
 800b020:	2b00      	cmp	r3, #0
 800b022:	f47f aea3 	bne.w	800ad6c <HAL_GPIO_Init+0x10>
  }
}
 800b026:	bf00      	nop
 800b028:	bf00      	nop
 800b02a:	371c      	adds	r7, #28
 800b02c:	46bd      	mov	sp, r7
 800b02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b032:	4770      	bx	lr
 800b034:	40021000 	.word	0x40021000
 800b038:	40010000 	.word	0x40010000
 800b03c:	48000400 	.word	0x48000400
 800b040:	48000800 	.word	0x48000800
 800b044:	48000c00 	.word	0x48000c00
 800b048:	48001000 	.word	0x48001000
 800b04c:	40010400 	.word	0x40010400

0800b050 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b050:	b480      	push	{r7}
 800b052:	b083      	sub	sp, #12
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]
 800b058:	460b      	mov	r3, r1
 800b05a:	807b      	strh	r3, [r7, #2]
 800b05c:	4613      	mov	r3, r2
 800b05e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b060:	787b      	ldrb	r3, [r7, #1]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d003      	beq.n	800b06e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b066:	887a      	ldrh	r2, [r7, #2]
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b06c:	e002      	b.n	800b074 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b06e:	887a      	ldrh	r2, [r7, #2]
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	629a      	str	r2, [r3, #40]	; 0x28
}
 800b074:	bf00      	nop
 800b076:	370c      	adds	r7, #12
 800b078:	46bd      	mov	sp, r7
 800b07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07e:	4770      	bx	lr

0800b080 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b080:	b580      	push	{r7, lr}
 800b082:	b082      	sub	sp, #8
 800b084:	af00      	add	r7, sp, #0
 800b086:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d101      	bne.n	800b092 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b08e:	2301      	movs	r3, #1
 800b090:	e081      	b.n	800b196 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b098:	b2db      	uxtb	r3, r3
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d106      	bne.n	800b0ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b0a6:	6878      	ldr	r0, [r7, #4]
 800b0a8:	f7fb fb36 	bl	8006718 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2224      	movs	r2, #36	; 0x24
 800b0b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	681a      	ldr	r2, [r3, #0]
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	f022 0201 	bic.w	r2, r2, #1
 800b0c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	685a      	ldr	r2, [r3, #4]
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800b0d0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	689a      	ldr	r2, [r3, #8]
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b0e0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	68db      	ldr	r3, [r3, #12]
 800b0e6:	2b01      	cmp	r3, #1
 800b0e8:	d107      	bne.n	800b0fa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	689a      	ldr	r2, [r3, #8]
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b0f6:	609a      	str	r2, [r3, #8]
 800b0f8:	e006      	b.n	800b108 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	689a      	ldr	r2, [r3, #8]
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800b106:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	68db      	ldr	r3, [r3, #12]
 800b10c:	2b02      	cmp	r3, #2
 800b10e:	d104      	bne.n	800b11a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b118:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	685b      	ldr	r3, [r3, #4]
 800b120:	687a      	ldr	r2, [r7, #4]
 800b122:	6812      	ldr	r2, [r2, #0]
 800b124:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b128:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b12c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	68da      	ldr	r2, [r3, #12]
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b13c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	691a      	ldr	r2, [r3, #16]
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	695b      	ldr	r3, [r3, #20]
 800b146:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	699b      	ldr	r3, [r3, #24]
 800b14e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	430a      	orrs	r2, r1
 800b156:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	69d9      	ldr	r1, [r3, #28]
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	6a1a      	ldr	r2, [r3, #32]
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	430a      	orrs	r2, r1
 800b166:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	681a      	ldr	r2, [r3, #0]
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f042 0201 	orr.w	r2, r2, #1
 800b176:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	2200      	movs	r2, #0
 800b17c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	2220      	movs	r2, #32
 800b182:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	2200      	movs	r2, #0
 800b18a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	2200      	movs	r2, #0
 800b190:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800b194:	2300      	movs	r3, #0
}
 800b196:	4618      	mov	r0, r3
 800b198:	3708      	adds	r7, #8
 800b19a:	46bd      	mov	sp, r7
 800b19c:	bd80      	pop	{r7, pc}
	...

0800b1a0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b088      	sub	sp, #32
 800b1a4:	af02      	add	r7, sp, #8
 800b1a6:	60f8      	str	r0, [r7, #12]
 800b1a8:	607a      	str	r2, [r7, #4]
 800b1aa:	461a      	mov	r2, r3
 800b1ac:	460b      	mov	r3, r1
 800b1ae:	817b      	strh	r3, [r7, #10]
 800b1b0:	4613      	mov	r3, r2
 800b1b2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b1ba:	b2db      	uxtb	r3, r3
 800b1bc:	2b20      	cmp	r3, #32
 800b1be:	f040 80da 	bne.w	800b376 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b1c8:	2b01      	cmp	r3, #1
 800b1ca:	d101      	bne.n	800b1d0 <HAL_I2C_Master_Transmit+0x30>
 800b1cc:	2302      	movs	r3, #2
 800b1ce:	e0d3      	b.n	800b378 <HAL_I2C_Master_Transmit+0x1d8>
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	2201      	movs	r2, #1
 800b1d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b1d8:	f7fd fbc0 	bl	800895c <HAL_GetTick>
 800b1dc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b1de:	697b      	ldr	r3, [r7, #20]
 800b1e0:	9300      	str	r3, [sp, #0]
 800b1e2:	2319      	movs	r3, #25
 800b1e4:	2201      	movs	r2, #1
 800b1e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b1ea:	68f8      	ldr	r0, [r7, #12]
 800b1ec:	f000 fcbc 	bl	800bb68 <I2C_WaitOnFlagUntilTimeout>
 800b1f0:	4603      	mov	r3, r0
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d001      	beq.n	800b1fa <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800b1f6:	2301      	movs	r3, #1
 800b1f8:	e0be      	b.n	800b378 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	2221      	movs	r2, #33	; 0x21
 800b1fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	2210      	movs	r2, #16
 800b206:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	2200      	movs	r2, #0
 800b20e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	687a      	ldr	r2, [r7, #4]
 800b214:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	893a      	ldrh	r2, [r7, #8]
 800b21a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	2200      	movs	r2, #0
 800b220:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b226:	b29b      	uxth	r3, r3
 800b228:	2bff      	cmp	r3, #255	; 0xff
 800b22a:	d90e      	bls.n	800b24a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	22ff      	movs	r2, #255	; 0xff
 800b230:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b236:	b2da      	uxtb	r2, r3
 800b238:	8979      	ldrh	r1, [r7, #10]
 800b23a:	4b51      	ldr	r3, [pc, #324]	; (800b380 <HAL_I2C_Master_Transmit+0x1e0>)
 800b23c:	9300      	str	r3, [sp, #0]
 800b23e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b242:	68f8      	ldr	r0, [r7, #12]
 800b244:	f000 fe2e 	bl	800bea4 <I2C_TransferConfig>
 800b248:	e06c      	b.n	800b324 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b24e:	b29a      	uxth	r2, r3
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b258:	b2da      	uxtb	r2, r3
 800b25a:	8979      	ldrh	r1, [r7, #10]
 800b25c:	4b48      	ldr	r3, [pc, #288]	; (800b380 <HAL_I2C_Master_Transmit+0x1e0>)
 800b25e:	9300      	str	r3, [sp, #0]
 800b260:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b264:	68f8      	ldr	r0, [r7, #12]
 800b266:	f000 fe1d 	bl	800bea4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800b26a:	e05b      	b.n	800b324 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b26c:	697a      	ldr	r2, [r7, #20]
 800b26e:	6a39      	ldr	r1, [r7, #32]
 800b270:	68f8      	ldr	r0, [r7, #12]
 800b272:	f000 fcb9 	bl	800bbe8 <I2C_WaitOnTXISFlagUntilTimeout>
 800b276:	4603      	mov	r3, r0
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d001      	beq.n	800b280 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800b27c:	2301      	movs	r3, #1
 800b27e:	e07b      	b.n	800b378 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b284:	781a      	ldrb	r2, [r3, #0]
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b290:	1c5a      	adds	r2, r3, #1
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b29a:	b29b      	uxth	r3, r3
 800b29c:	3b01      	subs	r3, #1
 800b29e:	b29a      	uxth	r2, r3
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b2a8:	3b01      	subs	r3, #1
 800b2aa:	b29a      	uxth	r2, r3
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b2b4:	b29b      	uxth	r3, r3
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d034      	beq.n	800b324 <HAL_I2C_Master_Transmit+0x184>
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d130      	bne.n	800b324 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b2c2:	697b      	ldr	r3, [r7, #20]
 800b2c4:	9300      	str	r3, [sp, #0]
 800b2c6:	6a3b      	ldr	r3, [r7, #32]
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	2180      	movs	r1, #128	; 0x80
 800b2cc:	68f8      	ldr	r0, [r7, #12]
 800b2ce:	f000 fc4b 	bl	800bb68 <I2C_WaitOnFlagUntilTimeout>
 800b2d2:	4603      	mov	r3, r0
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d001      	beq.n	800b2dc <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800b2d8:	2301      	movs	r3, #1
 800b2da:	e04d      	b.n	800b378 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b2e0:	b29b      	uxth	r3, r3
 800b2e2:	2bff      	cmp	r3, #255	; 0xff
 800b2e4:	d90e      	bls.n	800b304 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	22ff      	movs	r2, #255	; 0xff
 800b2ea:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b2f0:	b2da      	uxtb	r2, r3
 800b2f2:	8979      	ldrh	r1, [r7, #10]
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	9300      	str	r3, [sp, #0]
 800b2f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b2fc:	68f8      	ldr	r0, [r7, #12]
 800b2fe:	f000 fdd1 	bl	800bea4 <I2C_TransferConfig>
 800b302:	e00f      	b.n	800b324 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b308:	b29a      	uxth	r2, r3
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b312:	b2da      	uxtb	r2, r3
 800b314:	8979      	ldrh	r1, [r7, #10]
 800b316:	2300      	movs	r3, #0
 800b318:	9300      	str	r3, [sp, #0]
 800b31a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b31e:	68f8      	ldr	r0, [r7, #12]
 800b320:	f000 fdc0 	bl	800bea4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b328:	b29b      	uxth	r3, r3
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d19e      	bne.n	800b26c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b32e:	697a      	ldr	r2, [r7, #20]
 800b330:	6a39      	ldr	r1, [r7, #32]
 800b332:	68f8      	ldr	r0, [r7, #12]
 800b334:	f000 fc98 	bl	800bc68 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b338:	4603      	mov	r3, r0
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d001      	beq.n	800b342 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800b33e:	2301      	movs	r3, #1
 800b340:	e01a      	b.n	800b378 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	2220      	movs	r2, #32
 800b348:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	6859      	ldr	r1, [r3, #4]
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	681a      	ldr	r2, [r3, #0]
 800b354:	4b0b      	ldr	r3, [pc, #44]	; (800b384 <HAL_I2C_Master_Transmit+0x1e4>)
 800b356:	400b      	ands	r3, r1
 800b358:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	2220      	movs	r2, #32
 800b35e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	2200      	movs	r2, #0
 800b366:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	2200      	movs	r2, #0
 800b36e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b372:	2300      	movs	r3, #0
 800b374:	e000      	b.n	800b378 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800b376:	2302      	movs	r3, #2
  }
}
 800b378:	4618      	mov	r0, r3
 800b37a:	3718      	adds	r7, #24
 800b37c:	46bd      	mov	sp, r7
 800b37e:	bd80      	pop	{r7, pc}
 800b380:	80002000 	.word	0x80002000
 800b384:	fe00e800 	.word	0xfe00e800

0800b388 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	b088      	sub	sp, #32
 800b38c:	af02      	add	r7, sp, #8
 800b38e:	60f8      	str	r0, [r7, #12]
 800b390:	607a      	str	r2, [r7, #4]
 800b392:	461a      	mov	r2, r3
 800b394:	460b      	mov	r3, r1
 800b396:	817b      	strh	r3, [r7, #10]
 800b398:	4613      	mov	r3, r2
 800b39a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b3a2:	b2db      	uxtb	r3, r3
 800b3a4:	2b20      	cmp	r3, #32
 800b3a6:	f040 80db 	bne.w	800b560 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b3b0:	2b01      	cmp	r3, #1
 800b3b2:	d101      	bne.n	800b3b8 <HAL_I2C_Master_Receive+0x30>
 800b3b4:	2302      	movs	r3, #2
 800b3b6:	e0d4      	b.n	800b562 <HAL_I2C_Master_Receive+0x1da>
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	2201      	movs	r2, #1
 800b3bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b3c0:	f7fd facc 	bl	800895c <HAL_GetTick>
 800b3c4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b3c6:	697b      	ldr	r3, [r7, #20]
 800b3c8:	9300      	str	r3, [sp, #0]
 800b3ca:	2319      	movs	r3, #25
 800b3cc:	2201      	movs	r2, #1
 800b3ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b3d2:	68f8      	ldr	r0, [r7, #12]
 800b3d4:	f000 fbc8 	bl	800bb68 <I2C_WaitOnFlagUntilTimeout>
 800b3d8:	4603      	mov	r3, r0
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d001      	beq.n	800b3e2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800b3de:	2301      	movs	r3, #1
 800b3e0:	e0bf      	b.n	800b562 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	2222      	movs	r2, #34	; 0x22
 800b3e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	2210      	movs	r2, #16
 800b3ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	2200      	movs	r2, #0
 800b3f6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	687a      	ldr	r2, [r7, #4]
 800b3fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	893a      	ldrh	r2, [r7, #8]
 800b402:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	2200      	movs	r2, #0
 800b408:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b40e:	b29b      	uxth	r3, r3
 800b410:	2bff      	cmp	r3, #255	; 0xff
 800b412:	d90e      	bls.n	800b432 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	22ff      	movs	r2, #255	; 0xff
 800b418:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b41e:	b2da      	uxtb	r2, r3
 800b420:	8979      	ldrh	r1, [r7, #10]
 800b422:	4b52      	ldr	r3, [pc, #328]	; (800b56c <HAL_I2C_Master_Receive+0x1e4>)
 800b424:	9300      	str	r3, [sp, #0]
 800b426:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b42a:	68f8      	ldr	r0, [r7, #12]
 800b42c:	f000 fd3a 	bl	800bea4 <I2C_TransferConfig>
 800b430:	e06d      	b.n	800b50e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b436:	b29a      	uxth	r2, r3
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b440:	b2da      	uxtb	r2, r3
 800b442:	8979      	ldrh	r1, [r7, #10]
 800b444:	4b49      	ldr	r3, [pc, #292]	; (800b56c <HAL_I2C_Master_Receive+0x1e4>)
 800b446:	9300      	str	r3, [sp, #0]
 800b448:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b44c:	68f8      	ldr	r0, [r7, #12]
 800b44e:	f000 fd29 	bl	800bea4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800b452:	e05c      	b.n	800b50e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b454:	697a      	ldr	r2, [r7, #20]
 800b456:	6a39      	ldr	r1, [r7, #32]
 800b458:	68f8      	ldr	r0, [r7, #12]
 800b45a:	f000 fc41 	bl	800bce0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b45e:	4603      	mov	r3, r0
 800b460:	2b00      	cmp	r3, #0
 800b462:	d001      	beq.n	800b468 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800b464:	2301      	movs	r3, #1
 800b466:	e07c      	b.n	800b562 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b472:	b2d2      	uxtb	r2, r2
 800b474:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b47a:	1c5a      	adds	r2, r3, #1
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b484:	3b01      	subs	r3, #1
 800b486:	b29a      	uxth	r2, r3
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b490:	b29b      	uxth	r3, r3
 800b492:	3b01      	subs	r3, #1
 800b494:	b29a      	uxth	r2, r3
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b49e:	b29b      	uxth	r3, r3
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d034      	beq.n	800b50e <HAL_I2C_Master_Receive+0x186>
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d130      	bne.n	800b50e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b4ac:	697b      	ldr	r3, [r7, #20]
 800b4ae:	9300      	str	r3, [sp, #0]
 800b4b0:	6a3b      	ldr	r3, [r7, #32]
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	2180      	movs	r1, #128	; 0x80
 800b4b6:	68f8      	ldr	r0, [r7, #12]
 800b4b8:	f000 fb56 	bl	800bb68 <I2C_WaitOnFlagUntilTimeout>
 800b4bc:	4603      	mov	r3, r0
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d001      	beq.n	800b4c6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800b4c2:	2301      	movs	r3, #1
 800b4c4:	e04d      	b.n	800b562 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b4ca:	b29b      	uxth	r3, r3
 800b4cc:	2bff      	cmp	r3, #255	; 0xff
 800b4ce:	d90e      	bls.n	800b4ee <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	22ff      	movs	r2, #255	; 0xff
 800b4d4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b4da:	b2da      	uxtb	r2, r3
 800b4dc:	8979      	ldrh	r1, [r7, #10]
 800b4de:	2300      	movs	r3, #0
 800b4e0:	9300      	str	r3, [sp, #0]
 800b4e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b4e6:	68f8      	ldr	r0, [r7, #12]
 800b4e8:	f000 fcdc 	bl	800bea4 <I2C_TransferConfig>
 800b4ec:	e00f      	b.n	800b50e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b4f2:	b29a      	uxth	r2, r3
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b4fc:	b2da      	uxtb	r2, r3
 800b4fe:	8979      	ldrh	r1, [r7, #10]
 800b500:	2300      	movs	r3, #0
 800b502:	9300      	str	r3, [sp, #0]
 800b504:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b508:	68f8      	ldr	r0, [r7, #12]
 800b50a:	f000 fccb 	bl	800bea4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b512:	b29b      	uxth	r3, r3
 800b514:	2b00      	cmp	r3, #0
 800b516:	d19d      	bne.n	800b454 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b518:	697a      	ldr	r2, [r7, #20]
 800b51a:	6a39      	ldr	r1, [r7, #32]
 800b51c:	68f8      	ldr	r0, [r7, #12]
 800b51e:	f000 fba3 	bl	800bc68 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b522:	4603      	mov	r3, r0
 800b524:	2b00      	cmp	r3, #0
 800b526:	d001      	beq.n	800b52c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800b528:	2301      	movs	r3, #1
 800b52a:	e01a      	b.n	800b562 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	2220      	movs	r2, #32
 800b532:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	6859      	ldr	r1, [r3, #4]
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	681a      	ldr	r2, [r3, #0]
 800b53e:	4b0c      	ldr	r3, [pc, #48]	; (800b570 <HAL_I2C_Master_Receive+0x1e8>)
 800b540:	400b      	ands	r3, r1
 800b542:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	2220      	movs	r2, #32
 800b548:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	2200      	movs	r2, #0
 800b550:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	2200      	movs	r2, #0
 800b558:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b55c:	2300      	movs	r3, #0
 800b55e:	e000      	b.n	800b562 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800b560:	2302      	movs	r3, #2
  }
}
 800b562:	4618      	mov	r0, r3
 800b564:	3718      	adds	r7, #24
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}
 800b56a:	bf00      	nop
 800b56c:	80002400 	.word	0x80002400
 800b570:	fe00e800 	.word	0xfe00e800

0800b574 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b574:	b580      	push	{r7, lr}
 800b576:	b088      	sub	sp, #32
 800b578:	af02      	add	r7, sp, #8
 800b57a:	60f8      	str	r0, [r7, #12]
 800b57c:	4608      	mov	r0, r1
 800b57e:	4611      	mov	r1, r2
 800b580:	461a      	mov	r2, r3
 800b582:	4603      	mov	r3, r0
 800b584:	817b      	strh	r3, [r7, #10]
 800b586:	460b      	mov	r3, r1
 800b588:	813b      	strh	r3, [r7, #8]
 800b58a:	4613      	mov	r3, r2
 800b58c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b594:	b2db      	uxtb	r3, r3
 800b596:	2b20      	cmp	r3, #32
 800b598:	f040 80f9 	bne.w	800b78e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b59c:	6a3b      	ldr	r3, [r7, #32]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d002      	beq.n	800b5a8 <HAL_I2C_Mem_Write+0x34>
 800b5a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d105      	bne.n	800b5b4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b5ae:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	e0ed      	b.n	800b790 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b5ba:	2b01      	cmp	r3, #1
 800b5bc:	d101      	bne.n	800b5c2 <HAL_I2C_Mem_Write+0x4e>
 800b5be:	2302      	movs	r3, #2
 800b5c0:	e0e6      	b.n	800b790 <HAL_I2C_Mem_Write+0x21c>
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	2201      	movs	r2, #1
 800b5c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b5ca:	f7fd f9c7 	bl	800895c <HAL_GetTick>
 800b5ce:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b5d0:	697b      	ldr	r3, [r7, #20]
 800b5d2:	9300      	str	r3, [sp, #0]
 800b5d4:	2319      	movs	r3, #25
 800b5d6:	2201      	movs	r2, #1
 800b5d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b5dc:	68f8      	ldr	r0, [r7, #12]
 800b5de:	f000 fac3 	bl	800bb68 <I2C_WaitOnFlagUntilTimeout>
 800b5e2:	4603      	mov	r3, r0
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d001      	beq.n	800b5ec <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800b5e8:	2301      	movs	r3, #1
 800b5ea:	e0d1      	b.n	800b790 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	2221      	movs	r2, #33	; 0x21
 800b5f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	2240      	movs	r2, #64	; 0x40
 800b5f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	2200      	movs	r2, #0
 800b600:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	6a3a      	ldr	r2, [r7, #32]
 800b606:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b60c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	2200      	movs	r2, #0
 800b612:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b614:	88f8      	ldrh	r0, [r7, #6]
 800b616:	893a      	ldrh	r2, [r7, #8]
 800b618:	8979      	ldrh	r1, [r7, #10]
 800b61a:	697b      	ldr	r3, [r7, #20]
 800b61c:	9301      	str	r3, [sp, #4]
 800b61e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b620:	9300      	str	r3, [sp, #0]
 800b622:	4603      	mov	r3, r0
 800b624:	68f8      	ldr	r0, [r7, #12]
 800b626:	f000 f9d3 	bl	800b9d0 <I2C_RequestMemoryWrite>
 800b62a:	4603      	mov	r3, r0
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d005      	beq.n	800b63c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	2200      	movs	r2, #0
 800b634:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800b638:	2301      	movs	r3, #1
 800b63a:	e0a9      	b.n	800b790 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b640:	b29b      	uxth	r3, r3
 800b642:	2bff      	cmp	r3, #255	; 0xff
 800b644:	d90e      	bls.n	800b664 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	22ff      	movs	r2, #255	; 0xff
 800b64a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b650:	b2da      	uxtb	r2, r3
 800b652:	8979      	ldrh	r1, [r7, #10]
 800b654:	2300      	movs	r3, #0
 800b656:	9300      	str	r3, [sp, #0]
 800b658:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b65c:	68f8      	ldr	r0, [r7, #12]
 800b65e:	f000 fc21 	bl	800bea4 <I2C_TransferConfig>
 800b662:	e00f      	b.n	800b684 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b668:	b29a      	uxth	r2, r3
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b672:	b2da      	uxtb	r2, r3
 800b674:	8979      	ldrh	r1, [r7, #10]
 800b676:	2300      	movs	r3, #0
 800b678:	9300      	str	r3, [sp, #0]
 800b67a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b67e:	68f8      	ldr	r0, [r7, #12]
 800b680:	f000 fc10 	bl	800bea4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b684:	697a      	ldr	r2, [r7, #20]
 800b686:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b688:	68f8      	ldr	r0, [r7, #12]
 800b68a:	f000 faad 	bl	800bbe8 <I2C_WaitOnTXISFlagUntilTimeout>
 800b68e:	4603      	mov	r3, r0
 800b690:	2b00      	cmp	r3, #0
 800b692:	d001      	beq.n	800b698 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800b694:	2301      	movs	r3, #1
 800b696:	e07b      	b.n	800b790 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b69c:	781a      	ldrb	r2, [r3, #0]
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6a8:	1c5a      	adds	r2, r3, #1
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b6b2:	b29b      	uxth	r3, r3
 800b6b4:	3b01      	subs	r3, #1
 800b6b6:	b29a      	uxth	r2, r3
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b6c0:	3b01      	subs	r3, #1
 800b6c2:	b29a      	uxth	r2, r3
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b6cc:	b29b      	uxth	r3, r3
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d034      	beq.n	800b73c <HAL_I2C_Mem_Write+0x1c8>
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d130      	bne.n	800b73c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b6da:	697b      	ldr	r3, [r7, #20]
 800b6dc:	9300      	str	r3, [sp, #0]
 800b6de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	2180      	movs	r1, #128	; 0x80
 800b6e4:	68f8      	ldr	r0, [r7, #12]
 800b6e6:	f000 fa3f 	bl	800bb68 <I2C_WaitOnFlagUntilTimeout>
 800b6ea:	4603      	mov	r3, r0
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d001      	beq.n	800b6f4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800b6f0:	2301      	movs	r3, #1
 800b6f2:	e04d      	b.n	800b790 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b6f8:	b29b      	uxth	r3, r3
 800b6fa:	2bff      	cmp	r3, #255	; 0xff
 800b6fc:	d90e      	bls.n	800b71c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	22ff      	movs	r2, #255	; 0xff
 800b702:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b708:	b2da      	uxtb	r2, r3
 800b70a:	8979      	ldrh	r1, [r7, #10]
 800b70c:	2300      	movs	r3, #0
 800b70e:	9300      	str	r3, [sp, #0]
 800b710:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b714:	68f8      	ldr	r0, [r7, #12]
 800b716:	f000 fbc5 	bl	800bea4 <I2C_TransferConfig>
 800b71a:	e00f      	b.n	800b73c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b720:	b29a      	uxth	r2, r3
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b72a:	b2da      	uxtb	r2, r3
 800b72c:	8979      	ldrh	r1, [r7, #10]
 800b72e:	2300      	movs	r3, #0
 800b730:	9300      	str	r3, [sp, #0]
 800b732:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b736:	68f8      	ldr	r0, [r7, #12]
 800b738:	f000 fbb4 	bl	800bea4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b740:	b29b      	uxth	r3, r3
 800b742:	2b00      	cmp	r3, #0
 800b744:	d19e      	bne.n	800b684 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b746:	697a      	ldr	r2, [r7, #20]
 800b748:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b74a:	68f8      	ldr	r0, [r7, #12]
 800b74c:	f000 fa8c 	bl	800bc68 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b750:	4603      	mov	r3, r0
 800b752:	2b00      	cmp	r3, #0
 800b754:	d001      	beq.n	800b75a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800b756:	2301      	movs	r3, #1
 800b758:	e01a      	b.n	800b790 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	2220      	movs	r2, #32
 800b760:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	6859      	ldr	r1, [r3, #4]
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	681a      	ldr	r2, [r3, #0]
 800b76c:	4b0a      	ldr	r3, [pc, #40]	; (800b798 <HAL_I2C_Mem_Write+0x224>)
 800b76e:	400b      	ands	r3, r1
 800b770:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	2220      	movs	r2, #32
 800b776:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	2200      	movs	r2, #0
 800b77e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	2200      	movs	r2, #0
 800b786:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b78a:	2300      	movs	r3, #0
 800b78c:	e000      	b.n	800b790 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800b78e:	2302      	movs	r3, #2
  }
}
 800b790:	4618      	mov	r0, r3
 800b792:	3718      	adds	r7, #24
 800b794:	46bd      	mov	sp, r7
 800b796:	bd80      	pop	{r7, pc}
 800b798:	fe00e800 	.word	0xfe00e800

0800b79c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b79c:	b580      	push	{r7, lr}
 800b79e:	b088      	sub	sp, #32
 800b7a0:	af02      	add	r7, sp, #8
 800b7a2:	60f8      	str	r0, [r7, #12]
 800b7a4:	4608      	mov	r0, r1
 800b7a6:	4611      	mov	r1, r2
 800b7a8:	461a      	mov	r2, r3
 800b7aa:	4603      	mov	r3, r0
 800b7ac:	817b      	strh	r3, [r7, #10]
 800b7ae:	460b      	mov	r3, r1
 800b7b0:	813b      	strh	r3, [r7, #8]
 800b7b2:	4613      	mov	r3, r2
 800b7b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b7bc:	b2db      	uxtb	r3, r3
 800b7be:	2b20      	cmp	r3, #32
 800b7c0:	f040 80fd 	bne.w	800b9be <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800b7c4:	6a3b      	ldr	r3, [r7, #32]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d002      	beq.n	800b7d0 <HAL_I2C_Mem_Read+0x34>
 800b7ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d105      	bne.n	800b7dc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b7d6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800b7d8:	2301      	movs	r3, #1
 800b7da:	e0f1      	b.n	800b9c0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b7e2:	2b01      	cmp	r3, #1
 800b7e4:	d101      	bne.n	800b7ea <HAL_I2C_Mem_Read+0x4e>
 800b7e6:	2302      	movs	r3, #2
 800b7e8:	e0ea      	b.n	800b9c0 <HAL_I2C_Mem_Read+0x224>
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	2201      	movs	r2, #1
 800b7ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b7f2:	f7fd f8b3 	bl	800895c <HAL_GetTick>
 800b7f6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b7f8:	697b      	ldr	r3, [r7, #20]
 800b7fa:	9300      	str	r3, [sp, #0]
 800b7fc:	2319      	movs	r3, #25
 800b7fe:	2201      	movs	r2, #1
 800b800:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b804:	68f8      	ldr	r0, [r7, #12]
 800b806:	f000 f9af 	bl	800bb68 <I2C_WaitOnFlagUntilTimeout>
 800b80a:	4603      	mov	r3, r0
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d001      	beq.n	800b814 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800b810:	2301      	movs	r3, #1
 800b812:	e0d5      	b.n	800b9c0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	2222      	movs	r2, #34	; 0x22
 800b818:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	2240      	movs	r2, #64	; 0x40
 800b820:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	2200      	movs	r2, #0
 800b828:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	6a3a      	ldr	r2, [r7, #32]
 800b82e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b834:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	2200      	movs	r2, #0
 800b83a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b83c:	88f8      	ldrh	r0, [r7, #6]
 800b83e:	893a      	ldrh	r2, [r7, #8]
 800b840:	8979      	ldrh	r1, [r7, #10]
 800b842:	697b      	ldr	r3, [r7, #20]
 800b844:	9301      	str	r3, [sp, #4]
 800b846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b848:	9300      	str	r3, [sp, #0]
 800b84a:	4603      	mov	r3, r0
 800b84c:	68f8      	ldr	r0, [r7, #12]
 800b84e:	f000 f913 	bl	800ba78 <I2C_RequestMemoryRead>
 800b852:	4603      	mov	r3, r0
 800b854:	2b00      	cmp	r3, #0
 800b856:	d005      	beq.n	800b864 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	2200      	movs	r2, #0
 800b85c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800b860:	2301      	movs	r3, #1
 800b862:	e0ad      	b.n	800b9c0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b868:	b29b      	uxth	r3, r3
 800b86a:	2bff      	cmp	r3, #255	; 0xff
 800b86c:	d90e      	bls.n	800b88c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	22ff      	movs	r2, #255	; 0xff
 800b872:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b878:	b2da      	uxtb	r2, r3
 800b87a:	8979      	ldrh	r1, [r7, #10]
 800b87c:	4b52      	ldr	r3, [pc, #328]	; (800b9c8 <HAL_I2C_Mem_Read+0x22c>)
 800b87e:	9300      	str	r3, [sp, #0]
 800b880:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b884:	68f8      	ldr	r0, [r7, #12]
 800b886:	f000 fb0d 	bl	800bea4 <I2C_TransferConfig>
 800b88a:	e00f      	b.n	800b8ac <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b890:	b29a      	uxth	r2, r3
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b89a:	b2da      	uxtb	r2, r3
 800b89c:	8979      	ldrh	r1, [r7, #10]
 800b89e:	4b4a      	ldr	r3, [pc, #296]	; (800b9c8 <HAL_I2C_Mem_Read+0x22c>)
 800b8a0:	9300      	str	r3, [sp, #0]
 800b8a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b8a6:	68f8      	ldr	r0, [r7, #12]
 800b8a8:	f000 fafc 	bl	800bea4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800b8ac:	697b      	ldr	r3, [r7, #20]
 800b8ae:	9300      	str	r3, [sp, #0]
 800b8b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	2104      	movs	r1, #4
 800b8b6:	68f8      	ldr	r0, [r7, #12]
 800b8b8:	f000 f956 	bl	800bb68 <I2C_WaitOnFlagUntilTimeout>
 800b8bc:	4603      	mov	r3, r0
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d001      	beq.n	800b8c6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800b8c2:	2301      	movs	r3, #1
 800b8c4:	e07c      	b.n	800b9c0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8d0:	b2d2      	uxtb	r2, r2
 800b8d2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8d8:	1c5a      	adds	r2, r3, #1
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b8e2:	3b01      	subs	r3, #1
 800b8e4:	b29a      	uxth	r2, r3
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b8ee:	b29b      	uxth	r3, r3
 800b8f0:	3b01      	subs	r3, #1
 800b8f2:	b29a      	uxth	r2, r3
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b8fc:	b29b      	uxth	r3, r3
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d034      	beq.n	800b96c <HAL_I2C_Mem_Read+0x1d0>
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b906:	2b00      	cmp	r3, #0
 800b908:	d130      	bne.n	800b96c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b90a:	697b      	ldr	r3, [r7, #20]
 800b90c:	9300      	str	r3, [sp, #0]
 800b90e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b910:	2200      	movs	r2, #0
 800b912:	2180      	movs	r1, #128	; 0x80
 800b914:	68f8      	ldr	r0, [r7, #12]
 800b916:	f000 f927 	bl	800bb68 <I2C_WaitOnFlagUntilTimeout>
 800b91a:	4603      	mov	r3, r0
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d001      	beq.n	800b924 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800b920:	2301      	movs	r3, #1
 800b922:	e04d      	b.n	800b9c0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b928:	b29b      	uxth	r3, r3
 800b92a:	2bff      	cmp	r3, #255	; 0xff
 800b92c:	d90e      	bls.n	800b94c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	22ff      	movs	r2, #255	; 0xff
 800b932:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b938:	b2da      	uxtb	r2, r3
 800b93a:	8979      	ldrh	r1, [r7, #10]
 800b93c:	2300      	movs	r3, #0
 800b93e:	9300      	str	r3, [sp, #0]
 800b940:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b944:	68f8      	ldr	r0, [r7, #12]
 800b946:	f000 faad 	bl	800bea4 <I2C_TransferConfig>
 800b94a:	e00f      	b.n	800b96c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b950:	b29a      	uxth	r2, r3
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b95a:	b2da      	uxtb	r2, r3
 800b95c:	8979      	ldrh	r1, [r7, #10]
 800b95e:	2300      	movs	r3, #0
 800b960:	9300      	str	r3, [sp, #0]
 800b962:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b966:	68f8      	ldr	r0, [r7, #12]
 800b968:	f000 fa9c 	bl	800bea4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b970:	b29b      	uxth	r3, r3
 800b972:	2b00      	cmp	r3, #0
 800b974:	d19a      	bne.n	800b8ac <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b976:	697a      	ldr	r2, [r7, #20]
 800b978:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b97a:	68f8      	ldr	r0, [r7, #12]
 800b97c:	f000 f974 	bl	800bc68 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b980:	4603      	mov	r3, r0
 800b982:	2b00      	cmp	r3, #0
 800b984:	d001      	beq.n	800b98a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800b986:	2301      	movs	r3, #1
 800b988:	e01a      	b.n	800b9c0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	2220      	movs	r2, #32
 800b990:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	6859      	ldr	r1, [r3, #4]
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	681a      	ldr	r2, [r3, #0]
 800b99c:	4b0b      	ldr	r3, [pc, #44]	; (800b9cc <HAL_I2C_Mem_Read+0x230>)
 800b99e:	400b      	ands	r3, r1
 800b9a0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	2220      	movs	r2, #32
 800b9a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	2200      	movs	r2, #0
 800b9b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	e000      	b.n	800b9c0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800b9be:	2302      	movs	r3, #2
  }
}
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	3718      	adds	r7, #24
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	bd80      	pop	{r7, pc}
 800b9c8:	80002400 	.word	0x80002400
 800b9cc:	fe00e800 	.word	0xfe00e800

0800b9d0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b086      	sub	sp, #24
 800b9d4:	af02      	add	r7, sp, #8
 800b9d6:	60f8      	str	r0, [r7, #12]
 800b9d8:	4608      	mov	r0, r1
 800b9da:	4611      	mov	r1, r2
 800b9dc:	461a      	mov	r2, r3
 800b9de:	4603      	mov	r3, r0
 800b9e0:	817b      	strh	r3, [r7, #10]
 800b9e2:	460b      	mov	r3, r1
 800b9e4:	813b      	strh	r3, [r7, #8]
 800b9e6:	4613      	mov	r3, r2
 800b9e8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800b9ea:	88fb      	ldrh	r3, [r7, #6]
 800b9ec:	b2da      	uxtb	r2, r3
 800b9ee:	8979      	ldrh	r1, [r7, #10]
 800b9f0:	4b20      	ldr	r3, [pc, #128]	; (800ba74 <I2C_RequestMemoryWrite+0xa4>)
 800b9f2:	9300      	str	r3, [sp, #0]
 800b9f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b9f8:	68f8      	ldr	r0, [r7, #12]
 800b9fa:	f000 fa53 	bl	800bea4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b9fe:	69fa      	ldr	r2, [r7, #28]
 800ba00:	69b9      	ldr	r1, [r7, #24]
 800ba02:	68f8      	ldr	r0, [r7, #12]
 800ba04:	f000 f8f0 	bl	800bbe8 <I2C_WaitOnTXISFlagUntilTimeout>
 800ba08:	4603      	mov	r3, r0
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d001      	beq.n	800ba12 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800ba0e:	2301      	movs	r3, #1
 800ba10:	e02c      	b.n	800ba6c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800ba12:	88fb      	ldrh	r3, [r7, #6]
 800ba14:	2b01      	cmp	r3, #1
 800ba16:	d105      	bne.n	800ba24 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800ba18:	893b      	ldrh	r3, [r7, #8]
 800ba1a:	b2da      	uxtb	r2, r3
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	629a      	str	r2, [r3, #40]	; 0x28
 800ba22:	e015      	b.n	800ba50 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800ba24:	893b      	ldrh	r3, [r7, #8]
 800ba26:	0a1b      	lsrs	r3, r3, #8
 800ba28:	b29b      	uxth	r3, r3
 800ba2a:	b2da      	uxtb	r2, r3
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ba32:	69fa      	ldr	r2, [r7, #28]
 800ba34:	69b9      	ldr	r1, [r7, #24]
 800ba36:	68f8      	ldr	r0, [r7, #12]
 800ba38:	f000 f8d6 	bl	800bbe8 <I2C_WaitOnTXISFlagUntilTimeout>
 800ba3c:	4603      	mov	r3, r0
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d001      	beq.n	800ba46 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800ba42:	2301      	movs	r3, #1
 800ba44:	e012      	b.n	800ba6c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800ba46:	893b      	ldrh	r3, [r7, #8]
 800ba48:	b2da      	uxtb	r2, r3
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800ba50:	69fb      	ldr	r3, [r7, #28]
 800ba52:	9300      	str	r3, [sp, #0]
 800ba54:	69bb      	ldr	r3, [r7, #24]
 800ba56:	2200      	movs	r2, #0
 800ba58:	2180      	movs	r1, #128	; 0x80
 800ba5a:	68f8      	ldr	r0, [r7, #12]
 800ba5c:	f000 f884 	bl	800bb68 <I2C_WaitOnFlagUntilTimeout>
 800ba60:	4603      	mov	r3, r0
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d001      	beq.n	800ba6a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800ba66:	2301      	movs	r3, #1
 800ba68:	e000      	b.n	800ba6c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800ba6a:	2300      	movs	r3, #0
}
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	3710      	adds	r7, #16
 800ba70:	46bd      	mov	sp, r7
 800ba72:	bd80      	pop	{r7, pc}
 800ba74:	80002000 	.word	0x80002000

0800ba78 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	b086      	sub	sp, #24
 800ba7c:	af02      	add	r7, sp, #8
 800ba7e:	60f8      	str	r0, [r7, #12]
 800ba80:	4608      	mov	r0, r1
 800ba82:	4611      	mov	r1, r2
 800ba84:	461a      	mov	r2, r3
 800ba86:	4603      	mov	r3, r0
 800ba88:	817b      	strh	r3, [r7, #10]
 800ba8a:	460b      	mov	r3, r1
 800ba8c:	813b      	strh	r3, [r7, #8]
 800ba8e:	4613      	mov	r3, r2
 800ba90:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800ba92:	88fb      	ldrh	r3, [r7, #6]
 800ba94:	b2da      	uxtb	r2, r3
 800ba96:	8979      	ldrh	r1, [r7, #10]
 800ba98:	4b20      	ldr	r3, [pc, #128]	; (800bb1c <I2C_RequestMemoryRead+0xa4>)
 800ba9a:	9300      	str	r3, [sp, #0]
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	68f8      	ldr	r0, [r7, #12]
 800baa0:	f000 fa00 	bl	800bea4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800baa4:	69fa      	ldr	r2, [r7, #28]
 800baa6:	69b9      	ldr	r1, [r7, #24]
 800baa8:	68f8      	ldr	r0, [r7, #12]
 800baaa:	f000 f89d 	bl	800bbe8 <I2C_WaitOnTXISFlagUntilTimeout>
 800baae:	4603      	mov	r3, r0
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d001      	beq.n	800bab8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800bab4:	2301      	movs	r3, #1
 800bab6:	e02c      	b.n	800bb12 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800bab8:	88fb      	ldrh	r3, [r7, #6]
 800baba:	2b01      	cmp	r3, #1
 800babc:	d105      	bne.n	800baca <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800babe:	893b      	ldrh	r3, [r7, #8]
 800bac0:	b2da      	uxtb	r2, r3
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	629a      	str	r2, [r3, #40]	; 0x28
 800bac8:	e015      	b.n	800baf6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800baca:	893b      	ldrh	r3, [r7, #8]
 800bacc:	0a1b      	lsrs	r3, r3, #8
 800bace:	b29b      	uxth	r3, r3
 800bad0:	b2da      	uxtb	r2, r3
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bad8:	69fa      	ldr	r2, [r7, #28]
 800bada:	69b9      	ldr	r1, [r7, #24]
 800badc:	68f8      	ldr	r0, [r7, #12]
 800bade:	f000 f883 	bl	800bbe8 <I2C_WaitOnTXISFlagUntilTimeout>
 800bae2:	4603      	mov	r3, r0
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d001      	beq.n	800baec <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800bae8:	2301      	movs	r3, #1
 800baea:	e012      	b.n	800bb12 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800baec:	893b      	ldrh	r3, [r7, #8]
 800baee:	b2da      	uxtb	r2, r3
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800baf6:	69fb      	ldr	r3, [r7, #28]
 800baf8:	9300      	str	r3, [sp, #0]
 800bafa:	69bb      	ldr	r3, [r7, #24]
 800bafc:	2200      	movs	r2, #0
 800bafe:	2140      	movs	r1, #64	; 0x40
 800bb00:	68f8      	ldr	r0, [r7, #12]
 800bb02:	f000 f831 	bl	800bb68 <I2C_WaitOnFlagUntilTimeout>
 800bb06:	4603      	mov	r3, r0
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d001      	beq.n	800bb10 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800bb0c:	2301      	movs	r3, #1
 800bb0e:	e000      	b.n	800bb12 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800bb10:	2300      	movs	r3, #0
}
 800bb12:	4618      	mov	r0, r3
 800bb14:	3710      	adds	r7, #16
 800bb16:	46bd      	mov	sp, r7
 800bb18:	bd80      	pop	{r7, pc}
 800bb1a:	bf00      	nop
 800bb1c:	80002000 	.word	0x80002000

0800bb20 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800bb20:	b480      	push	{r7}
 800bb22:	b083      	sub	sp, #12
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	699b      	ldr	r3, [r3, #24]
 800bb2e:	f003 0302 	and.w	r3, r3, #2
 800bb32:	2b02      	cmp	r3, #2
 800bb34:	d103      	bne.n	800bb3e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	2200      	movs	r2, #0
 800bb3c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	699b      	ldr	r3, [r3, #24]
 800bb44:	f003 0301 	and.w	r3, r3, #1
 800bb48:	2b01      	cmp	r3, #1
 800bb4a:	d007      	beq.n	800bb5c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	699a      	ldr	r2, [r3, #24]
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	f042 0201 	orr.w	r2, r2, #1
 800bb5a:	619a      	str	r2, [r3, #24]
  }
}
 800bb5c:	bf00      	nop
 800bb5e:	370c      	adds	r7, #12
 800bb60:	46bd      	mov	sp, r7
 800bb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb66:	4770      	bx	lr

0800bb68 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800bb68:	b580      	push	{r7, lr}
 800bb6a:	b084      	sub	sp, #16
 800bb6c:	af00      	add	r7, sp, #0
 800bb6e:	60f8      	str	r0, [r7, #12]
 800bb70:	60b9      	str	r1, [r7, #8]
 800bb72:	603b      	str	r3, [r7, #0]
 800bb74:	4613      	mov	r3, r2
 800bb76:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bb78:	e022      	b.n	800bbc0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bb7a:	683b      	ldr	r3, [r7, #0]
 800bb7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb80:	d01e      	beq.n	800bbc0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bb82:	f7fc feeb 	bl	800895c <HAL_GetTick>
 800bb86:	4602      	mov	r2, r0
 800bb88:	69bb      	ldr	r3, [r7, #24]
 800bb8a:	1ad3      	subs	r3, r2, r3
 800bb8c:	683a      	ldr	r2, [r7, #0]
 800bb8e:	429a      	cmp	r2, r3
 800bb90:	d302      	bcc.n	800bb98 <I2C_WaitOnFlagUntilTimeout+0x30>
 800bb92:	683b      	ldr	r3, [r7, #0]
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d113      	bne.n	800bbc0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb9c:	f043 0220 	orr.w	r2, r3, #32
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	2220      	movs	r2, #32
 800bba8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	2200      	movs	r2, #0
 800bbb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800bbbc:	2301      	movs	r3, #1
 800bbbe:	e00f      	b.n	800bbe0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	699a      	ldr	r2, [r3, #24]
 800bbc6:	68bb      	ldr	r3, [r7, #8]
 800bbc8:	4013      	ands	r3, r2
 800bbca:	68ba      	ldr	r2, [r7, #8]
 800bbcc:	429a      	cmp	r2, r3
 800bbce:	bf0c      	ite	eq
 800bbd0:	2301      	moveq	r3, #1
 800bbd2:	2300      	movne	r3, #0
 800bbd4:	b2db      	uxtb	r3, r3
 800bbd6:	461a      	mov	r2, r3
 800bbd8:	79fb      	ldrb	r3, [r7, #7]
 800bbda:	429a      	cmp	r2, r3
 800bbdc:	d0cd      	beq.n	800bb7a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800bbde:	2300      	movs	r3, #0
}
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	3710      	adds	r7, #16
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	bd80      	pop	{r7, pc}

0800bbe8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	b084      	sub	sp, #16
 800bbec:	af00      	add	r7, sp, #0
 800bbee:	60f8      	str	r0, [r7, #12]
 800bbf0:	60b9      	str	r1, [r7, #8]
 800bbf2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bbf4:	e02c      	b.n	800bc50 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800bbf6:	687a      	ldr	r2, [r7, #4]
 800bbf8:	68b9      	ldr	r1, [r7, #8]
 800bbfa:	68f8      	ldr	r0, [r7, #12]
 800bbfc:	f000 f8dc 	bl	800bdb8 <I2C_IsAcknowledgeFailed>
 800bc00:	4603      	mov	r3, r0
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d001      	beq.n	800bc0a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bc06:	2301      	movs	r3, #1
 800bc08:	e02a      	b.n	800bc60 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bc0a:	68bb      	ldr	r3, [r7, #8]
 800bc0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc10:	d01e      	beq.n	800bc50 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bc12:	f7fc fea3 	bl	800895c <HAL_GetTick>
 800bc16:	4602      	mov	r2, r0
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	1ad3      	subs	r3, r2, r3
 800bc1c:	68ba      	ldr	r2, [r7, #8]
 800bc1e:	429a      	cmp	r2, r3
 800bc20:	d302      	bcc.n	800bc28 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800bc22:	68bb      	ldr	r3, [r7, #8]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d113      	bne.n	800bc50 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc2c:	f043 0220 	orr.w	r2, r3, #32
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	2220      	movs	r2, #32
 800bc38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	2200      	movs	r2, #0
 800bc40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	2200      	movs	r2, #0
 800bc48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800bc4c:	2301      	movs	r3, #1
 800bc4e:	e007      	b.n	800bc60 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	699b      	ldr	r3, [r3, #24]
 800bc56:	f003 0302 	and.w	r3, r3, #2
 800bc5a:	2b02      	cmp	r3, #2
 800bc5c:	d1cb      	bne.n	800bbf6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800bc5e:	2300      	movs	r3, #0
}
 800bc60:	4618      	mov	r0, r3
 800bc62:	3710      	adds	r7, #16
 800bc64:	46bd      	mov	sp, r7
 800bc66:	bd80      	pop	{r7, pc}

0800bc68 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b084      	sub	sp, #16
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	60f8      	str	r0, [r7, #12]
 800bc70:	60b9      	str	r1, [r7, #8]
 800bc72:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bc74:	e028      	b.n	800bcc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800bc76:	687a      	ldr	r2, [r7, #4]
 800bc78:	68b9      	ldr	r1, [r7, #8]
 800bc7a:	68f8      	ldr	r0, [r7, #12]
 800bc7c:	f000 f89c 	bl	800bdb8 <I2C_IsAcknowledgeFailed>
 800bc80:	4603      	mov	r3, r0
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d001      	beq.n	800bc8a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bc86:	2301      	movs	r3, #1
 800bc88:	e026      	b.n	800bcd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bc8a:	f7fc fe67 	bl	800895c <HAL_GetTick>
 800bc8e:	4602      	mov	r2, r0
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	1ad3      	subs	r3, r2, r3
 800bc94:	68ba      	ldr	r2, [r7, #8]
 800bc96:	429a      	cmp	r2, r3
 800bc98:	d302      	bcc.n	800bca0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800bc9a:	68bb      	ldr	r3, [r7, #8]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d113      	bne.n	800bcc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bca4:	f043 0220 	orr.w	r2, r3, #32
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	2220      	movs	r2, #32
 800bcb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	2200      	movs	r2, #0
 800bcb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800bcc4:	2301      	movs	r3, #1
 800bcc6:	e007      	b.n	800bcd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	699b      	ldr	r3, [r3, #24]
 800bcce:	f003 0320 	and.w	r3, r3, #32
 800bcd2:	2b20      	cmp	r3, #32
 800bcd4:	d1cf      	bne.n	800bc76 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800bcd6:	2300      	movs	r3, #0
}
 800bcd8:	4618      	mov	r0, r3
 800bcda:	3710      	adds	r7, #16
 800bcdc:	46bd      	mov	sp, r7
 800bcde:	bd80      	pop	{r7, pc}

0800bce0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bce0:	b580      	push	{r7, lr}
 800bce2:	b084      	sub	sp, #16
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	60f8      	str	r0, [r7, #12]
 800bce8:	60b9      	str	r1, [r7, #8]
 800bcea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800bcec:	e055      	b.n	800bd9a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800bcee:	687a      	ldr	r2, [r7, #4]
 800bcf0:	68b9      	ldr	r1, [r7, #8]
 800bcf2:	68f8      	ldr	r0, [r7, #12]
 800bcf4:	f000 f860 	bl	800bdb8 <I2C_IsAcknowledgeFailed>
 800bcf8:	4603      	mov	r3, r0
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d001      	beq.n	800bd02 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bcfe:	2301      	movs	r3, #1
 800bd00:	e053      	b.n	800bdaa <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	699b      	ldr	r3, [r3, #24]
 800bd08:	f003 0320 	and.w	r3, r3, #32
 800bd0c:	2b20      	cmp	r3, #32
 800bd0e:	d129      	bne.n	800bd64 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	699b      	ldr	r3, [r3, #24]
 800bd16:	f003 0304 	and.w	r3, r3, #4
 800bd1a:	2b04      	cmp	r3, #4
 800bd1c:	d105      	bne.n	800bd2a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d001      	beq.n	800bd2a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800bd26:	2300      	movs	r3, #0
 800bd28:	e03f      	b.n	800bdaa <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	2220      	movs	r2, #32
 800bd30:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	6859      	ldr	r1, [r3, #4]
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	681a      	ldr	r2, [r3, #0]
 800bd3c:	4b1d      	ldr	r3, [pc, #116]	; (800bdb4 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800bd3e:	400b      	ands	r3, r1
 800bd40:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	2200      	movs	r2, #0
 800bd46:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	2220      	movs	r2, #32
 800bd4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	2200      	movs	r2, #0
 800bd54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	2200      	movs	r2, #0
 800bd5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800bd60:	2301      	movs	r3, #1
 800bd62:	e022      	b.n	800bdaa <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bd64:	f7fc fdfa 	bl	800895c <HAL_GetTick>
 800bd68:	4602      	mov	r2, r0
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	1ad3      	subs	r3, r2, r3
 800bd6e:	68ba      	ldr	r2, [r7, #8]
 800bd70:	429a      	cmp	r2, r3
 800bd72:	d302      	bcc.n	800bd7a <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800bd74:	68bb      	ldr	r3, [r7, #8]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d10f      	bne.n	800bd9a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd7e:	f043 0220 	orr.w	r2, r3, #32
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	2220      	movs	r2, #32
 800bd8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	2200      	movs	r2, #0
 800bd92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800bd96:	2301      	movs	r3, #1
 800bd98:	e007      	b.n	800bdaa <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	699b      	ldr	r3, [r3, #24]
 800bda0:	f003 0304 	and.w	r3, r3, #4
 800bda4:	2b04      	cmp	r3, #4
 800bda6:	d1a2      	bne.n	800bcee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800bda8:	2300      	movs	r3, #0
}
 800bdaa:	4618      	mov	r0, r3
 800bdac:	3710      	adds	r7, #16
 800bdae:	46bd      	mov	sp, r7
 800bdb0:	bd80      	pop	{r7, pc}
 800bdb2:	bf00      	nop
 800bdb4:	fe00e800 	.word	0xfe00e800

0800bdb8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bdb8:	b580      	push	{r7, lr}
 800bdba:	b084      	sub	sp, #16
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	60f8      	str	r0, [r7, #12]
 800bdc0:	60b9      	str	r1, [r7, #8]
 800bdc2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	699b      	ldr	r3, [r3, #24]
 800bdca:	f003 0310 	and.w	r3, r3, #16
 800bdce:	2b10      	cmp	r3, #16
 800bdd0:	d161      	bne.n	800be96 <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	685b      	ldr	r3, [r3, #4]
 800bdd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bddc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bde0:	d02b      	beq.n	800be3a <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	685a      	ldr	r2, [r3, #4]
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bdf0:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bdf2:	e022      	b.n	800be3a <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800bdf4:	68bb      	ldr	r3, [r7, #8]
 800bdf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdfa:	d01e      	beq.n	800be3a <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bdfc:	f7fc fdae 	bl	800895c <HAL_GetTick>
 800be00:	4602      	mov	r2, r0
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	1ad3      	subs	r3, r2, r3
 800be06:	68ba      	ldr	r2, [r7, #8]
 800be08:	429a      	cmp	r2, r3
 800be0a:	d302      	bcc.n	800be12 <I2C_IsAcknowledgeFailed+0x5a>
 800be0c:	68bb      	ldr	r3, [r7, #8]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d113      	bne.n	800be3a <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be16:	f043 0220 	orr.w	r2, r3, #32
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	2220      	movs	r2, #32
 800be22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	2200      	movs	r2, #0
 800be2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	2200      	movs	r2, #0
 800be32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800be36:	2301      	movs	r3, #1
 800be38:	e02e      	b.n	800be98 <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	699b      	ldr	r3, [r3, #24]
 800be40:	f003 0320 	and.w	r3, r3, #32
 800be44:	2b20      	cmp	r3, #32
 800be46:	d1d5      	bne.n	800bdf4 <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	2210      	movs	r2, #16
 800be4e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	2220      	movs	r2, #32
 800be56:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800be58:	68f8      	ldr	r0, [r7, #12]
 800be5a:	f7ff fe61 	bl	800bb20 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	6859      	ldr	r1, [r3, #4]
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	681a      	ldr	r2, [r3, #0]
 800be68:	4b0d      	ldr	r3, [pc, #52]	; (800bea0 <I2C_IsAcknowledgeFailed+0xe8>)
 800be6a:	400b      	ands	r3, r1
 800be6c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be72:	f043 0204 	orr.w	r2, r3, #4
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	2220      	movs	r2, #32
 800be7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	2200      	movs	r2, #0
 800be86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	2200      	movs	r2, #0
 800be8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800be92:	2301      	movs	r3, #1
 800be94:	e000      	b.n	800be98 <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 800be96:	2300      	movs	r3, #0
}
 800be98:	4618      	mov	r0, r3
 800be9a:	3710      	adds	r7, #16
 800be9c:	46bd      	mov	sp, r7
 800be9e:	bd80      	pop	{r7, pc}
 800bea0:	fe00e800 	.word	0xfe00e800

0800bea4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800bea4:	b480      	push	{r7}
 800bea6:	b085      	sub	sp, #20
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	60f8      	str	r0, [r7, #12]
 800beac:	607b      	str	r3, [r7, #4]
 800beae:	460b      	mov	r3, r1
 800beb0:	817b      	strh	r3, [r7, #10]
 800beb2:	4613      	mov	r3, r2
 800beb4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	685a      	ldr	r2, [r3, #4]
 800bebc:	69bb      	ldr	r3, [r7, #24]
 800bebe:	0d5b      	lsrs	r3, r3, #21
 800bec0:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800bec4:	4b0d      	ldr	r3, [pc, #52]	; (800befc <I2C_TransferConfig+0x58>)
 800bec6:	430b      	orrs	r3, r1
 800bec8:	43db      	mvns	r3, r3
 800beca:	ea02 0103 	and.w	r1, r2, r3
 800bece:	897b      	ldrh	r3, [r7, #10]
 800bed0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800bed4:	7a7b      	ldrb	r3, [r7, #9]
 800bed6:	041b      	lsls	r3, r3, #16
 800bed8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800bedc:	431a      	orrs	r2, r3
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	431a      	orrs	r2, r3
 800bee2:	69bb      	ldr	r3, [r7, #24]
 800bee4:	431a      	orrs	r2, r3
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	430a      	orrs	r2, r1
 800beec:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 800beee:	bf00      	nop
 800bef0:	3714      	adds	r7, #20
 800bef2:	46bd      	mov	sp, r7
 800bef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef8:	4770      	bx	lr
 800befa:	bf00      	nop
 800befc:	03ff63ff 	.word	0x03ff63ff

0800bf00 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800bf00:	b480      	push	{r7}
 800bf02:	b083      	sub	sp, #12
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	6078      	str	r0, [r7, #4]
 800bf08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bf10:	b2db      	uxtb	r3, r3
 800bf12:	2b20      	cmp	r3, #32
 800bf14:	d138      	bne.n	800bf88 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bf1c:	2b01      	cmp	r3, #1
 800bf1e:	d101      	bne.n	800bf24 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800bf20:	2302      	movs	r3, #2
 800bf22:	e032      	b.n	800bf8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2201      	movs	r2, #1
 800bf28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	2224      	movs	r2, #36	; 0x24
 800bf30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	681a      	ldr	r2, [r3, #0]
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	f022 0201 	bic.w	r2, r2, #1
 800bf42:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	681a      	ldr	r2, [r3, #0]
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800bf52:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	6819      	ldr	r1, [r3, #0]
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	683a      	ldr	r2, [r7, #0]
 800bf60:	430a      	orrs	r2, r1
 800bf62:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	681a      	ldr	r2, [r3, #0]
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	f042 0201 	orr.w	r2, r2, #1
 800bf72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	2220      	movs	r2, #32
 800bf78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	2200      	movs	r2, #0
 800bf80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800bf84:	2300      	movs	r3, #0
 800bf86:	e000      	b.n	800bf8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800bf88:	2302      	movs	r3, #2
  }
}
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	370c      	adds	r7, #12
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf94:	4770      	bx	lr

0800bf96 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800bf96:	b480      	push	{r7}
 800bf98:	b085      	sub	sp, #20
 800bf9a:	af00      	add	r7, sp, #0
 800bf9c:	6078      	str	r0, [r7, #4]
 800bf9e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bfa6:	b2db      	uxtb	r3, r3
 800bfa8:	2b20      	cmp	r3, #32
 800bfaa:	d139      	bne.n	800c020 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bfb2:	2b01      	cmp	r3, #1
 800bfb4:	d101      	bne.n	800bfba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800bfb6:	2302      	movs	r3, #2
 800bfb8:	e033      	b.n	800c022 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	2201      	movs	r2, #1
 800bfbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	2224      	movs	r2, #36	; 0x24
 800bfc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	681a      	ldr	r2, [r3, #0]
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	f022 0201 	bic.w	r2, r2, #1
 800bfd8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800bfe8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800bfea:	683b      	ldr	r3, [r7, #0]
 800bfec:	021b      	lsls	r3, r3, #8
 800bfee:	68fa      	ldr	r2, [r7, #12]
 800bff0:	4313      	orrs	r3, r2
 800bff2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	68fa      	ldr	r2, [r7, #12]
 800bffa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	681a      	ldr	r2, [r3, #0]
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	f042 0201 	orr.w	r2, r2, #1
 800c00a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	2220      	movs	r2, #32
 800c010:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	2200      	movs	r2, #0
 800c018:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c01c:	2300      	movs	r3, #0
 800c01e:	e000      	b.n	800c022 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800c020:	2302      	movs	r3, #2
  }
}
 800c022:	4618      	mov	r0, r3
 800c024:	3714      	adds	r7, #20
 800c026:	46bd      	mov	sp, r7
 800c028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02c:	4770      	bx	lr

0800c02e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800c02e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c030:	b08b      	sub	sp, #44	; 0x2c
 800c032:	af06      	add	r7, sp, #24
 800c034:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d101      	bne.n	800c040 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800c03c:	2301      	movs	r3, #1
 800c03e:	e0d0      	b.n	800c1e2 <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 800c046:	b2db      	uxtb	r3, r3
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d106      	bne.n	800c05a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	2200      	movs	r2, #0
 800c050:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800c054:	6878      	ldr	r0, [r7, #4]
 800c056:	f00a fda5 	bl	8016ba4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	2203      	movs	r2, #3
 800c05e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	4618      	mov	r0, r3
 800c068:	f003 fff7 	bl	801005a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c06c:	2300      	movs	r3, #0
 800c06e:	73fb      	strb	r3, [r7, #15]
 800c070:	e04c      	b.n	800c10c <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800c072:	7bfb      	ldrb	r3, [r7, #15]
 800c074:	6879      	ldr	r1, [r7, #4]
 800c076:	1c5a      	adds	r2, r3, #1
 800c078:	4613      	mov	r3, r2
 800c07a:	009b      	lsls	r3, r3, #2
 800c07c:	4413      	add	r3, r2
 800c07e:	00db      	lsls	r3, r3, #3
 800c080:	440b      	add	r3, r1
 800c082:	3301      	adds	r3, #1
 800c084:	2201      	movs	r2, #1
 800c086:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800c088:	7bfb      	ldrb	r3, [r7, #15]
 800c08a:	6879      	ldr	r1, [r7, #4]
 800c08c:	1c5a      	adds	r2, r3, #1
 800c08e:	4613      	mov	r3, r2
 800c090:	009b      	lsls	r3, r3, #2
 800c092:	4413      	add	r3, r2
 800c094:	00db      	lsls	r3, r3, #3
 800c096:	440b      	add	r3, r1
 800c098:	7bfa      	ldrb	r2, [r7, #15]
 800c09a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800c09c:	7bfa      	ldrb	r2, [r7, #15]
 800c09e:	7bfb      	ldrb	r3, [r7, #15]
 800c0a0:	b298      	uxth	r0, r3
 800c0a2:	6879      	ldr	r1, [r7, #4]
 800c0a4:	4613      	mov	r3, r2
 800c0a6:	009b      	lsls	r3, r3, #2
 800c0a8:	4413      	add	r3, r2
 800c0aa:	00db      	lsls	r3, r3, #3
 800c0ac:	440b      	add	r3, r1
 800c0ae:	3336      	adds	r3, #54	; 0x36
 800c0b0:	4602      	mov	r2, r0
 800c0b2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800c0b4:	7bfb      	ldrb	r3, [r7, #15]
 800c0b6:	6879      	ldr	r1, [r7, #4]
 800c0b8:	1c5a      	adds	r2, r3, #1
 800c0ba:	4613      	mov	r3, r2
 800c0bc:	009b      	lsls	r3, r3, #2
 800c0be:	4413      	add	r3, r2
 800c0c0:	00db      	lsls	r3, r3, #3
 800c0c2:	440b      	add	r3, r1
 800c0c4:	3303      	adds	r3, #3
 800c0c6:	2200      	movs	r2, #0
 800c0c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800c0ca:	7bfa      	ldrb	r2, [r7, #15]
 800c0cc:	6879      	ldr	r1, [r7, #4]
 800c0ce:	4613      	mov	r3, r2
 800c0d0:	009b      	lsls	r3, r3, #2
 800c0d2:	4413      	add	r3, r2
 800c0d4:	00db      	lsls	r3, r3, #3
 800c0d6:	440b      	add	r3, r1
 800c0d8:	3338      	adds	r3, #56	; 0x38
 800c0da:	2200      	movs	r2, #0
 800c0dc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800c0de:	7bfa      	ldrb	r2, [r7, #15]
 800c0e0:	6879      	ldr	r1, [r7, #4]
 800c0e2:	4613      	mov	r3, r2
 800c0e4:	009b      	lsls	r3, r3, #2
 800c0e6:	4413      	add	r3, r2
 800c0e8:	00db      	lsls	r3, r3, #3
 800c0ea:	440b      	add	r3, r1
 800c0ec:	333c      	adds	r3, #60	; 0x3c
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800c0f2:	7bfa      	ldrb	r2, [r7, #15]
 800c0f4:	6879      	ldr	r1, [r7, #4]
 800c0f6:	4613      	mov	r3, r2
 800c0f8:	009b      	lsls	r3, r3, #2
 800c0fa:	4413      	add	r3, r2
 800c0fc:	00db      	lsls	r3, r3, #3
 800c0fe:	440b      	add	r3, r1
 800c100:	3340      	adds	r3, #64	; 0x40
 800c102:	2200      	movs	r2, #0
 800c104:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c106:	7bfb      	ldrb	r3, [r7, #15]
 800c108:	3301      	adds	r3, #1
 800c10a:	73fb      	strb	r3, [r7, #15]
 800c10c:	7bfa      	ldrb	r2, [r7, #15]
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	685b      	ldr	r3, [r3, #4]
 800c112:	429a      	cmp	r2, r3
 800c114:	d3ad      	bcc.n	800c072 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c116:	2300      	movs	r3, #0
 800c118:	73fb      	strb	r3, [r7, #15]
 800c11a:	e044      	b.n	800c1a6 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800c11c:	7bfa      	ldrb	r2, [r7, #15]
 800c11e:	6879      	ldr	r1, [r7, #4]
 800c120:	4613      	mov	r3, r2
 800c122:	009b      	lsls	r3, r3, #2
 800c124:	4413      	add	r3, r2
 800c126:	00db      	lsls	r3, r3, #3
 800c128:	440b      	add	r3, r1
 800c12a:	f203 1369 	addw	r3, r3, #361	; 0x169
 800c12e:	2200      	movs	r2, #0
 800c130:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800c132:	7bfa      	ldrb	r2, [r7, #15]
 800c134:	6879      	ldr	r1, [r7, #4]
 800c136:	4613      	mov	r3, r2
 800c138:	009b      	lsls	r3, r3, #2
 800c13a:	4413      	add	r3, r2
 800c13c:	00db      	lsls	r3, r3, #3
 800c13e:	440b      	add	r3, r1
 800c140:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800c144:	7bfa      	ldrb	r2, [r7, #15]
 800c146:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800c148:	7bfa      	ldrb	r2, [r7, #15]
 800c14a:	6879      	ldr	r1, [r7, #4]
 800c14c:	4613      	mov	r3, r2
 800c14e:	009b      	lsls	r3, r3, #2
 800c150:	4413      	add	r3, r2
 800c152:	00db      	lsls	r3, r3, #3
 800c154:	440b      	add	r3, r1
 800c156:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800c15a:	2200      	movs	r2, #0
 800c15c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800c15e:	7bfa      	ldrb	r2, [r7, #15]
 800c160:	6879      	ldr	r1, [r7, #4]
 800c162:	4613      	mov	r3, r2
 800c164:	009b      	lsls	r3, r3, #2
 800c166:	4413      	add	r3, r2
 800c168:	00db      	lsls	r3, r3, #3
 800c16a:	440b      	add	r3, r1
 800c16c:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800c170:	2200      	movs	r2, #0
 800c172:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800c174:	7bfa      	ldrb	r2, [r7, #15]
 800c176:	6879      	ldr	r1, [r7, #4]
 800c178:	4613      	mov	r3, r2
 800c17a:	009b      	lsls	r3, r3, #2
 800c17c:	4413      	add	r3, r2
 800c17e:	00db      	lsls	r3, r3, #3
 800c180:	440b      	add	r3, r1
 800c182:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800c186:	2200      	movs	r2, #0
 800c188:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800c18a:	7bfa      	ldrb	r2, [r7, #15]
 800c18c:	6879      	ldr	r1, [r7, #4]
 800c18e:	4613      	mov	r3, r2
 800c190:	009b      	lsls	r3, r3, #2
 800c192:	4413      	add	r3, r2
 800c194:	00db      	lsls	r3, r3, #3
 800c196:	440b      	add	r3, r1
 800c198:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800c19c:	2200      	movs	r2, #0
 800c19e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c1a0:	7bfb      	ldrb	r3, [r7, #15]
 800c1a2:	3301      	adds	r3, #1
 800c1a4:	73fb      	strb	r3, [r7, #15]
 800c1a6:	7bfa      	ldrb	r2, [r7, #15]
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	685b      	ldr	r3, [r3, #4]
 800c1ac:	429a      	cmp	r2, r3
 800c1ae:	d3b5      	bcc.n	800c11c <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	603b      	str	r3, [r7, #0]
 800c1b6:	687e      	ldr	r6, [r7, #4]
 800c1b8:	466d      	mov	r5, sp
 800c1ba:	f106 0410 	add.w	r4, r6, #16
 800c1be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c1c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800c1c2:	6823      	ldr	r3, [r4, #0]
 800c1c4:	602b      	str	r3, [r5, #0]
 800c1c6:	1d33      	adds	r3, r6, #4
 800c1c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c1ca:	6838      	ldr	r0, [r7, #0]
 800c1cc:	f003 ff60 	bl	8010090 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	2201      	movs	r2, #1
 800c1dc:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 800c1e0:	2300      	movs	r3, #0
}
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	3714      	adds	r7, #20
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c1ea <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800c1ea:	b580      	push	{r7, lr}
 800c1ec:	b082      	sub	sp, #8
 800c1ee:	af00      	add	r7, sp, #0
 800c1f0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800c1f8:	2b01      	cmp	r3, #1
 800c1fa:	d101      	bne.n	800c200 <HAL_PCD_Start+0x16>
 800c1fc:	2302      	movs	r3, #2
 800c1fe:	e016      	b.n	800c22e <HAL_PCD_Start+0x44>
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	2201      	movs	r2, #1
 800c204:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	4618      	mov	r0, r3
 800c20e:	f003 ff0d 	bl	801002c <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800c212:	2101      	movs	r1, #1
 800c214:	6878      	ldr	r0, [r7, #4]
 800c216:	f00a ff6b 	bl	80170f0 <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	4618      	mov	r0, r3
 800c220:	f006 f922 	bl	8012468 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	2200      	movs	r2, #0
 800c228:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800c22c:	2300      	movs	r3, #0
}
 800c22e:	4618      	mov	r0, r3
 800c230:	3708      	adds	r7, #8
 800c232:	46bd      	mov	sp, r7
 800c234:	bd80      	pop	{r7, pc}

0800c236 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800c236:	b580      	push	{r7, lr}
 800c238:	b082      	sub	sp, #8
 800c23a:	af00      	add	r7, sp, #0
 800c23c:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	4618      	mov	r0, r3
 800c244:	f006 f91b 	bl	801247e <USB_ReadInterrupts>
 800c248:	4603      	mov	r3, r0
 800c24a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c24e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c252:	d102      	bne.n	800c25a <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800c254:	6878      	ldr	r0, [r7, #4]
 800c256:	f000 faf6 	bl	800c846 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	4618      	mov	r0, r3
 800c260:	f006 f90d 	bl	801247e <USB_ReadInterrupts>
 800c264:	4603      	mov	r3, r0
 800c266:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c26a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c26e:	d112      	bne.n	800c296 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800c278:	b29a      	uxth	r2, r3
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c282:	b292      	uxth	r2, r2
 800c284:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800c288:	6878      	ldr	r0, [r7, #4]
 800c28a:	f00a fd34 	bl	8016cf6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800c28e:	2100      	movs	r1, #0
 800c290:	6878      	ldr	r0, [r7, #4]
 800c292:	f000 f8c7 	bl	800c424 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	4618      	mov	r0, r3
 800c29c:	f006 f8ef 	bl	801247e <USB_ReadInterrupts>
 800c2a0:	4603      	mov	r3, r0
 800c2a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c2a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c2aa:	d10b      	bne.n	800c2c4 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800c2b4:	b29a      	uxth	r2, r3
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c2be:	b292      	uxth	r2, r2
 800c2c0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	4618      	mov	r0, r3
 800c2ca:	f006 f8d8 	bl	801247e <USB_ReadInterrupts>
 800c2ce:	4603      	mov	r3, r0
 800c2d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c2d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c2d8:	d10b      	bne.n	800c2f2 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800c2e2:	b29a      	uxth	r2, r3
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c2ec:	b292      	uxth	r2, r2
 800c2ee:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	f006 f8c1 	bl	801247e <USB_ReadInterrupts>
 800c2fc:	4603      	mov	r3, r0
 800c2fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c302:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c306:	d126      	bne.n	800c356 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800c310:	b29a      	uxth	r2, r3
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	f022 0204 	bic.w	r2, r2, #4
 800c31a:	b292      	uxth	r2, r2
 800c31c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800c328:	b29a      	uxth	r2, r3
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	f022 0208 	bic.w	r2, r2, #8
 800c332:	b292      	uxth	r2, r2
 800c334:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800c338:	6878      	ldr	r0, [r7, #4]
 800c33a:	f00a fd15 	bl	8016d68 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800c346:	b29a      	uxth	r2, r3
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c350:	b292      	uxth	r2, r2
 800c352:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	4618      	mov	r0, r3
 800c35c:	f006 f88f 	bl	801247e <USB_ReadInterrupts>
 800c360:	4603      	mov	r3, r0
 800c362:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c366:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c36a:	d126      	bne.n	800c3ba <HAL_PCD_IRQHandler+0x184>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800c374:	b29a      	uxth	r2, r3
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	f042 0208 	orr.w	r2, r2, #8
 800c37e:	b292      	uxth	r2, r2
 800c380:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800c38c:	b29a      	uxth	r2, r3
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c396:	b292      	uxth	r2, r2
 800c398:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800c3a4:	b29a      	uxth	r2, r3
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	f042 0204 	orr.w	r2, r2, #4
 800c3ae:	b292      	uxth	r2, r2
 800c3b0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800c3b4:	6878      	ldr	r0, [r7, #4]
 800c3b6:	f00a fcbd 	bl	8016d34 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	4618      	mov	r0, r3
 800c3c0:	f006 f85d 	bl	801247e <USB_ReadInterrupts>
 800c3c4:	4603      	mov	r3, r0
 800c3c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c3ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c3ce:	d10e      	bne.n	800c3ee <HAL_PCD_IRQHandler+0x1b8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800c3d8:	b29a      	uxth	r2, r3
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800c3e2:	b292      	uxth	r2, r2
 800c3e4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800c3e8:	6878      	ldr	r0, [r7, #4]
 800c3ea:	f00a fc76 	bl	8016cda <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	4618      	mov	r0, r3
 800c3f4:	f006 f843 	bl	801247e <USB_ReadInterrupts>
 800c3f8:	4603      	mov	r3, r0
 800c3fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c3fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c402:	d10b      	bne.n	800c41c <HAL_PCD_IRQHandler+0x1e6>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800c40c:	b29a      	uxth	r2, r3
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c416:	b292      	uxth	r2, r2
 800c418:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 800c41c:	bf00      	nop
 800c41e:	3708      	adds	r7, #8
 800c420:	46bd      	mov	sp, r7
 800c422:	bd80      	pop	{r7, pc}

0800c424 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c424:	b580      	push	{r7, lr}
 800c426:	b082      	sub	sp, #8
 800c428:	af00      	add	r7, sp, #0
 800c42a:	6078      	str	r0, [r7, #4]
 800c42c:	460b      	mov	r3, r1
 800c42e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800c436:	2b01      	cmp	r3, #1
 800c438:	d101      	bne.n	800c43e <HAL_PCD_SetAddress+0x1a>
 800c43a:	2302      	movs	r3, #2
 800c43c:	e013      	b.n	800c466 <HAL_PCD_SetAddress+0x42>
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	2201      	movs	r2, #1
 800c442:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	78fa      	ldrb	r2, [r7, #3]
 800c44a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	78fa      	ldrb	r2, [r7, #3]
 800c454:	4611      	mov	r1, r2
 800c456:	4618      	mov	r0, r3
 800c458:	f005 fff2 	bl	8012440 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	2200      	movs	r2, #0
 800c460:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800c464:	2300      	movs	r3, #0
}
 800c466:	4618      	mov	r0, r3
 800c468:	3708      	adds	r7, #8
 800c46a:	46bd      	mov	sp, r7
 800c46c:	bd80      	pop	{r7, pc}

0800c46e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800c46e:	b580      	push	{r7, lr}
 800c470:	b084      	sub	sp, #16
 800c472:	af00      	add	r7, sp, #0
 800c474:	6078      	str	r0, [r7, #4]
 800c476:	4608      	mov	r0, r1
 800c478:	4611      	mov	r1, r2
 800c47a:	461a      	mov	r2, r3
 800c47c:	4603      	mov	r3, r0
 800c47e:	70fb      	strb	r3, [r7, #3]
 800c480:	460b      	mov	r3, r1
 800c482:	803b      	strh	r3, [r7, #0]
 800c484:	4613      	mov	r3, r2
 800c486:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800c488:	2300      	movs	r3, #0
 800c48a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c48c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c490:	2b00      	cmp	r3, #0
 800c492:	da0e      	bge.n	800c4b2 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c494:	78fb      	ldrb	r3, [r7, #3]
 800c496:	f003 0307 	and.w	r3, r3, #7
 800c49a:	1c5a      	adds	r2, r3, #1
 800c49c:	4613      	mov	r3, r2
 800c49e:	009b      	lsls	r3, r3, #2
 800c4a0:	4413      	add	r3, r2
 800c4a2:	00db      	lsls	r3, r3, #3
 800c4a4:	687a      	ldr	r2, [r7, #4]
 800c4a6:	4413      	add	r3, r2
 800c4a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	2201      	movs	r2, #1
 800c4ae:	705a      	strb	r2, [r3, #1]
 800c4b0:	e00e      	b.n	800c4d0 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c4b2:	78fb      	ldrb	r3, [r7, #3]
 800c4b4:	f003 0207 	and.w	r2, r3, #7
 800c4b8:	4613      	mov	r3, r2
 800c4ba:	009b      	lsls	r3, r3, #2
 800c4bc:	4413      	add	r3, r2
 800c4be:	00db      	lsls	r3, r3, #3
 800c4c0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800c4c4:	687a      	ldr	r2, [r7, #4]
 800c4c6:	4413      	add	r3, r2
 800c4c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	2200      	movs	r2, #0
 800c4ce:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800c4d0:	78fb      	ldrb	r3, [r7, #3]
 800c4d2:	f003 0307 	and.w	r3, r3, #7
 800c4d6:	b2da      	uxtb	r2, r3
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800c4dc:	883a      	ldrh	r2, [r7, #0]
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	78ba      	ldrb	r2, [r7, #2]
 800c4e6:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	785b      	ldrb	r3, [r3, #1]
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d004      	beq.n	800c4fa <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	781b      	ldrb	r3, [r3, #0]
 800c4f4:	b29a      	uxth	r2, r3
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800c4fa:	78bb      	ldrb	r3, [r7, #2]
 800c4fc:	2b02      	cmp	r3, #2
 800c4fe:	d102      	bne.n	800c506 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	2200      	movs	r2, #0
 800c504:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800c50c:	2b01      	cmp	r3, #1
 800c50e:	d101      	bne.n	800c514 <HAL_PCD_EP_Open+0xa6>
 800c510:	2302      	movs	r3, #2
 800c512:	e00e      	b.n	800c532 <HAL_PCD_EP_Open+0xc4>
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	2201      	movs	r2, #1
 800c518:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	68f9      	ldr	r1, [r7, #12]
 800c522:	4618      	mov	r0, r3
 800c524:	f003 fdd6 	bl	80100d4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	2200      	movs	r2, #0
 800c52c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 800c530:	7afb      	ldrb	r3, [r7, #11]
}
 800c532:	4618      	mov	r0, r3
 800c534:	3710      	adds	r7, #16
 800c536:	46bd      	mov	sp, r7
 800c538:	bd80      	pop	{r7, pc}

0800c53a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c53a:	b580      	push	{r7, lr}
 800c53c:	b084      	sub	sp, #16
 800c53e:	af00      	add	r7, sp, #0
 800c540:	6078      	str	r0, [r7, #4]
 800c542:	460b      	mov	r3, r1
 800c544:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c546:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	da0e      	bge.n	800c56c <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c54e:	78fb      	ldrb	r3, [r7, #3]
 800c550:	f003 0307 	and.w	r3, r3, #7
 800c554:	1c5a      	adds	r2, r3, #1
 800c556:	4613      	mov	r3, r2
 800c558:	009b      	lsls	r3, r3, #2
 800c55a:	4413      	add	r3, r2
 800c55c:	00db      	lsls	r3, r3, #3
 800c55e:	687a      	ldr	r2, [r7, #4]
 800c560:	4413      	add	r3, r2
 800c562:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	2201      	movs	r2, #1
 800c568:	705a      	strb	r2, [r3, #1]
 800c56a:	e00e      	b.n	800c58a <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c56c:	78fb      	ldrb	r3, [r7, #3]
 800c56e:	f003 0207 	and.w	r2, r3, #7
 800c572:	4613      	mov	r3, r2
 800c574:	009b      	lsls	r3, r3, #2
 800c576:	4413      	add	r3, r2
 800c578:	00db      	lsls	r3, r3, #3
 800c57a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800c57e:	687a      	ldr	r2, [r7, #4]
 800c580:	4413      	add	r3, r2
 800c582:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	2200      	movs	r2, #0
 800c588:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800c58a:	78fb      	ldrb	r3, [r7, #3]
 800c58c:	f003 0307 	and.w	r3, r3, #7
 800c590:	b2da      	uxtb	r2, r3
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800c59c:	2b01      	cmp	r3, #1
 800c59e:	d101      	bne.n	800c5a4 <HAL_PCD_EP_Close+0x6a>
 800c5a0:	2302      	movs	r3, #2
 800c5a2:	e00e      	b.n	800c5c2 <HAL_PCD_EP_Close+0x88>
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	2201      	movs	r2, #1
 800c5a8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	68f9      	ldr	r1, [r7, #12]
 800c5b2:	4618      	mov	r0, r3
 800c5b4:	f004 f922 	bl	80107fc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 800c5c0:	2300      	movs	r3, #0
}
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	3710      	adds	r7, #16
 800c5c6:	46bd      	mov	sp, r7
 800c5c8:	bd80      	pop	{r7, pc}

0800c5ca <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c5ca:	b580      	push	{r7, lr}
 800c5cc:	b086      	sub	sp, #24
 800c5ce:	af00      	add	r7, sp, #0
 800c5d0:	60f8      	str	r0, [r7, #12]
 800c5d2:	607a      	str	r2, [r7, #4]
 800c5d4:	603b      	str	r3, [r7, #0]
 800c5d6:	460b      	mov	r3, r1
 800c5d8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c5da:	7afb      	ldrb	r3, [r7, #11]
 800c5dc:	f003 0207 	and.w	r2, r3, #7
 800c5e0:	4613      	mov	r3, r2
 800c5e2:	009b      	lsls	r3, r3, #2
 800c5e4:	4413      	add	r3, r2
 800c5e6:	00db      	lsls	r3, r3, #3
 800c5e8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800c5ec:	68fa      	ldr	r2, [r7, #12]
 800c5ee:	4413      	add	r3, r2
 800c5f0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c5f2:	697b      	ldr	r3, [r7, #20]
 800c5f4:	687a      	ldr	r2, [r7, #4]
 800c5f6:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800c5f8:	697b      	ldr	r3, [r7, #20]
 800c5fa:	683a      	ldr	r2, [r7, #0]
 800c5fc:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800c5fe:	697b      	ldr	r3, [r7, #20]
 800c600:	2200      	movs	r2, #0
 800c602:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800c604:	697b      	ldr	r3, [r7, #20]
 800c606:	2200      	movs	r2, #0
 800c608:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c60a:	7afb      	ldrb	r3, [r7, #11]
 800c60c:	f003 0307 	and.w	r3, r3, #7
 800c610:	b2da      	uxtb	r2, r3
 800c612:	697b      	ldr	r3, [r7, #20]
 800c614:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800c616:	7afb      	ldrb	r3, [r7, #11]
 800c618:	f003 0307 	and.w	r3, r3, #7
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d106      	bne.n	800c62e <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	6979      	ldr	r1, [r7, #20]
 800c626:	4618      	mov	r0, r3
 800c628:	f004 fad5 	bl	8010bd6 <USB_EPStartXfer>
 800c62c:	e005      	b.n	800c63a <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	6979      	ldr	r1, [r7, #20]
 800c634:	4618      	mov	r0, r3
 800c636:	f004 face 	bl	8010bd6 <USB_EPStartXfer>
  }

  return HAL_OK;
 800c63a:	2300      	movs	r3, #0
}
 800c63c:	4618      	mov	r0, r3
 800c63e:	3718      	adds	r7, #24
 800c640:	46bd      	mov	sp, r7
 800c642:	bd80      	pop	{r7, pc}

0800c644 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c644:	b480      	push	{r7}
 800c646:	b083      	sub	sp, #12
 800c648:	af00      	add	r7, sp, #0
 800c64a:	6078      	str	r0, [r7, #4]
 800c64c:	460b      	mov	r3, r1
 800c64e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800c650:	78fb      	ldrb	r3, [r7, #3]
 800c652:	f003 0207 	and.w	r2, r3, #7
 800c656:	6879      	ldr	r1, [r7, #4]
 800c658:	4613      	mov	r3, r2
 800c65a:	009b      	lsls	r3, r3, #2
 800c65c:	4413      	add	r3, r2
 800c65e:	00db      	lsls	r3, r3, #3
 800c660:	440b      	add	r3, r1
 800c662:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800c666:	681b      	ldr	r3, [r3, #0]
}
 800c668:	4618      	mov	r0, r3
 800c66a:	370c      	adds	r7, #12
 800c66c:	46bd      	mov	sp, r7
 800c66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c672:	4770      	bx	lr

0800c674 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c674:	b580      	push	{r7, lr}
 800c676:	b086      	sub	sp, #24
 800c678:	af00      	add	r7, sp, #0
 800c67a:	60f8      	str	r0, [r7, #12]
 800c67c:	607a      	str	r2, [r7, #4]
 800c67e:	603b      	str	r3, [r7, #0]
 800c680:	460b      	mov	r3, r1
 800c682:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c684:	7afb      	ldrb	r3, [r7, #11]
 800c686:	f003 0307 	and.w	r3, r3, #7
 800c68a:	1c5a      	adds	r2, r3, #1
 800c68c:	4613      	mov	r3, r2
 800c68e:	009b      	lsls	r3, r3, #2
 800c690:	4413      	add	r3, r2
 800c692:	00db      	lsls	r3, r3, #3
 800c694:	68fa      	ldr	r2, [r7, #12]
 800c696:	4413      	add	r3, r2
 800c698:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c69a:	697b      	ldr	r3, [r7, #20]
 800c69c:	687a      	ldr	r2, [r7, #4]
 800c69e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800c6a0:	697b      	ldr	r3, [r7, #20]
 800c6a2:	683a      	ldr	r2, [r7, #0]
 800c6a4:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800c6a6:	697b      	ldr	r3, [r7, #20]
 800c6a8:	2201      	movs	r2, #1
 800c6aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 800c6ae:	697b      	ldr	r3, [r7, #20]
 800c6b0:	683a      	ldr	r2, [r7, #0]
 800c6b2:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800c6b4:	697b      	ldr	r3, [r7, #20]
 800c6b6:	2200      	movs	r2, #0
 800c6b8:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800c6ba:	697b      	ldr	r3, [r7, #20]
 800c6bc:	2201      	movs	r2, #1
 800c6be:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c6c0:	7afb      	ldrb	r3, [r7, #11]
 800c6c2:	f003 0307 	and.w	r3, r3, #7
 800c6c6:	b2da      	uxtb	r2, r3
 800c6c8:	697b      	ldr	r3, [r7, #20]
 800c6ca:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800c6cc:	7afb      	ldrb	r3, [r7, #11]
 800c6ce:	f003 0307 	and.w	r3, r3, #7
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d106      	bne.n	800c6e4 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	6979      	ldr	r1, [r7, #20]
 800c6dc:	4618      	mov	r0, r3
 800c6de:	f004 fa7a 	bl	8010bd6 <USB_EPStartXfer>
 800c6e2:	e005      	b.n	800c6f0 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	6979      	ldr	r1, [r7, #20]
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	f004 fa73 	bl	8010bd6 <USB_EPStartXfer>
  }

  return HAL_OK;
 800c6f0:	2300      	movs	r3, #0
}
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	3718      	adds	r7, #24
 800c6f6:	46bd      	mov	sp, r7
 800c6f8:	bd80      	pop	{r7, pc}

0800c6fa <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c6fa:	b580      	push	{r7, lr}
 800c6fc:	b084      	sub	sp, #16
 800c6fe:	af00      	add	r7, sp, #0
 800c700:	6078      	str	r0, [r7, #4]
 800c702:	460b      	mov	r3, r1
 800c704:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800c706:	78fb      	ldrb	r3, [r7, #3]
 800c708:	f003 0207 	and.w	r2, r3, #7
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	685b      	ldr	r3, [r3, #4]
 800c710:	429a      	cmp	r2, r3
 800c712:	d901      	bls.n	800c718 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800c714:	2301      	movs	r3, #1
 800c716:	e03e      	b.n	800c796 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c718:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	da0e      	bge.n	800c73e <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c720:	78fb      	ldrb	r3, [r7, #3]
 800c722:	f003 0307 	and.w	r3, r3, #7
 800c726:	1c5a      	adds	r2, r3, #1
 800c728:	4613      	mov	r3, r2
 800c72a:	009b      	lsls	r3, r3, #2
 800c72c:	4413      	add	r3, r2
 800c72e:	00db      	lsls	r3, r3, #3
 800c730:	687a      	ldr	r2, [r7, #4]
 800c732:	4413      	add	r3, r2
 800c734:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	2201      	movs	r2, #1
 800c73a:	705a      	strb	r2, [r3, #1]
 800c73c:	e00c      	b.n	800c758 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800c73e:	78fa      	ldrb	r2, [r7, #3]
 800c740:	4613      	mov	r3, r2
 800c742:	009b      	lsls	r3, r3, #2
 800c744:	4413      	add	r3, r2
 800c746:	00db      	lsls	r3, r3, #3
 800c748:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800c74c:	687a      	ldr	r2, [r7, #4]
 800c74e:	4413      	add	r3, r2
 800c750:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	2200      	movs	r2, #0
 800c756:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	2201      	movs	r2, #1
 800c75c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c75e:	78fb      	ldrb	r3, [r7, #3]
 800c760:	f003 0307 	and.w	r3, r3, #7
 800c764:	b2da      	uxtb	r2, r3
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800c770:	2b01      	cmp	r3, #1
 800c772:	d101      	bne.n	800c778 <HAL_PCD_EP_SetStall+0x7e>
 800c774:	2302      	movs	r3, #2
 800c776:	e00e      	b.n	800c796 <HAL_PCD_EP_SetStall+0x9c>
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	2201      	movs	r2, #1
 800c77c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	68f9      	ldr	r1, [r7, #12]
 800c786:	4618      	mov	r0, r3
 800c788:	f005 fd5b 	bl	8012242 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	2200      	movs	r2, #0
 800c790:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800c794:	2300      	movs	r3, #0
}
 800c796:	4618      	mov	r0, r3
 800c798:	3710      	adds	r7, #16
 800c79a:	46bd      	mov	sp, r7
 800c79c:	bd80      	pop	{r7, pc}

0800c79e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c79e:	b580      	push	{r7, lr}
 800c7a0:	b084      	sub	sp, #16
 800c7a2:	af00      	add	r7, sp, #0
 800c7a4:	6078      	str	r0, [r7, #4]
 800c7a6:	460b      	mov	r3, r1
 800c7a8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800c7aa:	78fb      	ldrb	r3, [r7, #3]
 800c7ac:	f003 020f 	and.w	r2, r3, #15
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	685b      	ldr	r3, [r3, #4]
 800c7b4:	429a      	cmp	r2, r3
 800c7b6:	d901      	bls.n	800c7bc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800c7b8:	2301      	movs	r3, #1
 800c7ba:	e040      	b.n	800c83e <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c7bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	da0e      	bge.n	800c7e2 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c7c4:	78fb      	ldrb	r3, [r7, #3]
 800c7c6:	f003 0307 	and.w	r3, r3, #7
 800c7ca:	1c5a      	adds	r2, r3, #1
 800c7cc:	4613      	mov	r3, r2
 800c7ce:	009b      	lsls	r3, r3, #2
 800c7d0:	4413      	add	r3, r2
 800c7d2:	00db      	lsls	r3, r3, #3
 800c7d4:	687a      	ldr	r2, [r7, #4]
 800c7d6:	4413      	add	r3, r2
 800c7d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	2201      	movs	r2, #1
 800c7de:	705a      	strb	r2, [r3, #1]
 800c7e0:	e00e      	b.n	800c800 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c7e2:	78fb      	ldrb	r3, [r7, #3]
 800c7e4:	f003 0207 	and.w	r2, r3, #7
 800c7e8:	4613      	mov	r3, r2
 800c7ea:	009b      	lsls	r3, r3, #2
 800c7ec:	4413      	add	r3, r2
 800c7ee:	00db      	lsls	r3, r3, #3
 800c7f0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800c7f4:	687a      	ldr	r2, [r7, #4]
 800c7f6:	4413      	add	r3, r2
 800c7f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	2200      	movs	r2, #0
 800c804:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c806:	78fb      	ldrb	r3, [r7, #3]
 800c808:	f003 0307 	and.w	r3, r3, #7
 800c80c:	b2da      	uxtb	r2, r3
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800c818:	2b01      	cmp	r3, #1
 800c81a:	d101      	bne.n	800c820 <HAL_PCD_EP_ClrStall+0x82>
 800c81c:	2302      	movs	r3, #2
 800c81e:	e00e      	b.n	800c83e <HAL_PCD_EP_ClrStall+0xa0>
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	2201      	movs	r2, #1
 800c824:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	68f9      	ldr	r1, [r7, #12]
 800c82e:	4618      	mov	r0, r3
 800c830:	f005 fd58 	bl	80122e4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	2200      	movs	r2, #0
 800c838:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800c83c:	2300      	movs	r3, #0
}
 800c83e:	4618      	mov	r0, r3
 800c840:	3710      	adds	r7, #16
 800c842:	46bd      	mov	sp, r7
 800c844:	bd80      	pop	{r7, pc}

0800c846 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800c846:	b580      	push	{r7, lr}
 800c848:	b096      	sub	sp, #88	; 0x58
 800c84a:	af00      	add	r7, sp, #0
 800c84c:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800c84e:	e3a9      	b.n	800cfa4 <PCD_EP_ISR_Handler+0x75e>
  {
    wIstr = hpcd->Instance->ISTR;
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800c858:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800c85c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800c860:	b2db      	uxtb	r3, r3
 800c862:	f003 030f 	and.w	r3, r3, #15
 800c866:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

    if (epindex == 0U)
 800c86a:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800c86e:	2b00      	cmp	r3, #0
 800c870:	f040 8164 	bne.w	800cb3c <PCD_EP_ISR_Handler+0x2f6>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800c874:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800c878:	f003 0310 	and.w	r3, r3, #16
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d152      	bne.n	800c926 <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	881b      	ldrh	r3, [r3, #0]
 800c886:	b29b      	uxth	r3, r3
 800c888:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800c88c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c890:	81fb      	strh	r3, [r7, #14]
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	681a      	ldr	r2, [r3, #0]
 800c896:	89fb      	ldrh	r3, [r7, #14]
 800c898:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c89c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c8a0:	b29b      	uxth	r3, r3
 800c8a2:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	3328      	adds	r3, #40	; 0x28
 800c8a8:	64fb      	str	r3, [r7, #76]	; 0x4c

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c8b2:	b29b      	uxth	r3, r3
 800c8b4:	461a      	mov	r2, r3
 800c8b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c8b8:	781b      	ldrb	r3, [r3, #0]
 800c8ba:	00db      	lsls	r3, r3, #3
 800c8bc:	4413      	add	r3, r2
 800c8be:	3302      	adds	r3, #2
 800c8c0:	005b      	lsls	r3, r3, #1
 800c8c2:	687a      	ldr	r2, [r7, #4]
 800c8c4:	6812      	ldr	r2, [r2, #0]
 800c8c6:	4413      	add	r3, r2
 800c8c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c8cc:	881b      	ldrh	r3, [r3, #0]
 800c8ce:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c8d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c8d4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800c8d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c8d8:	695a      	ldr	r2, [r3, #20]
 800c8da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c8dc:	69db      	ldr	r3, [r3, #28]
 800c8de:	441a      	add	r2, r3
 800c8e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c8e2:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800c8e4:	2100      	movs	r1, #0
 800c8e6:	6878      	ldr	r0, [r7, #4]
 800c8e8:	f00a f9dd 	bl	8016ca6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800c8f2:	b2db      	uxtb	r3, r3
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	f000 8355 	beq.w	800cfa4 <PCD_EP_ISR_Handler+0x75e>
 800c8fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c8fc:	699b      	ldr	r3, [r3, #24]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	f040 8350 	bne.w	800cfa4 <PCD_EP_ISR_Handler+0x75e>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800c90a:	b2db      	uxtb	r3, r3
 800c90c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c910:	b2da      	uxtb	r2, r3
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	b292      	uxth	r2, r2
 800c918:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	2200      	movs	r2, #0
 800c920:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800c924:	e33e      	b.n	800cfa4 <PCD_EP_ISR_Handler+0x75e>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800c92c:	64fb      	str	r3, [r7, #76]	; 0x4c
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	881b      	ldrh	r3, [r3, #0]
 800c934:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800c938:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800c93c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c940:	2b00      	cmp	r3, #0
 800c942:	d034      	beq.n	800c9ae <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c94c:	b29b      	uxth	r3, r3
 800c94e:	461a      	mov	r2, r3
 800c950:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c952:	781b      	ldrb	r3, [r3, #0]
 800c954:	00db      	lsls	r3, r3, #3
 800c956:	4413      	add	r3, r2
 800c958:	3306      	adds	r3, #6
 800c95a:	005b      	lsls	r3, r3, #1
 800c95c:	687a      	ldr	r2, [r7, #4]
 800c95e:	6812      	ldr	r2, [r2, #0]
 800c960:	4413      	add	r3, r2
 800c962:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c966:	881b      	ldrh	r3, [r3, #0]
 800c968:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c96c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c96e:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	6818      	ldr	r0, [r3, #0]
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 800c97a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c97c:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800c97e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c980:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800c982:	b29b      	uxth	r3, r3
 800c984:	f005 fdd1 	bl	801252a <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	881b      	ldrh	r3, [r3, #0]
 800c98e:	b29a      	uxth	r2, r3
 800c990:	f640 738f 	movw	r3, #3983	; 0xf8f
 800c994:	4013      	ands	r3, r2
 800c996:	823b      	strh	r3, [r7, #16]
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	8a3a      	ldrh	r2, [r7, #16]
 800c99e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c9a2:	b292      	uxth	r2, r2
 800c9a4:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800c9a6:	6878      	ldr	r0, [r7, #4]
 800c9a8:	f00a f950 	bl	8016c4c <HAL_PCD_SetupStageCallback>
 800c9ac:	e2fa      	b.n	800cfa4 <PCD_EP_ISR_Handler+0x75e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800c9ae:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	f280 82f6 	bge.w	800cfa4 <PCD_EP_ISR_Handler+0x75e>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	881b      	ldrh	r3, [r3, #0]
 800c9be:	b29a      	uxth	r2, r3
 800c9c0:	f640 738f 	movw	r3, #3983	; 0xf8f
 800c9c4:	4013      	ands	r3, r2
 800c9c6:	83fb      	strh	r3, [r7, #30]
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	8bfa      	ldrh	r2, [r7, #30]
 800c9ce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c9d2:	b292      	uxth	r2, r2
 800c9d4:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c9de:	b29b      	uxth	r3, r3
 800c9e0:	461a      	mov	r2, r3
 800c9e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c9e4:	781b      	ldrb	r3, [r3, #0]
 800c9e6:	00db      	lsls	r3, r3, #3
 800c9e8:	4413      	add	r3, r2
 800c9ea:	3306      	adds	r3, #6
 800c9ec:	005b      	lsls	r3, r3, #1
 800c9ee:	687a      	ldr	r2, [r7, #4]
 800c9f0:	6812      	ldr	r2, [r2, #0]
 800c9f2:	4413      	add	r3, r2
 800c9f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c9f8:	881b      	ldrh	r3, [r3, #0]
 800c9fa:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c9fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca00:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800ca02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca04:	69db      	ldr	r3, [r3, #28]
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d019      	beq.n	800ca3e <PCD_EP_ISR_Handler+0x1f8>
 800ca0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca0c:	695b      	ldr	r3, [r3, #20]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d015      	beq.n	800ca3e <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	6818      	ldr	r0, [r3, #0]
 800ca16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca18:	6959      	ldr	r1, [r3, #20]
 800ca1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca1c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800ca1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca20:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800ca22:	b29b      	uxth	r3, r3
 800ca24:	f005 fd81 	bl	801252a <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800ca28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca2a:	695a      	ldr	r2, [r3, #20]
 800ca2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca2e:	69db      	ldr	r3, [r3, #28]
 800ca30:	441a      	add	r2, r3
 800ca32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca34:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800ca36:	2100      	movs	r1, #0
 800ca38:	6878      	ldr	r0, [r7, #4]
 800ca3a:	f00a f919 	bl	8016c70 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	881b      	ldrh	r3, [r3, #0]
 800ca44:	b29b      	uxth	r3, r3
 800ca46:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	f040 82aa 	bne.w	800cfa4 <PCD_EP_ISR_Handler+0x75e>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	61bb      	str	r3, [r7, #24]
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ca5e:	b29b      	uxth	r3, r3
 800ca60:	461a      	mov	r2, r3
 800ca62:	69bb      	ldr	r3, [r7, #24]
 800ca64:	4413      	add	r3, r2
 800ca66:	61bb      	str	r3, [r7, #24]
 800ca68:	69bb      	ldr	r3, [r7, #24]
 800ca6a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ca6e:	617b      	str	r3, [r7, #20]
 800ca70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca72:	691b      	ldr	r3, [r3, #16]
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d112      	bne.n	800ca9e <PCD_EP_ISR_Handler+0x258>
 800ca78:	697b      	ldr	r3, [r7, #20]
 800ca7a:	881b      	ldrh	r3, [r3, #0]
 800ca7c:	b29b      	uxth	r3, r3
 800ca7e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ca82:	b29a      	uxth	r2, r3
 800ca84:	697b      	ldr	r3, [r7, #20]
 800ca86:	801a      	strh	r2, [r3, #0]
 800ca88:	697b      	ldr	r3, [r7, #20]
 800ca8a:	881b      	ldrh	r3, [r3, #0]
 800ca8c:	b29b      	uxth	r3, r3
 800ca8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ca92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ca96:	b29a      	uxth	r2, r3
 800ca98:	697b      	ldr	r3, [r7, #20]
 800ca9a:	801a      	strh	r2, [r3, #0]
 800ca9c:	e02f      	b.n	800cafe <PCD_EP_ISR_Handler+0x2b8>
 800ca9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800caa0:	691b      	ldr	r3, [r3, #16]
 800caa2:	2b3e      	cmp	r3, #62	; 0x3e
 800caa4:	d813      	bhi.n	800cace <PCD_EP_ISR_Handler+0x288>
 800caa6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800caa8:	691b      	ldr	r3, [r3, #16]
 800caaa:	085b      	lsrs	r3, r3, #1
 800caac:	647b      	str	r3, [r7, #68]	; 0x44
 800caae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cab0:	691b      	ldr	r3, [r3, #16]
 800cab2:	f003 0301 	and.w	r3, r3, #1
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d002      	beq.n	800cac0 <PCD_EP_ISR_Handler+0x27a>
 800caba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cabc:	3301      	adds	r3, #1
 800cabe:	647b      	str	r3, [r7, #68]	; 0x44
 800cac0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cac2:	b29b      	uxth	r3, r3
 800cac4:	029b      	lsls	r3, r3, #10
 800cac6:	b29a      	uxth	r2, r3
 800cac8:	697b      	ldr	r3, [r7, #20]
 800caca:	801a      	strh	r2, [r3, #0]
 800cacc:	e017      	b.n	800cafe <PCD_EP_ISR_Handler+0x2b8>
 800cace:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cad0:	691b      	ldr	r3, [r3, #16]
 800cad2:	095b      	lsrs	r3, r3, #5
 800cad4:	647b      	str	r3, [r7, #68]	; 0x44
 800cad6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cad8:	691b      	ldr	r3, [r3, #16]
 800cada:	f003 031f 	and.w	r3, r3, #31
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d102      	bne.n	800cae8 <PCD_EP_ISR_Handler+0x2a2>
 800cae2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cae4:	3b01      	subs	r3, #1
 800cae6:	647b      	str	r3, [r7, #68]	; 0x44
 800cae8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800caea:	b29b      	uxth	r3, r3
 800caec:	029b      	lsls	r3, r3, #10
 800caee:	b29b      	uxth	r3, r3
 800caf0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800caf4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800caf8:	b29a      	uxth	r2, r3
 800cafa:	697b      	ldr	r3, [r7, #20]
 800cafc:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	881b      	ldrh	r3, [r3, #0]
 800cb04:	b29b      	uxth	r3, r3
 800cb06:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cb0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cb0e:	827b      	strh	r3, [r7, #18]
 800cb10:	8a7b      	ldrh	r3, [r7, #18]
 800cb12:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800cb16:	827b      	strh	r3, [r7, #18]
 800cb18:	8a7b      	ldrh	r3, [r7, #18]
 800cb1a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800cb1e:	827b      	strh	r3, [r7, #18]
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	681a      	ldr	r2, [r3, #0]
 800cb24:	8a7b      	ldrh	r3, [r7, #18]
 800cb26:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cb2a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cb2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cb32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cb36:	b29b      	uxth	r3, r3
 800cb38:	8013      	strh	r3, [r2, #0]
 800cb3a:	e233      	b.n	800cfa4 <PCD_EP_ISR_Handler+0x75e>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	461a      	mov	r2, r3
 800cb42:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800cb46:	009b      	lsls	r3, r3, #2
 800cb48:	4413      	add	r3, r2
 800cb4a:	881b      	ldrh	r3, [r3, #0]
 800cb4c:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800cb50:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	f280 80fc 	bge.w	800cd52 <PCD_EP_ISR_Handler+0x50c>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	461a      	mov	r2, r3
 800cb60:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800cb64:	009b      	lsls	r3, r3, #2
 800cb66:	4413      	add	r3, r2
 800cb68:	881b      	ldrh	r3, [r3, #0]
 800cb6a:	b29a      	uxth	r2, r3
 800cb6c:	f640 738f 	movw	r3, #3983	; 0xf8f
 800cb70:	4013      	ands	r3, r2
 800cb72:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	461a      	mov	r2, r3
 800cb7c:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800cb80:	009b      	lsls	r3, r3, #2
 800cb82:	4413      	add	r3, r2
 800cb84:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800cb88:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800cb8c:	b292      	uxth	r2, r2
 800cb8e:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800cb90:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 800cb94:	4613      	mov	r3, r2
 800cb96:	009b      	lsls	r3, r3, #2
 800cb98:	4413      	add	r3, r2
 800cb9a:	00db      	lsls	r3, r3, #3
 800cb9c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800cba0:	687a      	ldr	r2, [r7, #4]
 800cba2:	4413      	add	r3, r2
 800cba4:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800cba6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cba8:	7b1b      	ldrb	r3, [r3, #12]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d125      	bne.n	800cbfa <PCD_EP_ISR_Handler+0x3b4>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cbb6:	b29b      	uxth	r3, r3
 800cbb8:	461a      	mov	r2, r3
 800cbba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cbbc:	781b      	ldrb	r3, [r3, #0]
 800cbbe:	00db      	lsls	r3, r3, #3
 800cbc0:	4413      	add	r3, r2
 800cbc2:	3306      	adds	r3, #6
 800cbc4:	005b      	lsls	r3, r3, #1
 800cbc6:	687a      	ldr	r2, [r7, #4]
 800cbc8:	6812      	ldr	r2, [r2, #0]
 800cbca:	4413      	add	r3, r2
 800cbcc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cbd0:	881b      	ldrh	r3, [r3, #0]
 800cbd2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cbd6:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

          if (count != 0U)
 800cbda:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	f000 8092 	beq.w	800cd08 <PCD_EP_ISR_Handler+0x4c2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	6818      	ldr	r0, [r3, #0]
 800cbe8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cbea:	6959      	ldr	r1, [r3, #20]
 800cbec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cbee:	88da      	ldrh	r2, [r3, #6]
 800cbf0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800cbf4:	f005 fc99 	bl	801252a <USB_ReadPMA>
 800cbf8:	e086      	b.n	800cd08 <PCD_EP_ISR_Handler+0x4c2>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800cbfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cbfc:	78db      	ldrb	r3, [r3, #3]
 800cbfe:	2b02      	cmp	r3, #2
 800cc00:	d10a      	bne.n	800cc18 <PCD_EP_ISR_Handler+0x3d2>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800cc02:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800cc06:	461a      	mov	r2, r3
 800cc08:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800cc0a:	6878      	ldr	r0, [r7, #4]
 800cc0c:	f000 f9d8 	bl	800cfc0 <HAL_PCD_EP_DB_Receive>
 800cc10:	4603      	mov	r3, r0
 800cc12:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800cc16:	e077      	b.n	800cd08 <PCD_EP_ISR_Handler+0x4c2>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	461a      	mov	r2, r3
 800cc1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cc20:	781b      	ldrb	r3, [r3, #0]
 800cc22:	009b      	lsls	r3, r3, #2
 800cc24:	4413      	add	r3, r2
 800cc26:	881b      	ldrh	r3, [r3, #0]
 800cc28:	b29b      	uxth	r3, r3
 800cc2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cc2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cc32:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	461a      	mov	r2, r3
 800cc3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cc3e:	781b      	ldrb	r3, [r3, #0]
 800cc40:	009b      	lsls	r3, r3, #2
 800cc42:	441a      	add	r2, r3
 800cc44:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800cc48:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cc4c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cc50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cc54:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800cc58:	b29b      	uxth	r3, r3
 800cc5a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	461a      	mov	r2, r3
 800cc62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cc64:	781b      	ldrb	r3, [r3, #0]
 800cc66:	009b      	lsls	r3, r3, #2
 800cc68:	4413      	add	r3, r2
 800cc6a:	881b      	ldrh	r3, [r3, #0]
 800cc6c:	b29b      	uxth	r3, r3
 800cc6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d024      	beq.n	800ccc0 <PCD_EP_ISR_Handler+0x47a>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cc7e:	b29b      	uxth	r3, r3
 800cc80:	461a      	mov	r2, r3
 800cc82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cc84:	781b      	ldrb	r3, [r3, #0]
 800cc86:	00db      	lsls	r3, r3, #3
 800cc88:	4413      	add	r3, r2
 800cc8a:	3302      	adds	r3, #2
 800cc8c:	005b      	lsls	r3, r3, #1
 800cc8e:	687a      	ldr	r2, [r7, #4]
 800cc90:	6812      	ldr	r2, [r2, #0]
 800cc92:	4413      	add	r3, r2
 800cc94:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cc98:	881b      	ldrh	r3, [r3, #0]
 800cc9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cc9e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 800cca2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d02e      	beq.n	800cd08 <PCD_EP_ISR_Handler+0x4c2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	6818      	ldr	r0, [r3, #0]
 800ccae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ccb0:	6959      	ldr	r1, [r3, #20]
 800ccb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ccb4:	891a      	ldrh	r2, [r3, #8]
 800ccb6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800ccba:	f005 fc36 	bl	801252a <USB_ReadPMA>
 800ccbe:	e023      	b.n	800cd08 <PCD_EP_ISR_Handler+0x4c2>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ccc8:	b29b      	uxth	r3, r3
 800ccca:	461a      	mov	r2, r3
 800cccc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ccce:	781b      	ldrb	r3, [r3, #0]
 800ccd0:	00db      	lsls	r3, r3, #3
 800ccd2:	4413      	add	r3, r2
 800ccd4:	3306      	adds	r3, #6
 800ccd6:	005b      	lsls	r3, r3, #1
 800ccd8:	687a      	ldr	r2, [r7, #4]
 800ccda:	6812      	ldr	r2, [r2, #0]
 800ccdc:	4413      	add	r3, r2
 800ccde:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cce2:	881b      	ldrh	r3, [r3, #0]
 800cce4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cce8:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 800ccec:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d009      	beq.n	800cd08 <PCD_EP_ISR_Handler+0x4c2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	6818      	ldr	r0, [r3, #0]
 800ccf8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ccfa:	6959      	ldr	r1, [r3, #20]
 800ccfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ccfe:	895a      	ldrh	r2, [r3, #10]
 800cd00:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800cd04:	f005 fc11 	bl	801252a <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800cd08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cd0a:	69da      	ldr	r2, [r3, #28]
 800cd0c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800cd10:	441a      	add	r2, r3
 800cd12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cd14:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800cd16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cd18:	695a      	ldr	r2, [r3, #20]
 800cd1a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800cd1e:	441a      	add	r2, r3
 800cd20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cd22:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800cd24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cd26:	699b      	ldr	r3, [r3, #24]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d005      	beq.n	800cd38 <PCD_EP_ISR_Handler+0x4f2>
 800cd2c:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 800cd30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cd32:	691b      	ldr	r3, [r3, #16]
 800cd34:	429a      	cmp	r2, r3
 800cd36:	d206      	bcs.n	800cd46 <PCD_EP_ISR_Handler+0x500>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800cd38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cd3a:	781b      	ldrb	r3, [r3, #0]
 800cd3c:	4619      	mov	r1, r3
 800cd3e:	6878      	ldr	r0, [r7, #4]
 800cd40:	f009 ff96 	bl	8016c70 <HAL_PCD_DataOutStageCallback>
 800cd44:	e005      	b.n	800cd52 <PCD_EP_ISR_Handler+0x50c>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800cd4c:	4618      	mov	r0, r3
 800cd4e:	f003 ff42 	bl	8010bd6 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800cd52:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800cd56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	f000 8122 	beq.w	800cfa4 <PCD_EP_ISR_Handler+0x75e>
      {
        ep = &hpcd->IN_ep[epindex];
 800cd60:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800cd64:	1c5a      	adds	r2, r3, #1
 800cd66:	4613      	mov	r3, r2
 800cd68:	009b      	lsls	r3, r3, #2
 800cd6a:	4413      	add	r3, r2
 800cd6c:	00db      	lsls	r3, r3, #3
 800cd6e:	687a      	ldr	r2, [r7, #4]
 800cd70:	4413      	add	r3, r2
 800cd72:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	461a      	mov	r2, r3
 800cd7a:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800cd7e:	009b      	lsls	r3, r3, #2
 800cd80:	4413      	add	r3, r2
 800cd82:	881b      	ldrh	r3, [r3, #0]
 800cd84:	b29b      	uxth	r3, r3
 800cd86:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800cd8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cd8e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	461a      	mov	r2, r3
 800cd98:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800cd9c:	009b      	lsls	r3, r3, #2
 800cd9e:	441a      	add	r2, r3
 800cda0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800cda4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cda8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cdac:	b29b      	uxth	r3, r3
 800cdae:	8013      	strh	r3, [r2, #0]

        if (ep->type != EP_TYPE_BULK)
 800cdb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cdb2:	78db      	ldrb	r3, [r3, #3]
 800cdb4:	2b02      	cmp	r3, #2
 800cdb6:	f000 809d 	beq.w	800cef4 <PCD_EP_ISR_Handler+0x6ae>
        {
          ep->xfer_len = 0U;
 800cdba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cdbc:	2200      	movs	r2, #0
 800cdbe:	619a      	str	r2, [r3, #24]

          if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800cdc0:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800cdc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d046      	beq.n	800ce5a <PCD_EP_ISR_Handler+0x614>
          {
            PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800cdcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cdce:	785b      	ldrb	r3, [r3, #1]
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d126      	bne.n	800ce22 <PCD_EP_ISR_Handler+0x5dc>
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	627b      	str	r3, [r7, #36]	; 0x24
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cde2:	b29b      	uxth	r3, r3
 800cde4:	461a      	mov	r2, r3
 800cde6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cde8:	4413      	add	r3, r2
 800cdea:	627b      	str	r3, [r7, #36]	; 0x24
 800cdec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cdee:	781b      	ldrb	r3, [r3, #0]
 800cdf0:	011a      	lsls	r2, r3, #4
 800cdf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdf4:	4413      	add	r3, r2
 800cdf6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800cdfa:	623b      	str	r3, [r7, #32]
 800cdfc:	6a3b      	ldr	r3, [r7, #32]
 800cdfe:	881b      	ldrh	r3, [r3, #0]
 800ce00:	b29b      	uxth	r3, r3
 800ce02:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ce06:	b29a      	uxth	r2, r3
 800ce08:	6a3b      	ldr	r3, [r7, #32]
 800ce0a:	801a      	strh	r2, [r3, #0]
 800ce0c:	6a3b      	ldr	r3, [r7, #32]
 800ce0e:	881b      	ldrh	r3, [r3, #0]
 800ce10:	b29b      	uxth	r3, r3
 800ce12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ce16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ce1a:	b29a      	uxth	r2, r3
 800ce1c:	6a3b      	ldr	r3, [r7, #32]
 800ce1e:	801a      	strh	r2, [r3, #0]
 800ce20:	e061      	b.n	800cee6 <PCD_EP_ISR_Handler+0x6a0>
 800ce22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ce24:	785b      	ldrb	r3, [r3, #1]
 800ce26:	2b01      	cmp	r3, #1
 800ce28:	d15d      	bne.n	800cee6 <PCD_EP_ISR_Handler+0x6a0>
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ce38:	b29b      	uxth	r3, r3
 800ce3a:	461a      	mov	r2, r3
 800ce3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce3e:	4413      	add	r3, r2
 800ce40:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ce42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ce44:	781b      	ldrb	r3, [r3, #0]
 800ce46:	011a      	lsls	r2, r3, #4
 800ce48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce4a:	4413      	add	r3, r2
 800ce4c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800ce50:	62bb      	str	r3, [r7, #40]	; 0x28
 800ce52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce54:	2200      	movs	r2, #0
 800ce56:	801a      	strh	r2, [r3, #0]
 800ce58:	e045      	b.n	800cee6 <PCD_EP_ISR_Handler+0x6a0>
          }
          else
          {
            PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ce60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ce62:	785b      	ldrb	r3, [r3, #1]
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d126      	bne.n	800ceb6 <PCD_EP_ISR_Handler+0x670>
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	637b      	str	r3, [r7, #52]	; 0x34
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ce76:	b29b      	uxth	r3, r3
 800ce78:	461a      	mov	r2, r3
 800ce7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce7c:	4413      	add	r3, r2
 800ce7e:	637b      	str	r3, [r7, #52]	; 0x34
 800ce80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ce82:	781b      	ldrb	r3, [r3, #0]
 800ce84:	011a      	lsls	r2, r3, #4
 800ce86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce88:	4413      	add	r3, r2
 800ce8a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ce8e:	633b      	str	r3, [r7, #48]	; 0x30
 800ce90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce92:	881b      	ldrh	r3, [r3, #0]
 800ce94:	b29b      	uxth	r3, r3
 800ce96:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ce9a:	b29a      	uxth	r2, r3
 800ce9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce9e:	801a      	strh	r2, [r3, #0]
 800cea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cea2:	881b      	ldrh	r3, [r3, #0]
 800cea4:	b29b      	uxth	r3, r3
 800cea6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ceaa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ceae:	b29a      	uxth	r2, r3
 800ceb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ceb2:	801a      	strh	r2, [r3, #0]
 800ceb4:	e017      	b.n	800cee6 <PCD_EP_ISR_Handler+0x6a0>
 800ceb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ceb8:	785b      	ldrb	r3, [r3, #1]
 800ceba:	2b01      	cmp	r3, #1
 800cebc:	d113      	bne.n	800cee6 <PCD_EP_ISR_Handler+0x6a0>
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cec6:	b29b      	uxth	r3, r3
 800cec8:	461a      	mov	r2, r3
 800ceca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cecc:	4413      	add	r3, r2
 800cece:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ced0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ced2:	781b      	ldrb	r3, [r3, #0]
 800ced4:	011a      	lsls	r2, r3, #4
 800ced6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ced8:	4413      	add	r3, r2
 800ceda:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800cede:	63bb      	str	r3, [r7, #56]	; 0x38
 800cee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cee2:	2200      	movs	r2, #0
 800cee4:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800cee6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cee8:	781b      	ldrb	r3, [r3, #0]
 800ceea:	4619      	mov	r1, r3
 800ceec:	6878      	ldr	r0, [r7, #4]
 800ceee:	f009 feda 	bl	8016ca6 <HAL_PCD_DataInStageCallback>
 800cef2:	e057      	b.n	800cfa4 <PCD_EP_ISR_Handler+0x75e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        /* Manage Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U))
 800cef4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cef6:	78db      	ldrb	r3, [r3, #3]
 800cef8:	2b02      	cmp	r3, #2
 800cefa:	d14c      	bne.n	800cf96 <PCD_EP_ISR_Handler+0x750>
 800cefc:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800cf00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d146      	bne.n	800cf96 <PCD_EP_ISR_Handler+0x750>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cf10:	b29b      	uxth	r3, r3
 800cf12:	461a      	mov	r2, r3
 800cf14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cf16:	781b      	ldrb	r3, [r3, #0]
 800cf18:	00db      	lsls	r3, r3, #3
 800cf1a:	4413      	add	r3, r2
 800cf1c:	3302      	adds	r3, #2
 800cf1e:	005b      	lsls	r3, r3, #1
 800cf20:	687a      	ldr	r2, [r7, #4]
 800cf22:	6812      	ldr	r2, [r2, #0]
 800cf24:	4413      	add	r3, r2
 800cf26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cf2a:	881b      	ldrh	r3, [r3, #0]
 800cf2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cf30:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

          if (ep->xfer_len > TxByteNbre)
 800cf34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cf36:	699a      	ldr	r2, [r3, #24]
 800cf38:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800cf3c:	429a      	cmp	r2, r3
 800cf3e:	d907      	bls.n	800cf50 <PCD_EP_ISR_Handler+0x70a>
          {
            ep->xfer_len -= TxByteNbre;
 800cf40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cf42:	699a      	ldr	r2, [r3, #24]
 800cf44:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800cf48:	1ad2      	subs	r2, r2, r3
 800cf4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cf4c:	619a      	str	r2, [r3, #24]
 800cf4e:	e002      	b.n	800cf56 <PCD_EP_ISR_Handler+0x710>
          }
          else
          {
            ep->xfer_len = 0U;
 800cf50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cf52:	2200      	movs	r2, #0
 800cf54:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 800cf56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cf58:	699b      	ldr	r3, [r3, #24]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d106      	bne.n	800cf6c <PCD_EP_ISR_Handler+0x726>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800cf5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cf60:	781b      	ldrb	r3, [r3, #0]
 800cf62:	4619      	mov	r1, r3
 800cf64:	6878      	ldr	r0, [r7, #4]
 800cf66:	f009 fe9e 	bl	8016ca6 <HAL_PCD_DataInStageCallback>
 800cf6a:	e01b      	b.n	800cfa4 <PCD_EP_ISR_Handler+0x75e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 800cf6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cf6e:	695a      	ldr	r2, [r3, #20]
 800cf70:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800cf74:	441a      	add	r2, r3
 800cf76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cf78:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 800cf7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cf7c:	69da      	ldr	r2, [r3, #28]
 800cf7e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800cf82:	441a      	add	r2, r3
 800cf84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cf86:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800cf8e:	4618      	mov	r0, r3
 800cf90:	f003 fe21 	bl	8010bd6 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 800cf94:	e006      	b.n	800cfa4 <PCD_EP_ISR_Handler+0x75e>
          }
        }
        /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800cf96:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800cf9a:	461a      	mov	r2, r3
 800cf9c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800cf9e:	6878      	ldr	r0, [r7, #4]
 800cfa0:	f000 f91b 	bl	800d1da <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800cfac:	b29b      	uxth	r3, r3
 800cfae:	b21b      	sxth	r3, r3
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	f6ff ac4d 	blt.w	800c850 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800cfb6:	2300      	movs	r3, #0
}
 800cfb8:	4618      	mov	r0, r3
 800cfba:	3758      	adds	r7, #88	; 0x58
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	bd80      	pop	{r7, pc}

0800cfc0 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800cfc0:	b580      	push	{r7, lr}
 800cfc2:	b088      	sub	sp, #32
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	60f8      	str	r0, [r7, #12]
 800cfc8:	60b9      	str	r1, [r7, #8]
 800cfca:	4613      	mov	r3, r2
 800cfcc:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800cfce:	88fb      	ldrh	r3, [r7, #6]
 800cfd0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d07e      	beq.n	800d0d6 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cfe0:	b29b      	uxth	r3, r3
 800cfe2:	461a      	mov	r2, r3
 800cfe4:	68bb      	ldr	r3, [r7, #8]
 800cfe6:	781b      	ldrb	r3, [r3, #0]
 800cfe8:	00db      	lsls	r3, r3, #3
 800cfea:	4413      	add	r3, r2
 800cfec:	3302      	adds	r3, #2
 800cfee:	005b      	lsls	r3, r3, #1
 800cff0:	68fa      	ldr	r2, [r7, #12]
 800cff2:	6812      	ldr	r2, [r2, #0]
 800cff4:	4413      	add	r3, r2
 800cff6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cffa:	881b      	ldrh	r3, [r3, #0]
 800cffc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d000:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800d002:	68bb      	ldr	r3, [r7, #8]
 800d004:	699a      	ldr	r2, [r3, #24]
 800d006:	8b7b      	ldrh	r3, [r7, #26]
 800d008:	429a      	cmp	r2, r3
 800d00a:	d306      	bcc.n	800d01a <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800d00c:	68bb      	ldr	r3, [r7, #8]
 800d00e:	699a      	ldr	r2, [r3, #24]
 800d010:	8b7b      	ldrh	r3, [r7, #26]
 800d012:	1ad2      	subs	r2, r2, r3
 800d014:	68bb      	ldr	r3, [r7, #8]
 800d016:	619a      	str	r2, [r3, #24]
 800d018:	e002      	b.n	800d020 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800d01a:	68bb      	ldr	r3, [r7, #8]
 800d01c:	2200      	movs	r2, #0
 800d01e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800d020:	68bb      	ldr	r3, [r7, #8]
 800d022:	699b      	ldr	r3, [r3, #24]
 800d024:	2b00      	cmp	r3, #0
 800d026:	d123      	bne.n	800d070 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	461a      	mov	r2, r3
 800d02e:	68bb      	ldr	r3, [r7, #8]
 800d030:	781b      	ldrb	r3, [r3, #0]
 800d032:	009b      	lsls	r3, r3, #2
 800d034:	4413      	add	r3, r2
 800d036:	881b      	ldrh	r3, [r3, #0]
 800d038:	b29b      	uxth	r3, r3
 800d03a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d03e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d042:	833b      	strh	r3, [r7, #24]
 800d044:	8b3b      	ldrh	r3, [r7, #24]
 800d046:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800d04a:	833b      	strh	r3, [r7, #24]
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	461a      	mov	r2, r3
 800d052:	68bb      	ldr	r3, [r7, #8]
 800d054:	781b      	ldrb	r3, [r3, #0]
 800d056:	009b      	lsls	r3, r3, #2
 800d058:	441a      	add	r2, r3
 800d05a:	8b3b      	ldrh	r3, [r7, #24]
 800d05c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d060:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d064:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d068:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d06c:	b29b      	uxth	r3, r3
 800d06e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800d070:	88fb      	ldrh	r3, [r7, #6]
 800d072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d076:	2b00      	cmp	r3, #0
 800d078:	d01f      	beq.n	800d0ba <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	461a      	mov	r2, r3
 800d080:	68bb      	ldr	r3, [r7, #8]
 800d082:	781b      	ldrb	r3, [r3, #0]
 800d084:	009b      	lsls	r3, r3, #2
 800d086:	4413      	add	r3, r2
 800d088:	881b      	ldrh	r3, [r3, #0]
 800d08a:	b29b      	uxth	r3, r3
 800d08c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d090:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d094:	82fb      	strh	r3, [r7, #22]
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	461a      	mov	r2, r3
 800d09c:	68bb      	ldr	r3, [r7, #8]
 800d09e:	781b      	ldrb	r3, [r3, #0]
 800d0a0:	009b      	lsls	r3, r3, #2
 800d0a2:	441a      	add	r2, r3
 800d0a4:	8afb      	ldrh	r3, [r7, #22]
 800d0a6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d0aa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d0ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d0b2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800d0b6:	b29b      	uxth	r3, r3
 800d0b8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800d0ba:	8b7b      	ldrh	r3, [r7, #26]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	f000 8087 	beq.w	800d1d0 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	6818      	ldr	r0, [r3, #0]
 800d0c6:	68bb      	ldr	r3, [r7, #8]
 800d0c8:	6959      	ldr	r1, [r3, #20]
 800d0ca:	68bb      	ldr	r3, [r7, #8]
 800d0cc:	891a      	ldrh	r2, [r3, #8]
 800d0ce:	8b7b      	ldrh	r3, [r7, #26]
 800d0d0:	f005 fa2b 	bl	801252a <USB_ReadPMA>
 800d0d4:	e07c      	b.n	800d1d0 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d0de:	b29b      	uxth	r3, r3
 800d0e0:	461a      	mov	r2, r3
 800d0e2:	68bb      	ldr	r3, [r7, #8]
 800d0e4:	781b      	ldrb	r3, [r3, #0]
 800d0e6:	00db      	lsls	r3, r3, #3
 800d0e8:	4413      	add	r3, r2
 800d0ea:	3306      	adds	r3, #6
 800d0ec:	005b      	lsls	r3, r3, #1
 800d0ee:	68fa      	ldr	r2, [r7, #12]
 800d0f0:	6812      	ldr	r2, [r2, #0]
 800d0f2:	4413      	add	r3, r2
 800d0f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d0f8:	881b      	ldrh	r3, [r3, #0]
 800d0fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d0fe:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800d100:	68bb      	ldr	r3, [r7, #8]
 800d102:	699a      	ldr	r2, [r3, #24]
 800d104:	8b7b      	ldrh	r3, [r7, #26]
 800d106:	429a      	cmp	r2, r3
 800d108:	d306      	bcc.n	800d118 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 800d10a:	68bb      	ldr	r3, [r7, #8]
 800d10c:	699a      	ldr	r2, [r3, #24]
 800d10e:	8b7b      	ldrh	r3, [r7, #26]
 800d110:	1ad2      	subs	r2, r2, r3
 800d112:	68bb      	ldr	r3, [r7, #8]
 800d114:	619a      	str	r2, [r3, #24]
 800d116:	e002      	b.n	800d11e <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 800d118:	68bb      	ldr	r3, [r7, #8]
 800d11a:	2200      	movs	r2, #0
 800d11c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800d11e:	68bb      	ldr	r3, [r7, #8]
 800d120:	699b      	ldr	r3, [r3, #24]
 800d122:	2b00      	cmp	r3, #0
 800d124:	d123      	bne.n	800d16e <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	461a      	mov	r2, r3
 800d12c:	68bb      	ldr	r3, [r7, #8]
 800d12e:	781b      	ldrb	r3, [r3, #0]
 800d130:	009b      	lsls	r3, r3, #2
 800d132:	4413      	add	r3, r2
 800d134:	881b      	ldrh	r3, [r3, #0]
 800d136:	b29b      	uxth	r3, r3
 800d138:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d13c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d140:	83fb      	strh	r3, [r7, #30]
 800d142:	8bfb      	ldrh	r3, [r7, #30]
 800d144:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800d148:	83fb      	strh	r3, [r7, #30]
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	461a      	mov	r2, r3
 800d150:	68bb      	ldr	r3, [r7, #8]
 800d152:	781b      	ldrb	r3, [r3, #0]
 800d154:	009b      	lsls	r3, r3, #2
 800d156:	441a      	add	r2, r3
 800d158:	8bfb      	ldrh	r3, [r7, #30]
 800d15a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d15e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d162:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d166:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d16a:	b29b      	uxth	r3, r3
 800d16c:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800d16e:	88fb      	ldrh	r3, [r7, #6]
 800d170:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d174:	2b00      	cmp	r3, #0
 800d176:	d11f      	bne.n	800d1b8 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	461a      	mov	r2, r3
 800d17e:	68bb      	ldr	r3, [r7, #8]
 800d180:	781b      	ldrb	r3, [r3, #0]
 800d182:	009b      	lsls	r3, r3, #2
 800d184:	4413      	add	r3, r2
 800d186:	881b      	ldrh	r3, [r3, #0]
 800d188:	b29b      	uxth	r3, r3
 800d18a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d18e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d192:	83bb      	strh	r3, [r7, #28]
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	461a      	mov	r2, r3
 800d19a:	68bb      	ldr	r3, [r7, #8]
 800d19c:	781b      	ldrb	r3, [r3, #0]
 800d19e:	009b      	lsls	r3, r3, #2
 800d1a0:	441a      	add	r2, r3
 800d1a2:	8bbb      	ldrh	r3, [r7, #28]
 800d1a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d1a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d1ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d1b0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800d1b4:	b29b      	uxth	r3, r3
 800d1b6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800d1b8:	8b7b      	ldrh	r3, [r7, #26]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d008      	beq.n	800d1d0 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	6818      	ldr	r0, [r3, #0]
 800d1c2:	68bb      	ldr	r3, [r7, #8]
 800d1c4:	6959      	ldr	r1, [r3, #20]
 800d1c6:	68bb      	ldr	r3, [r7, #8]
 800d1c8:	895a      	ldrh	r2, [r3, #10]
 800d1ca:	8b7b      	ldrh	r3, [r7, #26]
 800d1cc:	f005 f9ad 	bl	801252a <USB_ReadPMA>
    }
  }

  return count;
 800d1d0:	8b7b      	ldrh	r3, [r7, #26]
}
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	3720      	adds	r7, #32
 800d1d6:	46bd      	mov	sp, r7
 800d1d8:	bd80      	pop	{r7, pc}

0800d1da <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800d1da:	b580      	push	{r7, lr}
 800d1dc:	b0a2      	sub	sp, #136	; 0x88
 800d1de:	af00      	add	r7, sp, #0
 800d1e0:	60f8      	str	r0, [r7, #12]
 800d1e2:	60b9      	str	r1, [r7, #8]
 800d1e4:	4613      	mov	r3, r2
 800d1e6:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800d1e8:	88fb      	ldrh	r3, [r7, #6]
 800d1ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	f000 81c7 	beq.w	800d582 <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d1fc:	b29b      	uxth	r3, r3
 800d1fe:	461a      	mov	r2, r3
 800d200:	68bb      	ldr	r3, [r7, #8]
 800d202:	781b      	ldrb	r3, [r3, #0]
 800d204:	00db      	lsls	r3, r3, #3
 800d206:	4413      	add	r3, r2
 800d208:	3302      	adds	r3, #2
 800d20a:	005b      	lsls	r3, r3, #1
 800d20c:	68fa      	ldr	r2, [r7, #12]
 800d20e:	6812      	ldr	r2, [r2, #0]
 800d210:	4413      	add	r3, r2
 800d212:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d216:	881b      	ldrh	r3, [r3, #0]
 800d218:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d21c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 800d220:	68bb      	ldr	r3, [r7, #8]
 800d222:	699a      	ldr	r2, [r3, #24]
 800d224:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800d228:	429a      	cmp	r2, r3
 800d22a:	d907      	bls.n	800d23c <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 800d22c:	68bb      	ldr	r3, [r7, #8]
 800d22e:	699a      	ldr	r2, [r3, #24]
 800d230:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800d234:	1ad2      	subs	r2, r2, r3
 800d236:	68bb      	ldr	r3, [r7, #8]
 800d238:	619a      	str	r2, [r3, #24]
 800d23a:	e002      	b.n	800d242 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 800d23c:	68bb      	ldr	r3, [r7, #8]
 800d23e:	2200      	movs	r2, #0
 800d240:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800d242:	68bb      	ldr	r3, [r7, #8]
 800d244:	699b      	ldr	r3, [r3, #24]
 800d246:	2b00      	cmp	r3, #0
 800d248:	f040 80b9 	bne.w	800d3be <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d24c:	68bb      	ldr	r3, [r7, #8]
 800d24e:	785b      	ldrb	r3, [r3, #1]
 800d250:	2b00      	cmp	r3, #0
 800d252:	d126      	bne.n	800d2a2 <HAL_PCD_EP_DB_Transmit+0xc8>
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	62bb      	str	r3, [r7, #40]	; 0x28
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d262:	b29b      	uxth	r3, r3
 800d264:	461a      	mov	r2, r3
 800d266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d268:	4413      	add	r3, r2
 800d26a:	62bb      	str	r3, [r7, #40]	; 0x28
 800d26c:	68bb      	ldr	r3, [r7, #8]
 800d26e:	781b      	ldrb	r3, [r3, #0]
 800d270:	011a      	lsls	r2, r3, #4
 800d272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d274:	4413      	add	r3, r2
 800d276:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800d27a:	627b      	str	r3, [r7, #36]	; 0x24
 800d27c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d27e:	881b      	ldrh	r3, [r3, #0]
 800d280:	b29b      	uxth	r3, r3
 800d282:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800d286:	b29a      	uxth	r2, r3
 800d288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d28a:	801a      	strh	r2, [r3, #0]
 800d28c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d28e:	881b      	ldrh	r3, [r3, #0]
 800d290:	b29b      	uxth	r3, r3
 800d292:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d296:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d29a:	b29a      	uxth	r2, r3
 800d29c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d29e:	801a      	strh	r2, [r3, #0]
 800d2a0:	e01a      	b.n	800d2d8 <HAL_PCD_EP_DB_Transmit+0xfe>
 800d2a2:	68bb      	ldr	r3, [r7, #8]
 800d2a4:	785b      	ldrb	r3, [r3, #1]
 800d2a6:	2b01      	cmp	r3, #1
 800d2a8:	d116      	bne.n	800d2d8 <HAL_PCD_EP_DB_Transmit+0xfe>
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	633b      	str	r3, [r7, #48]	; 0x30
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d2b8:	b29b      	uxth	r3, r3
 800d2ba:	461a      	mov	r2, r3
 800d2bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2be:	4413      	add	r3, r2
 800d2c0:	633b      	str	r3, [r7, #48]	; 0x30
 800d2c2:	68bb      	ldr	r3, [r7, #8]
 800d2c4:	781b      	ldrb	r3, [r3, #0]
 800d2c6:	011a      	lsls	r2, r3, #4
 800d2c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2ca:	4413      	add	r3, r2
 800d2cc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800d2d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d2d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2d4:	2200      	movs	r2, #0
 800d2d6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	623b      	str	r3, [r7, #32]
 800d2de:	68bb      	ldr	r3, [r7, #8]
 800d2e0:	785b      	ldrb	r3, [r3, #1]
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d126      	bne.n	800d334 <HAL_PCD_EP_DB_Transmit+0x15a>
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	61bb      	str	r3, [r7, #24]
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d2f4:	b29b      	uxth	r3, r3
 800d2f6:	461a      	mov	r2, r3
 800d2f8:	69bb      	ldr	r3, [r7, #24]
 800d2fa:	4413      	add	r3, r2
 800d2fc:	61bb      	str	r3, [r7, #24]
 800d2fe:	68bb      	ldr	r3, [r7, #8]
 800d300:	781b      	ldrb	r3, [r3, #0]
 800d302:	011a      	lsls	r2, r3, #4
 800d304:	69bb      	ldr	r3, [r7, #24]
 800d306:	4413      	add	r3, r2
 800d308:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800d30c:	617b      	str	r3, [r7, #20]
 800d30e:	697b      	ldr	r3, [r7, #20]
 800d310:	881b      	ldrh	r3, [r3, #0]
 800d312:	b29b      	uxth	r3, r3
 800d314:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800d318:	b29a      	uxth	r2, r3
 800d31a:	697b      	ldr	r3, [r7, #20]
 800d31c:	801a      	strh	r2, [r3, #0]
 800d31e:	697b      	ldr	r3, [r7, #20]
 800d320:	881b      	ldrh	r3, [r3, #0]
 800d322:	b29b      	uxth	r3, r3
 800d324:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d328:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d32c:	b29a      	uxth	r2, r3
 800d32e:	697b      	ldr	r3, [r7, #20]
 800d330:	801a      	strh	r2, [r3, #0]
 800d332:	e017      	b.n	800d364 <HAL_PCD_EP_DB_Transmit+0x18a>
 800d334:	68bb      	ldr	r3, [r7, #8]
 800d336:	785b      	ldrb	r3, [r3, #1]
 800d338:	2b01      	cmp	r3, #1
 800d33a:	d113      	bne.n	800d364 <HAL_PCD_EP_DB_Transmit+0x18a>
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d344:	b29b      	uxth	r3, r3
 800d346:	461a      	mov	r2, r3
 800d348:	6a3b      	ldr	r3, [r7, #32]
 800d34a:	4413      	add	r3, r2
 800d34c:	623b      	str	r3, [r7, #32]
 800d34e:	68bb      	ldr	r3, [r7, #8]
 800d350:	781b      	ldrb	r3, [r3, #0]
 800d352:	011a      	lsls	r2, r3, #4
 800d354:	6a3b      	ldr	r3, [r7, #32]
 800d356:	4413      	add	r3, r2
 800d358:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800d35c:	61fb      	str	r3, [r7, #28]
 800d35e:	69fb      	ldr	r3, [r7, #28]
 800d360:	2200      	movs	r2, #0
 800d362:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d364:	68bb      	ldr	r3, [r7, #8]
 800d366:	781b      	ldrb	r3, [r3, #0]
 800d368:	4619      	mov	r1, r3
 800d36a:	68f8      	ldr	r0, [r7, #12]
 800d36c:	f009 fc9b 	bl	8016ca6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800d370:	88fb      	ldrh	r3, [r7, #6]
 800d372:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d376:	2b00      	cmp	r3, #0
 800d378:	f000 82d4 	beq.w	800d924 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	461a      	mov	r2, r3
 800d382:	68bb      	ldr	r3, [r7, #8]
 800d384:	781b      	ldrb	r3, [r3, #0]
 800d386:	009b      	lsls	r3, r3, #2
 800d388:	4413      	add	r3, r2
 800d38a:	881b      	ldrh	r3, [r3, #0]
 800d38c:	b29b      	uxth	r3, r3
 800d38e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d396:	827b      	strh	r3, [r7, #18]
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	461a      	mov	r2, r3
 800d39e:	68bb      	ldr	r3, [r7, #8]
 800d3a0:	781b      	ldrb	r3, [r3, #0]
 800d3a2:	009b      	lsls	r3, r3, #2
 800d3a4:	441a      	add	r2, r3
 800d3a6:	8a7b      	ldrh	r3, [r7, #18]
 800d3a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d3ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d3b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800d3b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d3b8:	b29b      	uxth	r3, r3
 800d3ba:	8013      	strh	r3, [r2, #0]
 800d3bc:	e2b2      	b.n	800d924 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800d3be:	88fb      	ldrh	r3, [r7, #6]
 800d3c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d021      	beq.n	800d40c <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	461a      	mov	r2, r3
 800d3ce:	68bb      	ldr	r3, [r7, #8]
 800d3d0:	781b      	ldrb	r3, [r3, #0]
 800d3d2:	009b      	lsls	r3, r3, #2
 800d3d4:	4413      	add	r3, r2
 800d3d6:	881b      	ldrh	r3, [r3, #0]
 800d3d8:	b29b      	uxth	r3, r3
 800d3da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d3de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d3e2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	461a      	mov	r2, r3
 800d3ec:	68bb      	ldr	r3, [r7, #8]
 800d3ee:	781b      	ldrb	r3, [r3, #0]
 800d3f0:	009b      	lsls	r3, r3, #2
 800d3f2:	441a      	add	r2, r3
 800d3f4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800d3f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d3fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d400:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800d404:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d408:	b29b      	uxth	r3, r3
 800d40a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800d40c:	68bb      	ldr	r3, [r7, #8]
 800d40e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800d412:	2b01      	cmp	r3, #1
 800d414:	f040 8286 	bne.w	800d924 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 800d418:	68bb      	ldr	r3, [r7, #8]
 800d41a:	695a      	ldr	r2, [r3, #20]
 800d41c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800d420:	441a      	add	r2, r3
 800d422:	68bb      	ldr	r3, [r7, #8]
 800d424:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800d426:	68bb      	ldr	r3, [r7, #8]
 800d428:	69da      	ldr	r2, [r3, #28]
 800d42a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800d42e:	441a      	add	r2, r3
 800d430:	68bb      	ldr	r3, [r7, #8]
 800d432:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800d434:	68bb      	ldr	r3, [r7, #8]
 800d436:	6a1a      	ldr	r2, [r3, #32]
 800d438:	68bb      	ldr	r3, [r7, #8]
 800d43a:	691b      	ldr	r3, [r3, #16]
 800d43c:	429a      	cmp	r2, r3
 800d43e:	d309      	bcc.n	800d454 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 800d440:	68bb      	ldr	r3, [r7, #8]
 800d442:	691b      	ldr	r3, [r3, #16]
 800d444:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 800d446:	68bb      	ldr	r3, [r7, #8]
 800d448:	6a1a      	ldr	r2, [r3, #32]
 800d44a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d44c:	1ad2      	subs	r2, r2, r3
 800d44e:	68bb      	ldr	r3, [r7, #8]
 800d450:	621a      	str	r2, [r3, #32]
 800d452:	e015      	b.n	800d480 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 800d454:	68bb      	ldr	r3, [r7, #8]
 800d456:	6a1b      	ldr	r3, [r3, #32]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d107      	bne.n	800d46c <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 800d45c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800d460:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800d462:	68bb      	ldr	r3, [r7, #8]
 800d464:	2200      	movs	r2, #0
 800d466:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800d46a:	e009      	b.n	800d480 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800d46c:	68bb      	ldr	r3, [r7, #8]
 800d46e:	2200      	movs	r2, #0
 800d470:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 800d474:	68bb      	ldr	r3, [r7, #8]
 800d476:	6a1b      	ldr	r3, [r3, #32]
 800d478:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800d47a:	68bb      	ldr	r3, [r7, #8]
 800d47c:	2200      	movs	r2, #0
 800d47e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800d480:	68bb      	ldr	r3, [r7, #8]
 800d482:	785b      	ldrb	r3, [r3, #1]
 800d484:	2b00      	cmp	r3, #0
 800d486:	d155      	bne.n	800d534 <HAL_PCD_EP_DB_Transmit+0x35a>
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	63bb      	str	r3, [r7, #56]	; 0x38
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d496:	b29b      	uxth	r3, r3
 800d498:	461a      	mov	r2, r3
 800d49a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d49c:	4413      	add	r3, r2
 800d49e:	63bb      	str	r3, [r7, #56]	; 0x38
 800d4a0:	68bb      	ldr	r3, [r7, #8]
 800d4a2:	781b      	ldrb	r3, [r3, #0]
 800d4a4:	011a      	lsls	r2, r3, #4
 800d4a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4a8:	4413      	add	r3, r2
 800d4aa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800d4ae:	637b      	str	r3, [r7, #52]	; 0x34
 800d4b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d112      	bne.n	800d4dc <HAL_PCD_EP_DB_Transmit+0x302>
 800d4b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d4b8:	881b      	ldrh	r3, [r3, #0]
 800d4ba:	b29b      	uxth	r3, r3
 800d4bc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800d4c0:	b29a      	uxth	r2, r3
 800d4c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d4c4:	801a      	strh	r2, [r3, #0]
 800d4c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d4c8:	881b      	ldrh	r3, [r3, #0]
 800d4ca:	b29b      	uxth	r3, r3
 800d4cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d4d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d4d4:	b29a      	uxth	r2, r3
 800d4d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d4d8:	801a      	strh	r2, [r3, #0]
 800d4da:	e047      	b.n	800d56c <HAL_PCD_EP_DB_Transmit+0x392>
 800d4dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d4de:	2b3e      	cmp	r3, #62	; 0x3e
 800d4e0:	d811      	bhi.n	800d506 <HAL_PCD_EP_DB_Transmit+0x32c>
 800d4e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d4e4:	085b      	lsrs	r3, r3, #1
 800d4e6:	64bb      	str	r3, [r7, #72]	; 0x48
 800d4e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d4ea:	f003 0301 	and.w	r3, r3, #1
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d002      	beq.n	800d4f8 <HAL_PCD_EP_DB_Transmit+0x31e>
 800d4f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d4f4:	3301      	adds	r3, #1
 800d4f6:	64bb      	str	r3, [r7, #72]	; 0x48
 800d4f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d4fa:	b29b      	uxth	r3, r3
 800d4fc:	029b      	lsls	r3, r3, #10
 800d4fe:	b29a      	uxth	r2, r3
 800d500:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d502:	801a      	strh	r2, [r3, #0]
 800d504:	e032      	b.n	800d56c <HAL_PCD_EP_DB_Transmit+0x392>
 800d506:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d508:	095b      	lsrs	r3, r3, #5
 800d50a:	64bb      	str	r3, [r7, #72]	; 0x48
 800d50c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d50e:	f003 031f 	and.w	r3, r3, #31
 800d512:	2b00      	cmp	r3, #0
 800d514:	d102      	bne.n	800d51c <HAL_PCD_EP_DB_Transmit+0x342>
 800d516:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d518:	3b01      	subs	r3, #1
 800d51a:	64bb      	str	r3, [r7, #72]	; 0x48
 800d51c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d51e:	b29b      	uxth	r3, r3
 800d520:	029b      	lsls	r3, r3, #10
 800d522:	b29b      	uxth	r3, r3
 800d524:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d528:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d52c:	b29a      	uxth	r2, r3
 800d52e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d530:	801a      	strh	r2, [r3, #0]
 800d532:	e01b      	b.n	800d56c <HAL_PCD_EP_DB_Transmit+0x392>
 800d534:	68bb      	ldr	r3, [r7, #8]
 800d536:	785b      	ldrb	r3, [r3, #1]
 800d538:	2b01      	cmp	r3, #1
 800d53a:	d117      	bne.n	800d56c <HAL_PCD_EP_DB_Transmit+0x392>
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	643b      	str	r3, [r7, #64]	; 0x40
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d54a:	b29b      	uxth	r3, r3
 800d54c:	461a      	mov	r2, r3
 800d54e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d550:	4413      	add	r3, r2
 800d552:	643b      	str	r3, [r7, #64]	; 0x40
 800d554:	68bb      	ldr	r3, [r7, #8]
 800d556:	781b      	ldrb	r3, [r3, #0]
 800d558:	011a      	lsls	r2, r3, #4
 800d55a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d55c:	4413      	add	r3, r2
 800d55e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800d562:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d564:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d566:	b29a      	uxth	r2, r3
 800d568:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d56a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	6818      	ldr	r0, [r3, #0]
 800d570:	68bb      	ldr	r3, [r7, #8]
 800d572:	6959      	ldr	r1, [r3, #20]
 800d574:	68bb      	ldr	r3, [r7, #8]
 800d576:	891a      	ldrh	r2, [r3, #8]
 800d578:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d57a:	b29b      	uxth	r3, r3
 800d57c:	f004 ff8f 	bl	801249e <USB_WritePMA>
 800d580:	e1d0      	b.n	800d924 <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d58a:	b29b      	uxth	r3, r3
 800d58c:	461a      	mov	r2, r3
 800d58e:	68bb      	ldr	r3, [r7, #8]
 800d590:	781b      	ldrb	r3, [r3, #0]
 800d592:	00db      	lsls	r3, r3, #3
 800d594:	4413      	add	r3, r2
 800d596:	3306      	adds	r3, #6
 800d598:	005b      	lsls	r3, r3, #1
 800d59a:	68fa      	ldr	r2, [r7, #12]
 800d59c:	6812      	ldr	r2, [r2, #0]
 800d59e:	4413      	add	r3, r2
 800d5a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d5a4:	881b      	ldrh	r3, [r3, #0]
 800d5a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d5aa:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 800d5ae:	68bb      	ldr	r3, [r7, #8]
 800d5b0:	699a      	ldr	r2, [r3, #24]
 800d5b2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800d5b6:	429a      	cmp	r2, r3
 800d5b8:	d307      	bcc.n	800d5ca <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 800d5ba:	68bb      	ldr	r3, [r7, #8]
 800d5bc:	699a      	ldr	r2, [r3, #24]
 800d5be:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800d5c2:	1ad2      	subs	r2, r2, r3
 800d5c4:	68bb      	ldr	r3, [r7, #8]
 800d5c6:	619a      	str	r2, [r3, #24]
 800d5c8:	e002      	b.n	800d5d0 <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 800d5ca:	68bb      	ldr	r3, [r7, #8]
 800d5cc:	2200      	movs	r2, #0
 800d5ce:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800d5d0:	68bb      	ldr	r3, [r7, #8]
 800d5d2:	699b      	ldr	r3, [r3, #24]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	f040 80c4 	bne.w	800d762 <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d5da:	68bb      	ldr	r3, [r7, #8]
 800d5dc:	785b      	ldrb	r3, [r3, #1]
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d126      	bne.n	800d630 <HAL_PCD_EP_DB_Transmit+0x456>
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d5f0:	b29b      	uxth	r3, r3
 800d5f2:	461a      	mov	r2, r3
 800d5f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d5f6:	4413      	add	r3, r2
 800d5f8:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d5fa:	68bb      	ldr	r3, [r7, #8]
 800d5fc:	781b      	ldrb	r3, [r3, #0]
 800d5fe:	011a      	lsls	r2, r3, #4
 800d600:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d602:	4413      	add	r3, r2
 800d604:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800d608:	66bb      	str	r3, [r7, #104]	; 0x68
 800d60a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d60c:	881b      	ldrh	r3, [r3, #0]
 800d60e:	b29b      	uxth	r3, r3
 800d610:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800d614:	b29a      	uxth	r2, r3
 800d616:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d618:	801a      	strh	r2, [r3, #0]
 800d61a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d61c:	881b      	ldrh	r3, [r3, #0]
 800d61e:	b29b      	uxth	r3, r3
 800d620:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d624:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d628:	b29a      	uxth	r2, r3
 800d62a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d62c:	801a      	strh	r2, [r3, #0]
 800d62e:	e01a      	b.n	800d666 <HAL_PCD_EP_DB_Transmit+0x48c>
 800d630:	68bb      	ldr	r3, [r7, #8]
 800d632:	785b      	ldrb	r3, [r3, #1]
 800d634:	2b01      	cmp	r3, #1
 800d636:	d116      	bne.n	800d666 <HAL_PCD_EP_DB_Transmit+0x48c>
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	677b      	str	r3, [r7, #116]	; 0x74
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d646:	b29b      	uxth	r3, r3
 800d648:	461a      	mov	r2, r3
 800d64a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d64c:	4413      	add	r3, r2
 800d64e:	677b      	str	r3, [r7, #116]	; 0x74
 800d650:	68bb      	ldr	r3, [r7, #8]
 800d652:	781b      	ldrb	r3, [r3, #0]
 800d654:	011a      	lsls	r2, r3, #4
 800d656:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d658:	4413      	add	r3, r2
 800d65a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800d65e:	673b      	str	r3, [r7, #112]	; 0x70
 800d660:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d662:	2200      	movs	r2, #0
 800d664:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	67bb      	str	r3, [r7, #120]	; 0x78
 800d66c:	68bb      	ldr	r3, [r7, #8]
 800d66e:	785b      	ldrb	r3, [r3, #1]
 800d670:	2b00      	cmp	r3, #0
 800d672:	d12f      	bne.n	800d6d4 <HAL_PCD_EP_DB_Transmit+0x4fa>
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d684:	b29b      	uxth	r3, r3
 800d686:	461a      	mov	r2, r3
 800d688:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800d68c:	4413      	add	r3, r2
 800d68e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800d692:	68bb      	ldr	r3, [r7, #8]
 800d694:	781b      	ldrb	r3, [r3, #0]
 800d696:	011a      	lsls	r2, r3, #4
 800d698:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800d69c:	4413      	add	r3, r2
 800d69e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800d6a2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800d6a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d6aa:	881b      	ldrh	r3, [r3, #0]
 800d6ac:	b29b      	uxth	r3, r3
 800d6ae:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800d6b2:	b29a      	uxth	r2, r3
 800d6b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d6b8:	801a      	strh	r2, [r3, #0]
 800d6ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d6be:	881b      	ldrh	r3, [r3, #0]
 800d6c0:	b29b      	uxth	r3, r3
 800d6c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d6c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d6ca:	b29a      	uxth	r2, r3
 800d6cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d6d0:	801a      	strh	r2, [r3, #0]
 800d6d2:	e017      	b.n	800d704 <HAL_PCD_EP_DB_Transmit+0x52a>
 800d6d4:	68bb      	ldr	r3, [r7, #8]
 800d6d6:	785b      	ldrb	r3, [r3, #1]
 800d6d8:	2b01      	cmp	r3, #1
 800d6da:	d113      	bne.n	800d704 <HAL_PCD_EP_DB_Transmit+0x52a>
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d6e4:	b29b      	uxth	r3, r3
 800d6e6:	461a      	mov	r2, r3
 800d6e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d6ea:	4413      	add	r3, r2
 800d6ec:	67bb      	str	r3, [r7, #120]	; 0x78
 800d6ee:	68bb      	ldr	r3, [r7, #8]
 800d6f0:	781b      	ldrb	r3, [r3, #0]
 800d6f2:	011a      	lsls	r2, r3, #4
 800d6f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d6f6:	4413      	add	r3, r2
 800d6f8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800d6fc:	67fb      	str	r3, [r7, #124]	; 0x7c
 800d6fe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d700:	2200      	movs	r2, #0
 800d702:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d704:	68bb      	ldr	r3, [r7, #8]
 800d706:	781b      	ldrb	r3, [r3, #0]
 800d708:	4619      	mov	r1, r3
 800d70a:	68f8      	ldr	r0, [r7, #12]
 800d70c:	f009 facb 	bl	8016ca6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800d710:	88fb      	ldrh	r3, [r7, #6]
 800d712:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d716:	2b00      	cmp	r3, #0
 800d718:	f040 8104 	bne.w	800d924 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	461a      	mov	r2, r3
 800d722:	68bb      	ldr	r3, [r7, #8]
 800d724:	781b      	ldrb	r3, [r3, #0]
 800d726:	009b      	lsls	r3, r3, #2
 800d728:	4413      	add	r3, r2
 800d72a:	881b      	ldrh	r3, [r3, #0]
 800d72c:	b29b      	uxth	r3, r3
 800d72e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d732:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d736:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	461a      	mov	r2, r3
 800d740:	68bb      	ldr	r3, [r7, #8]
 800d742:	781b      	ldrb	r3, [r3, #0]
 800d744:	009b      	lsls	r3, r3, #2
 800d746:	441a      	add	r2, r3
 800d748:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800d74c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d750:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d754:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800d758:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d75c:	b29b      	uxth	r3, r3
 800d75e:	8013      	strh	r3, [r2, #0]
 800d760:	e0e0      	b.n	800d924 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800d762:	88fb      	ldrh	r3, [r7, #6]
 800d764:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d121      	bne.n	800d7b0 <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	461a      	mov	r2, r3
 800d772:	68bb      	ldr	r3, [r7, #8]
 800d774:	781b      	ldrb	r3, [r3, #0]
 800d776:	009b      	lsls	r3, r3, #2
 800d778:	4413      	add	r3, r2
 800d77a:	881b      	ldrh	r3, [r3, #0]
 800d77c:	b29b      	uxth	r3, r3
 800d77e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d782:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d786:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	461a      	mov	r2, r3
 800d790:	68bb      	ldr	r3, [r7, #8]
 800d792:	781b      	ldrb	r3, [r3, #0]
 800d794:	009b      	lsls	r3, r3, #2
 800d796:	441a      	add	r2, r3
 800d798:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800d79c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d7a0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d7a4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800d7a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d7ac:	b29b      	uxth	r3, r3
 800d7ae:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800d7b0:	68bb      	ldr	r3, [r7, #8]
 800d7b2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800d7b6:	2b01      	cmp	r3, #1
 800d7b8:	f040 80b4 	bne.w	800d924 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 800d7bc:	68bb      	ldr	r3, [r7, #8]
 800d7be:	695a      	ldr	r2, [r3, #20]
 800d7c0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800d7c4:	441a      	add	r2, r3
 800d7c6:	68bb      	ldr	r3, [r7, #8]
 800d7c8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800d7ca:	68bb      	ldr	r3, [r7, #8]
 800d7cc:	69da      	ldr	r2, [r3, #28]
 800d7ce:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800d7d2:	441a      	add	r2, r3
 800d7d4:	68bb      	ldr	r3, [r7, #8]
 800d7d6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800d7d8:	68bb      	ldr	r3, [r7, #8]
 800d7da:	6a1a      	ldr	r2, [r3, #32]
 800d7dc:	68bb      	ldr	r3, [r7, #8]
 800d7de:	691b      	ldr	r3, [r3, #16]
 800d7e0:	429a      	cmp	r2, r3
 800d7e2:	d309      	bcc.n	800d7f8 <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 800d7e4:	68bb      	ldr	r3, [r7, #8]
 800d7e6:	691b      	ldr	r3, [r3, #16]
 800d7e8:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 800d7ea:	68bb      	ldr	r3, [r7, #8]
 800d7ec:	6a1a      	ldr	r2, [r3, #32]
 800d7ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d7f0:	1ad2      	subs	r2, r2, r3
 800d7f2:	68bb      	ldr	r3, [r7, #8]
 800d7f4:	621a      	str	r2, [r3, #32]
 800d7f6:	e015      	b.n	800d824 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 800d7f8:	68bb      	ldr	r3, [r7, #8]
 800d7fa:	6a1b      	ldr	r3, [r3, #32]
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d107      	bne.n	800d810 <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 800d800:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800d804:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800d806:	68bb      	ldr	r3, [r7, #8]
 800d808:	2200      	movs	r2, #0
 800d80a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800d80e:	e009      	b.n	800d824 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 800d810:	68bb      	ldr	r3, [r7, #8]
 800d812:	6a1b      	ldr	r3, [r3, #32]
 800d814:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800d816:	68bb      	ldr	r3, [r7, #8]
 800d818:	2200      	movs	r2, #0
 800d81a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800d81c:	68bb      	ldr	r3, [r7, #8]
 800d81e:	2200      	movs	r2, #0
 800d820:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	667b      	str	r3, [r7, #100]	; 0x64
 800d82a:	68bb      	ldr	r3, [r7, #8]
 800d82c:	785b      	ldrb	r3, [r3, #1]
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d155      	bne.n	800d8de <HAL_PCD_EP_DB_Transmit+0x704>
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d840:	b29b      	uxth	r3, r3
 800d842:	461a      	mov	r2, r3
 800d844:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d846:	4413      	add	r3, r2
 800d848:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d84a:	68bb      	ldr	r3, [r7, #8]
 800d84c:	781b      	ldrb	r3, [r3, #0]
 800d84e:	011a      	lsls	r2, r3, #4
 800d850:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d852:	4413      	add	r3, r2
 800d854:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800d858:	65bb      	str	r3, [r7, #88]	; 0x58
 800d85a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d112      	bne.n	800d886 <HAL_PCD_EP_DB_Transmit+0x6ac>
 800d860:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d862:	881b      	ldrh	r3, [r3, #0]
 800d864:	b29b      	uxth	r3, r3
 800d866:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800d86a:	b29a      	uxth	r2, r3
 800d86c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d86e:	801a      	strh	r2, [r3, #0]
 800d870:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d872:	881b      	ldrh	r3, [r3, #0]
 800d874:	b29b      	uxth	r3, r3
 800d876:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d87a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d87e:	b29a      	uxth	r2, r3
 800d880:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d882:	801a      	strh	r2, [r3, #0]
 800d884:	e044      	b.n	800d910 <HAL_PCD_EP_DB_Transmit+0x736>
 800d886:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d888:	2b3e      	cmp	r3, #62	; 0x3e
 800d88a:	d811      	bhi.n	800d8b0 <HAL_PCD_EP_DB_Transmit+0x6d6>
 800d88c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d88e:	085b      	lsrs	r3, r3, #1
 800d890:	657b      	str	r3, [r7, #84]	; 0x54
 800d892:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d894:	f003 0301 	and.w	r3, r3, #1
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d002      	beq.n	800d8a2 <HAL_PCD_EP_DB_Transmit+0x6c8>
 800d89c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d89e:	3301      	adds	r3, #1
 800d8a0:	657b      	str	r3, [r7, #84]	; 0x54
 800d8a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d8a4:	b29b      	uxth	r3, r3
 800d8a6:	029b      	lsls	r3, r3, #10
 800d8a8:	b29a      	uxth	r2, r3
 800d8aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d8ac:	801a      	strh	r2, [r3, #0]
 800d8ae:	e02f      	b.n	800d910 <HAL_PCD_EP_DB_Transmit+0x736>
 800d8b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d8b2:	095b      	lsrs	r3, r3, #5
 800d8b4:	657b      	str	r3, [r7, #84]	; 0x54
 800d8b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d8b8:	f003 031f 	and.w	r3, r3, #31
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d102      	bne.n	800d8c6 <HAL_PCD_EP_DB_Transmit+0x6ec>
 800d8c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d8c2:	3b01      	subs	r3, #1
 800d8c4:	657b      	str	r3, [r7, #84]	; 0x54
 800d8c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d8c8:	b29b      	uxth	r3, r3
 800d8ca:	029b      	lsls	r3, r3, #10
 800d8cc:	b29b      	uxth	r3, r3
 800d8ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d8d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d8d6:	b29a      	uxth	r2, r3
 800d8d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d8da:	801a      	strh	r2, [r3, #0]
 800d8dc:	e018      	b.n	800d910 <HAL_PCD_EP_DB_Transmit+0x736>
 800d8de:	68bb      	ldr	r3, [r7, #8]
 800d8e0:	785b      	ldrb	r3, [r3, #1]
 800d8e2:	2b01      	cmp	r3, #1
 800d8e4:	d114      	bne.n	800d910 <HAL_PCD_EP_DB_Transmit+0x736>
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d8ee:	b29b      	uxth	r3, r3
 800d8f0:	461a      	mov	r2, r3
 800d8f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d8f4:	4413      	add	r3, r2
 800d8f6:	667b      	str	r3, [r7, #100]	; 0x64
 800d8f8:	68bb      	ldr	r3, [r7, #8]
 800d8fa:	781b      	ldrb	r3, [r3, #0]
 800d8fc:	011a      	lsls	r2, r3, #4
 800d8fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d900:	4413      	add	r3, r2
 800d902:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800d906:	663b      	str	r3, [r7, #96]	; 0x60
 800d908:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d90a:	b29a      	uxth	r2, r3
 800d90c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d90e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	6818      	ldr	r0, [r3, #0]
 800d914:	68bb      	ldr	r3, [r7, #8]
 800d916:	6959      	ldr	r1, [r3, #20]
 800d918:	68bb      	ldr	r3, [r7, #8]
 800d91a:	895a      	ldrh	r2, [r3, #10]
 800d91c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d91e:	b29b      	uxth	r3, r3
 800d920:	f004 fdbd 	bl	801249e <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	461a      	mov	r2, r3
 800d92a:	68bb      	ldr	r3, [r7, #8]
 800d92c:	781b      	ldrb	r3, [r3, #0]
 800d92e:	009b      	lsls	r3, r3, #2
 800d930:	4413      	add	r3, r2
 800d932:	881b      	ldrh	r3, [r3, #0]
 800d934:	b29b      	uxth	r3, r3
 800d936:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d93a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d93e:	823b      	strh	r3, [r7, #16]
 800d940:	8a3b      	ldrh	r3, [r7, #16]
 800d942:	f083 0310 	eor.w	r3, r3, #16
 800d946:	823b      	strh	r3, [r7, #16]
 800d948:	8a3b      	ldrh	r3, [r7, #16]
 800d94a:	f083 0320 	eor.w	r3, r3, #32
 800d94e:	823b      	strh	r3, [r7, #16]
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	461a      	mov	r2, r3
 800d956:	68bb      	ldr	r3, [r7, #8]
 800d958:	781b      	ldrb	r3, [r3, #0]
 800d95a:	009b      	lsls	r3, r3, #2
 800d95c:	441a      	add	r2, r3
 800d95e:	8a3b      	ldrh	r3, [r7, #16]
 800d960:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d964:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d968:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d96c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d970:	b29b      	uxth	r3, r3
 800d972:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800d974:	2300      	movs	r3, #0
}
 800d976:	4618      	mov	r0, r3
 800d978:	3788      	adds	r7, #136	; 0x88
 800d97a:	46bd      	mov	sp, r7
 800d97c:	bd80      	pop	{r7, pc}

0800d97e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800d97e:	b480      	push	{r7}
 800d980:	b087      	sub	sp, #28
 800d982:	af00      	add	r7, sp, #0
 800d984:	60f8      	str	r0, [r7, #12]
 800d986:	607b      	str	r3, [r7, #4]
 800d988:	460b      	mov	r3, r1
 800d98a:	817b      	strh	r3, [r7, #10]
 800d98c:	4613      	mov	r3, r2
 800d98e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800d990:	897b      	ldrh	r3, [r7, #10]
 800d992:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d996:	b29b      	uxth	r3, r3
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d00b      	beq.n	800d9b4 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d99c:	897b      	ldrh	r3, [r7, #10]
 800d99e:	f003 0307 	and.w	r3, r3, #7
 800d9a2:	1c5a      	adds	r2, r3, #1
 800d9a4:	4613      	mov	r3, r2
 800d9a6:	009b      	lsls	r3, r3, #2
 800d9a8:	4413      	add	r3, r2
 800d9aa:	00db      	lsls	r3, r3, #3
 800d9ac:	68fa      	ldr	r2, [r7, #12]
 800d9ae:	4413      	add	r3, r2
 800d9b0:	617b      	str	r3, [r7, #20]
 800d9b2:	e009      	b.n	800d9c8 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800d9b4:	897a      	ldrh	r2, [r7, #10]
 800d9b6:	4613      	mov	r3, r2
 800d9b8:	009b      	lsls	r3, r3, #2
 800d9ba:	4413      	add	r3, r2
 800d9bc:	00db      	lsls	r3, r3, #3
 800d9be:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800d9c2:	68fa      	ldr	r2, [r7, #12]
 800d9c4:	4413      	add	r3, r2
 800d9c6:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800d9c8:	893b      	ldrh	r3, [r7, #8]
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d107      	bne.n	800d9de <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800d9ce:	697b      	ldr	r3, [r7, #20]
 800d9d0:	2200      	movs	r2, #0
 800d9d2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	b29a      	uxth	r2, r3
 800d9d8:	697b      	ldr	r3, [r7, #20]
 800d9da:	80da      	strh	r2, [r3, #6]
 800d9dc:	e00b      	b.n	800d9f6 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800d9de:	697b      	ldr	r3, [r7, #20]
 800d9e0:	2201      	movs	r2, #1
 800d9e2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	b29a      	uxth	r2, r3
 800d9e8:	697b      	ldr	r3, [r7, #20]
 800d9ea:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	0c1b      	lsrs	r3, r3, #16
 800d9f0:	b29a      	uxth	r2, r3
 800d9f2:	697b      	ldr	r3, [r7, #20]
 800d9f4:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 800d9f6:	2300      	movs	r3, #0
}
 800d9f8:	4618      	mov	r0, r3
 800d9fa:	371c      	adds	r7, #28
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da02:	4770      	bx	lr

0800da04 <HAL_PWR_EnableBkUpAccess>:
  * @note  If the HSE divided by 32 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800da04:	b480      	push	{r7}
 800da06:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_DBP);  
 800da08:	4b05      	ldr	r3, [pc, #20]	; (800da20 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	4a04      	ldr	r2, [pc, #16]	; (800da20 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800da0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800da12:	6013      	str	r3, [r2, #0]
}
 800da14:	bf00      	nop
 800da16:	46bd      	mov	sp, r7
 800da18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da1c:	4770      	bx	lr
 800da1e:	bf00      	nop
 800da20:	40007000 	.word	0x40007000

0800da24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800da24:	b580      	push	{r7, lr}
 800da26:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800da2a:	af00      	add	r7, sp, #0
 800da2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800da30:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800da34:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800da36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800da3a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	2b00      	cmp	r3, #0
 800da42:	d102      	bne.n	800da4a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800da44:	2301      	movs	r3, #1
 800da46:	f001 b823 	b.w	800ea90 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800da4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800da4e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	f003 0301 	and.w	r3, r3, #1
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	f000 817d 	beq.w	800dd5a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800da60:	4bbc      	ldr	r3, [pc, #752]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800da62:	685b      	ldr	r3, [r3, #4]
 800da64:	f003 030c 	and.w	r3, r3, #12
 800da68:	2b04      	cmp	r3, #4
 800da6a:	d00c      	beq.n	800da86 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800da6c:	4bb9      	ldr	r3, [pc, #740]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800da6e:	685b      	ldr	r3, [r3, #4]
 800da70:	f003 030c 	and.w	r3, r3, #12
 800da74:	2b08      	cmp	r3, #8
 800da76:	d15c      	bne.n	800db32 <HAL_RCC_OscConfig+0x10e>
 800da78:	4bb6      	ldr	r3, [pc, #728]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800da7a:	685b      	ldr	r3, [r3, #4]
 800da7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800da80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800da84:	d155      	bne.n	800db32 <HAL_RCC_OscConfig+0x10e>
 800da86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800da8a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800da8e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800da92:	fa93 f3a3 	rbit	r3, r3
 800da96:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
  return result;
 800da9a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800da9e:	fab3 f383 	clz	r3, r3
 800daa2:	b2db      	uxtb	r3, r3
 800daa4:	095b      	lsrs	r3, r3, #5
 800daa6:	b2db      	uxtb	r3, r3
 800daa8:	f043 0301 	orr.w	r3, r3, #1
 800daac:	b2db      	uxtb	r3, r3
 800daae:	2b01      	cmp	r3, #1
 800dab0:	d102      	bne.n	800dab8 <HAL_RCC_OscConfig+0x94>
 800dab2:	4ba8      	ldr	r3, [pc, #672]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	e015      	b.n	800dae4 <HAL_RCC_OscConfig+0xc0>
 800dab8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800dabc:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dac0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800dac4:	fa93 f3a3 	rbit	r3, r3
 800dac8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800dacc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800dad0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800dad4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800dad8:	fa93 f3a3 	rbit	r3, r3
 800dadc:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800dae0:	4b9c      	ldr	r3, [pc, #624]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800dae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dae4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800dae8:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800daec:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800daf0:	fa92 f2a2 	rbit	r2, r2
 800daf4:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800daf8:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800dafc:	fab2 f282 	clz	r2, r2
 800db00:	b2d2      	uxtb	r2, r2
 800db02:	f042 0220 	orr.w	r2, r2, #32
 800db06:	b2d2      	uxtb	r2, r2
 800db08:	f002 021f 	and.w	r2, r2, #31
 800db0c:	2101      	movs	r1, #1
 800db0e:	fa01 f202 	lsl.w	r2, r1, r2
 800db12:	4013      	ands	r3, r2
 800db14:	2b00      	cmp	r3, #0
 800db16:	f000 811f 	beq.w	800dd58 <HAL_RCC_OscConfig+0x334>
 800db1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800db1e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	685b      	ldr	r3, [r3, #4]
 800db26:	2b00      	cmp	r3, #0
 800db28:	f040 8116 	bne.w	800dd58 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 800db2c:	2301      	movs	r3, #1
 800db2e:	f000 bfaf 	b.w	800ea90 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800db32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800db36:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	685b      	ldr	r3, [r3, #4]
 800db3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800db42:	d106      	bne.n	800db52 <HAL_RCC_OscConfig+0x12e>
 800db44:	4b83      	ldr	r3, [pc, #524]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	4a82      	ldr	r2, [pc, #520]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800db4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800db4e:	6013      	str	r3, [r2, #0]
 800db50:	e036      	b.n	800dbc0 <HAL_RCC_OscConfig+0x19c>
 800db52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800db56:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	685b      	ldr	r3, [r3, #4]
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d10c      	bne.n	800db7c <HAL_RCC_OscConfig+0x158>
 800db62:	4b7c      	ldr	r3, [pc, #496]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	4a7b      	ldr	r2, [pc, #492]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800db68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800db6c:	6013      	str	r3, [r2, #0]
 800db6e:	4b79      	ldr	r3, [pc, #484]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	4a78      	ldr	r2, [pc, #480]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800db74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800db78:	6013      	str	r3, [r2, #0]
 800db7a:	e021      	b.n	800dbc0 <HAL_RCC_OscConfig+0x19c>
 800db7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800db80:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	685b      	ldr	r3, [r3, #4]
 800db88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800db8c:	d10c      	bne.n	800dba8 <HAL_RCC_OscConfig+0x184>
 800db8e:	4b71      	ldr	r3, [pc, #452]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	4a70      	ldr	r2, [pc, #448]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800db94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800db98:	6013      	str	r3, [r2, #0]
 800db9a:	4b6e      	ldr	r3, [pc, #440]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	4a6d      	ldr	r2, [pc, #436]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800dba0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dba4:	6013      	str	r3, [r2, #0]
 800dba6:	e00b      	b.n	800dbc0 <HAL_RCC_OscConfig+0x19c>
 800dba8:	4b6a      	ldr	r3, [pc, #424]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	4a69      	ldr	r2, [pc, #420]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800dbae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dbb2:	6013      	str	r3, [r2, #0]
 800dbb4:	4b67      	ldr	r3, [pc, #412]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	4a66      	ldr	r2, [pc, #408]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800dbba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800dbbe:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800dbc0:	4b64      	ldr	r3, [pc, #400]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800dbc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbc4:	f023 020f 	bic.w	r2, r3, #15
 800dbc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800dbcc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	689b      	ldr	r3, [r3, #8]
 800dbd4:	495f      	ldr	r1, [pc, #380]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800dbd6:	4313      	orrs	r3, r2
 800dbd8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800dbda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800dbde:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	685b      	ldr	r3, [r3, #4]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d059      	beq.n	800dc9e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800dbea:	f7fa feb7 	bl	800895c <HAL_GetTick>
 800dbee:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800dbf2:	e00a      	b.n	800dc0a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800dbf4:	f7fa feb2 	bl	800895c <HAL_GetTick>
 800dbf8:	4602      	mov	r2, r0
 800dbfa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800dbfe:	1ad3      	subs	r3, r2, r3
 800dc00:	2b64      	cmp	r3, #100	; 0x64
 800dc02:	d902      	bls.n	800dc0a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800dc04:	2303      	movs	r3, #3
 800dc06:	f000 bf43 	b.w	800ea90 <HAL_RCC_OscConfig+0x106c>
 800dc0a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800dc0e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dc12:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800dc16:	fa93 f3a3 	rbit	r3, r3
 800dc1a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800dc1e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800dc22:	fab3 f383 	clz	r3, r3
 800dc26:	b2db      	uxtb	r3, r3
 800dc28:	095b      	lsrs	r3, r3, #5
 800dc2a:	b2db      	uxtb	r3, r3
 800dc2c:	f043 0301 	orr.w	r3, r3, #1
 800dc30:	b2db      	uxtb	r3, r3
 800dc32:	2b01      	cmp	r3, #1
 800dc34:	d102      	bne.n	800dc3c <HAL_RCC_OscConfig+0x218>
 800dc36:	4b47      	ldr	r3, [pc, #284]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	e015      	b.n	800dc68 <HAL_RCC_OscConfig+0x244>
 800dc3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800dc40:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dc44:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800dc48:	fa93 f3a3 	rbit	r3, r3
 800dc4c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800dc50:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800dc54:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800dc58:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800dc5c:	fa93 f3a3 	rbit	r3, r3
 800dc60:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800dc64:	4b3b      	ldr	r3, [pc, #236]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800dc66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc68:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800dc6c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 800dc70:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800dc74:	fa92 f2a2 	rbit	r2, r2
 800dc78:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800dc7c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800dc80:	fab2 f282 	clz	r2, r2
 800dc84:	b2d2      	uxtb	r2, r2
 800dc86:	f042 0220 	orr.w	r2, r2, #32
 800dc8a:	b2d2      	uxtb	r2, r2
 800dc8c:	f002 021f 	and.w	r2, r2, #31
 800dc90:	2101      	movs	r1, #1
 800dc92:	fa01 f202 	lsl.w	r2, r1, r2
 800dc96:	4013      	ands	r3, r2
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d0ab      	beq.n	800dbf4 <HAL_RCC_OscConfig+0x1d0>
 800dc9c:	e05d      	b.n	800dd5a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800dc9e:	f7fa fe5d 	bl	800895c <HAL_GetTick>
 800dca2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800dca6:	e00a      	b.n	800dcbe <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800dca8:	f7fa fe58 	bl	800895c <HAL_GetTick>
 800dcac:	4602      	mov	r2, r0
 800dcae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800dcb2:	1ad3      	subs	r3, r2, r3
 800dcb4:	2b64      	cmp	r3, #100	; 0x64
 800dcb6:	d902      	bls.n	800dcbe <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 800dcb8:	2303      	movs	r3, #3
 800dcba:	f000 bee9 	b.w	800ea90 <HAL_RCC_OscConfig+0x106c>
 800dcbe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800dcc2:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dcc6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800dcca:	fa93 f3a3 	rbit	r3, r3
 800dcce:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800dcd2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800dcd6:	fab3 f383 	clz	r3, r3
 800dcda:	b2db      	uxtb	r3, r3
 800dcdc:	095b      	lsrs	r3, r3, #5
 800dcde:	b2db      	uxtb	r3, r3
 800dce0:	f043 0301 	orr.w	r3, r3, #1
 800dce4:	b2db      	uxtb	r3, r3
 800dce6:	2b01      	cmp	r3, #1
 800dce8:	d102      	bne.n	800dcf0 <HAL_RCC_OscConfig+0x2cc>
 800dcea:	4b1a      	ldr	r3, [pc, #104]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	e015      	b.n	800dd1c <HAL_RCC_OscConfig+0x2f8>
 800dcf0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800dcf4:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dcf8:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800dcfc:	fa93 f3a3 	rbit	r3, r3
 800dd00:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800dd04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800dd08:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800dd0c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800dd10:	fa93 f3a3 	rbit	r3, r3
 800dd14:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800dd18:	4b0e      	ldr	r3, [pc, #56]	; (800dd54 <HAL_RCC_OscConfig+0x330>)
 800dd1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd1c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800dd20:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800dd24:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800dd28:	fa92 f2a2 	rbit	r2, r2
 800dd2c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800dd30:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800dd34:	fab2 f282 	clz	r2, r2
 800dd38:	b2d2      	uxtb	r2, r2
 800dd3a:	f042 0220 	orr.w	r2, r2, #32
 800dd3e:	b2d2      	uxtb	r2, r2
 800dd40:	f002 021f 	and.w	r2, r2, #31
 800dd44:	2101      	movs	r1, #1
 800dd46:	fa01 f202 	lsl.w	r2, r1, r2
 800dd4a:	4013      	ands	r3, r2
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d1ab      	bne.n	800dca8 <HAL_RCC_OscConfig+0x284>
 800dd50:	e003      	b.n	800dd5a <HAL_RCC_OscConfig+0x336>
 800dd52:	bf00      	nop
 800dd54:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800dd58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800dd5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800dd5e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	f003 0302 	and.w	r3, r3, #2
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	f000 817d 	beq.w	800e06a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800dd70:	4ba6      	ldr	r3, [pc, #664]	; (800e00c <HAL_RCC_OscConfig+0x5e8>)
 800dd72:	685b      	ldr	r3, [r3, #4]
 800dd74:	f003 030c 	and.w	r3, r3, #12
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d00b      	beq.n	800dd94 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800dd7c:	4ba3      	ldr	r3, [pc, #652]	; (800e00c <HAL_RCC_OscConfig+0x5e8>)
 800dd7e:	685b      	ldr	r3, [r3, #4]
 800dd80:	f003 030c 	and.w	r3, r3, #12
 800dd84:	2b08      	cmp	r3, #8
 800dd86:	d172      	bne.n	800de6e <HAL_RCC_OscConfig+0x44a>
 800dd88:	4ba0      	ldr	r3, [pc, #640]	; (800e00c <HAL_RCC_OscConfig+0x5e8>)
 800dd8a:	685b      	ldr	r3, [r3, #4]
 800dd8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d16c      	bne.n	800de6e <HAL_RCC_OscConfig+0x44a>
 800dd94:	2302      	movs	r3, #2
 800dd96:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dd9a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800dd9e:	fa93 f3a3 	rbit	r3, r3
 800dda2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800dda6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ddaa:	fab3 f383 	clz	r3, r3
 800ddae:	b2db      	uxtb	r3, r3
 800ddb0:	095b      	lsrs	r3, r3, #5
 800ddb2:	b2db      	uxtb	r3, r3
 800ddb4:	f043 0301 	orr.w	r3, r3, #1
 800ddb8:	b2db      	uxtb	r3, r3
 800ddba:	2b01      	cmp	r3, #1
 800ddbc:	d102      	bne.n	800ddc4 <HAL_RCC_OscConfig+0x3a0>
 800ddbe:	4b93      	ldr	r3, [pc, #588]	; (800e00c <HAL_RCC_OscConfig+0x5e8>)
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	e013      	b.n	800ddec <HAL_RCC_OscConfig+0x3c8>
 800ddc4:	2302      	movs	r3, #2
 800ddc6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ddca:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800ddce:	fa93 f3a3 	rbit	r3, r3
 800ddd2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800ddd6:	2302      	movs	r3, #2
 800ddd8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800dddc:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800dde0:	fa93 f3a3 	rbit	r3, r3
 800dde4:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800dde8:	4b88      	ldr	r3, [pc, #544]	; (800e00c <HAL_RCC_OscConfig+0x5e8>)
 800ddea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ddec:	2202      	movs	r2, #2
 800ddee:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800ddf2:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800ddf6:	fa92 f2a2 	rbit	r2, r2
 800ddfa:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800ddfe:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800de02:	fab2 f282 	clz	r2, r2
 800de06:	b2d2      	uxtb	r2, r2
 800de08:	f042 0220 	orr.w	r2, r2, #32
 800de0c:	b2d2      	uxtb	r2, r2
 800de0e:	f002 021f 	and.w	r2, r2, #31
 800de12:	2101      	movs	r1, #1
 800de14:	fa01 f202 	lsl.w	r2, r1, r2
 800de18:	4013      	ands	r3, r2
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d00a      	beq.n	800de34 <HAL_RCC_OscConfig+0x410>
 800de1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800de22:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	691b      	ldr	r3, [r3, #16]
 800de2a:	2b01      	cmp	r3, #1
 800de2c:	d002      	beq.n	800de34 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800de2e:	2301      	movs	r3, #1
 800de30:	f000 be2e 	b.w	800ea90 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800de34:	4b75      	ldr	r3, [pc, #468]	; (800e00c <HAL_RCC_OscConfig+0x5e8>)
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800de3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800de40:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	695b      	ldr	r3, [r3, #20]
 800de48:	21f8      	movs	r1, #248	; 0xf8
 800de4a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800de4e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800de52:	fa91 f1a1 	rbit	r1, r1
 800de56:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800de5a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800de5e:	fab1 f181 	clz	r1, r1
 800de62:	b2c9      	uxtb	r1, r1
 800de64:	408b      	lsls	r3, r1
 800de66:	4969      	ldr	r1, [pc, #420]	; (800e00c <HAL_RCC_OscConfig+0x5e8>)
 800de68:	4313      	orrs	r3, r2
 800de6a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800de6c:	e0fd      	b.n	800e06a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800de6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800de72:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	691b      	ldr	r3, [r3, #16]
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	f000 8088 	beq.w	800df90 <HAL_RCC_OscConfig+0x56c>
 800de80:	2301      	movs	r3, #1
 800de82:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800de86:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800de8a:	fa93 f3a3 	rbit	r3, r3
 800de8e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800de92:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800de96:	fab3 f383 	clz	r3, r3
 800de9a:	b2db      	uxtb	r3, r3
 800de9c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800dea0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800dea4:	009b      	lsls	r3, r3, #2
 800dea6:	461a      	mov	r2, r3
 800dea8:	2301      	movs	r3, #1
 800deaa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800deac:	f7fa fd56 	bl	800895c <HAL_GetTick>
 800deb0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800deb4:	e00a      	b.n	800decc <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800deb6:	f7fa fd51 	bl	800895c <HAL_GetTick>
 800deba:	4602      	mov	r2, r0
 800debc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800dec0:	1ad3      	subs	r3, r2, r3
 800dec2:	2b02      	cmp	r3, #2
 800dec4:	d902      	bls.n	800decc <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800dec6:	2303      	movs	r3, #3
 800dec8:	f000 bde2 	b.w	800ea90 <HAL_RCC_OscConfig+0x106c>
 800decc:	2302      	movs	r3, #2
 800dece:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ded2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800ded6:	fa93 f3a3 	rbit	r3, r3
 800deda:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800dede:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800dee2:	fab3 f383 	clz	r3, r3
 800dee6:	b2db      	uxtb	r3, r3
 800dee8:	095b      	lsrs	r3, r3, #5
 800deea:	b2db      	uxtb	r3, r3
 800deec:	f043 0301 	orr.w	r3, r3, #1
 800def0:	b2db      	uxtb	r3, r3
 800def2:	2b01      	cmp	r3, #1
 800def4:	d102      	bne.n	800defc <HAL_RCC_OscConfig+0x4d8>
 800def6:	4b45      	ldr	r3, [pc, #276]	; (800e00c <HAL_RCC_OscConfig+0x5e8>)
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	e013      	b.n	800df24 <HAL_RCC_OscConfig+0x500>
 800defc:	2302      	movs	r3, #2
 800defe:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800df02:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800df06:	fa93 f3a3 	rbit	r3, r3
 800df0a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800df0e:	2302      	movs	r3, #2
 800df10:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800df14:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800df18:	fa93 f3a3 	rbit	r3, r3
 800df1c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800df20:	4b3a      	ldr	r3, [pc, #232]	; (800e00c <HAL_RCC_OscConfig+0x5e8>)
 800df22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df24:	2202      	movs	r2, #2
 800df26:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800df2a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800df2e:	fa92 f2a2 	rbit	r2, r2
 800df32:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800df36:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800df3a:	fab2 f282 	clz	r2, r2
 800df3e:	b2d2      	uxtb	r2, r2
 800df40:	f042 0220 	orr.w	r2, r2, #32
 800df44:	b2d2      	uxtb	r2, r2
 800df46:	f002 021f 	and.w	r2, r2, #31
 800df4a:	2101      	movs	r1, #1
 800df4c:	fa01 f202 	lsl.w	r2, r1, r2
 800df50:	4013      	ands	r3, r2
 800df52:	2b00      	cmp	r3, #0
 800df54:	d0af      	beq.n	800deb6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800df56:	4b2d      	ldr	r3, [pc, #180]	; (800e00c <HAL_RCC_OscConfig+0x5e8>)
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800df5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800df62:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	695b      	ldr	r3, [r3, #20]
 800df6a:	21f8      	movs	r1, #248	; 0xf8
 800df6c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800df70:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800df74:	fa91 f1a1 	rbit	r1, r1
 800df78:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800df7c:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800df80:	fab1 f181 	clz	r1, r1
 800df84:	b2c9      	uxtb	r1, r1
 800df86:	408b      	lsls	r3, r1
 800df88:	4920      	ldr	r1, [pc, #128]	; (800e00c <HAL_RCC_OscConfig+0x5e8>)
 800df8a:	4313      	orrs	r3, r2
 800df8c:	600b      	str	r3, [r1, #0]
 800df8e:	e06c      	b.n	800e06a <HAL_RCC_OscConfig+0x646>
 800df90:	2301      	movs	r3, #1
 800df92:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800df96:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800df9a:	fa93 f3a3 	rbit	r3, r3
 800df9e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800dfa2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800dfa6:	fab3 f383 	clz	r3, r3
 800dfaa:	b2db      	uxtb	r3, r3
 800dfac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800dfb0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800dfb4:	009b      	lsls	r3, r3, #2
 800dfb6:	461a      	mov	r2, r3
 800dfb8:	2300      	movs	r3, #0
 800dfba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800dfbc:	f7fa fcce 	bl	800895c <HAL_GetTick>
 800dfc0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800dfc4:	e00a      	b.n	800dfdc <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800dfc6:	f7fa fcc9 	bl	800895c <HAL_GetTick>
 800dfca:	4602      	mov	r2, r0
 800dfcc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800dfd0:	1ad3      	subs	r3, r2, r3
 800dfd2:	2b02      	cmp	r3, #2
 800dfd4:	d902      	bls.n	800dfdc <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800dfd6:	2303      	movs	r3, #3
 800dfd8:	f000 bd5a 	b.w	800ea90 <HAL_RCC_OscConfig+0x106c>
 800dfdc:	2302      	movs	r3, #2
 800dfde:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dfe2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800dfe6:	fa93 f3a3 	rbit	r3, r3
 800dfea:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800dfee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800dff2:	fab3 f383 	clz	r3, r3
 800dff6:	b2db      	uxtb	r3, r3
 800dff8:	095b      	lsrs	r3, r3, #5
 800dffa:	b2db      	uxtb	r3, r3
 800dffc:	f043 0301 	orr.w	r3, r3, #1
 800e000:	b2db      	uxtb	r3, r3
 800e002:	2b01      	cmp	r3, #1
 800e004:	d104      	bne.n	800e010 <HAL_RCC_OscConfig+0x5ec>
 800e006:	4b01      	ldr	r3, [pc, #4]	; (800e00c <HAL_RCC_OscConfig+0x5e8>)
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	e015      	b.n	800e038 <HAL_RCC_OscConfig+0x614>
 800e00c:	40021000 	.word	0x40021000
 800e010:	2302      	movs	r3, #2
 800e012:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e016:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800e01a:	fa93 f3a3 	rbit	r3, r3
 800e01e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800e022:	2302      	movs	r3, #2
 800e024:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800e028:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800e02c:	fa93 f3a3 	rbit	r3, r3
 800e030:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800e034:	4bc8      	ldr	r3, [pc, #800]	; (800e358 <HAL_RCC_OscConfig+0x934>)
 800e036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e038:	2202      	movs	r2, #2
 800e03a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800e03e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800e042:	fa92 f2a2 	rbit	r2, r2
 800e046:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800e04a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800e04e:	fab2 f282 	clz	r2, r2
 800e052:	b2d2      	uxtb	r2, r2
 800e054:	f042 0220 	orr.w	r2, r2, #32
 800e058:	b2d2      	uxtb	r2, r2
 800e05a:	f002 021f 	and.w	r2, r2, #31
 800e05e:	2101      	movs	r1, #1
 800e060:	fa01 f202 	lsl.w	r2, r1, r2
 800e064:	4013      	ands	r3, r2
 800e066:	2b00      	cmp	r3, #0
 800e068:	d1ad      	bne.n	800dfc6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800e06a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e06e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	f003 0308 	and.w	r3, r3, #8
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	f000 8110 	beq.w	800e2a0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800e080:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e084:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	699b      	ldr	r3, [r3, #24]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d079      	beq.n	800e184 <HAL_RCC_OscConfig+0x760>
 800e090:	2301      	movs	r3, #1
 800e092:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e096:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800e09a:	fa93 f3a3 	rbit	r3, r3
 800e09e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800e0a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800e0a6:	fab3 f383 	clz	r3, r3
 800e0aa:	b2db      	uxtb	r3, r3
 800e0ac:	461a      	mov	r2, r3
 800e0ae:	4bab      	ldr	r3, [pc, #684]	; (800e35c <HAL_RCC_OscConfig+0x938>)
 800e0b0:	4413      	add	r3, r2
 800e0b2:	009b      	lsls	r3, r3, #2
 800e0b4:	461a      	mov	r2, r3
 800e0b6:	2301      	movs	r3, #1
 800e0b8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800e0ba:	f7fa fc4f 	bl	800895c <HAL_GetTick>
 800e0be:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800e0c2:	e00a      	b.n	800e0da <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800e0c4:	f7fa fc4a 	bl	800895c <HAL_GetTick>
 800e0c8:	4602      	mov	r2, r0
 800e0ca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800e0ce:	1ad3      	subs	r3, r2, r3
 800e0d0:	2b02      	cmp	r3, #2
 800e0d2:	d902      	bls.n	800e0da <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 800e0d4:	2303      	movs	r3, #3
 800e0d6:	f000 bcdb 	b.w	800ea90 <HAL_RCC_OscConfig+0x106c>
 800e0da:	2302      	movs	r3, #2
 800e0dc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e0e0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800e0e4:	fa93 f3a3 	rbit	r3, r3
 800e0e8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800e0ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e0f0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800e0f4:	2202      	movs	r2, #2
 800e0f6:	601a      	str	r2, [r3, #0]
 800e0f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e0fc:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	fa93 f2a3 	rbit	r2, r3
 800e106:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e10a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e10e:	601a      	str	r2, [r3, #0]
 800e110:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e114:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e118:	2202      	movs	r2, #2
 800e11a:	601a      	str	r2, [r3, #0]
 800e11c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e120:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	fa93 f2a3 	rbit	r2, r3
 800e12a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e12e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800e132:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800e134:	4b88      	ldr	r3, [pc, #544]	; (800e358 <HAL_RCC_OscConfig+0x934>)
 800e136:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e138:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e13c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800e140:	2102      	movs	r1, #2
 800e142:	6019      	str	r1, [r3, #0]
 800e144:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e148:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	fa93 f1a3 	rbit	r1, r3
 800e152:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e156:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800e15a:	6019      	str	r1, [r3, #0]
  return result;
 800e15c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e160:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800e164:	681b      	ldr	r3, [r3, #0]
 800e166:	fab3 f383 	clz	r3, r3
 800e16a:	b2db      	uxtb	r3, r3
 800e16c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800e170:	b2db      	uxtb	r3, r3
 800e172:	f003 031f 	and.w	r3, r3, #31
 800e176:	2101      	movs	r1, #1
 800e178:	fa01 f303 	lsl.w	r3, r1, r3
 800e17c:	4013      	ands	r3, r2
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d0a0      	beq.n	800e0c4 <HAL_RCC_OscConfig+0x6a0>
 800e182:	e08d      	b.n	800e2a0 <HAL_RCC_OscConfig+0x87c>
 800e184:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e188:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800e18c:	2201      	movs	r2, #1
 800e18e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e190:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e194:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	fa93 f2a3 	rbit	r2, r3
 800e19e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e1a2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800e1a6:	601a      	str	r2, [r3, #0]
  return result;
 800e1a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e1ac:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800e1b0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800e1b2:	fab3 f383 	clz	r3, r3
 800e1b6:	b2db      	uxtb	r3, r3
 800e1b8:	461a      	mov	r2, r3
 800e1ba:	4b68      	ldr	r3, [pc, #416]	; (800e35c <HAL_RCC_OscConfig+0x938>)
 800e1bc:	4413      	add	r3, r2
 800e1be:	009b      	lsls	r3, r3, #2
 800e1c0:	461a      	mov	r2, r3
 800e1c2:	2300      	movs	r3, #0
 800e1c4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800e1c6:	f7fa fbc9 	bl	800895c <HAL_GetTick>
 800e1ca:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800e1ce:	e00a      	b.n	800e1e6 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800e1d0:	f7fa fbc4 	bl	800895c <HAL_GetTick>
 800e1d4:	4602      	mov	r2, r0
 800e1d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800e1da:	1ad3      	subs	r3, r2, r3
 800e1dc:	2b02      	cmp	r3, #2
 800e1de:	d902      	bls.n	800e1e6 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800e1e0:	2303      	movs	r3, #3
 800e1e2:	f000 bc55 	b.w	800ea90 <HAL_RCC_OscConfig+0x106c>
 800e1e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e1ea:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800e1ee:	2202      	movs	r2, #2
 800e1f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e1f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e1f6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	fa93 f2a3 	rbit	r2, r3
 800e200:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e204:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800e208:	601a      	str	r2, [r3, #0]
 800e20a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e20e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800e212:	2202      	movs	r2, #2
 800e214:	601a      	str	r2, [r3, #0]
 800e216:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e21a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	fa93 f2a3 	rbit	r2, r3
 800e224:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e228:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800e22c:	601a      	str	r2, [r3, #0]
 800e22e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e232:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800e236:	2202      	movs	r2, #2
 800e238:	601a      	str	r2, [r3, #0]
 800e23a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e23e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800e242:	681b      	ldr	r3, [r3, #0]
 800e244:	fa93 f2a3 	rbit	r2, r3
 800e248:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e24c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800e250:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800e252:	4b41      	ldr	r3, [pc, #260]	; (800e358 <HAL_RCC_OscConfig+0x934>)
 800e254:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e256:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e25a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800e25e:	2102      	movs	r1, #2
 800e260:	6019      	str	r1, [r3, #0]
 800e262:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e266:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800e26a:	681b      	ldr	r3, [r3, #0]
 800e26c:	fa93 f1a3 	rbit	r1, r3
 800e270:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e274:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800e278:	6019      	str	r1, [r3, #0]
  return result;
 800e27a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e27e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	fab3 f383 	clz	r3, r3
 800e288:	b2db      	uxtb	r3, r3
 800e28a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800e28e:	b2db      	uxtb	r3, r3
 800e290:	f003 031f 	and.w	r3, r3, #31
 800e294:	2101      	movs	r1, #1
 800e296:	fa01 f303 	lsl.w	r3, r1, r3
 800e29a:	4013      	ands	r3, r2
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d197      	bne.n	800e1d0 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e2a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e2a4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	f003 0304 	and.w	r3, r3, #4
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	f000 81a1 	beq.w	800e5f8 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800e2b6:	2300      	movs	r3, #0
 800e2b8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800e2bc:	4b26      	ldr	r3, [pc, #152]	; (800e358 <HAL_RCC_OscConfig+0x934>)
 800e2be:	69db      	ldr	r3, [r3, #28]
 800e2c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d116      	bne.n	800e2f6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800e2c8:	4b23      	ldr	r3, [pc, #140]	; (800e358 <HAL_RCC_OscConfig+0x934>)
 800e2ca:	69db      	ldr	r3, [r3, #28]
 800e2cc:	4a22      	ldr	r2, [pc, #136]	; (800e358 <HAL_RCC_OscConfig+0x934>)
 800e2ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e2d2:	61d3      	str	r3, [r2, #28]
 800e2d4:	4b20      	ldr	r3, [pc, #128]	; (800e358 <HAL_RCC_OscConfig+0x934>)
 800e2d6:	69db      	ldr	r3, [r3, #28]
 800e2d8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800e2dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e2e0:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800e2e4:	601a      	str	r2, [r3, #0]
 800e2e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e2ea:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800e2ee:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800e2f0:	2301      	movs	r3, #1
 800e2f2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800e2f6:	4b1a      	ldr	r3, [pc, #104]	; (800e360 <HAL_RCC_OscConfig+0x93c>)
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d11a      	bne.n	800e338 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800e302:	4b17      	ldr	r3, [pc, #92]	; (800e360 <HAL_RCC_OscConfig+0x93c>)
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	4a16      	ldr	r2, [pc, #88]	; (800e360 <HAL_RCC_OscConfig+0x93c>)
 800e308:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e30c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800e30e:	f7fa fb25 	bl	800895c <HAL_GetTick>
 800e312:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800e316:	e009      	b.n	800e32c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e318:	f7fa fb20 	bl	800895c <HAL_GetTick>
 800e31c:	4602      	mov	r2, r0
 800e31e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800e322:	1ad3      	subs	r3, r2, r3
 800e324:	2b64      	cmp	r3, #100	; 0x64
 800e326:	d901      	bls.n	800e32c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 800e328:	2303      	movs	r3, #3
 800e32a:	e3b1      	b.n	800ea90 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800e32c:	4b0c      	ldr	r3, [pc, #48]	; (800e360 <HAL_RCC_OscConfig+0x93c>)
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e334:	2b00      	cmp	r3, #0
 800e336:	d0ef      	beq.n	800e318 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e338:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e33c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	68db      	ldr	r3, [r3, #12]
 800e344:	2b01      	cmp	r3, #1
 800e346:	d10d      	bne.n	800e364 <HAL_RCC_OscConfig+0x940>
 800e348:	4b03      	ldr	r3, [pc, #12]	; (800e358 <HAL_RCC_OscConfig+0x934>)
 800e34a:	6a1b      	ldr	r3, [r3, #32]
 800e34c:	4a02      	ldr	r2, [pc, #8]	; (800e358 <HAL_RCC_OscConfig+0x934>)
 800e34e:	f043 0301 	orr.w	r3, r3, #1
 800e352:	6213      	str	r3, [r2, #32]
 800e354:	e03c      	b.n	800e3d0 <HAL_RCC_OscConfig+0x9ac>
 800e356:	bf00      	nop
 800e358:	40021000 	.word	0x40021000
 800e35c:	10908120 	.word	0x10908120
 800e360:	40007000 	.word	0x40007000
 800e364:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e368:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	68db      	ldr	r3, [r3, #12]
 800e370:	2b00      	cmp	r3, #0
 800e372:	d10c      	bne.n	800e38e <HAL_RCC_OscConfig+0x96a>
 800e374:	4bc1      	ldr	r3, [pc, #772]	; (800e67c <HAL_RCC_OscConfig+0xc58>)
 800e376:	6a1b      	ldr	r3, [r3, #32]
 800e378:	4ac0      	ldr	r2, [pc, #768]	; (800e67c <HAL_RCC_OscConfig+0xc58>)
 800e37a:	f023 0301 	bic.w	r3, r3, #1
 800e37e:	6213      	str	r3, [r2, #32]
 800e380:	4bbe      	ldr	r3, [pc, #760]	; (800e67c <HAL_RCC_OscConfig+0xc58>)
 800e382:	6a1b      	ldr	r3, [r3, #32]
 800e384:	4abd      	ldr	r2, [pc, #756]	; (800e67c <HAL_RCC_OscConfig+0xc58>)
 800e386:	f023 0304 	bic.w	r3, r3, #4
 800e38a:	6213      	str	r3, [r2, #32]
 800e38c:	e020      	b.n	800e3d0 <HAL_RCC_OscConfig+0x9ac>
 800e38e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e392:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	68db      	ldr	r3, [r3, #12]
 800e39a:	2b05      	cmp	r3, #5
 800e39c:	d10c      	bne.n	800e3b8 <HAL_RCC_OscConfig+0x994>
 800e39e:	4bb7      	ldr	r3, [pc, #732]	; (800e67c <HAL_RCC_OscConfig+0xc58>)
 800e3a0:	6a1b      	ldr	r3, [r3, #32]
 800e3a2:	4ab6      	ldr	r2, [pc, #728]	; (800e67c <HAL_RCC_OscConfig+0xc58>)
 800e3a4:	f043 0304 	orr.w	r3, r3, #4
 800e3a8:	6213      	str	r3, [r2, #32]
 800e3aa:	4bb4      	ldr	r3, [pc, #720]	; (800e67c <HAL_RCC_OscConfig+0xc58>)
 800e3ac:	6a1b      	ldr	r3, [r3, #32]
 800e3ae:	4ab3      	ldr	r2, [pc, #716]	; (800e67c <HAL_RCC_OscConfig+0xc58>)
 800e3b0:	f043 0301 	orr.w	r3, r3, #1
 800e3b4:	6213      	str	r3, [r2, #32]
 800e3b6:	e00b      	b.n	800e3d0 <HAL_RCC_OscConfig+0x9ac>
 800e3b8:	4bb0      	ldr	r3, [pc, #704]	; (800e67c <HAL_RCC_OscConfig+0xc58>)
 800e3ba:	6a1b      	ldr	r3, [r3, #32]
 800e3bc:	4aaf      	ldr	r2, [pc, #700]	; (800e67c <HAL_RCC_OscConfig+0xc58>)
 800e3be:	f023 0301 	bic.w	r3, r3, #1
 800e3c2:	6213      	str	r3, [r2, #32]
 800e3c4:	4bad      	ldr	r3, [pc, #692]	; (800e67c <HAL_RCC_OscConfig+0xc58>)
 800e3c6:	6a1b      	ldr	r3, [r3, #32]
 800e3c8:	4aac      	ldr	r2, [pc, #688]	; (800e67c <HAL_RCC_OscConfig+0xc58>)
 800e3ca:	f023 0304 	bic.w	r3, r3, #4
 800e3ce:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800e3d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e3d4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	68db      	ldr	r3, [r3, #12]
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	f000 8081 	beq.w	800e4e4 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800e3e2:	f7fa fabb 	bl	800895c <HAL_GetTick>
 800e3e6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800e3ea:	e00b      	b.n	800e404 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800e3ec:	f7fa fab6 	bl	800895c <HAL_GetTick>
 800e3f0:	4602      	mov	r2, r0
 800e3f2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800e3f6:	1ad3      	subs	r3, r2, r3
 800e3f8:	f241 3288 	movw	r2, #5000	; 0x1388
 800e3fc:	4293      	cmp	r3, r2
 800e3fe:	d901      	bls.n	800e404 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 800e400:	2303      	movs	r3, #3
 800e402:	e345      	b.n	800ea90 <HAL_RCC_OscConfig+0x106c>
 800e404:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e408:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800e40c:	2202      	movs	r2, #2
 800e40e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e410:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e414:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	fa93 f2a3 	rbit	r2, r3
 800e41e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e422:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800e426:	601a      	str	r2, [r3, #0]
 800e428:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e42c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800e430:	2202      	movs	r2, #2
 800e432:	601a      	str	r2, [r3, #0]
 800e434:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e438:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	fa93 f2a3 	rbit	r2, r3
 800e442:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e446:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800e44a:	601a      	str	r2, [r3, #0]
  return result;
 800e44c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e450:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800e454:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800e456:	fab3 f383 	clz	r3, r3
 800e45a:	b2db      	uxtb	r3, r3
 800e45c:	095b      	lsrs	r3, r3, #5
 800e45e:	b2db      	uxtb	r3, r3
 800e460:	f043 0302 	orr.w	r3, r3, #2
 800e464:	b2db      	uxtb	r3, r3
 800e466:	2b02      	cmp	r3, #2
 800e468:	d102      	bne.n	800e470 <HAL_RCC_OscConfig+0xa4c>
 800e46a:	4b84      	ldr	r3, [pc, #528]	; (800e67c <HAL_RCC_OscConfig+0xc58>)
 800e46c:	6a1b      	ldr	r3, [r3, #32]
 800e46e:	e013      	b.n	800e498 <HAL_RCC_OscConfig+0xa74>
 800e470:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e474:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800e478:	2202      	movs	r2, #2
 800e47a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e47c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e480:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	fa93 f2a3 	rbit	r2, r3
 800e48a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e48e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800e492:	601a      	str	r2, [r3, #0]
 800e494:	4b79      	ldr	r3, [pc, #484]	; (800e67c <HAL_RCC_OscConfig+0xc58>)
 800e496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e498:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800e49c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800e4a0:	2102      	movs	r1, #2
 800e4a2:	6011      	str	r1, [r2, #0]
 800e4a4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800e4a8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800e4ac:	6812      	ldr	r2, [r2, #0]
 800e4ae:	fa92 f1a2 	rbit	r1, r2
 800e4b2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800e4b6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800e4ba:	6011      	str	r1, [r2, #0]
  return result;
 800e4bc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800e4c0:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800e4c4:	6812      	ldr	r2, [r2, #0]
 800e4c6:	fab2 f282 	clz	r2, r2
 800e4ca:	b2d2      	uxtb	r2, r2
 800e4cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e4d0:	b2d2      	uxtb	r2, r2
 800e4d2:	f002 021f 	and.w	r2, r2, #31
 800e4d6:	2101      	movs	r1, #1
 800e4d8:	fa01 f202 	lsl.w	r2, r1, r2
 800e4dc:	4013      	ands	r3, r2
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d084      	beq.n	800e3ec <HAL_RCC_OscConfig+0x9c8>
 800e4e2:	e07f      	b.n	800e5e4 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800e4e4:	f7fa fa3a 	bl	800895c <HAL_GetTick>
 800e4e8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800e4ec:	e00b      	b.n	800e506 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800e4ee:	f7fa fa35 	bl	800895c <HAL_GetTick>
 800e4f2:	4602      	mov	r2, r0
 800e4f4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800e4f8:	1ad3      	subs	r3, r2, r3
 800e4fa:	f241 3288 	movw	r2, #5000	; 0x1388
 800e4fe:	4293      	cmp	r3, r2
 800e500:	d901      	bls.n	800e506 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800e502:	2303      	movs	r3, #3
 800e504:	e2c4      	b.n	800ea90 <HAL_RCC_OscConfig+0x106c>
 800e506:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e50a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800e50e:	2202      	movs	r2, #2
 800e510:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e512:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e516:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	fa93 f2a3 	rbit	r2, r3
 800e520:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e524:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800e528:	601a      	str	r2, [r3, #0]
 800e52a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e52e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800e532:	2202      	movs	r2, #2
 800e534:	601a      	str	r2, [r3, #0]
 800e536:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e53a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	fa93 f2a3 	rbit	r2, r3
 800e544:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e548:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800e54c:	601a      	str	r2, [r3, #0]
  return result;
 800e54e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e552:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800e556:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800e558:	fab3 f383 	clz	r3, r3
 800e55c:	b2db      	uxtb	r3, r3
 800e55e:	095b      	lsrs	r3, r3, #5
 800e560:	b2db      	uxtb	r3, r3
 800e562:	f043 0302 	orr.w	r3, r3, #2
 800e566:	b2db      	uxtb	r3, r3
 800e568:	2b02      	cmp	r3, #2
 800e56a:	d102      	bne.n	800e572 <HAL_RCC_OscConfig+0xb4e>
 800e56c:	4b43      	ldr	r3, [pc, #268]	; (800e67c <HAL_RCC_OscConfig+0xc58>)
 800e56e:	6a1b      	ldr	r3, [r3, #32]
 800e570:	e013      	b.n	800e59a <HAL_RCC_OscConfig+0xb76>
 800e572:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e576:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800e57a:	2202      	movs	r2, #2
 800e57c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e57e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e582:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	fa93 f2a3 	rbit	r2, r3
 800e58c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e590:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 800e594:	601a      	str	r2, [r3, #0]
 800e596:	4b39      	ldr	r3, [pc, #228]	; (800e67c <HAL_RCC_OscConfig+0xc58>)
 800e598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e59a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800e59e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800e5a2:	2102      	movs	r1, #2
 800e5a4:	6011      	str	r1, [r2, #0]
 800e5a6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800e5aa:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800e5ae:	6812      	ldr	r2, [r2, #0]
 800e5b0:	fa92 f1a2 	rbit	r1, r2
 800e5b4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800e5b8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800e5bc:	6011      	str	r1, [r2, #0]
  return result;
 800e5be:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800e5c2:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800e5c6:	6812      	ldr	r2, [r2, #0]
 800e5c8:	fab2 f282 	clz	r2, r2
 800e5cc:	b2d2      	uxtb	r2, r2
 800e5ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e5d2:	b2d2      	uxtb	r2, r2
 800e5d4:	f002 021f 	and.w	r2, r2, #31
 800e5d8:	2101      	movs	r1, #1
 800e5da:	fa01 f202 	lsl.w	r2, r1, r2
 800e5de:	4013      	ands	r3, r2
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	d184      	bne.n	800e4ee <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800e5e4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 800e5e8:	2b01      	cmp	r3, #1
 800e5ea:	d105      	bne.n	800e5f8 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e5ec:	4b23      	ldr	r3, [pc, #140]	; (800e67c <HAL_RCC_OscConfig+0xc58>)
 800e5ee:	69db      	ldr	r3, [r3, #28]
 800e5f0:	4a22      	ldr	r2, [pc, #136]	; (800e67c <HAL_RCC_OscConfig+0xc58>)
 800e5f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e5f6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800e5f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e5fc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	69db      	ldr	r3, [r3, #28]
 800e604:	2b00      	cmp	r3, #0
 800e606:	f000 8242 	beq.w	800ea8e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800e60a:	4b1c      	ldr	r3, [pc, #112]	; (800e67c <HAL_RCC_OscConfig+0xc58>)
 800e60c:	685b      	ldr	r3, [r3, #4]
 800e60e:	f003 030c 	and.w	r3, r3, #12
 800e612:	2b08      	cmp	r3, #8
 800e614:	f000 8213 	beq.w	800ea3e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800e618:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e61c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	69db      	ldr	r3, [r3, #28]
 800e624:	2b02      	cmp	r3, #2
 800e626:	f040 8162 	bne.w	800e8ee <HAL_RCC_OscConfig+0xeca>
 800e62a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e62e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800e632:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e636:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e638:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e63c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800e640:	681b      	ldr	r3, [r3, #0]
 800e642:	fa93 f2a3 	rbit	r2, r3
 800e646:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e64a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800e64e:	601a      	str	r2, [r3, #0]
  return result;
 800e650:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e654:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800e658:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e65a:	fab3 f383 	clz	r3, r3
 800e65e:	b2db      	uxtb	r3, r3
 800e660:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800e664:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800e668:	009b      	lsls	r3, r3, #2
 800e66a:	461a      	mov	r2, r3
 800e66c:	2300      	movs	r3, #0
 800e66e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800e670:	f7fa f974 	bl	800895c <HAL_GetTick>
 800e674:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800e678:	e00c      	b.n	800e694 <HAL_RCC_OscConfig+0xc70>
 800e67a:	bf00      	nop
 800e67c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800e680:	f7fa f96c 	bl	800895c <HAL_GetTick>
 800e684:	4602      	mov	r2, r0
 800e686:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800e68a:	1ad3      	subs	r3, r2, r3
 800e68c:	2b02      	cmp	r3, #2
 800e68e:	d901      	bls.n	800e694 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 800e690:	2303      	movs	r3, #3
 800e692:	e1fd      	b.n	800ea90 <HAL_RCC_OscConfig+0x106c>
 800e694:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e698:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800e69c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800e6a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e6a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e6a6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	fa93 f2a3 	rbit	r2, r3
 800e6b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e6b4:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800e6b8:	601a      	str	r2, [r3, #0]
  return result;
 800e6ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e6be:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800e6c2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800e6c4:	fab3 f383 	clz	r3, r3
 800e6c8:	b2db      	uxtb	r3, r3
 800e6ca:	095b      	lsrs	r3, r3, #5
 800e6cc:	b2db      	uxtb	r3, r3
 800e6ce:	f043 0301 	orr.w	r3, r3, #1
 800e6d2:	b2db      	uxtb	r3, r3
 800e6d4:	2b01      	cmp	r3, #1
 800e6d6:	d102      	bne.n	800e6de <HAL_RCC_OscConfig+0xcba>
 800e6d8:	4bb0      	ldr	r3, [pc, #704]	; (800e99c <HAL_RCC_OscConfig+0xf78>)
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	e027      	b.n	800e72e <HAL_RCC_OscConfig+0xd0a>
 800e6de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e6e2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800e6e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800e6ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e6ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e6f0:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800e6f4:	681b      	ldr	r3, [r3, #0]
 800e6f6:	fa93 f2a3 	rbit	r2, r3
 800e6fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e6fe:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800e702:	601a      	str	r2, [r3, #0]
 800e704:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e708:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800e70c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800e710:	601a      	str	r2, [r3, #0]
 800e712:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e716:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	fa93 f2a3 	rbit	r2, r3
 800e720:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e724:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800e728:	601a      	str	r2, [r3, #0]
 800e72a:	4b9c      	ldr	r3, [pc, #624]	; (800e99c <HAL_RCC_OscConfig+0xf78>)
 800e72c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e72e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800e732:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800e736:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800e73a:	6011      	str	r1, [r2, #0]
 800e73c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800e740:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800e744:	6812      	ldr	r2, [r2, #0]
 800e746:	fa92 f1a2 	rbit	r1, r2
 800e74a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800e74e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800e752:	6011      	str	r1, [r2, #0]
  return result;
 800e754:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800e758:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800e75c:	6812      	ldr	r2, [r2, #0]
 800e75e:	fab2 f282 	clz	r2, r2
 800e762:	b2d2      	uxtb	r2, r2
 800e764:	f042 0220 	orr.w	r2, r2, #32
 800e768:	b2d2      	uxtb	r2, r2
 800e76a:	f002 021f 	and.w	r2, r2, #31
 800e76e:	2101      	movs	r1, #1
 800e770:	fa01 f202 	lsl.w	r2, r1, r2
 800e774:	4013      	ands	r3, r2
 800e776:	2b00      	cmp	r3, #0
 800e778:	d182      	bne.n	800e680 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800e77a:	4b88      	ldr	r3, [pc, #544]	; (800e99c <HAL_RCC_OscConfig+0xf78>)
 800e77c:	685b      	ldr	r3, [r3, #4]
 800e77e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800e782:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e786:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800e78e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e792:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	6a1b      	ldr	r3, [r3, #32]
 800e79a:	430b      	orrs	r3, r1
 800e79c:	497f      	ldr	r1, [pc, #508]	; (800e99c <HAL_RCC_OscConfig+0xf78>)
 800e79e:	4313      	orrs	r3, r2
 800e7a0:	604b      	str	r3, [r1, #4]
 800e7a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e7a6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800e7aa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e7ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e7b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e7b4:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	fa93 f2a3 	rbit	r2, r3
 800e7be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e7c2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800e7c6:	601a      	str	r2, [r3, #0]
  return result;
 800e7c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e7cc:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800e7d0:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800e7d2:	fab3 f383 	clz	r3, r3
 800e7d6:	b2db      	uxtb	r3, r3
 800e7d8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800e7dc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800e7e0:	009b      	lsls	r3, r3, #2
 800e7e2:	461a      	mov	r2, r3
 800e7e4:	2301      	movs	r3, #1
 800e7e6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800e7e8:	f7fa f8b8 	bl	800895c <HAL_GetTick>
 800e7ec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800e7f0:	e009      	b.n	800e806 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800e7f2:	f7fa f8b3 	bl	800895c <HAL_GetTick>
 800e7f6:	4602      	mov	r2, r0
 800e7f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800e7fc:	1ad3      	subs	r3, r2, r3
 800e7fe:	2b02      	cmp	r3, #2
 800e800:	d901      	bls.n	800e806 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800e802:	2303      	movs	r3, #3
 800e804:	e144      	b.n	800ea90 <HAL_RCC_OscConfig+0x106c>
 800e806:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e80a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800e80e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800e812:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e814:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e818:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	fa93 f2a3 	rbit	r2, r3
 800e822:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e826:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800e82a:	601a      	str	r2, [r3, #0]
  return result;
 800e82c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e830:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800e834:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800e836:	fab3 f383 	clz	r3, r3
 800e83a:	b2db      	uxtb	r3, r3
 800e83c:	095b      	lsrs	r3, r3, #5
 800e83e:	b2db      	uxtb	r3, r3
 800e840:	f043 0301 	orr.w	r3, r3, #1
 800e844:	b2db      	uxtb	r3, r3
 800e846:	2b01      	cmp	r3, #1
 800e848:	d102      	bne.n	800e850 <HAL_RCC_OscConfig+0xe2c>
 800e84a:	4b54      	ldr	r3, [pc, #336]	; (800e99c <HAL_RCC_OscConfig+0xf78>)
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	e027      	b.n	800e8a0 <HAL_RCC_OscConfig+0xe7c>
 800e850:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e854:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800e858:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800e85c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e85e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e862:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	fa93 f2a3 	rbit	r2, r3
 800e86c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e870:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800e874:	601a      	str	r2, [r3, #0]
 800e876:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e87a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800e87e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800e882:	601a      	str	r2, [r3, #0]
 800e884:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e888:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	fa93 f2a3 	rbit	r2, r3
 800e892:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e896:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800e89a:	601a      	str	r2, [r3, #0]
 800e89c:	4b3f      	ldr	r3, [pc, #252]	; (800e99c <HAL_RCC_OscConfig+0xf78>)
 800e89e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8a0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800e8a4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800e8a8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800e8ac:	6011      	str	r1, [r2, #0]
 800e8ae:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800e8b2:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800e8b6:	6812      	ldr	r2, [r2, #0]
 800e8b8:	fa92 f1a2 	rbit	r1, r2
 800e8bc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800e8c0:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800e8c4:	6011      	str	r1, [r2, #0]
  return result;
 800e8c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800e8ca:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800e8ce:	6812      	ldr	r2, [r2, #0]
 800e8d0:	fab2 f282 	clz	r2, r2
 800e8d4:	b2d2      	uxtb	r2, r2
 800e8d6:	f042 0220 	orr.w	r2, r2, #32
 800e8da:	b2d2      	uxtb	r2, r2
 800e8dc:	f002 021f 	and.w	r2, r2, #31
 800e8e0:	2101      	movs	r1, #1
 800e8e2:	fa01 f202 	lsl.w	r2, r1, r2
 800e8e6:	4013      	ands	r3, r2
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d082      	beq.n	800e7f2 <HAL_RCC_OscConfig+0xdce>
 800e8ec:	e0cf      	b.n	800ea8e <HAL_RCC_OscConfig+0x106a>
 800e8ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e8f2:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800e8f6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e8fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e8fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e900:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	fa93 f2a3 	rbit	r2, r3
 800e90a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e90e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800e912:	601a      	str	r2, [r3, #0]
  return result;
 800e914:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e918:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800e91c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e91e:	fab3 f383 	clz	r3, r3
 800e922:	b2db      	uxtb	r3, r3
 800e924:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800e928:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800e92c:	009b      	lsls	r3, r3, #2
 800e92e:	461a      	mov	r2, r3
 800e930:	2300      	movs	r3, #0
 800e932:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800e934:	f7fa f812 	bl	800895c <HAL_GetTick>
 800e938:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800e93c:	e009      	b.n	800e952 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800e93e:	f7fa f80d 	bl	800895c <HAL_GetTick>
 800e942:	4602      	mov	r2, r0
 800e944:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800e948:	1ad3      	subs	r3, r2, r3
 800e94a:	2b02      	cmp	r3, #2
 800e94c:	d901      	bls.n	800e952 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800e94e:	2303      	movs	r3, #3
 800e950:	e09e      	b.n	800ea90 <HAL_RCC_OscConfig+0x106c>
 800e952:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e956:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800e95a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800e95e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e960:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e964:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	fa93 f2a3 	rbit	r2, r3
 800e96e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e972:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800e976:	601a      	str	r2, [r3, #0]
  return result;
 800e978:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e97c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800e980:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800e982:	fab3 f383 	clz	r3, r3
 800e986:	b2db      	uxtb	r3, r3
 800e988:	095b      	lsrs	r3, r3, #5
 800e98a:	b2db      	uxtb	r3, r3
 800e98c:	f043 0301 	orr.w	r3, r3, #1
 800e990:	b2db      	uxtb	r3, r3
 800e992:	2b01      	cmp	r3, #1
 800e994:	d104      	bne.n	800e9a0 <HAL_RCC_OscConfig+0xf7c>
 800e996:	4b01      	ldr	r3, [pc, #4]	; (800e99c <HAL_RCC_OscConfig+0xf78>)
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	e029      	b.n	800e9f0 <HAL_RCC_OscConfig+0xfcc>
 800e99c:	40021000 	.word	0x40021000
 800e9a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e9a4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800e9a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800e9ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e9ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e9b2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	fa93 f2a3 	rbit	r2, r3
 800e9bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e9c0:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800e9c4:	601a      	str	r2, [r3, #0]
 800e9c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e9ca:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800e9ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800e9d2:	601a      	str	r2, [r3, #0]
 800e9d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e9d8:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	fa93 f2a3 	rbit	r2, r3
 800e9e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800e9e6:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800e9ea:	601a      	str	r2, [r3, #0]
 800e9ec:	4b2b      	ldr	r3, [pc, #172]	; (800ea9c <HAL_RCC_OscConfig+0x1078>)
 800e9ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9f0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800e9f4:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800e9f8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800e9fc:	6011      	str	r1, [r2, #0]
 800e9fe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800ea02:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800ea06:	6812      	ldr	r2, [r2, #0]
 800ea08:	fa92 f1a2 	rbit	r1, r2
 800ea0c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800ea10:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800ea14:	6011      	str	r1, [r2, #0]
  return result;
 800ea16:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800ea1a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800ea1e:	6812      	ldr	r2, [r2, #0]
 800ea20:	fab2 f282 	clz	r2, r2
 800ea24:	b2d2      	uxtb	r2, r2
 800ea26:	f042 0220 	orr.w	r2, r2, #32
 800ea2a:	b2d2      	uxtb	r2, r2
 800ea2c:	f002 021f 	and.w	r2, r2, #31
 800ea30:	2101      	movs	r1, #1
 800ea32:	fa01 f202 	lsl.w	r2, r1, r2
 800ea36:	4013      	ands	r3, r2
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d180      	bne.n	800e93e <HAL_RCC_OscConfig+0xf1a>
 800ea3c:	e027      	b.n	800ea8e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ea3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ea42:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	69db      	ldr	r3, [r3, #28]
 800ea4a:	2b01      	cmp	r3, #1
 800ea4c:	d101      	bne.n	800ea52 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800ea4e:	2301      	movs	r3, #1
 800ea50:	e01e      	b.n	800ea90 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800ea52:	4b12      	ldr	r3, [pc, #72]	; (800ea9c <HAL_RCC_OscConfig+0x1078>)
 800ea54:	685b      	ldr	r3, [r3, #4]
 800ea56:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800ea5a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800ea5e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800ea62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ea66:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	6a1b      	ldr	r3, [r3, #32]
 800ea6e:	429a      	cmp	r2, r3
 800ea70:	d10b      	bne.n	800ea8a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800ea72:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800ea76:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800ea7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800ea7e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800ea86:	429a      	cmp	r2, r3
 800ea88:	d001      	beq.n	800ea8e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800ea8a:	2301      	movs	r3, #1
 800ea8c:	e000      	b.n	800ea90 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800ea8e:	2300      	movs	r3, #0
}
 800ea90:	4618      	mov	r0, r3
 800ea92:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800ea96:	46bd      	mov	sp, r7
 800ea98:	bd80      	pop	{r7, pc}
 800ea9a:	bf00      	nop
 800ea9c:	40021000 	.word	0x40021000

0800eaa0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800eaa0:	b580      	push	{r7, lr}
 800eaa2:	b09e      	sub	sp, #120	; 0x78
 800eaa4:	af00      	add	r7, sp, #0
 800eaa6:	6078      	str	r0, [r7, #4]
 800eaa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800eaaa:	2300      	movs	r3, #0
 800eaac:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d101      	bne.n	800eab8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800eab4:	2301      	movs	r3, #1
 800eab6:	e162      	b.n	800ed7e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800eab8:	4b90      	ldr	r3, [pc, #576]	; (800ecfc <HAL_RCC_ClockConfig+0x25c>)
 800eaba:	681b      	ldr	r3, [r3, #0]
 800eabc:	f003 0307 	and.w	r3, r3, #7
 800eac0:	683a      	ldr	r2, [r7, #0]
 800eac2:	429a      	cmp	r2, r3
 800eac4:	d910      	bls.n	800eae8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800eac6:	4b8d      	ldr	r3, [pc, #564]	; (800ecfc <HAL_RCC_ClockConfig+0x25c>)
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	f023 0207 	bic.w	r2, r3, #7
 800eace:	498b      	ldr	r1, [pc, #556]	; (800ecfc <HAL_RCC_ClockConfig+0x25c>)
 800ead0:	683b      	ldr	r3, [r7, #0]
 800ead2:	4313      	orrs	r3, r2
 800ead4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ead6:	4b89      	ldr	r3, [pc, #548]	; (800ecfc <HAL_RCC_ClockConfig+0x25c>)
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	f003 0307 	and.w	r3, r3, #7
 800eade:	683a      	ldr	r2, [r7, #0]
 800eae0:	429a      	cmp	r2, r3
 800eae2:	d001      	beq.n	800eae8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800eae4:	2301      	movs	r3, #1
 800eae6:	e14a      	b.n	800ed7e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	f003 0302 	and.w	r3, r3, #2
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d008      	beq.n	800eb06 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800eaf4:	4b82      	ldr	r3, [pc, #520]	; (800ed00 <HAL_RCC_ClockConfig+0x260>)
 800eaf6:	685b      	ldr	r3, [r3, #4]
 800eaf8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	689b      	ldr	r3, [r3, #8]
 800eb00:	497f      	ldr	r1, [pc, #508]	; (800ed00 <HAL_RCC_ClockConfig+0x260>)
 800eb02:	4313      	orrs	r3, r2
 800eb04:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	681b      	ldr	r3, [r3, #0]
 800eb0a:	f003 0301 	and.w	r3, r3, #1
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	f000 80dc 	beq.w	800eccc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	685b      	ldr	r3, [r3, #4]
 800eb18:	2b01      	cmp	r3, #1
 800eb1a:	d13c      	bne.n	800eb96 <HAL_RCC_ClockConfig+0xf6>
 800eb1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800eb20:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800eb22:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800eb24:	fa93 f3a3 	rbit	r3, r3
 800eb28:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800eb2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800eb2c:	fab3 f383 	clz	r3, r3
 800eb30:	b2db      	uxtb	r3, r3
 800eb32:	095b      	lsrs	r3, r3, #5
 800eb34:	b2db      	uxtb	r3, r3
 800eb36:	f043 0301 	orr.w	r3, r3, #1
 800eb3a:	b2db      	uxtb	r3, r3
 800eb3c:	2b01      	cmp	r3, #1
 800eb3e:	d102      	bne.n	800eb46 <HAL_RCC_ClockConfig+0xa6>
 800eb40:	4b6f      	ldr	r3, [pc, #444]	; (800ed00 <HAL_RCC_ClockConfig+0x260>)
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	e00f      	b.n	800eb66 <HAL_RCC_ClockConfig+0xc6>
 800eb46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800eb4a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800eb4c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800eb4e:	fa93 f3a3 	rbit	r3, r3
 800eb52:	667b      	str	r3, [r7, #100]	; 0x64
 800eb54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800eb58:	663b      	str	r3, [r7, #96]	; 0x60
 800eb5a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800eb5c:	fa93 f3a3 	rbit	r3, r3
 800eb60:	65fb      	str	r3, [r7, #92]	; 0x5c
 800eb62:	4b67      	ldr	r3, [pc, #412]	; (800ed00 <HAL_RCC_ClockConfig+0x260>)
 800eb64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb66:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800eb6a:	65ba      	str	r2, [r7, #88]	; 0x58
 800eb6c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800eb6e:	fa92 f2a2 	rbit	r2, r2
 800eb72:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800eb74:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800eb76:	fab2 f282 	clz	r2, r2
 800eb7a:	b2d2      	uxtb	r2, r2
 800eb7c:	f042 0220 	orr.w	r2, r2, #32
 800eb80:	b2d2      	uxtb	r2, r2
 800eb82:	f002 021f 	and.w	r2, r2, #31
 800eb86:	2101      	movs	r1, #1
 800eb88:	fa01 f202 	lsl.w	r2, r1, r2
 800eb8c:	4013      	ands	r3, r2
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d17b      	bne.n	800ec8a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800eb92:	2301      	movs	r3, #1
 800eb94:	e0f3      	b.n	800ed7e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	685b      	ldr	r3, [r3, #4]
 800eb9a:	2b02      	cmp	r3, #2
 800eb9c:	d13c      	bne.n	800ec18 <HAL_RCC_ClockConfig+0x178>
 800eb9e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800eba2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800eba4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eba6:	fa93 f3a3 	rbit	r3, r3
 800ebaa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800ebac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ebae:	fab3 f383 	clz	r3, r3
 800ebb2:	b2db      	uxtb	r3, r3
 800ebb4:	095b      	lsrs	r3, r3, #5
 800ebb6:	b2db      	uxtb	r3, r3
 800ebb8:	f043 0301 	orr.w	r3, r3, #1
 800ebbc:	b2db      	uxtb	r3, r3
 800ebbe:	2b01      	cmp	r3, #1
 800ebc0:	d102      	bne.n	800ebc8 <HAL_RCC_ClockConfig+0x128>
 800ebc2:	4b4f      	ldr	r3, [pc, #316]	; (800ed00 <HAL_RCC_ClockConfig+0x260>)
 800ebc4:	681b      	ldr	r3, [r3, #0]
 800ebc6:	e00f      	b.n	800ebe8 <HAL_RCC_ClockConfig+0x148>
 800ebc8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ebcc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ebce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ebd0:	fa93 f3a3 	rbit	r3, r3
 800ebd4:	647b      	str	r3, [r7, #68]	; 0x44
 800ebd6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ebda:	643b      	str	r3, [r7, #64]	; 0x40
 800ebdc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ebde:	fa93 f3a3 	rbit	r3, r3
 800ebe2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ebe4:	4b46      	ldr	r3, [pc, #280]	; (800ed00 <HAL_RCC_ClockConfig+0x260>)
 800ebe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ebe8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800ebec:	63ba      	str	r2, [r7, #56]	; 0x38
 800ebee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ebf0:	fa92 f2a2 	rbit	r2, r2
 800ebf4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800ebf6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ebf8:	fab2 f282 	clz	r2, r2
 800ebfc:	b2d2      	uxtb	r2, r2
 800ebfe:	f042 0220 	orr.w	r2, r2, #32
 800ec02:	b2d2      	uxtb	r2, r2
 800ec04:	f002 021f 	and.w	r2, r2, #31
 800ec08:	2101      	movs	r1, #1
 800ec0a:	fa01 f202 	lsl.w	r2, r1, r2
 800ec0e:	4013      	ands	r3, r2
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d13a      	bne.n	800ec8a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800ec14:	2301      	movs	r3, #1
 800ec16:	e0b2      	b.n	800ed7e <HAL_RCC_ClockConfig+0x2de>
 800ec18:	2302      	movs	r3, #2
 800ec1a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ec1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec1e:	fa93 f3a3 	rbit	r3, r3
 800ec22:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800ec24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ec26:	fab3 f383 	clz	r3, r3
 800ec2a:	b2db      	uxtb	r3, r3
 800ec2c:	095b      	lsrs	r3, r3, #5
 800ec2e:	b2db      	uxtb	r3, r3
 800ec30:	f043 0301 	orr.w	r3, r3, #1
 800ec34:	b2db      	uxtb	r3, r3
 800ec36:	2b01      	cmp	r3, #1
 800ec38:	d102      	bne.n	800ec40 <HAL_RCC_ClockConfig+0x1a0>
 800ec3a:	4b31      	ldr	r3, [pc, #196]	; (800ed00 <HAL_RCC_ClockConfig+0x260>)
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	e00d      	b.n	800ec5c <HAL_RCC_ClockConfig+0x1bc>
 800ec40:	2302      	movs	r3, #2
 800ec42:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ec44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec46:	fa93 f3a3 	rbit	r3, r3
 800ec4a:	627b      	str	r3, [r7, #36]	; 0x24
 800ec4c:	2302      	movs	r3, #2
 800ec4e:	623b      	str	r3, [r7, #32]
 800ec50:	6a3b      	ldr	r3, [r7, #32]
 800ec52:	fa93 f3a3 	rbit	r3, r3
 800ec56:	61fb      	str	r3, [r7, #28]
 800ec58:	4b29      	ldr	r3, [pc, #164]	; (800ed00 <HAL_RCC_ClockConfig+0x260>)
 800ec5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec5c:	2202      	movs	r2, #2
 800ec5e:	61ba      	str	r2, [r7, #24]
 800ec60:	69ba      	ldr	r2, [r7, #24]
 800ec62:	fa92 f2a2 	rbit	r2, r2
 800ec66:	617a      	str	r2, [r7, #20]
  return result;
 800ec68:	697a      	ldr	r2, [r7, #20]
 800ec6a:	fab2 f282 	clz	r2, r2
 800ec6e:	b2d2      	uxtb	r2, r2
 800ec70:	f042 0220 	orr.w	r2, r2, #32
 800ec74:	b2d2      	uxtb	r2, r2
 800ec76:	f002 021f 	and.w	r2, r2, #31
 800ec7a:	2101      	movs	r1, #1
 800ec7c:	fa01 f202 	lsl.w	r2, r1, r2
 800ec80:	4013      	ands	r3, r2
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d101      	bne.n	800ec8a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800ec86:	2301      	movs	r3, #1
 800ec88:	e079      	b.n	800ed7e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ec8a:	4b1d      	ldr	r3, [pc, #116]	; (800ed00 <HAL_RCC_ClockConfig+0x260>)
 800ec8c:	685b      	ldr	r3, [r3, #4]
 800ec8e:	f023 0203 	bic.w	r2, r3, #3
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	685b      	ldr	r3, [r3, #4]
 800ec96:	491a      	ldr	r1, [pc, #104]	; (800ed00 <HAL_RCC_ClockConfig+0x260>)
 800ec98:	4313      	orrs	r3, r2
 800ec9a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800ec9c:	f7f9 fe5e 	bl	800895c <HAL_GetTick>
 800eca0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800eca2:	e00a      	b.n	800ecba <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800eca4:	f7f9 fe5a 	bl	800895c <HAL_GetTick>
 800eca8:	4602      	mov	r2, r0
 800ecaa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ecac:	1ad3      	subs	r3, r2, r3
 800ecae:	f241 3288 	movw	r2, #5000	; 0x1388
 800ecb2:	4293      	cmp	r3, r2
 800ecb4:	d901      	bls.n	800ecba <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800ecb6:	2303      	movs	r3, #3
 800ecb8:	e061      	b.n	800ed7e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ecba:	4b11      	ldr	r3, [pc, #68]	; (800ed00 <HAL_RCC_ClockConfig+0x260>)
 800ecbc:	685b      	ldr	r3, [r3, #4]
 800ecbe:	f003 020c 	and.w	r2, r3, #12
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	685b      	ldr	r3, [r3, #4]
 800ecc6:	009b      	lsls	r3, r3, #2
 800ecc8:	429a      	cmp	r2, r3
 800ecca:	d1eb      	bne.n	800eca4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800eccc:	4b0b      	ldr	r3, [pc, #44]	; (800ecfc <HAL_RCC_ClockConfig+0x25c>)
 800ecce:	681b      	ldr	r3, [r3, #0]
 800ecd0:	f003 0307 	and.w	r3, r3, #7
 800ecd4:	683a      	ldr	r2, [r7, #0]
 800ecd6:	429a      	cmp	r2, r3
 800ecd8:	d214      	bcs.n	800ed04 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ecda:	4b08      	ldr	r3, [pc, #32]	; (800ecfc <HAL_RCC_ClockConfig+0x25c>)
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	f023 0207 	bic.w	r2, r3, #7
 800ece2:	4906      	ldr	r1, [pc, #24]	; (800ecfc <HAL_RCC_ClockConfig+0x25c>)
 800ece4:	683b      	ldr	r3, [r7, #0]
 800ece6:	4313      	orrs	r3, r2
 800ece8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ecea:	4b04      	ldr	r3, [pc, #16]	; (800ecfc <HAL_RCC_ClockConfig+0x25c>)
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	f003 0307 	and.w	r3, r3, #7
 800ecf2:	683a      	ldr	r2, [r7, #0]
 800ecf4:	429a      	cmp	r2, r3
 800ecf6:	d005      	beq.n	800ed04 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800ecf8:	2301      	movs	r3, #1
 800ecfa:	e040      	b.n	800ed7e <HAL_RCC_ClockConfig+0x2de>
 800ecfc:	40022000 	.word	0x40022000
 800ed00:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	f003 0304 	and.w	r3, r3, #4
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	d008      	beq.n	800ed22 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ed10:	4b1d      	ldr	r3, [pc, #116]	; (800ed88 <HAL_RCC_ClockConfig+0x2e8>)
 800ed12:	685b      	ldr	r3, [r3, #4]
 800ed14:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	68db      	ldr	r3, [r3, #12]
 800ed1c:	491a      	ldr	r1, [pc, #104]	; (800ed88 <HAL_RCC_ClockConfig+0x2e8>)
 800ed1e:	4313      	orrs	r3, r2
 800ed20:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	681b      	ldr	r3, [r3, #0]
 800ed26:	f003 0308 	and.w	r3, r3, #8
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d009      	beq.n	800ed42 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ed2e:	4b16      	ldr	r3, [pc, #88]	; (800ed88 <HAL_RCC_ClockConfig+0x2e8>)
 800ed30:	685b      	ldr	r3, [r3, #4]
 800ed32:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	691b      	ldr	r3, [r3, #16]
 800ed3a:	00db      	lsls	r3, r3, #3
 800ed3c:	4912      	ldr	r1, [pc, #72]	; (800ed88 <HAL_RCC_ClockConfig+0x2e8>)
 800ed3e:	4313      	orrs	r3, r2
 800ed40:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800ed42:	f000 f85b 	bl	800edfc <HAL_RCC_GetSysClockFreq>
 800ed46:	4601      	mov	r1, r0
 800ed48:	4b0f      	ldr	r3, [pc, #60]	; (800ed88 <HAL_RCC_ClockConfig+0x2e8>)
 800ed4a:	685b      	ldr	r3, [r3, #4]
 800ed4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ed50:	22f0      	movs	r2, #240	; 0xf0
 800ed52:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ed54:	693a      	ldr	r2, [r7, #16]
 800ed56:	fa92 f2a2 	rbit	r2, r2
 800ed5a:	60fa      	str	r2, [r7, #12]
  return result;
 800ed5c:	68fa      	ldr	r2, [r7, #12]
 800ed5e:	fab2 f282 	clz	r2, r2
 800ed62:	b2d2      	uxtb	r2, r2
 800ed64:	40d3      	lsrs	r3, r2
 800ed66:	4a09      	ldr	r2, [pc, #36]	; (800ed8c <HAL_RCC_ClockConfig+0x2ec>)
 800ed68:	5cd3      	ldrb	r3, [r2, r3]
 800ed6a:	fa21 f303 	lsr.w	r3, r1, r3
 800ed6e:	4a08      	ldr	r2, [pc, #32]	; (800ed90 <HAL_RCC_ClockConfig+0x2f0>)
 800ed70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800ed72:	4b08      	ldr	r3, [pc, #32]	; (800ed94 <HAL_RCC_ClockConfig+0x2f4>)
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	4618      	mov	r0, r3
 800ed78:	f7f7 fdac 	bl	80068d4 <HAL_InitTick>
  
  return HAL_OK;
 800ed7c:	2300      	movs	r3, #0
}
 800ed7e:	4618      	mov	r0, r3
 800ed80:	3778      	adds	r7, #120	; 0x78
 800ed82:	46bd      	mov	sp, r7
 800ed84:	bd80      	pop	{r7, pc}
 800ed86:	bf00      	nop
 800ed88:	40021000 	.word	0x40021000
 800ed8c:	08017e28 	.word	0x08017e28
 800ed90:	20000010 	.word	0x20000010
 800ed94:	20000014 	.word	0x20000014

0800ed98 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
  * @retval None
  */
#endif
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800ed98:	b580      	push	{r7, lr}
 800ed9a:	b08a      	sub	sp, #40	; 0x28
 800ed9c:	af00      	add	r7, sp, #0
 800ed9e:	60f8      	str	r0, [r7, #12]
 800eda0:	60b9      	str	r1, [r7, #8]
 800eda2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
  
  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 800eda4:	2302      	movs	r3, #2
 800eda6:	61bb      	str	r3, [r7, #24]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 800eda8:	2303      	movs	r3, #3
 800edaa:	623b      	str	r3, [r7, #32]
  gpio.Pull      = GPIO_NOPULL;
 800edac:	2300      	movs	r3, #0
 800edae:	61fb      	str	r3, [r7, #28]
  gpio.Pin       = MCO1_PIN;
 800edb0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800edb4:	617b      	str	r3, [r7, #20]
  gpio.Alternate = GPIO_AF0_MCO;
 800edb6:	2300      	movs	r3, #0
 800edb8:	627b      	str	r3, [r7, #36]	; 0x24

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 800edba:	4b0f      	ldr	r3, [pc, #60]	; (800edf8 <HAL_RCC_MCOConfig+0x60>)
 800edbc:	695b      	ldr	r3, [r3, #20]
 800edbe:	4a0e      	ldr	r2, [pc, #56]	; (800edf8 <HAL_RCC_MCOConfig+0x60>)
 800edc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800edc4:	6153      	str	r3, [r2, #20]
 800edc6:	4b0c      	ldr	r3, [pc, #48]	; (800edf8 <HAL_RCC_MCOConfig+0x60>)
 800edc8:	695b      	ldr	r3, [r3, #20]
 800edca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800edce:	613b      	str	r3, [r7, #16]
 800edd0:	693b      	ldr	r3, [r7, #16]
  
  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 800edd2:	f107 0314 	add.w	r3, r7, #20
 800edd6:	4619      	mov	r1, r3
 800edd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800eddc:	f7fb ffbe 	bl	800ad5c <HAL_GPIO_Init>
  
  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 800ede0:	4b05      	ldr	r3, [pc, #20]	; (800edf8 <HAL_RCC_MCOConfig+0x60>)
 800ede2:	685b      	ldr	r3, [r3, #4]
 800ede4:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800ede8:	4903      	ldr	r1, [pc, #12]	; (800edf8 <HAL_RCC_MCOConfig+0x60>)
 800edea:	68bb      	ldr	r3, [r7, #8]
 800edec:	4313      	orrs	r3, r2
 800edee:	604b      	str	r3, [r1, #4]
}
 800edf0:	bf00      	nop
 800edf2:	3728      	adds	r7, #40	; 0x28
 800edf4:	46bd      	mov	sp, r7
 800edf6:	bd80      	pop	{r7, pc}
 800edf8:	40021000 	.word	0x40021000

0800edfc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800edfc:	b480      	push	{r7}
 800edfe:	b08b      	sub	sp, #44	; 0x2c
 800ee00:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800ee02:	2300      	movs	r3, #0
 800ee04:	61fb      	str	r3, [r7, #28]
 800ee06:	2300      	movs	r3, #0
 800ee08:	61bb      	str	r3, [r7, #24]
 800ee0a:	2300      	movs	r3, #0
 800ee0c:	627b      	str	r3, [r7, #36]	; 0x24
 800ee0e:	2300      	movs	r3, #0
 800ee10:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800ee12:	2300      	movs	r3, #0
 800ee14:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800ee16:	4b29      	ldr	r3, [pc, #164]	; (800eebc <HAL_RCC_GetSysClockFreq+0xc0>)
 800ee18:	685b      	ldr	r3, [r3, #4]
 800ee1a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800ee1c:	69fb      	ldr	r3, [r7, #28]
 800ee1e:	f003 030c 	and.w	r3, r3, #12
 800ee22:	2b04      	cmp	r3, #4
 800ee24:	d002      	beq.n	800ee2c <HAL_RCC_GetSysClockFreq+0x30>
 800ee26:	2b08      	cmp	r3, #8
 800ee28:	d003      	beq.n	800ee32 <HAL_RCC_GetSysClockFreq+0x36>
 800ee2a:	e03c      	b.n	800eea6 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800ee2c:	4b24      	ldr	r3, [pc, #144]	; (800eec0 <HAL_RCC_GetSysClockFreq+0xc4>)
 800ee2e:	623b      	str	r3, [r7, #32]
      break;
 800ee30:	e03c      	b.n	800eeac <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800ee32:	69fb      	ldr	r3, [r7, #28]
 800ee34:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800ee38:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800ee3c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ee3e:	68ba      	ldr	r2, [r7, #8]
 800ee40:	fa92 f2a2 	rbit	r2, r2
 800ee44:	607a      	str	r2, [r7, #4]
  return result;
 800ee46:	687a      	ldr	r2, [r7, #4]
 800ee48:	fab2 f282 	clz	r2, r2
 800ee4c:	b2d2      	uxtb	r2, r2
 800ee4e:	40d3      	lsrs	r3, r2
 800ee50:	4a1c      	ldr	r2, [pc, #112]	; (800eec4 <HAL_RCC_GetSysClockFreq+0xc8>)
 800ee52:	5cd3      	ldrb	r3, [r2, r3]
 800ee54:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800ee56:	4b19      	ldr	r3, [pc, #100]	; (800eebc <HAL_RCC_GetSysClockFreq+0xc0>)
 800ee58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee5a:	f003 030f 	and.w	r3, r3, #15
 800ee5e:	220f      	movs	r2, #15
 800ee60:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ee62:	693a      	ldr	r2, [r7, #16]
 800ee64:	fa92 f2a2 	rbit	r2, r2
 800ee68:	60fa      	str	r2, [r7, #12]
  return result;
 800ee6a:	68fa      	ldr	r2, [r7, #12]
 800ee6c:	fab2 f282 	clz	r2, r2
 800ee70:	b2d2      	uxtb	r2, r2
 800ee72:	40d3      	lsrs	r3, r2
 800ee74:	4a14      	ldr	r2, [pc, #80]	; (800eec8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800ee76:	5cd3      	ldrb	r3, [r2, r3]
 800ee78:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800ee7a:	69fb      	ldr	r3, [r7, #28]
 800ee7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d008      	beq.n	800ee96 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800ee84:	4a0e      	ldr	r2, [pc, #56]	; (800eec0 <HAL_RCC_GetSysClockFreq+0xc4>)
 800ee86:	69bb      	ldr	r3, [r7, #24]
 800ee88:	fbb2 f2f3 	udiv	r2, r2, r3
 800ee8c:	697b      	ldr	r3, [r7, #20]
 800ee8e:	fb02 f303 	mul.w	r3, r2, r3
 800ee92:	627b      	str	r3, [r7, #36]	; 0x24
 800ee94:	e004      	b.n	800eea0 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800ee96:	697b      	ldr	r3, [r7, #20]
 800ee98:	4a0c      	ldr	r2, [pc, #48]	; (800eecc <HAL_RCC_GetSysClockFreq+0xd0>)
 800ee9a:	fb02 f303 	mul.w	r3, r2, r3
 800ee9e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800eea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eea2:	623b      	str	r3, [r7, #32]
      break;
 800eea4:	e002      	b.n	800eeac <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800eea6:	4b06      	ldr	r3, [pc, #24]	; (800eec0 <HAL_RCC_GetSysClockFreq+0xc4>)
 800eea8:	623b      	str	r3, [r7, #32]
      break;
 800eeaa:	bf00      	nop
    }
  }
  return sysclockfreq;
 800eeac:	6a3b      	ldr	r3, [r7, #32]
}
 800eeae:	4618      	mov	r0, r3
 800eeb0:	372c      	adds	r7, #44	; 0x2c
 800eeb2:	46bd      	mov	sp, r7
 800eeb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeb8:	4770      	bx	lr
 800eeba:	bf00      	nop
 800eebc:	40021000 	.word	0x40021000
 800eec0:	007a1200 	.word	0x007a1200
 800eec4:	08018358 	.word	0x08018358
 800eec8:	08018368 	.word	0x08018368
 800eecc:	003d0900 	.word	0x003d0900

0800eed0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800eed0:	b480      	push	{r7}
 800eed2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800eed4:	4b03      	ldr	r3, [pc, #12]	; (800eee4 <HAL_RCC_GetHCLKFreq+0x14>)
 800eed6:	681b      	ldr	r3, [r3, #0]
}
 800eed8:	4618      	mov	r0, r3
 800eeda:	46bd      	mov	sp, r7
 800eedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eee0:	4770      	bx	lr
 800eee2:	bf00      	nop
 800eee4:	20000010 	.word	0x20000010

0800eee8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800eee8:	b580      	push	{r7, lr}
 800eeea:	b082      	sub	sp, #8
 800eeec:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800eeee:	f7ff ffef 	bl	800eed0 <HAL_RCC_GetHCLKFreq>
 800eef2:	4601      	mov	r1, r0
 800eef4:	4b0b      	ldr	r3, [pc, #44]	; (800ef24 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800eef6:	685b      	ldr	r3, [r3, #4]
 800eef8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800eefc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800ef00:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ef02:	687a      	ldr	r2, [r7, #4]
 800ef04:	fa92 f2a2 	rbit	r2, r2
 800ef08:	603a      	str	r2, [r7, #0]
  return result;
 800ef0a:	683a      	ldr	r2, [r7, #0]
 800ef0c:	fab2 f282 	clz	r2, r2
 800ef10:	b2d2      	uxtb	r2, r2
 800ef12:	40d3      	lsrs	r3, r2
 800ef14:	4a04      	ldr	r2, [pc, #16]	; (800ef28 <HAL_RCC_GetPCLK1Freq+0x40>)
 800ef16:	5cd3      	ldrb	r3, [r2, r3]
 800ef18:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800ef1c:	4618      	mov	r0, r3
 800ef1e:	3708      	adds	r7, #8
 800ef20:	46bd      	mov	sp, r7
 800ef22:	bd80      	pop	{r7, pc}
 800ef24:	40021000 	.word	0x40021000
 800ef28:	08017e38 	.word	0x08017e38

0800ef2c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800ef2c:	b480      	push	{r7}
 800ef2e:	b083      	sub	sp, #12
 800ef30:	af00      	add	r7, sp, #0
 800ef32:	6078      	str	r0, [r7, #4]
 800ef34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	220f      	movs	r2, #15
 800ef3a:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800ef3c:	4b12      	ldr	r3, [pc, #72]	; (800ef88 <HAL_RCC_GetClockConfig+0x5c>)
 800ef3e:	685b      	ldr	r3, [r3, #4]
 800ef40:	f003 0203 	and.w	r2, r3, #3
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 800ef48:	4b0f      	ldr	r3, [pc, #60]	; (800ef88 <HAL_RCC_GetClockConfig+0x5c>)
 800ef4a:	685b      	ldr	r3, [r3, #4]
 800ef4c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 800ef54:	4b0c      	ldr	r3, [pc, #48]	; (800ef88 <HAL_RCC_GetClockConfig+0x5c>)
 800ef56:	685b      	ldr	r3, [r3, #4]
 800ef58:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800ef60:	4b09      	ldr	r3, [pc, #36]	; (800ef88 <HAL_RCC_GetClockConfig+0x5c>)
 800ef62:	685b      	ldr	r3, [r3, #4]
 800ef64:	08db      	lsrs	r3, r3, #3
 800ef66:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 800ef6e:	4b07      	ldr	r3, [pc, #28]	; (800ef8c <HAL_RCC_GetClockConfig+0x60>)
 800ef70:	681b      	ldr	r3, [r3, #0]
 800ef72:	f003 0207 	and.w	r2, r3, #7
 800ef76:	683b      	ldr	r3, [r7, #0]
 800ef78:	601a      	str	r2, [r3, #0]
}
 800ef7a:	bf00      	nop
 800ef7c:	370c      	adds	r7, #12
 800ef7e:	46bd      	mov	sp, r7
 800ef80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef84:	4770      	bx	lr
 800ef86:	bf00      	nop
 800ef88:	40021000 	.word	0x40021000
 800ef8c:	40022000 	.word	0x40022000

0800ef90 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ef90:	b580      	push	{r7, lr}
 800ef92:	b092      	sub	sp, #72	; 0x48
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ef98:	2300      	movs	r3, #0
 800ef9a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800ef9c:	2300      	movs	r3, #0
 800ef9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800efa0:	2300      	movs	r3, #0
 800efa2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800efae:	2b00      	cmp	r3, #0
 800efb0:	f000 80d4 	beq.w	800f15c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800efb4:	4b4e      	ldr	r3, [pc, #312]	; (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800efb6:	69db      	ldr	r3, [r3, #28]
 800efb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d10e      	bne.n	800efde <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800efc0:	4b4b      	ldr	r3, [pc, #300]	; (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800efc2:	69db      	ldr	r3, [r3, #28]
 800efc4:	4a4a      	ldr	r2, [pc, #296]	; (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800efc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800efca:	61d3      	str	r3, [r2, #28]
 800efcc:	4b48      	ldr	r3, [pc, #288]	; (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800efce:	69db      	ldr	r3, [r3, #28]
 800efd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800efd4:	60bb      	str	r3, [r7, #8]
 800efd6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800efd8:	2301      	movs	r3, #1
 800efda:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800efde:	4b45      	ldr	r3, [pc, #276]	; (800f0f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d118      	bne.n	800f01c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800efea:	4b42      	ldr	r3, [pc, #264]	; (800f0f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800efec:	681b      	ldr	r3, [r3, #0]
 800efee:	4a41      	ldr	r2, [pc, #260]	; (800f0f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800eff0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800eff4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800eff6:	f7f9 fcb1 	bl	800895c <HAL_GetTick>
 800effa:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800effc:	e008      	b.n	800f010 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800effe:	f7f9 fcad 	bl	800895c <HAL_GetTick>
 800f002:	4602      	mov	r2, r0
 800f004:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f006:	1ad3      	subs	r3, r2, r3
 800f008:	2b64      	cmp	r3, #100	; 0x64
 800f00a:	d901      	bls.n	800f010 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800f00c:	2303      	movs	r3, #3
 800f00e:	e169      	b.n	800f2e4 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800f010:	4b38      	ldr	r3, [pc, #224]	; (800f0f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d0f0      	beq.n	800effe <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800f01c:	4b34      	ldr	r3, [pc, #208]	; (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800f01e:	6a1b      	ldr	r3, [r3, #32]
 800f020:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f024:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800f026:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f028:	2b00      	cmp	r3, #0
 800f02a:	f000 8084 	beq.w	800f136 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	685b      	ldr	r3, [r3, #4]
 800f032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f036:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800f038:	429a      	cmp	r2, r3
 800f03a:	d07c      	beq.n	800f136 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800f03c:	4b2c      	ldr	r3, [pc, #176]	; (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800f03e:	6a1b      	ldr	r3, [r3, #32]
 800f040:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f044:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f046:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800f04a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f04c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f04e:	fa93 f3a3 	rbit	r3, r3
 800f052:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800f054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800f056:	fab3 f383 	clz	r3, r3
 800f05a:	b2db      	uxtb	r3, r3
 800f05c:	461a      	mov	r2, r3
 800f05e:	4b26      	ldr	r3, [pc, #152]	; (800f0f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800f060:	4413      	add	r3, r2
 800f062:	009b      	lsls	r3, r3, #2
 800f064:	461a      	mov	r2, r3
 800f066:	2301      	movs	r3, #1
 800f068:	6013      	str	r3, [r2, #0]
 800f06a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800f06e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f072:	fa93 f3a3 	rbit	r3, r3
 800f076:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800f078:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800f07a:	fab3 f383 	clz	r3, r3
 800f07e:	b2db      	uxtb	r3, r3
 800f080:	461a      	mov	r2, r3
 800f082:	4b1d      	ldr	r3, [pc, #116]	; (800f0f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800f084:	4413      	add	r3, r2
 800f086:	009b      	lsls	r3, r3, #2
 800f088:	461a      	mov	r2, r3
 800f08a:	2300      	movs	r3, #0
 800f08c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800f08e:	4a18      	ldr	r2, [pc, #96]	; (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800f090:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f092:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800f094:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f096:	f003 0301 	and.w	r3, r3, #1
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d04b      	beq.n	800f136 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800f09e:	f7f9 fc5d 	bl	800895c <HAL_GetTick>
 800f0a2:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f0a4:	e00a      	b.n	800f0bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800f0a6:	f7f9 fc59 	bl	800895c <HAL_GetTick>
 800f0aa:	4602      	mov	r2, r0
 800f0ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f0ae:	1ad3      	subs	r3, r2, r3
 800f0b0:	f241 3288 	movw	r2, #5000	; 0x1388
 800f0b4:	4293      	cmp	r3, r2
 800f0b6:	d901      	bls.n	800f0bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800f0b8:	2303      	movs	r3, #3
 800f0ba:	e113      	b.n	800f2e4 <HAL_RCCEx_PeriphCLKConfig+0x354>
 800f0bc:	2302      	movs	r3, #2
 800f0be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f0c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0c2:	fa93 f3a3 	rbit	r3, r3
 800f0c6:	627b      	str	r3, [r7, #36]	; 0x24
 800f0c8:	2302      	movs	r3, #2
 800f0ca:	623b      	str	r3, [r7, #32]
 800f0cc:	6a3b      	ldr	r3, [r7, #32]
 800f0ce:	fa93 f3a3 	rbit	r3, r3
 800f0d2:	61fb      	str	r3, [r7, #28]
  return result;
 800f0d4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f0d6:	fab3 f383 	clz	r3, r3
 800f0da:	b2db      	uxtb	r3, r3
 800f0dc:	095b      	lsrs	r3, r3, #5
 800f0de:	b2db      	uxtb	r3, r3
 800f0e0:	f043 0302 	orr.w	r3, r3, #2
 800f0e4:	b2db      	uxtb	r3, r3
 800f0e6:	2b02      	cmp	r3, #2
 800f0e8:	d108      	bne.n	800f0fc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800f0ea:	4b01      	ldr	r3, [pc, #4]	; (800f0f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800f0ec:	6a1b      	ldr	r3, [r3, #32]
 800f0ee:	e00d      	b.n	800f10c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800f0f0:	40021000 	.word	0x40021000
 800f0f4:	40007000 	.word	0x40007000
 800f0f8:	10908100 	.word	0x10908100
 800f0fc:	2302      	movs	r3, #2
 800f0fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f100:	69bb      	ldr	r3, [r7, #24]
 800f102:	fa93 f3a3 	rbit	r3, r3
 800f106:	617b      	str	r3, [r7, #20]
 800f108:	4b78      	ldr	r3, [pc, #480]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f10a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f10c:	2202      	movs	r2, #2
 800f10e:	613a      	str	r2, [r7, #16]
 800f110:	693a      	ldr	r2, [r7, #16]
 800f112:	fa92 f2a2 	rbit	r2, r2
 800f116:	60fa      	str	r2, [r7, #12]
  return result;
 800f118:	68fa      	ldr	r2, [r7, #12]
 800f11a:	fab2 f282 	clz	r2, r2
 800f11e:	b2d2      	uxtb	r2, r2
 800f120:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f124:	b2d2      	uxtb	r2, r2
 800f126:	f002 021f 	and.w	r2, r2, #31
 800f12a:	2101      	movs	r1, #1
 800f12c:	fa01 f202 	lsl.w	r2, r1, r2
 800f130:	4013      	ands	r3, r2
 800f132:	2b00      	cmp	r3, #0
 800f134:	d0b7      	beq.n	800f0a6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800f136:	4b6d      	ldr	r3, [pc, #436]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f138:	6a1b      	ldr	r3, [r3, #32]
 800f13a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	685b      	ldr	r3, [r3, #4]
 800f142:	496a      	ldr	r1, [pc, #424]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f144:	4313      	orrs	r3, r2
 800f146:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800f148:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800f14c:	2b01      	cmp	r3, #1
 800f14e:	d105      	bne.n	800f15c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800f150:	4b66      	ldr	r3, [pc, #408]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f152:	69db      	ldr	r3, [r3, #28]
 800f154:	4a65      	ldr	r2, [pc, #404]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f156:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800f15a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	681b      	ldr	r3, [r3, #0]
 800f160:	f003 0301 	and.w	r3, r3, #1
 800f164:	2b00      	cmp	r3, #0
 800f166:	d008      	beq.n	800f17a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800f168:	4b60      	ldr	r3, [pc, #384]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f16a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f16c:	f023 0203 	bic.w	r2, r3, #3
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	689b      	ldr	r3, [r3, #8]
 800f174:	495d      	ldr	r1, [pc, #372]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f176:	4313      	orrs	r3, r2
 800f178:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	f003 0302 	and.w	r3, r3, #2
 800f182:	2b00      	cmp	r3, #0
 800f184:	d008      	beq.n	800f198 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800f186:	4b59      	ldr	r3, [pc, #356]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f18a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	68db      	ldr	r3, [r3, #12]
 800f192:	4956      	ldr	r1, [pc, #344]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f194:	4313      	orrs	r3, r2
 800f196:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	f003 0304 	and.w	r3, r3, #4
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d008      	beq.n	800f1b6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800f1a4:	4b51      	ldr	r3, [pc, #324]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f1a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f1a8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	691b      	ldr	r3, [r3, #16]
 800f1b0:	494e      	ldr	r1, [pc, #312]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f1b2:	4313      	orrs	r3, r2
 800f1b4:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	f003 0320 	and.w	r3, r3, #32
 800f1be:	2b00      	cmp	r3, #0
 800f1c0:	d008      	beq.n	800f1d4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800f1c2:	4b4a      	ldr	r3, [pc, #296]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f1c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f1c6:	f023 0210 	bic.w	r2, r3, #16
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	69db      	ldr	r3, [r3, #28]
 800f1ce:	4947      	ldr	r1, [pc, #284]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f1d0:	4313      	orrs	r3, r2
 800f1d2:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d008      	beq.n	800f1f2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800f1e0:	4b42      	ldr	r3, [pc, #264]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f1e2:	685b      	ldr	r3, [r3, #4]
 800f1e4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f1ec:	493f      	ldr	r1, [pc, #252]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f1ee:	4313      	orrs	r3, r2
 800f1f0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d008      	beq.n	800f210 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800f1fe:	4b3b      	ldr	r3, [pc, #236]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f202:	f023 0220 	bic.w	r2, r3, #32
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	6a1b      	ldr	r3, [r3, #32]
 800f20a:	4938      	ldr	r1, [pc, #224]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f20c:	4313      	orrs	r3, r2
 800f20e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	f003 0308 	and.w	r3, r3, #8
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d008      	beq.n	800f22e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800f21c:	4b33      	ldr	r3, [pc, #204]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f21e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f220:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	695b      	ldr	r3, [r3, #20]
 800f228:	4930      	ldr	r1, [pc, #192]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f22a:	4313      	orrs	r3, r2
 800f22c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	f003 0310 	and.w	r3, r3, #16
 800f236:	2b00      	cmp	r3, #0
 800f238:	d008      	beq.n	800f24c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800f23a:	4b2c      	ldr	r3, [pc, #176]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f23c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f23e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	699b      	ldr	r3, [r3, #24]
 800f246:	4929      	ldr	r1, [pc, #164]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f248:	4313      	orrs	r3, r2
 800f24a:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f254:	2b00      	cmp	r3, #0
 800f256:	d008      	beq.n	800f26a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800f258:	4b24      	ldr	r3, [pc, #144]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f25a:	685b      	ldr	r3, [r3, #4]
 800f25c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f264:	4921      	ldr	r1, [pc, #132]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f266:	4313      	orrs	r3, r2
 800f268:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f272:	2b00      	cmp	r3, #0
 800f274:	d008      	beq.n	800f288 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800f276:	4b1d      	ldr	r3, [pc, #116]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f27a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f282:	491a      	ldr	r1, [pc, #104]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f284:	4313      	orrs	r3, r2
 800f286:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f290:	2b00      	cmp	r3, #0
 800f292:	d008      	beq.n	800f2a6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800f294:	4b15      	ldr	r3, [pc, #84]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f298:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f2a0:	4912      	ldr	r1, [pc, #72]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f2a2:	4313      	orrs	r3, r2
 800f2a4:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	681b      	ldr	r3, [r3, #0]
 800f2aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d008      	beq.n	800f2c4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800f2b2:	4b0e      	ldr	r3, [pc, #56]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f2b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f2b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f2be:	490b      	ldr	r1, [pc, #44]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f2c0:	4313      	orrs	r3, r2
 800f2c2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	681b      	ldr	r3, [r3, #0]
 800f2c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d008      	beq.n	800f2e2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800f2d0:	4b06      	ldr	r3, [pc, #24]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f2d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f2d4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f2dc:	4903      	ldr	r1, [pc, #12]	; (800f2ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800f2de:	4313      	orrs	r3, r2
 800f2e0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800f2e2:	2300      	movs	r3, #0
}
 800f2e4:	4618      	mov	r0, r3
 800f2e6:	3748      	adds	r7, #72	; 0x48
 800f2e8:	46bd      	mov	sp, r7
 800f2ea:	bd80      	pop	{r7, pc}
 800f2ec:	40021000 	.word	0x40021000

0800f2f0 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800f2f0:	b580      	push	{r7, lr}
 800f2f2:	b082      	sub	sp, #8
 800f2f4:	af00      	add	r7, sp, #0
 800f2f6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	d101      	bne.n	800f302 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800f2fe:	2301      	movs	r3, #1
 800f300:	e083      	b.n	800f40a <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	7f5b      	ldrb	r3, [r3, #29]
 800f306:	b2db      	uxtb	r3, r3
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d105      	bne.n	800f318 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	2200      	movs	r2, #0
 800f310:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800f312:	6878      	ldr	r0, [r7, #4]
 800f314:	f7f7 fa76 	bl	8006804 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	2202      	movs	r2, #2
 800f31c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	22ca      	movs	r2, #202	; 0xca
 800f324:	625a      	str	r2, [r3, #36]	; 0x24
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	2253      	movs	r2, #83	; 0x53
 800f32c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800f32e:	6878      	ldr	r0, [r7, #4]
 800f330:	f000 faa8 	bl	800f884 <RTC_EnterInitMode>
 800f334:	4603      	mov	r3, r0
 800f336:	2b00      	cmp	r3, #0
 800f338:	d008      	beq.n	800f34c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	22ff      	movs	r2, #255	; 0xff
 800f340:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	2204      	movs	r2, #4
 800f346:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800f348:	2301      	movs	r3, #1
 800f34a:	e05e      	b.n	800f40a <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	681b      	ldr	r3, [r3, #0]
 800f350:	689b      	ldr	r3, [r3, #8]
 800f352:	687a      	ldr	r2, [r7, #4]
 800f354:	6812      	ldr	r2, [r2, #0]
 800f356:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f35a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f35e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	6899      	ldr	r1, [r3, #8]
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	685a      	ldr	r2, [r3, #4]
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	691b      	ldr	r3, [r3, #16]
 800f36e:	431a      	orrs	r2, r3
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	695b      	ldr	r3, [r3, #20]
 800f374:	431a      	orrs	r2, r3
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	430a      	orrs	r2, r1
 800f37c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	687a      	ldr	r2, [r7, #4]
 800f384:	68d2      	ldr	r2, [r2, #12]
 800f386:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	6919      	ldr	r1, [r3, #16]
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	689b      	ldr	r3, [r3, #8]
 800f392:	041a      	lsls	r2, r3, #16
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	681b      	ldr	r3, [r3, #0]
 800f398:	430a      	orrs	r2, r1
 800f39a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	68da      	ldr	r2, [r3, #12]
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f3aa:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	689b      	ldr	r3, [r3, #8]
 800f3b2:	f003 0320 	and.w	r3, r3, #32
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d10e      	bne.n	800f3d8 <HAL_RTC_Init+0xe8>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800f3ba:	6878      	ldr	r0, [r7, #4]
 800f3bc:	f000 fa3a 	bl	800f834 <HAL_RTC_WaitForSynchro>
 800f3c0:	4603      	mov	r3, r0
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d008      	beq.n	800f3d8 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	22ff      	movs	r2, #255	; 0xff
 800f3cc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	2204      	movs	r2, #4
 800f3d2:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800f3d4:	2301      	movs	r3, #1
 800f3d6:	e018      	b.n	800f40a <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800f3e6:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	699a      	ldr	r2, [r3, #24]
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	430a      	orrs	r2, r1
 800f3f8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	681b      	ldr	r3, [r3, #0]
 800f3fe:	22ff      	movs	r2, #255	; 0xff
 800f400:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	2201      	movs	r2, #1
 800f406:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800f408:	2300      	movs	r3, #0
  }
}
 800f40a:	4618      	mov	r0, r3
 800f40c:	3708      	adds	r7, #8
 800f40e:	46bd      	mov	sp, r7
 800f410:	bd80      	pop	{r7, pc}

0800f412 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800f412:	b590      	push	{r4, r7, lr}
 800f414:	b087      	sub	sp, #28
 800f416:	af00      	add	r7, sp, #0
 800f418:	60f8      	str	r0, [r7, #12]
 800f41a:	60b9      	str	r1, [r7, #8]
 800f41c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800f41e:	2300      	movs	r3, #0
 800f420:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800f422:	68fb      	ldr	r3, [r7, #12]
 800f424:	7f1b      	ldrb	r3, [r3, #28]
 800f426:	2b01      	cmp	r3, #1
 800f428:	d101      	bne.n	800f42e <HAL_RTC_SetTime+0x1c>
 800f42a:	2302      	movs	r3, #2
 800f42c:	e0aa      	b.n	800f584 <HAL_RTC_SetTime+0x172>
 800f42e:	68fb      	ldr	r3, [r7, #12]
 800f430:	2201      	movs	r2, #1
 800f432:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	2202      	movs	r2, #2
 800f438:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	d126      	bne.n	800f48e <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	689b      	ldr	r3, [r3, #8]
 800f446:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d102      	bne.n	800f454 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800f44e:	68bb      	ldr	r3, [r7, #8]
 800f450:	2200      	movs	r2, #0
 800f452:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800f454:	68bb      	ldr	r3, [r7, #8]
 800f456:	781b      	ldrb	r3, [r3, #0]
 800f458:	4618      	mov	r0, r3
 800f45a:	f000 fa3f 	bl	800f8dc <RTC_ByteToBcd2>
 800f45e:	4603      	mov	r3, r0
 800f460:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800f462:	68bb      	ldr	r3, [r7, #8]
 800f464:	785b      	ldrb	r3, [r3, #1]
 800f466:	4618      	mov	r0, r3
 800f468:	f000 fa38 	bl	800f8dc <RTC_ByteToBcd2>
 800f46c:	4603      	mov	r3, r0
 800f46e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800f470:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800f472:	68bb      	ldr	r3, [r7, #8]
 800f474:	789b      	ldrb	r3, [r3, #2]
 800f476:	4618      	mov	r0, r3
 800f478:	f000 fa30 	bl	800f8dc <RTC_ByteToBcd2>
 800f47c:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800f47e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800f482:	68bb      	ldr	r3, [r7, #8]
 800f484:	78db      	ldrb	r3, [r3, #3]
 800f486:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800f488:	4313      	orrs	r3, r2
 800f48a:	617b      	str	r3, [r7, #20]
 800f48c:	e018      	b.n	800f4c0 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	689b      	ldr	r3, [r3, #8]
 800f494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d102      	bne.n	800f4a2 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800f49c:	68bb      	ldr	r3, [r7, #8]
 800f49e:	2200      	movs	r2, #0
 800f4a0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800f4a2:	68bb      	ldr	r3, [r7, #8]
 800f4a4:	781b      	ldrb	r3, [r3, #0]
 800f4a6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800f4a8:	68bb      	ldr	r3, [r7, #8]
 800f4aa:	785b      	ldrb	r3, [r3, #1]
 800f4ac:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800f4ae:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800f4b0:	68ba      	ldr	r2, [r7, #8]
 800f4b2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800f4b4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800f4b6:	68bb      	ldr	r3, [r7, #8]
 800f4b8:	78db      	ldrb	r3, [r3, #3]
 800f4ba:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800f4bc:	4313      	orrs	r3, r2
 800f4be:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	22ca      	movs	r2, #202	; 0xca
 800f4c6:	625a      	str	r2, [r3, #36]	; 0x24
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	2253      	movs	r2, #83	; 0x53
 800f4ce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800f4d0:	68f8      	ldr	r0, [r7, #12]
 800f4d2:	f000 f9d7 	bl	800f884 <RTC_EnterInitMode>
 800f4d6:	4603      	mov	r3, r0
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d00b      	beq.n	800f4f4 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	22ff      	movs	r2, #255	; 0xff
 800f4e2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	2204      	movs	r2, #4
 800f4e8:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	2200      	movs	r2, #0
 800f4ee:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800f4f0:	2301      	movs	r3, #1
 800f4f2:	e047      	b.n	800f584 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	681a      	ldr	r2, [r3, #0]
 800f4f8:	697b      	ldr	r3, [r7, #20]
 800f4fa:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800f4fe:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800f502:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 800f504:	68fb      	ldr	r3, [r7, #12]
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	689a      	ldr	r2, [r3, #8]
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	681b      	ldr	r3, [r3, #0]
 800f50e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800f512:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	681b      	ldr	r3, [r3, #0]
 800f518:	6899      	ldr	r1, [r3, #8]
 800f51a:	68bb      	ldr	r3, [r7, #8]
 800f51c:	68da      	ldr	r2, [r3, #12]
 800f51e:	68bb      	ldr	r3, [r7, #8]
 800f520:	691b      	ldr	r3, [r3, #16]
 800f522:	431a      	orrs	r2, r3
 800f524:	68fb      	ldr	r3, [r7, #12]
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	430a      	orrs	r2, r1
 800f52a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	681b      	ldr	r3, [r3, #0]
 800f530:	68da      	ldr	r2, [r3, #12]
 800f532:	68fb      	ldr	r3, [r7, #12]
 800f534:	681b      	ldr	r3, [r3, #0]
 800f536:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f53a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	689b      	ldr	r3, [r3, #8]
 800f542:	f003 0320 	and.w	r3, r3, #32
 800f546:	2b00      	cmp	r3, #0
 800f548:	d111      	bne.n	800f56e <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800f54a:	68f8      	ldr	r0, [r7, #12]
 800f54c:	f000 f972 	bl	800f834 <HAL_RTC_WaitForSynchro>
 800f550:	4603      	mov	r3, r0
 800f552:	2b00      	cmp	r3, #0
 800f554:	d00b      	beq.n	800f56e <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	681b      	ldr	r3, [r3, #0]
 800f55a:	22ff      	movs	r2, #255	; 0xff
 800f55c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800f55e:	68fb      	ldr	r3, [r7, #12]
 800f560:	2204      	movs	r2, #4
 800f562:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	2200      	movs	r2, #0
 800f568:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800f56a:	2301      	movs	r3, #1
 800f56c:	e00a      	b.n	800f584 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f56e:	68fb      	ldr	r3, [r7, #12]
 800f570:	681b      	ldr	r3, [r3, #0]
 800f572:	22ff      	movs	r2, #255	; 0xff
 800f574:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 800f576:	68fb      	ldr	r3, [r7, #12]
 800f578:	2201      	movs	r2, #1
 800f57a:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	2200      	movs	r2, #0
 800f580:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800f582:	2300      	movs	r3, #0
  }
}
 800f584:	4618      	mov	r0, r3
 800f586:	371c      	adds	r7, #28
 800f588:	46bd      	mov	sp, r7
 800f58a:	bd90      	pop	{r4, r7, pc}

0800f58c <HAL_RTC_GetTime>:
  * @note   Call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values
  *         in the higher-order calendar shadow registers.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800f58c:	b580      	push	{r7, lr}
 800f58e:	b086      	sub	sp, #24
 800f590:	af00      	add	r7, sp, #0
 800f592:	60f8      	str	r0, [r7, #12]
 800f594:	60b9      	str	r1, [r7, #8]
 800f596:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800f598:	2300      	movs	r3, #0
 800f59a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f5a2:	68bb      	ldr	r3, [r7, #8]
 800f5a4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	681b      	ldr	r3, [r3, #0]
 800f5aa:	691b      	ldr	r3, [r3, #16]
 800f5ac:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800f5b0:	68bb      	ldr	r3, [r7, #8]
 800f5b2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800f5be:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800f5c2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800f5c4:	697b      	ldr	r3, [r7, #20]
 800f5c6:	0c1b      	lsrs	r3, r3, #16
 800f5c8:	b2db      	uxtb	r3, r3
 800f5ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f5ce:	b2da      	uxtb	r2, r3
 800f5d0:	68bb      	ldr	r3, [r7, #8]
 800f5d2:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800f5d4:	697b      	ldr	r3, [r7, #20]
 800f5d6:	0a1b      	lsrs	r3, r3, #8
 800f5d8:	b2db      	uxtb	r3, r3
 800f5da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f5de:	b2da      	uxtb	r2, r3
 800f5e0:	68bb      	ldr	r3, [r7, #8]
 800f5e2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800f5e4:	697b      	ldr	r3, [r7, #20]
 800f5e6:	b2db      	uxtb	r3, r3
 800f5e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f5ec:	b2da      	uxtb	r2, r3
 800f5ee:	68bb      	ldr	r3, [r7, #8]
 800f5f0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800f5f2:	697b      	ldr	r3, [r7, #20]
 800f5f4:	0c1b      	lsrs	r3, r3, #16
 800f5f6:	b2db      	uxtb	r3, r3
 800f5f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f5fc:	b2da      	uxtb	r2, r3
 800f5fe:	68bb      	ldr	r3, [r7, #8]
 800f600:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	2b00      	cmp	r3, #0
 800f606:	d11a      	bne.n	800f63e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800f608:	68bb      	ldr	r3, [r7, #8]
 800f60a:	781b      	ldrb	r3, [r3, #0]
 800f60c:	4618      	mov	r0, r3
 800f60e:	f000 f983 	bl	800f918 <RTC_Bcd2ToByte>
 800f612:	4603      	mov	r3, r0
 800f614:	461a      	mov	r2, r3
 800f616:	68bb      	ldr	r3, [r7, #8]
 800f618:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800f61a:	68bb      	ldr	r3, [r7, #8]
 800f61c:	785b      	ldrb	r3, [r3, #1]
 800f61e:	4618      	mov	r0, r3
 800f620:	f000 f97a 	bl	800f918 <RTC_Bcd2ToByte>
 800f624:	4603      	mov	r3, r0
 800f626:	461a      	mov	r2, r3
 800f628:	68bb      	ldr	r3, [r7, #8]
 800f62a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800f62c:	68bb      	ldr	r3, [r7, #8]
 800f62e:	789b      	ldrb	r3, [r3, #2]
 800f630:	4618      	mov	r0, r3
 800f632:	f000 f971 	bl	800f918 <RTC_Bcd2ToByte>
 800f636:	4603      	mov	r3, r0
 800f638:	461a      	mov	r2, r3
 800f63a:	68bb      	ldr	r3, [r7, #8]
 800f63c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800f63e:	2300      	movs	r3, #0
}
 800f640:	4618      	mov	r0, r3
 800f642:	3718      	adds	r7, #24
 800f644:	46bd      	mov	sp, r7
 800f646:	bd80      	pop	{r7, pc}

0800f648 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800f648:	b590      	push	{r4, r7, lr}
 800f64a:	b087      	sub	sp, #28
 800f64c:	af00      	add	r7, sp, #0
 800f64e:	60f8      	str	r0, [r7, #12]
 800f650:	60b9      	str	r1, [r7, #8]
 800f652:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800f654:	2300      	movs	r3, #0
 800f656:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	7f1b      	ldrb	r3, [r3, #28]
 800f65c:	2b01      	cmp	r3, #1
 800f65e:	d101      	bne.n	800f664 <HAL_RTC_SetDate+0x1c>
 800f660:	2302      	movs	r3, #2
 800f662:	e094      	b.n	800f78e <HAL_RTC_SetDate+0x146>
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	2201      	movs	r2, #1
 800f668:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	2202      	movs	r2, #2
 800f66e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	2b00      	cmp	r3, #0
 800f674:	d10e      	bne.n	800f694 <HAL_RTC_SetDate+0x4c>
 800f676:	68bb      	ldr	r3, [r7, #8]
 800f678:	785b      	ldrb	r3, [r3, #1]
 800f67a:	f003 0310 	and.w	r3, r3, #16
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d008      	beq.n	800f694 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800f682:	68bb      	ldr	r3, [r7, #8]
 800f684:	785b      	ldrb	r3, [r3, #1]
 800f686:	f023 0310 	bic.w	r3, r3, #16
 800f68a:	b2db      	uxtb	r3, r3
 800f68c:	330a      	adds	r3, #10
 800f68e:	b2da      	uxtb	r2, r3
 800f690:	68bb      	ldr	r3, [r7, #8]
 800f692:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	2b00      	cmp	r3, #0
 800f698:	d11c      	bne.n	800f6d4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800f69a:	68bb      	ldr	r3, [r7, #8]
 800f69c:	78db      	ldrb	r3, [r3, #3]
 800f69e:	4618      	mov	r0, r3
 800f6a0:	f000 f91c 	bl	800f8dc <RTC_ByteToBcd2>
 800f6a4:	4603      	mov	r3, r0
 800f6a6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800f6a8:	68bb      	ldr	r3, [r7, #8]
 800f6aa:	785b      	ldrb	r3, [r3, #1]
 800f6ac:	4618      	mov	r0, r3
 800f6ae:	f000 f915 	bl	800f8dc <RTC_ByteToBcd2>
 800f6b2:	4603      	mov	r3, r0
 800f6b4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800f6b6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800f6b8:	68bb      	ldr	r3, [r7, #8]
 800f6ba:	789b      	ldrb	r3, [r3, #2]
 800f6bc:	4618      	mov	r0, r3
 800f6be:	f000 f90d 	bl	800f8dc <RTC_ByteToBcd2>
 800f6c2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800f6c4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 800f6c8:	68bb      	ldr	r3, [r7, #8]
 800f6ca:	781b      	ldrb	r3, [r3, #0]
 800f6cc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800f6ce:	4313      	orrs	r3, r2
 800f6d0:	617b      	str	r3, [r7, #20]
 800f6d2:	e00e      	b.n	800f6f2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800f6d4:	68bb      	ldr	r3, [r7, #8]
 800f6d6:	78db      	ldrb	r3, [r3, #3]
 800f6d8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800f6da:	68bb      	ldr	r3, [r7, #8]
 800f6dc:	785b      	ldrb	r3, [r3, #1]
 800f6de:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800f6e0:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800f6e2:	68ba      	ldr	r2, [r7, #8]
 800f6e4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800f6e6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800f6e8:	68bb      	ldr	r3, [r7, #8]
 800f6ea:	781b      	ldrb	r3, [r3, #0]
 800f6ec:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800f6ee:	4313      	orrs	r3, r2
 800f6f0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800f6f2:	68fb      	ldr	r3, [r7, #12]
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	22ca      	movs	r2, #202	; 0xca
 800f6f8:	625a      	str	r2, [r3, #36]	; 0x24
 800f6fa:	68fb      	ldr	r3, [r7, #12]
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	2253      	movs	r2, #83	; 0x53
 800f700:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800f702:	68f8      	ldr	r0, [r7, #12]
 800f704:	f000 f8be 	bl	800f884 <RTC_EnterInitMode>
 800f708:	4603      	mov	r3, r0
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d00b      	beq.n	800f726 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f70e:	68fb      	ldr	r3, [r7, #12]
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	22ff      	movs	r2, #255	; 0xff
 800f714:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800f716:	68fb      	ldr	r3, [r7, #12]
 800f718:	2204      	movs	r2, #4
 800f71a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	2200      	movs	r2, #0
 800f720:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800f722:	2301      	movs	r3, #1
 800f724:	e033      	b.n	800f78e <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	681a      	ldr	r2, [r3, #0]
 800f72a:	697b      	ldr	r3, [r7, #20]
 800f72c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800f730:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800f734:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800f736:	68fb      	ldr	r3, [r7, #12]
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	68da      	ldr	r2, [r3, #12]
 800f73c:	68fb      	ldr	r3, [r7, #12]
 800f73e:	681b      	ldr	r3, [r3, #0]
 800f740:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f744:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800f746:	68fb      	ldr	r3, [r7, #12]
 800f748:	681b      	ldr	r3, [r3, #0]
 800f74a:	689b      	ldr	r3, [r3, #8]
 800f74c:	f003 0320 	and.w	r3, r3, #32
 800f750:	2b00      	cmp	r3, #0
 800f752:	d111      	bne.n	800f778 <HAL_RTC_SetDate+0x130>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800f754:	68f8      	ldr	r0, [r7, #12]
 800f756:	f000 f86d 	bl	800f834 <HAL_RTC_WaitForSynchro>
 800f75a:	4603      	mov	r3, r0
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	d00b      	beq.n	800f778 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f760:	68fb      	ldr	r3, [r7, #12]
 800f762:	681b      	ldr	r3, [r3, #0]
 800f764:	22ff      	movs	r2, #255	; 0xff
 800f766:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800f768:	68fb      	ldr	r3, [r7, #12]
 800f76a:	2204      	movs	r2, #4
 800f76c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800f76e:	68fb      	ldr	r3, [r7, #12]
 800f770:	2200      	movs	r2, #0
 800f772:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800f774:	2301      	movs	r3, #1
 800f776:	e00a      	b.n	800f78e <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f778:	68fb      	ldr	r3, [r7, #12]
 800f77a:	681b      	ldr	r3, [r3, #0]
 800f77c:	22ff      	movs	r2, #255	; 0xff
 800f77e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	2201      	movs	r2, #1
 800f784:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	2200      	movs	r2, #0
 800f78a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800f78c:	2300      	movs	r3, #0
  }
}
 800f78e:	4618      	mov	r0, r3
 800f790:	371c      	adds	r7, #28
 800f792:	46bd      	mov	sp, r7
 800f794:	bd90      	pop	{r4, r7, pc}

0800f796 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN :  Binary data format
  *            @arg RTC_FORMAT_BCD :  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800f796:	b580      	push	{r7, lr}
 800f798:	b086      	sub	sp, #24
 800f79a:	af00      	add	r7, sp, #0
 800f79c:	60f8      	str	r0, [r7, #12]
 800f79e:	60b9      	str	r1, [r7, #8]
 800f7a0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800f7a2:	2300      	movs	r3, #0
 800f7a4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	685b      	ldr	r3, [r3, #4]
 800f7ac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800f7b0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800f7b4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800f7b6:	697b      	ldr	r3, [r7, #20]
 800f7b8:	0c1b      	lsrs	r3, r3, #16
 800f7ba:	b2da      	uxtb	r2, r3
 800f7bc:	68bb      	ldr	r3, [r7, #8]
 800f7be:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800f7c0:	697b      	ldr	r3, [r7, #20]
 800f7c2:	0a1b      	lsrs	r3, r3, #8
 800f7c4:	b2db      	uxtb	r3, r3
 800f7c6:	f003 031f 	and.w	r3, r3, #31
 800f7ca:	b2da      	uxtb	r2, r3
 800f7cc:	68bb      	ldr	r3, [r7, #8]
 800f7ce:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800f7d0:	697b      	ldr	r3, [r7, #20]
 800f7d2:	b2db      	uxtb	r3, r3
 800f7d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f7d8:	b2da      	uxtb	r2, r3
 800f7da:	68bb      	ldr	r3, [r7, #8]
 800f7dc:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800f7de:	697b      	ldr	r3, [r7, #20]
 800f7e0:	0b5b      	lsrs	r3, r3, #13
 800f7e2:	b2db      	uxtb	r3, r3
 800f7e4:	f003 0307 	and.w	r3, r3, #7
 800f7e8:	b2da      	uxtb	r2, r3
 800f7ea:	68bb      	ldr	r3, [r7, #8]
 800f7ec:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d11a      	bne.n	800f82a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800f7f4:	68bb      	ldr	r3, [r7, #8]
 800f7f6:	78db      	ldrb	r3, [r3, #3]
 800f7f8:	4618      	mov	r0, r3
 800f7fa:	f000 f88d 	bl	800f918 <RTC_Bcd2ToByte>
 800f7fe:	4603      	mov	r3, r0
 800f800:	461a      	mov	r2, r3
 800f802:	68bb      	ldr	r3, [r7, #8]
 800f804:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800f806:	68bb      	ldr	r3, [r7, #8]
 800f808:	785b      	ldrb	r3, [r3, #1]
 800f80a:	4618      	mov	r0, r3
 800f80c:	f000 f884 	bl	800f918 <RTC_Bcd2ToByte>
 800f810:	4603      	mov	r3, r0
 800f812:	461a      	mov	r2, r3
 800f814:	68bb      	ldr	r3, [r7, #8]
 800f816:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800f818:	68bb      	ldr	r3, [r7, #8]
 800f81a:	789b      	ldrb	r3, [r3, #2]
 800f81c:	4618      	mov	r0, r3
 800f81e:	f000 f87b 	bl	800f918 <RTC_Bcd2ToByte>
 800f822:	4603      	mov	r3, r0
 800f824:	461a      	mov	r2, r3
 800f826:	68bb      	ldr	r3, [r7, #8]
 800f828:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800f82a:	2300      	movs	r3, #0
}
 800f82c:	4618      	mov	r0, r3
 800f82e:	3718      	adds	r7, #24
 800f830:	46bd      	mov	sp, r7
 800f832:	bd80      	pop	{r7, pc}

0800f834 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800f834:	b580      	push	{r7, lr}
 800f836:	b084      	sub	sp, #16
 800f838:	af00      	add	r7, sp, #0
 800f83a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800f83c:	2300      	movs	r3, #0
 800f83e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	68da      	ldr	r2, [r3, #12]
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800f84e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800f850:	f7f9 f884 	bl	800895c <HAL_GetTick>
 800f854:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800f856:	e009      	b.n	800f86c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800f858:	f7f9 f880 	bl	800895c <HAL_GetTick>
 800f85c:	4602      	mov	r2, r0
 800f85e:	68fb      	ldr	r3, [r7, #12]
 800f860:	1ad3      	subs	r3, r2, r3
 800f862:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800f866:	d901      	bls.n	800f86c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800f868:	2303      	movs	r3, #3
 800f86a:	e007      	b.n	800f87c <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	68db      	ldr	r3, [r3, #12]
 800f872:	f003 0320 	and.w	r3, r3, #32
 800f876:	2b00      	cmp	r3, #0
 800f878:	d0ee      	beq.n	800f858 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800f87a:	2300      	movs	r3, #0
}
 800f87c:	4618      	mov	r0, r3
 800f87e:	3710      	adds	r7, #16
 800f880:	46bd      	mov	sp, r7
 800f882:	bd80      	pop	{r7, pc}

0800f884 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800f884:	b580      	push	{r7, lr}
 800f886:	b084      	sub	sp, #16
 800f888:	af00      	add	r7, sp, #0
 800f88a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800f88c:	2300      	movs	r3, #0
 800f88e:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	68db      	ldr	r3, [r3, #12]
 800f896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d119      	bne.n	800f8d2 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	681b      	ldr	r3, [r3, #0]
 800f8a2:	f04f 32ff 	mov.w	r2, #4294967295
 800f8a6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800f8a8:	f7f9 f858 	bl	800895c <HAL_GetTick>
 800f8ac:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800f8ae:	e009      	b.n	800f8c4 <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800f8b0:	f7f9 f854 	bl	800895c <HAL_GetTick>
 800f8b4:	4602      	mov	r2, r0
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	1ad3      	subs	r3, r2, r3
 800f8ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800f8be:	d901      	bls.n	800f8c4 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800f8c0:	2303      	movs	r3, #3
 800f8c2:	e007      	b.n	800f8d4 <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	681b      	ldr	r3, [r3, #0]
 800f8c8:	68db      	ldr	r3, [r3, #12]
 800f8ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d0ee      	beq.n	800f8b0 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800f8d2:	2300      	movs	r3, #0
}
 800f8d4:	4618      	mov	r0, r3
 800f8d6:	3710      	adds	r7, #16
 800f8d8:	46bd      	mov	sp, r7
 800f8da:	bd80      	pop	{r7, pc}

0800f8dc <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800f8dc:	b480      	push	{r7}
 800f8de:	b085      	sub	sp, #20
 800f8e0:	af00      	add	r7, sp, #0
 800f8e2:	4603      	mov	r3, r0
 800f8e4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800f8e6:	2300      	movs	r3, #0
 800f8e8:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800f8ea:	e005      	b.n	800f8f8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	3301      	adds	r3, #1
 800f8f0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800f8f2:	79fb      	ldrb	r3, [r7, #7]
 800f8f4:	3b0a      	subs	r3, #10
 800f8f6:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 800f8f8:	79fb      	ldrb	r3, [r7, #7]
 800f8fa:	2b09      	cmp	r3, #9
 800f8fc:	d8f6      	bhi.n	800f8ec <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800f8fe:	68fb      	ldr	r3, [r7, #12]
 800f900:	b2db      	uxtb	r3, r3
 800f902:	011b      	lsls	r3, r3, #4
 800f904:	b2da      	uxtb	r2, r3
 800f906:	79fb      	ldrb	r3, [r7, #7]
 800f908:	4313      	orrs	r3, r2
 800f90a:	b2db      	uxtb	r3, r3
}
 800f90c:	4618      	mov	r0, r3
 800f90e:	3714      	adds	r7, #20
 800f910:	46bd      	mov	sp, r7
 800f912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f916:	4770      	bx	lr

0800f918 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800f918:	b480      	push	{r7}
 800f91a:	b085      	sub	sp, #20
 800f91c:	af00      	add	r7, sp, #0
 800f91e:	4603      	mov	r3, r0
 800f920:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800f922:	2300      	movs	r3, #0
 800f924:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 800f926:	79fb      	ldrb	r3, [r7, #7]
 800f928:	091b      	lsrs	r3, r3, #4
 800f92a:	b2db      	uxtb	r3, r3
 800f92c:	461a      	mov	r2, r3
 800f92e:	4613      	mov	r3, r2
 800f930:	009b      	lsls	r3, r3, #2
 800f932:	4413      	add	r3, r2
 800f934:	005b      	lsls	r3, r3, #1
 800f936:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 800f938:	79fb      	ldrb	r3, [r7, #7]
 800f93a:	f003 030f 	and.w	r3, r3, #15
 800f93e:	b2da      	uxtb	r2, r3
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	b2db      	uxtb	r3, r3
 800f944:	4413      	add	r3, r2
 800f946:	b2db      	uxtb	r3, r3
}
 800f948:	4618      	mov	r0, r3
 800f94a:	3714      	adds	r7, #20
 800f94c:	46bd      	mov	sp, r7
 800f94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f952:	4770      	bx	lr

0800f954 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f954:	b580      	push	{r7, lr}
 800f956:	b084      	sub	sp, #16
 800f958:	af00      	add	r7, sp, #0
 800f95a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	2b00      	cmp	r3, #0
 800f960:	d101      	bne.n	800f966 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f962:	2301      	movs	r3, #1
 800f964:	e09d      	b.n	800faa2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f96a:	2b00      	cmp	r3, #0
 800f96c:	d108      	bne.n	800f980 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	685b      	ldr	r3, [r3, #4]
 800f972:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f976:	d009      	beq.n	800f98c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	2200      	movs	r2, #0
 800f97c:	61da      	str	r2, [r3, #28]
 800f97e:	e005      	b.n	800f98c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	2200      	movs	r2, #0
 800f984:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	2200      	movs	r2, #0
 800f98a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	2200      	movs	r2, #0
 800f990:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800f998:	b2db      	uxtb	r3, r3
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d106      	bne.n	800f9ac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	2200      	movs	r2, #0
 800f9a2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f9a6:	6878      	ldr	r0, [r7, #4]
 800f9a8:	f7f6 ff52 	bl	8006850 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	2202      	movs	r2, #2
 800f9b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	681a      	ldr	r2, [r3, #0]
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f9c2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	68db      	ldr	r3, [r3, #12]
 800f9c8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800f9cc:	d902      	bls.n	800f9d4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800f9ce:	2300      	movs	r3, #0
 800f9d0:	60fb      	str	r3, [r7, #12]
 800f9d2:	e002      	b.n	800f9da <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800f9d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f9d8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	68db      	ldr	r3, [r3, #12]
 800f9de:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800f9e2:	d007      	beq.n	800f9f4 <HAL_SPI_Init+0xa0>
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	68db      	ldr	r3, [r3, #12]
 800f9e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800f9ec:	d002      	beq.n	800f9f4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	2200      	movs	r2, #0
 800f9f2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	685b      	ldr	r3, [r3, #4]
 800f9f8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	689b      	ldr	r3, [r3, #8]
 800fa00:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800fa04:	431a      	orrs	r2, r3
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	691b      	ldr	r3, [r3, #16]
 800fa0a:	f003 0302 	and.w	r3, r3, #2
 800fa0e:	431a      	orrs	r2, r3
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	695b      	ldr	r3, [r3, #20]
 800fa14:	f003 0301 	and.w	r3, r3, #1
 800fa18:	431a      	orrs	r2, r3
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	699b      	ldr	r3, [r3, #24]
 800fa1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800fa22:	431a      	orrs	r2, r3
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	69db      	ldr	r3, [r3, #28]
 800fa28:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800fa2c:	431a      	orrs	r2, r3
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	6a1b      	ldr	r3, [r3, #32]
 800fa32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fa36:	ea42 0103 	orr.w	r1, r2, r3
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fa3e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	430a      	orrs	r2, r1
 800fa48:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	699b      	ldr	r3, [r3, #24]
 800fa4e:	0c1b      	lsrs	r3, r3, #16
 800fa50:	f003 0204 	and.w	r2, r3, #4
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fa58:	f003 0310 	and.w	r3, r3, #16
 800fa5c:	431a      	orrs	r2, r3
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fa62:	f003 0308 	and.w	r3, r3, #8
 800fa66:	431a      	orrs	r2, r3
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	68db      	ldr	r3, [r3, #12]
 800fa6c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800fa70:	ea42 0103 	orr.w	r1, r2, r3
 800fa74:	68fb      	ldr	r3, [r7, #12]
 800fa76:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	430a      	orrs	r2, r1
 800fa80:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	69da      	ldr	r2, [r3, #28]
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800fa90:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	2200      	movs	r2, #0
 800fa96:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	2201      	movs	r2, #1
 800fa9c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800faa0:	2300      	movs	r3, #0
}
 800faa2:	4618      	mov	r0, r3
 800faa4:	3710      	adds	r7, #16
 800faa6:	46bd      	mov	sp, r7
 800faa8:	bd80      	pop	{r7, pc}

0800faaa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800faaa:	b580      	push	{r7, lr}
 800faac:	b082      	sub	sp, #8
 800faae:	af00      	add	r7, sp, #0
 800fab0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	2b00      	cmp	r3, #0
 800fab6:	d101      	bne.n	800fabc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800fab8:	2301      	movs	r3, #1
 800faba:	e049      	b.n	800fb50 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fac2:	b2db      	uxtb	r3, r3
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d106      	bne.n	800fad6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	2200      	movs	r2, #0
 800facc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800fad0:	6878      	ldr	r0, [r7, #4]
 800fad2:	f000 f841 	bl	800fb58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	2202      	movs	r2, #2
 800fada:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	681a      	ldr	r2, [r3, #0]
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	3304      	adds	r3, #4
 800fae6:	4619      	mov	r1, r3
 800fae8:	4610      	mov	r0, r2
 800faea:	f000 f9f1 	bl	800fed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	2201      	movs	r2, #1
 800faf2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	2201      	movs	r2, #1
 800fafa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	2201      	movs	r2, #1
 800fb02:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	2201      	movs	r2, #1
 800fb0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	2201      	movs	r2, #1
 800fb12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	2201      	movs	r2, #1
 800fb1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	2201      	movs	r2, #1
 800fb22:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	2201      	movs	r2, #1
 800fb2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	2201      	movs	r2, #1
 800fb32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	2201      	movs	r2, #1
 800fb3a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	2201      	movs	r2, #1
 800fb42:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800fb46:	687b      	ldr	r3, [r7, #4]
 800fb48:	2201      	movs	r2, #1
 800fb4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800fb4e:	2300      	movs	r3, #0
}
 800fb50:	4618      	mov	r0, r3
 800fb52:	3708      	adds	r7, #8
 800fb54:	46bd      	mov	sp, r7
 800fb56:	bd80      	pop	{r7, pc}

0800fb58 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800fb58:	b480      	push	{r7}
 800fb5a:	b083      	sub	sp, #12
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800fb60:	bf00      	nop
 800fb62:	370c      	adds	r7, #12
 800fb64:	46bd      	mov	sp, r7
 800fb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb6a:	4770      	bx	lr

0800fb6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800fb6c:	b480      	push	{r7}
 800fb6e:	b085      	sub	sp, #20
 800fb70:	af00      	add	r7, sp, #0
 800fb72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800fb7a:	b2db      	uxtb	r3, r3
 800fb7c:	2b01      	cmp	r3, #1
 800fb7e:	d001      	beq.n	800fb84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800fb80:	2301      	movs	r3, #1
 800fb82:	e04a      	b.n	800fc1a <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	2202      	movs	r2, #2
 800fb88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	681b      	ldr	r3, [r3, #0]
 800fb90:	68da      	ldr	r2, [r3, #12]
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	681b      	ldr	r3, [r3, #0]
 800fb96:	f042 0201 	orr.w	r2, r2, #1
 800fb9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	4a21      	ldr	r2, [pc, #132]	; (800fc28 <HAL_TIM_Base_Start_IT+0xbc>)
 800fba2:	4293      	cmp	r3, r2
 800fba4:	d018      	beq.n	800fbd8 <HAL_TIM_Base_Start_IT+0x6c>
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fbae:	d013      	beq.n	800fbd8 <HAL_TIM_Base_Start_IT+0x6c>
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	681b      	ldr	r3, [r3, #0]
 800fbb4:	4a1d      	ldr	r2, [pc, #116]	; (800fc2c <HAL_TIM_Base_Start_IT+0xc0>)
 800fbb6:	4293      	cmp	r3, r2
 800fbb8:	d00e      	beq.n	800fbd8 <HAL_TIM_Base_Start_IT+0x6c>
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	681b      	ldr	r3, [r3, #0]
 800fbbe:	4a1c      	ldr	r2, [pc, #112]	; (800fc30 <HAL_TIM_Base_Start_IT+0xc4>)
 800fbc0:	4293      	cmp	r3, r2
 800fbc2:	d009      	beq.n	800fbd8 <HAL_TIM_Base_Start_IT+0x6c>
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	4a1a      	ldr	r2, [pc, #104]	; (800fc34 <HAL_TIM_Base_Start_IT+0xc8>)
 800fbca:	4293      	cmp	r3, r2
 800fbcc:	d004      	beq.n	800fbd8 <HAL_TIM_Base_Start_IT+0x6c>
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	681b      	ldr	r3, [r3, #0]
 800fbd2:	4a19      	ldr	r2, [pc, #100]	; (800fc38 <HAL_TIM_Base_Start_IT+0xcc>)
 800fbd4:	4293      	cmp	r3, r2
 800fbd6:	d115      	bne.n	800fc04 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	681b      	ldr	r3, [r3, #0]
 800fbdc:	689a      	ldr	r2, [r3, #8]
 800fbde:	4b17      	ldr	r3, [pc, #92]	; (800fc3c <HAL_TIM_Base_Start_IT+0xd0>)
 800fbe0:	4013      	ands	r3, r2
 800fbe2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fbe4:	68fb      	ldr	r3, [r7, #12]
 800fbe6:	2b06      	cmp	r3, #6
 800fbe8:	d015      	beq.n	800fc16 <HAL_TIM_Base_Start_IT+0xaa>
 800fbea:	68fb      	ldr	r3, [r7, #12]
 800fbec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fbf0:	d011      	beq.n	800fc16 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	681b      	ldr	r3, [r3, #0]
 800fbf6:	681a      	ldr	r2, [r3, #0]
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	681b      	ldr	r3, [r3, #0]
 800fbfc:	f042 0201 	orr.w	r2, r2, #1
 800fc00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fc02:	e008      	b.n	800fc16 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	681b      	ldr	r3, [r3, #0]
 800fc08:	681a      	ldr	r2, [r3, #0]
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	681b      	ldr	r3, [r3, #0]
 800fc0e:	f042 0201 	orr.w	r2, r2, #1
 800fc12:	601a      	str	r2, [r3, #0]
 800fc14:	e000      	b.n	800fc18 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fc16:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800fc18:	2300      	movs	r3, #0
}
 800fc1a:	4618      	mov	r0, r3
 800fc1c:	3714      	adds	r7, #20
 800fc1e:	46bd      	mov	sp, r7
 800fc20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc24:	4770      	bx	lr
 800fc26:	bf00      	nop
 800fc28:	40012c00 	.word	0x40012c00
 800fc2c:	40000400 	.word	0x40000400
 800fc30:	40000800 	.word	0x40000800
 800fc34:	40013400 	.word	0x40013400
 800fc38:	40014000 	.word	0x40014000
 800fc3c:	00010007 	.word	0x00010007

0800fc40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800fc40:	b580      	push	{r7, lr}
 800fc42:	b082      	sub	sp, #8
 800fc44:	af00      	add	r7, sp, #0
 800fc46:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	681b      	ldr	r3, [r3, #0]
 800fc4c:	691b      	ldr	r3, [r3, #16]
 800fc4e:	f003 0302 	and.w	r3, r3, #2
 800fc52:	2b02      	cmp	r3, #2
 800fc54:	d122      	bne.n	800fc9c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	68db      	ldr	r3, [r3, #12]
 800fc5c:	f003 0302 	and.w	r3, r3, #2
 800fc60:	2b02      	cmp	r3, #2
 800fc62:	d11b      	bne.n	800fc9c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	681b      	ldr	r3, [r3, #0]
 800fc68:	f06f 0202 	mvn.w	r2, #2
 800fc6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	2201      	movs	r2, #1
 800fc72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	699b      	ldr	r3, [r3, #24]
 800fc7a:	f003 0303 	and.w	r3, r3, #3
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	d003      	beq.n	800fc8a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800fc82:	6878      	ldr	r0, [r7, #4]
 800fc84:	f000 f905 	bl	800fe92 <HAL_TIM_IC_CaptureCallback>
 800fc88:	e005      	b.n	800fc96 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800fc8a:	6878      	ldr	r0, [r7, #4]
 800fc8c:	f000 f8f7 	bl	800fe7e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fc90:	6878      	ldr	r0, [r7, #4]
 800fc92:	f000 f908 	bl	800fea6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	2200      	movs	r2, #0
 800fc9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	691b      	ldr	r3, [r3, #16]
 800fca2:	f003 0304 	and.w	r3, r3, #4
 800fca6:	2b04      	cmp	r3, #4
 800fca8:	d122      	bne.n	800fcf0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	681b      	ldr	r3, [r3, #0]
 800fcae:	68db      	ldr	r3, [r3, #12]
 800fcb0:	f003 0304 	and.w	r3, r3, #4
 800fcb4:	2b04      	cmp	r3, #4
 800fcb6:	d11b      	bne.n	800fcf0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	681b      	ldr	r3, [r3, #0]
 800fcbc:	f06f 0204 	mvn.w	r2, #4
 800fcc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	2202      	movs	r2, #2
 800fcc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	681b      	ldr	r3, [r3, #0]
 800fccc:	699b      	ldr	r3, [r3, #24]
 800fcce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d003      	beq.n	800fcde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fcd6:	6878      	ldr	r0, [r7, #4]
 800fcd8:	f000 f8db 	bl	800fe92 <HAL_TIM_IC_CaptureCallback>
 800fcdc:	e005      	b.n	800fcea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fcde:	6878      	ldr	r0, [r7, #4]
 800fce0:	f000 f8cd 	bl	800fe7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fce4:	6878      	ldr	r0, [r7, #4]
 800fce6:	f000 f8de 	bl	800fea6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	2200      	movs	r2, #0
 800fcee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	681b      	ldr	r3, [r3, #0]
 800fcf4:	691b      	ldr	r3, [r3, #16]
 800fcf6:	f003 0308 	and.w	r3, r3, #8
 800fcfa:	2b08      	cmp	r3, #8
 800fcfc:	d122      	bne.n	800fd44 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	68db      	ldr	r3, [r3, #12]
 800fd04:	f003 0308 	and.w	r3, r3, #8
 800fd08:	2b08      	cmp	r3, #8
 800fd0a:	d11b      	bne.n	800fd44 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	f06f 0208 	mvn.w	r2, #8
 800fd14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	2204      	movs	r2, #4
 800fd1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	69db      	ldr	r3, [r3, #28]
 800fd22:	f003 0303 	and.w	r3, r3, #3
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	d003      	beq.n	800fd32 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fd2a:	6878      	ldr	r0, [r7, #4]
 800fd2c:	f000 f8b1 	bl	800fe92 <HAL_TIM_IC_CaptureCallback>
 800fd30:	e005      	b.n	800fd3e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fd32:	6878      	ldr	r0, [r7, #4]
 800fd34:	f000 f8a3 	bl	800fe7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fd38:	6878      	ldr	r0, [r7, #4]
 800fd3a:	f000 f8b4 	bl	800fea6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	2200      	movs	r2, #0
 800fd42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	691b      	ldr	r3, [r3, #16]
 800fd4a:	f003 0310 	and.w	r3, r3, #16
 800fd4e:	2b10      	cmp	r3, #16
 800fd50:	d122      	bne.n	800fd98 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	681b      	ldr	r3, [r3, #0]
 800fd56:	68db      	ldr	r3, [r3, #12]
 800fd58:	f003 0310 	and.w	r3, r3, #16
 800fd5c:	2b10      	cmp	r3, #16
 800fd5e:	d11b      	bne.n	800fd98 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	681b      	ldr	r3, [r3, #0]
 800fd64:	f06f 0210 	mvn.w	r2, #16
 800fd68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	2208      	movs	r2, #8
 800fd6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	69db      	ldr	r3, [r3, #28]
 800fd76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d003      	beq.n	800fd86 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fd7e:	6878      	ldr	r0, [r7, #4]
 800fd80:	f000 f887 	bl	800fe92 <HAL_TIM_IC_CaptureCallback>
 800fd84:	e005      	b.n	800fd92 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fd86:	6878      	ldr	r0, [r7, #4]
 800fd88:	f000 f879 	bl	800fe7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fd8c:	6878      	ldr	r0, [r7, #4]
 800fd8e:	f000 f88a 	bl	800fea6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	2200      	movs	r2, #0
 800fd96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	691b      	ldr	r3, [r3, #16]
 800fd9e:	f003 0301 	and.w	r3, r3, #1
 800fda2:	2b01      	cmp	r3, #1
 800fda4:	d10e      	bne.n	800fdc4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	68db      	ldr	r3, [r3, #12]
 800fdac:	f003 0301 	and.w	r3, r3, #1
 800fdb0:	2b01      	cmp	r3, #1
 800fdb2:	d107      	bne.n	800fdc4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	681b      	ldr	r3, [r3, #0]
 800fdb8:	f06f 0201 	mvn.w	r2, #1
 800fdbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800fdbe:	6878      	ldr	r0, [r7, #4]
 800fdc0:	f7f3 fdbc 	bl	800393c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	681b      	ldr	r3, [r3, #0]
 800fdc8:	691b      	ldr	r3, [r3, #16]
 800fdca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fdce:	2b80      	cmp	r3, #128	; 0x80
 800fdd0:	d10e      	bne.n	800fdf0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	681b      	ldr	r3, [r3, #0]
 800fdd6:	68db      	ldr	r3, [r3, #12]
 800fdd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fddc:	2b80      	cmp	r3, #128	; 0x80
 800fdde:	d107      	bne.n	800fdf0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	681b      	ldr	r3, [r3, #0]
 800fde4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800fde8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800fdea:	6878      	ldr	r0, [r7, #4]
 800fdec:	f000 f90a 	bl	8010004 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	681b      	ldr	r3, [r3, #0]
 800fdf4:	691b      	ldr	r3, [r3, #16]
 800fdf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fdfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fdfe:	d10e      	bne.n	800fe1e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	68db      	ldr	r3, [r3, #12]
 800fe06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fe0a:	2b80      	cmp	r3, #128	; 0x80
 800fe0c:	d107      	bne.n	800fe1e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800fe16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800fe18:	6878      	ldr	r0, [r7, #4]
 800fe1a:	f000 f8fd 	bl	8010018 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	691b      	ldr	r3, [r3, #16]
 800fe24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fe28:	2b40      	cmp	r3, #64	; 0x40
 800fe2a:	d10e      	bne.n	800fe4a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	681b      	ldr	r3, [r3, #0]
 800fe30:	68db      	ldr	r3, [r3, #12]
 800fe32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fe36:	2b40      	cmp	r3, #64	; 0x40
 800fe38:	d107      	bne.n	800fe4a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800fe42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800fe44:	6878      	ldr	r0, [r7, #4]
 800fe46:	f000 f838 	bl	800feba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	691b      	ldr	r3, [r3, #16]
 800fe50:	f003 0320 	and.w	r3, r3, #32
 800fe54:	2b20      	cmp	r3, #32
 800fe56:	d10e      	bne.n	800fe76 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	68db      	ldr	r3, [r3, #12]
 800fe5e:	f003 0320 	and.w	r3, r3, #32
 800fe62:	2b20      	cmp	r3, #32
 800fe64:	d107      	bne.n	800fe76 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	681b      	ldr	r3, [r3, #0]
 800fe6a:	f06f 0220 	mvn.w	r2, #32
 800fe6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800fe70:	6878      	ldr	r0, [r7, #4]
 800fe72:	f000 f8bd 	bl	800fff0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800fe76:	bf00      	nop
 800fe78:	3708      	adds	r7, #8
 800fe7a:	46bd      	mov	sp, r7
 800fe7c:	bd80      	pop	{r7, pc}

0800fe7e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800fe7e:	b480      	push	{r7}
 800fe80:	b083      	sub	sp, #12
 800fe82:	af00      	add	r7, sp, #0
 800fe84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800fe86:	bf00      	nop
 800fe88:	370c      	adds	r7, #12
 800fe8a:	46bd      	mov	sp, r7
 800fe8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe90:	4770      	bx	lr

0800fe92 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800fe92:	b480      	push	{r7}
 800fe94:	b083      	sub	sp, #12
 800fe96:	af00      	add	r7, sp, #0
 800fe98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800fe9a:	bf00      	nop
 800fe9c:	370c      	adds	r7, #12
 800fe9e:	46bd      	mov	sp, r7
 800fea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fea4:	4770      	bx	lr

0800fea6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800fea6:	b480      	push	{r7}
 800fea8:	b083      	sub	sp, #12
 800feaa:	af00      	add	r7, sp, #0
 800feac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800feae:	bf00      	nop
 800feb0:	370c      	adds	r7, #12
 800feb2:	46bd      	mov	sp, r7
 800feb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feb8:	4770      	bx	lr

0800feba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800feba:	b480      	push	{r7}
 800febc:	b083      	sub	sp, #12
 800febe:	af00      	add	r7, sp, #0
 800fec0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800fec2:	bf00      	nop
 800fec4:	370c      	adds	r7, #12
 800fec6:	46bd      	mov	sp, r7
 800fec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fecc:	4770      	bx	lr
	...

0800fed0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800fed0:	b480      	push	{r7}
 800fed2:	b085      	sub	sp, #20
 800fed4:	af00      	add	r7, sp, #0
 800fed6:	6078      	str	r0, [r7, #4]
 800fed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	4a3c      	ldr	r2, [pc, #240]	; (800ffd4 <TIM_Base_SetConfig+0x104>)
 800fee4:	4293      	cmp	r3, r2
 800fee6:	d00f      	beq.n	800ff08 <TIM_Base_SetConfig+0x38>
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800feee:	d00b      	beq.n	800ff08 <TIM_Base_SetConfig+0x38>
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	4a39      	ldr	r2, [pc, #228]	; (800ffd8 <TIM_Base_SetConfig+0x108>)
 800fef4:	4293      	cmp	r3, r2
 800fef6:	d007      	beq.n	800ff08 <TIM_Base_SetConfig+0x38>
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	4a38      	ldr	r2, [pc, #224]	; (800ffdc <TIM_Base_SetConfig+0x10c>)
 800fefc:	4293      	cmp	r3, r2
 800fefe:	d003      	beq.n	800ff08 <TIM_Base_SetConfig+0x38>
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	4a37      	ldr	r2, [pc, #220]	; (800ffe0 <TIM_Base_SetConfig+0x110>)
 800ff04:	4293      	cmp	r3, r2
 800ff06:	d108      	bne.n	800ff1a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ff08:	68fb      	ldr	r3, [r7, #12]
 800ff0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ff0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ff10:	683b      	ldr	r3, [r7, #0]
 800ff12:	685b      	ldr	r3, [r3, #4]
 800ff14:	68fa      	ldr	r2, [r7, #12]
 800ff16:	4313      	orrs	r3, r2
 800ff18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	4a2d      	ldr	r2, [pc, #180]	; (800ffd4 <TIM_Base_SetConfig+0x104>)
 800ff1e:	4293      	cmp	r3, r2
 800ff20:	d01b      	beq.n	800ff5a <TIM_Base_SetConfig+0x8a>
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ff28:	d017      	beq.n	800ff5a <TIM_Base_SetConfig+0x8a>
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	4a2a      	ldr	r2, [pc, #168]	; (800ffd8 <TIM_Base_SetConfig+0x108>)
 800ff2e:	4293      	cmp	r3, r2
 800ff30:	d013      	beq.n	800ff5a <TIM_Base_SetConfig+0x8a>
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	4a29      	ldr	r2, [pc, #164]	; (800ffdc <TIM_Base_SetConfig+0x10c>)
 800ff36:	4293      	cmp	r3, r2
 800ff38:	d00f      	beq.n	800ff5a <TIM_Base_SetConfig+0x8a>
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	4a28      	ldr	r2, [pc, #160]	; (800ffe0 <TIM_Base_SetConfig+0x110>)
 800ff3e:	4293      	cmp	r3, r2
 800ff40:	d00b      	beq.n	800ff5a <TIM_Base_SetConfig+0x8a>
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	4a27      	ldr	r2, [pc, #156]	; (800ffe4 <TIM_Base_SetConfig+0x114>)
 800ff46:	4293      	cmp	r3, r2
 800ff48:	d007      	beq.n	800ff5a <TIM_Base_SetConfig+0x8a>
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	4a26      	ldr	r2, [pc, #152]	; (800ffe8 <TIM_Base_SetConfig+0x118>)
 800ff4e:	4293      	cmp	r3, r2
 800ff50:	d003      	beq.n	800ff5a <TIM_Base_SetConfig+0x8a>
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	4a25      	ldr	r2, [pc, #148]	; (800ffec <TIM_Base_SetConfig+0x11c>)
 800ff56:	4293      	cmp	r3, r2
 800ff58:	d108      	bne.n	800ff6c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ff60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ff62:	683b      	ldr	r3, [r7, #0]
 800ff64:	68db      	ldr	r3, [r3, #12]
 800ff66:	68fa      	ldr	r2, [r7, #12]
 800ff68:	4313      	orrs	r3, r2
 800ff6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ff6c:	68fb      	ldr	r3, [r7, #12]
 800ff6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ff72:	683b      	ldr	r3, [r7, #0]
 800ff74:	695b      	ldr	r3, [r3, #20]
 800ff76:	4313      	orrs	r3, r2
 800ff78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	68fa      	ldr	r2, [r7, #12]
 800ff7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ff80:	683b      	ldr	r3, [r7, #0]
 800ff82:	689a      	ldr	r2, [r3, #8]
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ff88:	683b      	ldr	r3, [r7, #0]
 800ff8a:	681a      	ldr	r2, [r3, #0]
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	4a10      	ldr	r2, [pc, #64]	; (800ffd4 <TIM_Base_SetConfig+0x104>)
 800ff94:	4293      	cmp	r3, r2
 800ff96:	d00f      	beq.n	800ffb8 <TIM_Base_SetConfig+0xe8>
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	4a11      	ldr	r2, [pc, #68]	; (800ffe0 <TIM_Base_SetConfig+0x110>)
 800ff9c:	4293      	cmp	r3, r2
 800ff9e:	d00b      	beq.n	800ffb8 <TIM_Base_SetConfig+0xe8>
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	4a10      	ldr	r2, [pc, #64]	; (800ffe4 <TIM_Base_SetConfig+0x114>)
 800ffa4:	4293      	cmp	r3, r2
 800ffa6:	d007      	beq.n	800ffb8 <TIM_Base_SetConfig+0xe8>
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	4a0f      	ldr	r2, [pc, #60]	; (800ffe8 <TIM_Base_SetConfig+0x118>)
 800ffac:	4293      	cmp	r3, r2
 800ffae:	d003      	beq.n	800ffb8 <TIM_Base_SetConfig+0xe8>
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	4a0e      	ldr	r2, [pc, #56]	; (800ffec <TIM_Base_SetConfig+0x11c>)
 800ffb4:	4293      	cmp	r3, r2
 800ffb6:	d103      	bne.n	800ffc0 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ffb8:	683b      	ldr	r3, [r7, #0]
 800ffba:	691a      	ldr	r2, [r3, #16]
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	2201      	movs	r2, #1
 800ffc4:	615a      	str	r2, [r3, #20]
}
 800ffc6:	bf00      	nop
 800ffc8:	3714      	adds	r7, #20
 800ffca:	46bd      	mov	sp, r7
 800ffcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffd0:	4770      	bx	lr
 800ffd2:	bf00      	nop
 800ffd4:	40012c00 	.word	0x40012c00
 800ffd8:	40000400 	.word	0x40000400
 800ffdc:	40000800 	.word	0x40000800
 800ffe0:	40013400 	.word	0x40013400
 800ffe4:	40014000 	.word	0x40014000
 800ffe8:	40014400 	.word	0x40014400
 800ffec:	40014800 	.word	0x40014800

0800fff0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fff0:	b480      	push	{r7}
 800fff2:	b083      	sub	sp, #12
 800fff4:	af00      	add	r7, sp, #0
 800fff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fff8:	bf00      	nop
 800fffa:	370c      	adds	r7, #12
 800fffc:	46bd      	mov	sp, r7
 800fffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010002:	4770      	bx	lr

08010004 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010004:	b480      	push	{r7}
 8010006:	b083      	sub	sp, #12
 8010008:	af00      	add	r7, sp, #0
 801000a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801000c:	bf00      	nop
 801000e:	370c      	adds	r7, #12
 8010010:	46bd      	mov	sp, r7
 8010012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010016:	4770      	bx	lr

08010018 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8010018:	b480      	push	{r7}
 801001a:	b083      	sub	sp, #12
 801001c:	af00      	add	r7, sp, #0
 801001e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8010020:	bf00      	nop
 8010022:	370c      	adds	r7, #12
 8010024:	46bd      	mov	sp, r7
 8010026:	f85d 7b04 	ldr.w	r7, [sp], #4
 801002a:	4770      	bx	lr

0801002c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 801002c:	b480      	push	{r7}
 801002e:	b085      	sub	sp, #20
 8010030:	af00      	add	r7, sp, #0
 8010032:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	2200      	movs	r2, #0
 8010038:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 801003c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8010040:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	b29a      	uxth	r2, r3
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 801004c:	2300      	movs	r3, #0
}
 801004e:	4618      	mov	r0, r3
 8010050:	3714      	adds	r7, #20
 8010052:	46bd      	mov	sp, r7
 8010054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010058:	4770      	bx	lr

0801005a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 801005a:	b480      	push	{r7}
 801005c:	b085      	sub	sp, #20
 801005e:	af00      	add	r7, sp, #0
 8010060:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8010062:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8010066:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 801006e:	b29a      	uxth	r2, r3
 8010070:	68fb      	ldr	r3, [r7, #12]
 8010072:	b29b      	uxth	r3, r3
 8010074:	43db      	mvns	r3, r3
 8010076:	b29b      	uxth	r3, r3
 8010078:	4013      	ands	r3, r2
 801007a:	b29a      	uxth	r2, r3
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8010082:	2300      	movs	r3, #0
}
 8010084:	4618      	mov	r0, r3
 8010086:	3714      	adds	r7, #20
 8010088:	46bd      	mov	sp, r7
 801008a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801008e:	4770      	bx	lr

08010090 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8010090:	b084      	sub	sp, #16
 8010092:	b480      	push	{r7}
 8010094:	b083      	sub	sp, #12
 8010096:	af00      	add	r7, sp, #0
 8010098:	6078      	str	r0, [r7, #4]
 801009a:	f107 0014 	add.w	r0, r7, #20
 801009e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	2201      	movs	r2, #1
 80100a6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	2200      	movs	r2, #0
 80100ae:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80100b2:	687b      	ldr	r3, [r7, #4]
 80100b4:	2200      	movs	r2, #0
 80100b6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	2200      	movs	r2, #0
 80100be:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80100c2:	2300      	movs	r3, #0
}
 80100c4:	4618      	mov	r0, r3
 80100c6:	370c      	adds	r7, #12
 80100c8:	46bd      	mov	sp, r7
 80100ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ce:	b004      	add	sp, #16
 80100d0:	4770      	bx	lr
	...

080100d4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80100d4:	b480      	push	{r7}
 80100d6:	b09d      	sub	sp, #116	; 0x74
 80100d8:	af00      	add	r7, sp, #0
 80100da:	6078      	str	r0, [r7, #4]
 80100dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80100de:	2300      	movs	r3, #0
 80100e0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80100e4:	687a      	ldr	r2, [r7, #4]
 80100e6:	683b      	ldr	r3, [r7, #0]
 80100e8:	781b      	ldrb	r3, [r3, #0]
 80100ea:	009b      	lsls	r3, r3, #2
 80100ec:	4413      	add	r3, r2
 80100ee:	881b      	ldrh	r3, [r3, #0]
 80100f0:	b29b      	uxth	r3, r3
 80100f2:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80100f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80100fa:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 80100fe:	683b      	ldr	r3, [r7, #0]
 8010100:	78db      	ldrb	r3, [r3, #3]
 8010102:	2b03      	cmp	r3, #3
 8010104:	d81f      	bhi.n	8010146 <USB_ActivateEndpoint+0x72>
 8010106:	a201      	add	r2, pc, #4	; (adr r2, 801010c <USB_ActivateEndpoint+0x38>)
 8010108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801010c:	0801011d 	.word	0x0801011d
 8010110:	08010139 	.word	0x08010139
 8010114:	0801014f 	.word	0x0801014f
 8010118:	0801012b 	.word	0x0801012b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 801011c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8010120:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8010124:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8010128:	e012      	b.n	8010150 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 801012a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 801012e:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8010132:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8010136:	e00b      	b.n	8010150 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8010138:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 801013c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8010140:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8010144:	e004      	b.n	8010150 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8010146:	2301      	movs	r3, #1
 8010148:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 801014c:	e000      	b.n	8010150 <USB_ActivateEndpoint+0x7c>
      break;
 801014e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8010150:	687a      	ldr	r2, [r7, #4]
 8010152:	683b      	ldr	r3, [r7, #0]
 8010154:	781b      	ldrb	r3, [r3, #0]
 8010156:	009b      	lsls	r3, r3, #2
 8010158:	441a      	add	r2, r3
 801015a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 801015e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010162:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010166:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801016a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801016e:	b29b      	uxth	r3, r3
 8010170:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8010172:	687a      	ldr	r2, [r7, #4]
 8010174:	683b      	ldr	r3, [r7, #0]
 8010176:	781b      	ldrb	r3, [r3, #0]
 8010178:	009b      	lsls	r3, r3, #2
 801017a:	4413      	add	r3, r2
 801017c:	881b      	ldrh	r3, [r3, #0]
 801017e:	b29b      	uxth	r3, r3
 8010180:	b21b      	sxth	r3, r3
 8010182:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010186:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801018a:	b21a      	sxth	r2, r3
 801018c:	683b      	ldr	r3, [r7, #0]
 801018e:	781b      	ldrb	r3, [r3, #0]
 8010190:	b21b      	sxth	r3, r3
 8010192:	4313      	orrs	r3, r2
 8010194:	b21b      	sxth	r3, r3
 8010196:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 801019a:	687a      	ldr	r2, [r7, #4]
 801019c:	683b      	ldr	r3, [r7, #0]
 801019e:	781b      	ldrb	r3, [r3, #0]
 80101a0:	009b      	lsls	r3, r3, #2
 80101a2:	441a      	add	r2, r3
 80101a4:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80101a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80101ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80101b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80101b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80101b8:	b29b      	uxth	r3, r3
 80101ba:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80101bc:	683b      	ldr	r3, [r7, #0]
 80101be:	7b1b      	ldrb	r3, [r3, #12]
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	f040 8149 	bne.w	8010458 <USB_ActivateEndpoint+0x384>
  {
    if (ep->is_in != 0U)
 80101c6:	683b      	ldr	r3, [r7, #0]
 80101c8:	785b      	ldrb	r3, [r3, #1]
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	f000 8084 	beq.w	80102d8 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	61bb      	str	r3, [r7, #24]
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80101da:	b29b      	uxth	r3, r3
 80101dc:	461a      	mov	r2, r3
 80101de:	69bb      	ldr	r3, [r7, #24]
 80101e0:	4413      	add	r3, r2
 80101e2:	61bb      	str	r3, [r7, #24]
 80101e4:	683b      	ldr	r3, [r7, #0]
 80101e6:	781b      	ldrb	r3, [r3, #0]
 80101e8:	011a      	lsls	r2, r3, #4
 80101ea:	69bb      	ldr	r3, [r7, #24]
 80101ec:	4413      	add	r3, r2
 80101ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80101f2:	617b      	str	r3, [r7, #20]
 80101f4:	683b      	ldr	r3, [r7, #0]
 80101f6:	88db      	ldrh	r3, [r3, #6]
 80101f8:	085b      	lsrs	r3, r3, #1
 80101fa:	b29b      	uxth	r3, r3
 80101fc:	005b      	lsls	r3, r3, #1
 80101fe:	b29a      	uxth	r2, r3
 8010200:	697b      	ldr	r3, [r7, #20]
 8010202:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010204:	687a      	ldr	r2, [r7, #4]
 8010206:	683b      	ldr	r3, [r7, #0]
 8010208:	781b      	ldrb	r3, [r3, #0]
 801020a:	009b      	lsls	r3, r3, #2
 801020c:	4413      	add	r3, r2
 801020e:	881b      	ldrh	r3, [r3, #0]
 8010210:	827b      	strh	r3, [r7, #18]
 8010212:	8a7b      	ldrh	r3, [r7, #18]
 8010214:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010218:	2b00      	cmp	r3, #0
 801021a:	d01b      	beq.n	8010254 <USB_ActivateEndpoint+0x180>
 801021c:	687a      	ldr	r2, [r7, #4]
 801021e:	683b      	ldr	r3, [r7, #0]
 8010220:	781b      	ldrb	r3, [r3, #0]
 8010222:	009b      	lsls	r3, r3, #2
 8010224:	4413      	add	r3, r2
 8010226:	881b      	ldrh	r3, [r3, #0]
 8010228:	b29b      	uxth	r3, r3
 801022a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801022e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010232:	823b      	strh	r3, [r7, #16]
 8010234:	687a      	ldr	r2, [r7, #4]
 8010236:	683b      	ldr	r3, [r7, #0]
 8010238:	781b      	ldrb	r3, [r3, #0]
 801023a:	009b      	lsls	r3, r3, #2
 801023c:	441a      	add	r2, r3
 801023e:	8a3b      	ldrh	r3, [r7, #16]
 8010240:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010244:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010248:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801024c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8010250:	b29b      	uxth	r3, r3
 8010252:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010254:	683b      	ldr	r3, [r7, #0]
 8010256:	78db      	ldrb	r3, [r3, #3]
 8010258:	2b01      	cmp	r3, #1
 801025a:	d020      	beq.n	801029e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801025c:	687a      	ldr	r2, [r7, #4]
 801025e:	683b      	ldr	r3, [r7, #0]
 8010260:	781b      	ldrb	r3, [r3, #0]
 8010262:	009b      	lsls	r3, r3, #2
 8010264:	4413      	add	r3, r2
 8010266:	881b      	ldrh	r3, [r3, #0]
 8010268:	b29b      	uxth	r3, r3
 801026a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801026e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010272:	81bb      	strh	r3, [r7, #12]
 8010274:	89bb      	ldrh	r3, [r7, #12]
 8010276:	f083 0320 	eor.w	r3, r3, #32
 801027a:	81bb      	strh	r3, [r7, #12]
 801027c:	687a      	ldr	r2, [r7, #4]
 801027e:	683b      	ldr	r3, [r7, #0]
 8010280:	781b      	ldrb	r3, [r3, #0]
 8010282:	009b      	lsls	r3, r3, #2
 8010284:	441a      	add	r2, r3
 8010286:	89bb      	ldrh	r3, [r7, #12]
 8010288:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801028c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010290:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010294:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010298:	b29b      	uxth	r3, r3
 801029a:	8013      	strh	r3, [r2, #0]
 801029c:	e2a6      	b.n	80107ec <USB_ActivateEndpoint+0x718>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801029e:	687a      	ldr	r2, [r7, #4]
 80102a0:	683b      	ldr	r3, [r7, #0]
 80102a2:	781b      	ldrb	r3, [r3, #0]
 80102a4:	009b      	lsls	r3, r3, #2
 80102a6:	4413      	add	r3, r2
 80102a8:	881b      	ldrh	r3, [r3, #0]
 80102aa:	b29b      	uxth	r3, r3
 80102ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80102b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80102b4:	81fb      	strh	r3, [r7, #14]
 80102b6:	687a      	ldr	r2, [r7, #4]
 80102b8:	683b      	ldr	r3, [r7, #0]
 80102ba:	781b      	ldrb	r3, [r3, #0]
 80102bc:	009b      	lsls	r3, r3, #2
 80102be:	441a      	add	r2, r3
 80102c0:	89fb      	ldrh	r3, [r7, #14]
 80102c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80102c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80102ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80102ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80102d2:	b29b      	uxth	r3, r3
 80102d4:	8013      	strh	r3, [r2, #0]
 80102d6:	e289      	b.n	80107ec <USB_ActivateEndpoint+0x718>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	633b      	str	r3, [r7, #48]	; 0x30
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80102e2:	b29b      	uxth	r3, r3
 80102e4:	461a      	mov	r2, r3
 80102e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102e8:	4413      	add	r3, r2
 80102ea:	633b      	str	r3, [r7, #48]	; 0x30
 80102ec:	683b      	ldr	r3, [r7, #0]
 80102ee:	781b      	ldrb	r3, [r3, #0]
 80102f0:	011a      	lsls	r2, r3, #4
 80102f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102f4:	4413      	add	r3, r2
 80102f6:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80102fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80102fc:	683b      	ldr	r3, [r7, #0]
 80102fe:	88db      	ldrh	r3, [r3, #6]
 8010300:	085b      	lsrs	r3, r3, #1
 8010302:	b29b      	uxth	r3, r3
 8010304:	005b      	lsls	r3, r3, #1
 8010306:	b29a      	uxth	r2, r3
 8010308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801030a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	62bb      	str	r3, [r7, #40]	; 0x28
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010316:	b29b      	uxth	r3, r3
 8010318:	461a      	mov	r2, r3
 801031a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801031c:	4413      	add	r3, r2
 801031e:	62bb      	str	r3, [r7, #40]	; 0x28
 8010320:	683b      	ldr	r3, [r7, #0]
 8010322:	781b      	ldrb	r3, [r3, #0]
 8010324:	011a      	lsls	r2, r3, #4
 8010326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010328:	4413      	add	r3, r2
 801032a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 801032e:	627b      	str	r3, [r7, #36]	; 0x24
 8010330:	683b      	ldr	r3, [r7, #0]
 8010332:	691b      	ldr	r3, [r3, #16]
 8010334:	2b00      	cmp	r3, #0
 8010336:	d112      	bne.n	801035e <USB_ActivateEndpoint+0x28a>
 8010338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801033a:	881b      	ldrh	r3, [r3, #0]
 801033c:	b29b      	uxth	r3, r3
 801033e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8010342:	b29a      	uxth	r2, r3
 8010344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010346:	801a      	strh	r2, [r3, #0]
 8010348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801034a:	881b      	ldrh	r3, [r3, #0]
 801034c:	b29b      	uxth	r3, r3
 801034e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010352:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010356:	b29a      	uxth	r2, r3
 8010358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801035a:	801a      	strh	r2, [r3, #0]
 801035c:	e02f      	b.n	80103be <USB_ActivateEndpoint+0x2ea>
 801035e:	683b      	ldr	r3, [r7, #0]
 8010360:	691b      	ldr	r3, [r3, #16]
 8010362:	2b3e      	cmp	r3, #62	; 0x3e
 8010364:	d813      	bhi.n	801038e <USB_ActivateEndpoint+0x2ba>
 8010366:	683b      	ldr	r3, [r7, #0]
 8010368:	691b      	ldr	r3, [r3, #16]
 801036a:	085b      	lsrs	r3, r3, #1
 801036c:	66bb      	str	r3, [r7, #104]	; 0x68
 801036e:	683b      	ldr	r3, [r7, #0]
 8010370:	691b      	ldr	r3, [r3, #16]
 8010372:	f003 0301 	and.w	r3, r3, #1
 8010376:	2b00      	cmp	r3, #0
 8010378:	d002      	beq.n	8010380 <USB_ActivateEndpoint+0x2ac>
 801037a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801037c:	3301      	adds	r3, #1
 801037e:	66bb      	str	r3, [r7, #104]	; 0x68
 8010380:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8010382:	b29b      	uxth	r3, r3
 8010384:	029b      	lsls	r3, r3, #10
 8010386:	b29a      	uxth	r2, r3
 8010388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801038a:	801a      	strh	r2, [r3, #0]
 801038c:	e017      	b.n	80103be <USB_ActivateEndpoint+0x2ea>
 801038e:	683b      	ldr	r3, [r7, #0]
 8010390:	691b      	ldr	r3, [r3, #16]
 8010392:	095b      	lsrs	r3, r3, #5
 8010394:	66bb      	str	r3, [r7, #104]	; 0x68
 8010396:	683b      	ldr	r3, [r7, #0]
 8010398:	691b      	ldr	r3, [r3, #16]
 801039a:	f003 031f 	and.w	r3, r3, #31
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d102      	bne.n	80103a8 <USB_ActivateEndpoint+0x2d4>
 80103a2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80103a4:	3b01      	subs	r3, #1
 80103a6:	66bb      	str	r3, [r7, #104]	; 0x68
 80103a8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80103aa:	b29b      	uxth	r3, r3
 80103ac:	029b      	lsls	r3, r3, #10
 80103ae:	b29b      	uxth	r3, r3
 80103b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80103b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80103b8:	b29a      	uxth	r2, r3
 80103ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103bc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80103be:	687a      	ldr	r2, [r7, #4]
 80103c0:	683b      	ldr	r3, [r7, #0]
 80103c2:	781b      	ldrb	r3, [r3, #0]
 80103c4:	009b      	lsls	r3, r3, #2
 80103c6:	4413      	add	r3, r2
 80103c8:	881b      	ldrh	r3, [r3, #0]
 80103ca:	847b      	strh	r3, [r7, #34]	; 0x22
 80103cc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80103ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d01b      	beq.n	801040e <USB_ActivateEndpoint+0x33a>
 80103d6:	687a      	ldr	r2, [r7, #4]
 80103d8:	683b      	ldr	r3, [r7, #0]
 80103da:	781b      	ldrb	r3, [r3, #0]
 80103dc:	009b      	lsls	r3, r3, #2
 80103de:	4413      	add	r3, r2
 80103e0:	881b      	ldrh	r3, [r3, #0]
 80103e2:	b29b      	uxth	r3, r3
 80103e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80103e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80103ec:	843b      	strh	r3, [r7, #32]
 80103ee:	687a      	ldr	r2, [r7, #4]
 80103f0:	683b      	ldr	r3, [r7, #0]
 80103f2:	781b      	ldrb	r3, [r3, #0]
 80103f4:	009b      	lsls	r3, r3, #2
 80103f6:	441a      	add	r2, r3
 80103f8:	8c3b      	ldrh	r3, [r7, #32]
 80103fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80103fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010402:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8010406:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801040a:	b29b      	uxth	r3, r3
 801040c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801040e:	687a      	ldr	r2, [r7, #4]
 8010410:	683b      	ldr	r3, [r7, #0]
 8010412:	781b      	ldrb	r3, [r3, #0]
 8010414:	009b      	lsls	r3, r3, #2
 8010416:	4413      	add	r3, r2
 8010418:	881b      	ldrh	r3, [r3, #0]
 801041a:	b29b      	uxth	r3, r3
 801041c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010420:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010424:	83fb      	strh	r3, [r7, #30]
 8010426:	8bfb      	ldrh	r3, [r7, #30]
 8010428:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 801042c:	83fb      	strh	r3, [r7, #30]
 801042e:	8bfb      	ldrh	r3, [r7, #30]
 8010430:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8010434:	83fb      	strh	r3, [r7, #30]
 8010436:	687a      	ldr	r2, [r7, #4]
 8010438:	683b      	ldr	r3, [r7, #0]
 801043a:	781b      	ldrb	r3, [r3, #0]
 801043c:	009b      	lsls	r3, r3, #2
 801043e:	441a      	add	r2, r3
 8010440:	8bfb      	ldrh	r3, [r7, #30]
 8010442:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010446:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801044a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801044e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010452:	b29b      	uxth	r3, r3
 8010454:	8013      	strh	r3, [r2, #0]
 8010456:	e1c9      	b.n	80107ec <USB_ActivateEndpoint+0x718>
    }
  }
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8010458:	683b      	ldr	r3, [r7, #0]
 801045a:	78db      	ldrb	r3, [r3, #3]
 801045c:	2b02      	cmp	r3, #2
 801045e:	d11e      	bne.n	801049e <USB_ActivateEndpoint+0x3ca>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8010460:	687a      	ldr	r2, [r7, #4]
 8010462:	683b      	ldr	r3, [r7, #0]
 8010464:	781b      	ldrb	r3, [r3, #0]
 8010466:	009b      	lsls	r3, r3, #2
 8010468:	4413      	add	r3, r2
 801046a:	881b      	ldrh	r3, [r3, #0]
 801046c:	b29b      	uxth	r3, r3
 801046e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010476:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 801047a:	687a      	ldr	r2, [r7, #4]
 801047c:	683b      	ldr	r3, [r7, #0]
 801047e:	781b      	ldrb	r3, [r3, #0]
 8010480:	009b      	lsls	r3, r3, #2
 8010482:	441a      	add	r2, r3
 8010484:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8010488:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801048c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010490:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8010494:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010498:	b29b      	uxth	r3, r3
 801049a:	8013      	strh	r3, [r2, #0]
 801049c:	e01d      	b.n	80104da <USB_ActivateEndpoint+0x406>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 801049e:	687a      	ldr	r2, [r7, #4]
 80104a0:	683b      	ldr	r3, [r7, #0]
 80104a2:	781b      	ldrb	r3, [r3, #0]
 80104a4:	009b      	lsls	r3, r3, #2
 80104a6:	4413      	add	r3, r2
 80104a8:	881b      	ldrh	r3, [r3, #0]
 80104aa:	b29b      	uxth	r3, r3
 80104ac:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 80104b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80104b4:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 80104b8:	687a      	ldr	r2, [r7, #4]
 80104ba:	683b      	ldr	r3, [r7, #0]
 80104bc:	781b      	ldrb	r3, [r3, #0]
 80104be:	009b      	lsls	r3, r3, #2
 80104c0:	441a      	add	r2, r3
 80104c2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80104c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80104ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80104ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80104d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80104d6:	b29b      	uxth	r3, r3
 80104d8:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80104e4:	b29b      	uxth	r3, r3
 80104e6:	461a      	mov	r2, r3
 80104e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80104ea:	4413      	add	r3, r2
 80104ec:	65fb      	str	r3, [r7, #92]	; 0x5c
 80104ee:	683b      	ldr	r3, [r7, #0]
 80104f0:	781b      	ldrb	r3, [r3, #0]
 80104f2:	011a      	lsls	r2, r3, #4
 80104f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80104f6:	4413      	add	r3, r2
 80104f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80104fc:	65bb      	str	r3, [r7, #88]	; 0x58
 80104fe:	683b      	ldr	r3, [r7, #0]
 8010500:	891b      	ldrh	r3, [r3, #8]
 8010502:	085b      	lsrs	r3, r3, #1
 8010504:	b29b      	uxth	r3, r3
 8010506:	005b      	lsls	r3, r3, #1
 8010508:	b29a      	uxth	r2, r3
 801050a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801050c:	801a      	strh	r2, [r3, #0]
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	657b      	str	r3, [r7, #84]	; 0x54
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010518:	b29b      	uxth	r3, r3
 801051a:	461a      	mov	r2, r3
 801051c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801051e:	4413      	add	r3, r2
 8010520:	657b      	str	r3, [r7, #84]	; 0x54
 8010522:	683b      	ldr	r3, [r7, #0]
 8010524:	781b      	ldrb	r3, [r3, #0]
 8010526:	011a      	lsls	r2, r3, #4
 8010528:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801052a:	4413      	add	r3, r2
 801052c:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8010530:	653b      	str	r3, [r7, #80]	; 0x50
 8010532:	683b      	ldr	r3, [r7, #0]
 8010534:	895b      	ldrh	r3, [r3, #10]
 8010536:	085b      	lsrs	r3, r3, #1
 8010538:	b29b      	uxth	r3, r3
 801053a:	005b      	lsls	r3, r3, #1
 801053c:	b29a      	uxth	r2, r3
 801053e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010540:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8010542:	683b      	ldr	r3, [r7, #0]
 8010544:	785b      	ldrb	r3, [r3, #1]
 8010546:	2b00      	cmp	r3, #0
 8010548:	f040 8093 	bne.w	8010672 <USB_ActivateEndpoint+0x59e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801054c:	687a      	ldr	r2, [r7, #4]
 801054e:	683b      	ldr	r3, [r7, #0]
 8010550:	781b      	ldrb	r3, [r3, #0]
 8010552:	009b      	lsls	r3, r3, #2
 8010554:	4413      	add	r3, r2
 8010556:	881b      	ldrh	r3, [r3, #0]
 8010558:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 801055c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8010560:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010564:	2b00      	cmp	r3, #0
 8010566:	d01b      	beq.n	80105a0 <USB_ActivateEndpoint+0x4cc>
 8010568:	687a      	ldr	r2, [r7, #4]
 801056a:	683b      	ldr	r3, [r7, #0]
 801056c:	781b      	ldrb	r3, [r3, #0]
 801056e:	009b      	lsls	r3, r3, #2
 8010570:	4413      	add	r3, r2
 8010572:	881b      	ldrh	r3, [r3, #0]
 8010574:	b29b      	uxth	r3, r3
 8010576:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801057a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801057e:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8010580:	687a      	ldr	r2, [r7, #4]
 8010582:	683b      	ldr	r3, [r7, #0]
 8010584:	781b      	ldrb	r3, [r3, #0]
 8010586:	009b      	lsls	r3, r3, #2
 8010588:	441a      	add	r2, r3
 801058a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801058c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010590:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010594:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8010598:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801059c:	b29b      	uxth	r3, r3
 801059e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80105a0:	687a      	ldr	r2, [r7, #4]
 80105a2:	683b      	ldr	r3, [r7, #0]
 80105a4:	781b      	ldrb	r3, [r3, #0]
 80105a6:	009b      	lsls	r3, r3, #2
 80105a8:	4413      	add	r3, r2
 80105aa:	881b      	ldrh	r3, [r3, #0]
 80105ac:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80105ae:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80105b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d01b      	beq.n	80105f0 <USB_ActivateEndpoint+0x51c>
 80105b8:	687a      	ldr	r2, [r7, #4]
 80105ba:	683b      	ldr	r3, [r7, #0]
 80105bc:	781b      	ldrb	r3, [r3, #0]
 80105be:	009b      	lsls	r3, r3, #2
 80105c0:	4413      	add	r3, r2
 80105c2:	881b      	ldrh	r3, [r3, #0]
 80105c4:	b29b      	uxth	r3, r3
 80105c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80105ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80105ce:	877b      	strh	r3, [r7, #58]	; 0x3a
 80105d0:	687a      	ldr	r2, [r7, #4]
 80105d2:	683b      	ldr	r3, [r7, #0]
 80105d4:	781b      	ldrb	r3, [r3, #0]
 80105d6:	009b      	lsls	r3, r3, #2
 80105d8:	441a      	add	r2, r3
 80105da:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80105dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80105e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80105e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80105e8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80105ec:	b29b      	uxth	r3, r3
 80105ee:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80105f0:	687a      	ldr	r2, [r7, #4]
 80105f2:	683b      	ldr	r3, [r7, #0]
 80105f4:	781b      	ldrb	r3, [r3, #0]
 80105f6:	009b      	lsls	r3, r3, #2
 80105f8:	4413      	add	r3, r2
 80105fa:	881b      	ldrh	r3, [r3, #0]
 80105fc:	b29b      	uxth	r3, r3
 80105fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010602:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010606:	873b      	strh	r3, [r7, #56]	; 0x38
 8010608:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801060a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 801060e:	873b      	strh	r3, [r7, #56]	; 0x38
 8010610:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8010612:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8010616:	873b      	strh	r3, [r7, #56]	; 0x38
 8010618:	687a      	ldr	r2, [r7, #4]
 801061a:	683b      	ldr	r3, [r7, #0]
 801061c:	781b      	ldrb	r3, [r3, #0]
 801061e:	009b      	lsls	r3, r3, #2
 8010620:	441a      	add	r2, r3
 8010622:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8010624:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010628:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801062c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010630:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010634:	b29b      	uxth	r3, r3
 8010636:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010638:	687a      	ldr	r2, [r7, #4]
 801063a:	683b      	ldr	r3, [r7, #0]
 801063c:	781b      	ldrb	r3, [r3, #0]
 801063e:	009b      	lsls	r3, r3, #2
 8010640:	4413      	add	r3, r2
 8010642:	881b      	ldrh	r3, [r3, #0]
 8010644:	b29b      	uxth	r3, r3
 8010646:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801064a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801064e:	86fb      	strh	r3, [r7, #54]	; 0x36
 8010650:	687a      	ldr	r2, [r7, #4]
 8010652:	683b      	ldr	r3, [r7, #0]
 8010654:	781b      	ldrb	r3, [r3, #0]
 8010656:	009b      	lsls	r3, r3, #2
 8010658:	441a      	add	r2, r3
 801065a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801065c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010660:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010664:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010668:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801066c:	b29b      	uxth	r3, r3
 801066e:	8013      	strh	r3, [r2, #0]
 8010670:	e0bc      	b.n	80107ec <USB_ActivateEndpoint+0x718>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010672:	687a      	ldr	r2, [r7, #4]
 8010674:	683b      	ldr	r3, [r7, #0]
 8010676:	781b      	ldrb	r3, [r3, #0]
 8010678:	009b      	lsls	r3, r3, #2
 801067a:	4413      	add	r3, r2
 801067c:	881b      	ldrh	r3, [r3, #0]
 801067e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8010682:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8010686:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801068a:	2b00      	cmp	r3, #0
 801068c:	d01d      	beq.n	80106ca <USB_ActivateEndpoint+0x5f6>
 801068e:	687a      	ldr	r2, [r7, #4]
 8010690:	683b      	ldr	r3, [r7, #0]
 8010692:	781b      	ldrb	r3, [r3, #0]
 8010694:	009b      	lsls	r3, r3, #2
 8010696:	4413      	add	r3, r2
 8010698:	881b      	ldrh	r3, [r3, #0]
 801069a:	b29b      	uxth	r3, r3
 801069c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80106a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80106a4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80106a8:	687a      	ldr	r2, [r7, #4]
 80106aa:	683b      	ldr	r3, [r7, #0]
 80106ac:	781b      	ldrb	r3, [r3, #0]
 80106ae:	009b      	lsls	r3, r3, #2
 80106b0:	441a      	add	r2, r3
 80106b2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80106b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80106ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80106be:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80106c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80106c6:	b29b      	uxth	r3, r3
 80106c8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80106ca:	687a      	ldr	r2, [r7, #4]
 80106cc:	683b      	ldr	r3, [r7, #0]
 80106ce:	781b      	ldrb	r3, [r3, #0]
 80106d0:	009b      	lsls	r3, r3, #2
 80106d2:	4413      	add	r3, r2
 80106d4:	881b      	ldrh	r3, [r3, #0]
 80106d6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80106da:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80106de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	d01d      	beq.n	8010722 <USB_ActivateEndpoint+0x64e>
 80106e6:	687a      	ldr	r2, [r7, #4]
 80106e8:	683b      	ldr	r3, [r7, #0]
 80106ea:	781b      	ldrb	r3, [r3, #0]
 80106ec:	009b      	lsls	r3, r3, #2
 80106ee:	4413      	add	r3, r2
 80106f0:	881b      	ldrh	r3, [r3, #0]
 80106f2:	b29b      	uxth	r3, r3
 80106f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80106f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80106fc:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8010700:	687a      	ldr	r2, [r7, #4]
 8010702:	683b      	ldr	r3, [r7, #0]
 8010704:	781b      	ldrb	r3, [r3, #0]
 8010706:	009b      	lsls	r3, r3, #2
 8010708:	441a      	add	r2, r3
 801070a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801070e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010712:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010716:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801071a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 801071e:	b29b      	uxth	r3, r3
 8010720:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010722:	683b      	ldr	r3, [r7, #0]
 8010724:	78db      	ldrb	r3, [r3, #3]
 8010726:	2b01      	cmp	r3, #1
 8010728:	d024      	beq.n	8010774 <USB_ActivateEndpoint+0x6a0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801072a:	687a      	ldr	r2, [r7, #4]
 801072c:	683b      	ldr	r3, [r7, #0]
 801072e:	781b      	ldrb	r3, [r3, #0]
 8010730:	009b      	lsls	r3, r3, #2
 8010732:	4413      	add	r3, r2
 8010734:	881b      	ldrh	r3, [r3, #0]
 8010736:	b29b      	uxth	r3, r3
 8010738:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801073c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010740:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8010744:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8010748:	f083 0320 	eor.w	r3, r3, #32
 801074c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8010750:	687a      	ldr	r2, [r7, #4]
 8010752:	683b      	ldr	r3, [r7, #0]
 8010754:	781b      	ldrb	r3, [r3, #0]
 8010756:	009b      	lsls	r3, r3, #2
 8010758:	441a      	add	r2, r3
 801075a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801075e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010762:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010766:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801076a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801076e:	b29b      	uxth	r3, r3
 8010770:	8013      	strh	r3, [r2, #0]
 8010772:	e01d      	b.n	80107b0 <USB_ActivateEndpoint+0x6dc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010774:	687a      	ldr	r2, [r7, #4]
 8010776:	683b      	ldr	r3, [r7, #0]
 8010778:	781b      	ldrb	r3, [r3, #0]
 801077a:	009b      	lsls	r3, r3, #2
 801077c:	4413      	add	r3, r2
 801077e:	881b      	ldrh	r3, [r3, #0]
 8010780:	b29b      	uxth	r3, r3
 8010782:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010786:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801078a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 801078e:	687a      	ldr	r2, [r7, #4]
 8010790:	683b      	ldr	r3, [r7, #0]
 8010792:	781b      	ldrb	r3, [r3, #0]
 8010794:	009b      	lsls	r3, r3, #2
 8010796:	441a      	add	r2, r3
 8010798:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801079c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80107a0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80107a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80107a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80107ac:	b29b      	uxth	r3, r3
 80107ae:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80107b0:	687a      	ldr	r2, [r7, #4]
 80107b2:	683b      	ldr	r3, [r7, #0]
 80107b4:	781b      	ldrb	r3, [r3, #0]
 80107b6:	009b      	lsls	r3, r3, #2
 80107b8:	4413      	add	r3, r2
 80107ba:	881b      	ldrh	r3, [r3, #0]
 80107bc:	b29b      	uxth	r3, r3
 80107be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80107c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80107c6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80107ca:	687a      	ldr	r2, [r7, #4]
 80107cc:	683b      	ldr	r3, [r7, #0]
 80107ce:	781b      	ldrb	r3, [r3, #0]
 80107d0:	009b      	lsls	r3, r3, #2
 80107d2:	441a      	add	r2, r3
 80107d4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80107d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80107dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80107e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80107e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80107e8:	b29b      	uxth	r3, r3
 80107ea:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80107ec:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 80107f0:	4618      	mov	r0, r3
 80107f2:	3774      	adds	r7, #116	; 0x74
 80107f4:	46bd      	mov	sp, r7
 80107f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107fa:	4770      	bx	lr

080107fc <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80107fc:	b480      	push	{r7}
 80107fe:	b08d      	sub	sp, #52	; 0x34
 8010800:	af00      	add	r7, sp, #0
 8010802:	6078      	str	r0, [r7, #4]
 8010804:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8010806:	683b      	ldr	r3, [r7, #0]
 8010808:	7b1b      	ldrb	r3, [r3, #12]
 801080a:	2b00      	cmp	r3, #0
 801080c:	f040 808e 	bne.w	801092c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8010810:	683b      	ldr	r3, [r7, #0]
 8010812:	785b      	ldrb	r3, [r3, #1]
 8010814:	2b00      	cmp	r3, #0
 8010816:	d044      	beq.n	80108a2 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010818:	687a      	ldr	r2, [r7, #4]
 801081a:	683b      	ldr	r3, [r7, #0]
 801081c:	781b      	ldrb	r3, [r3, #0]
 801081e:	009b      	lsls	r3, r3, #2
 8010820:	4413      	add	r3, r2
 8010822:	881b      	ldrh	r3, [r3, #0]
 8010824:	81bb      	strh	r3, [r7, #12]
 8010826:	89bb      	ldrh	r3, [r7, #12]
 8010828:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801082c:	2b00      	cmp	r3, #0
 801082e:	d01b      	beq.n	8010868 <USB_DeactivateEndpoint+0x6c>
 8010830:	687a      	ldr	r2, [r7, #4]
 8010832:	683b      	ldr	r3, [r7, #0]
 8010834:	781b      	ldrb	r3, [r3, #0]
 8010836:	009b      	lsls	r3, r3, #2
 8010838:	4413      	add	r3, r2
 801083a:	881b      	ldrh	r3, [r3, #0]
 801083c:	b29b      	uxth	r3, r3
 801083e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010842:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010846:	817b      	strh	r3, [r7, #10]
 8010848:	687a      	ldr	r2, [r7, #4]
 801084a:	683b      	ldr	r3, [r7, #0]
 801084c:	781b      	ldrb	r3, [r3, #0]
 801084e:	009b      	lsls	r3, r3, #2
 8010850:	441a      	add	r2, r3
 8010852:	897b      	ldrh	r3, [r7, #10]
 8010854:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010858:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801085c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010860:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8010864:	b29b      	uxth	r3, r3
 8010866:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010868:	687a      	ldr	r2, [r7, #4]
 801086a:	683b      	ldr	r3, [r7, #0]
 801086c:	781b      	ldrb	r3, [r3, #0]
 801086e:	009b      	lsls	r3, r3, #2
 8010870:	4413      	add	r3, r2
 8010872:	881b      	ldrh	r3, [r3, #0]
 8010874:	b29b      	uxth	r3, r3
 8010876:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801087a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801087e:	813b      	strh	r3, [r7, #8]
 8010880:	687a      	ldr	r2, [r7, #4]
 8010882:	683b      	ldr	r3, [r7, #0]
 8010884:	781b      	ldrb	r3, [r3, #0]
 8010886:	009b      	lsls	r3, r3, #2
 8010888:	441a      	add	r2, r3
 801088a:	893b      	ldrh	r3, [r7, #8]
 801088c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010890:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010894:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010898:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801089c:	b29b      	uxth	r3, r3
 801089e:	8013      	strh	r3, [r2, #0]
 80108a0:	e192      	b.n	8010bc8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80108a2:	687a      	ldr	r2, [r7, #4]
 80108a4:	683b      	ldr	r3, [r7, #0]
 80108a6:	781b      	ldrb	r3, [r3, #0]
 80108a8:	009b      	lsls	r3, r3, #2
 80108aa:	4413      	add	r3, r2
 80108ac:	881b      	ldrh	r3, [r3, #0]
 80108ae:	827b      	strh	r3, [r7, #18]
 80108b0:	8a7b      	ldrh	r3, [r7, #18]
 80108b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	d01b      	beq.n	80108f2 <USB_DeactivateEndpoint+0xf6>
 80108ba:	687a      	ldr	r2, [r7, #4]
 80108bc:	683b      	ldr	r3, [r7, #0]
 80108be:	781b      	ldrb	r3, [r3, #0]
 80108c0:	009b      	lsls	r3, r3, #2
 80108c2:	4413      	add	r3, r2
 80108c4:	881b      	ldrh	r3, [r3, #0]
 80108c6:	b29b      	uxth	r3, r3
 80108c8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80108cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80108d0:	823b      	strh	r3, [r7, #16]
 80108d2:	687a      	ldr	r2, [r7, #4]
 80108d4:	683b      	ldr	r3, [r7, #0]
 80108d6:	781b      	ldrb	r3, [r3, #0]
 80108d8:	009b      	lsls	r3, r3, #2
 80108da:	441a      	add	r2, r3
 80108dc:	8a3b      	ldrh	r3, [r7, #16]
 80108de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80108e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80108e6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80108ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80108ee:	b29b      	uxth	r3, r3
 80108f0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80108f2:	687a      	ldr	r2, [r7, #4]
 80108f4:	683b      	ldr	r3, [r7, #0]
 80108f6:	781b      	ldrb	r3, [r3, #0]
 80108f8:	009b      	lsls	r3, r3, #2
 80108fa:	4413      	add	r3, r2
 80108fc:	881b      	ldrh	r3, [r3, #0]
 80108fe:	b29b      	uxth	r3, r3
 8010900:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010904:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010908:	81fb      	strh	r3, [r7, #14]
 801090a:	687a      	ldr	r2, [r7, #4]
 801090c:	683b      	ldr	r3, [r7, #0]
 801090e:	781b      	ldrb	r3, [r3, #0]
 8010910:	009b      	lsls	r3, r3, #2
 8010912:	441a      	add	r2, r3
 8010914:	89fb      	ldrh	r3, [r7, #14]
 8010916:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801091a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801091e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010922:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010926:	b29b      	uxth	r3, r3
 8010928:	8013      	strh	r3, [r2, #0]
 801092a:	e14d      	b.n	8010bc8 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 801092c:	683b      	ldr	r3, [r7, #0]
 801092e:	785b      	ldrb	r3, [r3, #1]
 8010930:	2b00      	cmp	r3, #0
 8010932:	f040 80a5 	bne.w	8010a80 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010936:	687a      	ldr	r2, [r7, #4]
 8010938:	683b      	ldr	r3, [r7, #0]
 801093a:	781b      	ldrb	r3, [r3, #0]
 801093c:	009b      	lsls	r3, r3, #2
 801093e:	4413      	add	r3, r2
 8010940:	881b      	ldrh	r3, [r3, #0]
 8010942:	843b      	strh	r3, [r7, #32]
 8010944:	8c3b      	ldrh	r3, [r7, #32]
 8010946:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801094a:	2b00      	cmp	r3, #0
 801094c:	d01b      	beq.n	8010986 <USB_DeactivateEndpoint+0x18a>
 801094e:	687a      	ldr	r2, [r7, #4]
 8010950:	683b      	ldr	r3, [r7, #0]
 8010952:	781b      	ldrb	r3, [r3, #0]
 8010954:	009b      	lsls	r3, r3, #2
 8010956:	4413      	add	r3, r2
 8010958:	881b      	ldrh	r3, [r3, #0]
 801095a:	b29b      	uxth	r3, r3
 801095c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010960:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010964:	83fb      	strh	r3, [r7, #30]
 8010966:	687a      	ldr	r2, [r7, #4]
 8010968:	683b      	ldr	r3, [r7, #0]
 801096a:	781b      	ldrb	r3, [r3, #0]
 801096c:	009b      	lsls	r3, r3, #2
 801096e:	441a      	add	r2, r3
 8010970:	8bfb      	ldrh	r3, [r7, #30]
 8010972:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010976:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801097a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 801097e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010982:	b29b      	uxth	r3, r3
 8010984:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010986:	687a      	ldr	r2, [r7, #4]
 8010988:	683b      	ldr	r3, [r7, #0]
 801098a:	781b      	ldrb	r3, [r3, #0]
 801098c:	009b      	lsls	r3, r3, #2
 801098e:	4413      	add	r3, r2
 8010990:	881b      	ldrh	r3, [r3, #0]
 8010992:	83bb      	strh	r3, [r7, #28]
 8010994:	8bbb      	ldrh	r3, [r7, #28]
 8010996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801099a:	2b00      	cmp	r3, #0
 801099c:	d01b      	beq.n	80109d6 <USB_DeactivateEndpoint+0x1da>
 801099e:	687a      	ldr	r2, [r7, #4]
 80109a0:	683b      	ldr	r3, [r7, #0]
 80109a2:	781b      	ldrb	r3, [r3, #0]
 80109a4:	009b      	lsls	r3, r3, #2
 80109a6:	4413      	add	r3, r2
 80109a8:	881b      	ldrh	r3, [r3, #0]
 80109aa:	b29b      	uxth	r3, r3
 80109ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80109b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80109b4:	837b      	strh	r3, [r7, #26]
 80109b6:	687a      	ldr	r2, [r7, #4]
 80109b8:	683b      	ldr	r3, [r7, #0]
 80109ba:	781b      	ldrb	r3, [r3, #0]
 80109bc:	009b      	lsls	r3, r3, #2
 80109be:	441a      	add	r2, r3
 80109c0:	8b7b      	ldrh	r3, [r7, #26]
 80109c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80109c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80109ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80109ce:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80109d2:	b29b      	uxth	r3, r3
 80109d4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80109d6:	687a      	ldr	r2, [r7, #4]
 80109d8:	683b      	ldr	r3, [r7, #0]
 80109da:	781b      	ldrb	r3, [r3, #0]
 80109dc:	009b      	lsls	r3, r3, #2
 80109de:	4413      	add	r3, r2
 80109e0:	881b      	ldrh	r3, [r3, #0]
 80109e2:	b29b      	uxth	r3, r3
 80109e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80109e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80109ec:	833b      	strh	r3, [r7, #24]
 80109ee:	687a      	ldr	r2, [r7, #4]
 80109f0:	683b      	ldr	r3, [r7, #0]
 80109f2:	781b      	ldrb	r3, [r3, #0]
 80109f4:	009b      	lsls	r3, r3, #2
 80109f6:	441a      	add	r2, r3
 80109f8:	8b3b      	ldrh	r3, [r7, #24]
 80109fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80109fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010a02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010a06:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8010a0a:	b29b      	uxth	r3, r3
 8010a0c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8010a0e:	687a      	ldr	r2, [r7, #4]
 8010a10:	683b      	ldr	r3, [r7, #0]
 8010a12:	781b      	ldrb	r3, [r3, #0]
 8010a14:	009b      	lsls	r3, r3, #2
 8010a16:	4413      	add	r3, r2
 8010a18:	881b      	ldrh	r3, [r3, #0]
 8010a1a:	b29b      	uxth	r3, r3
 8010a1c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010a20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010a24:	82fb      	strh	r3, [r7, #22]
 8010a26:	687a      	ldr	r2, [r7, #4]
 8010a28:	683b      	ldr	r3, [r7, #0]
 8010a2a:	781b      	ldrb	r3, [r3, #0]
 8010a2c:	009b      	lsls	r3, r3, #2
 8010a2e:	441a      	add	r2, r3
 8010a30:	8afb      	ldrh	r3, [r7, #22]
 8010a32:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010a36:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010a3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010a3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010a42:	b29b      	uxth	r3, r3
 8010a44:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010a46:	687a      	ldr	r2, [r7, #4]
 8010a48:	683b      	ldr	r3, [r7, #0]
 8010a4a:	781b      	ldrb	r3, [r3, #0]
 8010a4c:	009b      	lsls	r3, r3, #2
 8010a4e:	4413      	add	r3, r2
 8010a50:	881b      	ldrh	r3, [r3, #0]
 8010a52:	b29b      	uxth	r3, r3
 8010a54:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010a58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010a5c:	82bb      	strh	r3, [r7, #20]
 8010a5e:	687a      	ldr	r2, [r7, #4]
 8010a60:	683b      	ldr	r3, [r7, #0]
 8010a62:	781b      	ldrb	r3, [r3, #0]
 8010a64:	009b      	lsls	r3, r3, #2
 8010a66:	441a      	add	r2, r3
 8010a68:	8abb      	ldrh	r3, [r7, #20]
 8010a6a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010a6e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010a72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010a76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010a7a:	b29b      	uxth	r3, r3
 8010a7c:	8013      	strh	r3, [r2, #0]
 8010a7e:	e0a3      	b.n	8010bc8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010a80:	687a      	ldr	r2, [r7, #4]
 8010a82:	683b      	ldr	r3, [r7, #0]
 8010a84:	781b      	ldrb	r3, [r3, #0]
 8010a86:	009b      	lsls	r3, r3, #2
 8010a88:	4413      	add	r3, r2
 8010a8a:	881b      	ldrh	r3, [r3, #0]
 8010a8c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8010a8e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010a90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d01b      	beq.n	8010ad0 <USB_DeactivateEndpoint+0x2d4>
 8010a98:	687a      	ldr	r2, [r7, #4]
 8010a9a:	683b      	ldr	r3, [r7, #0]
 8010a9c:	781b      	ldrb	r3, [r3, #0]
 8010a9e:	009b      	lsls	r3, r3, #2
 8010aa0:	4413      	add	r3, r2
 8010aa2:	881b      	ldrh	r3, [r3, #0]
 8010aa4:	b29b      	uxth	r3, r3
 8010aa6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010aaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010aae:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8010ab0:	687a      	ldr	r2, [r7, #4]
 8010ab2:	683b      	ldr	r3, [r7, #0]
 8010ab4:	781b      	ldrb	r3, [r3, #0]
 8010ab6:	009b      	lsls	r3, r3, #2
 8010ab8:	441a      	add	r2, r3
 8010aba:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8010abc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010ac0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010ac4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8010ac8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010acc:	b29b      	uxth	r3, r3
 8010ace:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010ad0:	687a      	ldr	r2, [r7, #4]
 8010ad2:	683b      	ldr	r3, [r7, #0]
 8010ad4:	781b      	ldrb	r3, [r3, #0]
 8010ad6:	009b      	lsls	r3, r3, #2
 8010ad8:	4413      	add	r3, r2
 8010ada:	881b      	ldrh	r3, [r3, #0]
 8010adc:	857b      	strh	r3, [r7, #42]	; 0x2a
 8010ade:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8010ae0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d01b      	beq.n	8010b20 <USB_DeactivateEndpoint+0x324>
 8010ae8:	687a      	ldr	r2, [r7, #4]
 8010aea:	683b      	ldr	r3, [r7, #0]
 8010aec:	781b      	ldrb	r3, [r3, #0]
 8010aee:	009b      	lsls	r3, r3, #2
 8010af0:	4413      	add	r3, r2
 8010af2:	881b      	ldrh	r3, [r3, #0]
 8010af4:	b29b      	uxth	r3, r3
 8010af6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010afa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010afe:	853b      	strh	r3, [r7, #40]	; 0x28
 8010b00:	687a      	ldr	r2, [r7, #4]
 8010b02:	683b      	ldr	r3, [r7, #0]
 8010b04:	781b      	ldrb	r3, [r3, #0]
 8010b06:	009b      	lsls	r3, r3, #2
 8010b08:	441a      	add	r2, r3
 8010b0a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010b0c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010b10:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010b14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010b18:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8010b1c:	b29b      	uxth	r3, r3
 8010b1e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8010b20:	687a      	ldr	r2, [r7, #4]
 8010b22:	683b      	ldr	r3, [r7, #0]
 8010b24:	781b      	ldrb	r3, [r3, #0]
 8010b26:	009b      	lsls	r3, r3, #2
 8010b28:	4413      	add	r3, r2
 8010b2a:	881b      	ldrh	r3, [r3, #0]
 8010b2c:	b29b      	uxth	r3, r3
 8010b2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010b32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010b36:	84fb      	strh	r3, [r7, #38]	; 0x26
 8010b38:	687a      	ldr	r2, [r7, #4]
 8010b3a:	683b      	ldr	r3, [r7, #0]
 8010b3c:	781b      	ldrb	r3, [r3, #0]
 8010b3e:	009b      	lsls	r3, r3, #2
 8010b40:	441a      	add	r2, r3
 8010b42:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8010b44:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010b48:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010b4c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8010b50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010b54:	b29b      	uxth	r3, r3
 8010b56:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010b58:	687a      	ldr	r2, [r7, #4]
 8010b5a:	683b      	ldr	r3, [r7, #0]
 8010b5c:	781b      	ldrb	r3, [r3, #0]
 8010b5e:	009b      	lsls	r3, r3, #2
 8010b60:	4413      	add	r3, r2
 8010b62:	881b      	ldrh	r3, [r3, #0]
 8010b64:	b29b      	uxth	r3, r3
 8010b66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010b6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010b6e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8010b70:	687a      	ldr	r2, [r7, #4]
 8010b72:	683b      	ldr	r3, [r7, #0]
 8010b74:	781b      	ldrb	r3, [r3, #0]
 8010b76:	009b      	lsls	r3, r3, #2
 8010b78:	441a      	add	r2, r3
 8010b7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010b7c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010b80:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010b84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010b88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010b8c:	b29b      	uxth	r3, r3
 8010b8e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8010b90:	687a      	ldr	r2, [r7, #4]
 8010b92:	683b      	ldr	r3, [r7, #0]
 8010b94:	781b      	ldrb	r3, [r3, #0]
 8010b96:	009b      	lsls	r3, r3, #2
 8010b98:	4413      	add	r3, r2
 8010b9a:	881b      	ldrh	r3, [r3, #0]
 8010b9c:	b29b      	uxth	r3, r3
 8010b9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010ba2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010ba6:	847b      	strh	r3, [r7, #34]	; 0x22
 8010ba8:	687a      	ldr	r2, [r7, #4]
 8010baa:	683b      	ldr	r3, [r7, #0]
 8010bac:	781b      	ldrb	r3, [r3, #0]
 8010bae:	009b      	lsls	r3, r3, #2
 8010bb0:	441a      	add	r2, r3
 8010bb2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010bb4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010bb8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010bbc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010bc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010bc4:	b29b      	uxth	r3, r3
 8010bc6:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8010bc8:	2300      	movs	r3, #0
}
 8010bca:	4618      	mov	r0, r3
 8010bcc:	3734      	adds	r7, #52	; 0x34
 8010bce:	46bd      	mov	sp, r7
 8010bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bd4:	4770      	bx	lr

08010bd6 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010bd6:	b580      	push	{r7, lr}
 8010bd8:	b0c2      	sub	sp, #264	; 0x108
 8010bda:	af00      	add	r7, sp, #0
 8010bdc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010be0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010be4:	6018      	str	r0, [r3, #0]
 8010be6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010bea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010bee:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8010bf0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010bf4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010bf8:	681b      	ldr	r3, [r3, #0]
 8010bfa:	785b      	ldrb	r3, [r3, #1]
 8010bfc:	2b01      	cmp	r3, #1
 8010bfe:	f040 867b 	bne.w	80118f8 <USB_EPStartXfer+0xd22>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8010c02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c06:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c0a:	681b      	ldr	r3, [r3, #0]
 8010c0c:	699a      	ldr	r2, [r3, #24]
 8010c0e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c12:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c16:	681b      	ldr	r3, [r3, #0]
 8010c18:	691b      	ldr	r3, [r3, #16]
 8010c1a:	429a      	cmp	r2, r3
 8010c1c:	d908      	bls.n	8010c30 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8010c1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c22:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c26:	681b      	ldr	r3, [r3, #0]
 8010c28:	691b      	ldr	r3, [r3, #16]
 8010c2a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8010c2e:	e007      	b.n	8010c40 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8010c30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c34:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c38:	681b      	ldr	r3, [r3, #0]
 8010c3a:	699b      	ldr	r3, [r3, #24]
 8010c3c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8010c40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c44:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	7b1b      	ldrb	r3, [r3, #12]
 8010c4c:	2b00      	cmp	r3, #0
 8010c4e:	d13a      	bne.n	8010cc6 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8010c50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c54:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	6959      	ldr	r1, [r3, #20]
 8010c5c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c60:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c64:	681b      	ldr	r3, [r3, #0]
 8010c66:	88da      	ldrh	r2, [r3, #6]
 8010c68:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010c6c:	b29b      	uxth	r3, r3
 8010c6e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8010c72:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8010c76:	6800      	ldr	r0, [r0, #0]
 8010c78:	f001 fc11 	bl	801249e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8010c7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c80:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010c84:	681b      	ldr	r3, [r3, #0]
 8010c86:	613b      	str	r3, [r7, #16]
 8010c88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c8c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010c90:	681b      	ldr	r3, [r3, #0]
 8010c92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010c96:	b29b      	uxth	r3, r3
 8010c98:	461a      	mov	r2, r3
 8010c9a:	693b      	ldr	r3, [r7, #16]
 8010c9c:	4413      	add	r3, r2
 8010c9e:	613b      	str	r3, [r7, #16]
 8010ca0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ca4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010ca8:	681b      	ldr	r3, [r3, #0]
 8010caa:	781b      	ldrb	r3, [r3, #0]
 8010cac:	011a      	lsls	r2, r3, #4
 8010cae:	693b      	ldr	r3, [r7, #16]
 8010cb0:	4413      	add	r3, r2
 8010cb2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8010cb6:	60fb      	str	r3, [r7, #12]
 8010cb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010cbc:	b29a      	uxth	r2, r3
 8010cbe:	68fb      	ldr	r3, [r7, #12]
 8010cc0:	801a      	strh	r2, [r3, #0]
 8010cc2:	f000 bde3 	b.w	801188c <USB_EPStartXfer+0xcb6>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8010cc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010cca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010cce:	681b      	ldr	r3, [r3, #0]
 8010cd0:	78db      	ldrb	r3, [r3, #3]
 8010cd2:	2b02      	cmp	r3, #2
 8010cd4:	f040 843a 	bne.w	801154c <USB_EPStartXfer+0x976>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8010cd8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010cdc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010ce0:	681b      	ldr	r3, [r3, #0]
 8010ce2:	6a1a      	ldr	r2, [r3, #32]
 8010ce4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ce8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010cec:	681b      	ldr	r3, [r3, #0]
 8010cee:	691b      	ldr	r3, [r3, #16]
 8010cf0:	429a      	cmp	r2, r3
 8010cf2:	f240 83b7 	bls.w	8011464 <USB_EPStartXfer+0x88e>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8010cf6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010cfa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010cfe:	681a      	ldr	r2, [r3, #0]
 8010d00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010d08:	681b      	ldr	r3, [r3, #0]
 8010d0a:	781b      	ldrb	r3, [r3, #0]
 8010d0c:	009b      	lsls	r3, r3, #2
 8010d0e:	4413      	add	r3, r2
 8010d10:	881b      	ldrh	r3, [r3, #0]
 8010d12:	b29b      	uxth	r3, r3
 8010d14:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010d18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010d1c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8010d20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d24:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010d28:	681a      	ldr	r2, [r3, #0]
 8010d2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d2e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010d32:	681b      	ldr	r3, [r3, #0]
 8010d34:	781b      	ldrb	r3, [r3, #0]
 8010d36:	009b      	lsls	r3, r3, #2
 8010d38:	441a      	add	r2, r3
 8010d3a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8010d3e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010d42:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010d46:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8010d4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010d4e:	b29b      	uxth	r3, r3
 8010d50:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8010d52:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d56:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010d5a:	681b      	ldr	r3, [r3, #0]
 8010d5c:	6a1a      	ldr	r2, [r3, #32]
 8010d5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010d62:	1ad2      	subs	r2, r2, r3
 8010d64:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d68:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010d6c:	681b      	ldr	r3, [r3, #0]
 8010d6e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8010d70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d74:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010d78:	681a      	ldr	r2, [r3, #0]
 8010d7a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d7e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010d82:	681b      	ldr	r3, [r3, #0]
 8010d84:	781b      	ldrb	r3, [r3, #0]
 8010d86:	009b      	lsls	r3, r3, #2
 8010d88:	4413      	add	r3, r2
 8010d8a:	881b      	ldrh	r3, [r3, #0]
 8010d8c:	b29b      	uxth	r3, r3
 8010d8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010d92:	2b00      	cmp	r3, #0
 8010d94:	f000 81b3 	beq.w	80110fe <USB_EPStartXfer+0x528>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8010d98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010d9c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010da0:	681b      	ldr	r3, [r3, #0]
 8010da2:	633b      	str	r3, [r7, #48]	; 0x30
 8010da4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010da8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010dac:	681b      	ldr	r3, [r3, #0]
 8010dae:	785b      	ldrb	r3, [r3, #1]
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	d16d      	bne.n	8010e90 <USB_EPStartXfer+0x2ba>
 8010db4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010db8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010dbc:	681b      	ldr	r3, [r3, #0]
 8010dbe:	62bb      	str	r3, [r7, #40]	; 0x28
 8010dc0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010dc4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010dc8:	681b      	ldr	r3, [r3, #0]
 8010dca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010dce:	b29b      	uxth	r3, r3
 8010dd0:	461a      	mov	r2, r3
 8010dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010dd4:	4413      	add	r3, r2
 8010dd6:	62bb      	str	r3, [r7, #40]	; 0x28
 8010dd8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ddc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	781b      	ldrb	r3, [r3, #0]
 8010de4:	011a      	lsls	r2, r3, #4
 8010de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010de8:	4413      	add	r3, r2
 8010dea:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8010dee:	627b      	str	r3, [r7, #36]	; 0x24
 8010df0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d112      	bne.n	8010e1e <USB_EPStartXfer+0x248>
 8010df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010dfa:	881b      	ldrh	r3, [r3, #0]
 8010dfc:	b29b      	uxth	r3, r3
 8010dfe:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8010e02:	b29a      	uxth	r2, r3
 8010e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e06:	801a      	strh	r2, [r3, #0]
 8010e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e0a:	881b      	ldrh	r3, [r3, #0]
 8010e0c:	b29b      	uxth	r3, r3
 8010e0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010e12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010e16:	b29a      	uxth	r2, r3
 8010e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e1a:	801a      	strh	r2, [r3, #0]
 8010e1c:	e05d      	b.n	8010eda <USB_EPStartXfer+0x304>
 8010e1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010e22:	2b3e      	cmp	r3, #62	; 0x3e
 8010e24:	d817      	bhi.n	8010e56 <USB_EPStartXfer+0x280>
 8010e26:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010e2a:	085b      	lsrs	r3, r3, #1
 8010e2c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8010e30:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010e34:	f003 0301 	and.w	r3, r3, #1
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d004      	beq.n	8010e46 <USB_EPStartXfer+0x270>
 8010e3c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8010e40:	3301      	adds	r3, #1
 8010e42:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8010e46:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8010e4a:	b29b      	uxth	r3, r3
 8010e4c:	029b      	lsls	r3, r3, #10
 8010e4e:	b29a      	uxth	r2, r3
 8010e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e52:	801a      	strh	r2, [r3, #0]
 8010e54:	e041      	b.n	8010eda <USB_EPStartXfer+0x304>
 8010e56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010e5a:	095b      	lsrs	r3, r3, #5
 8010e5c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8010e60:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010e64:	f003 031f 	and.w	r3, r3, #31
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d104      	bne.n	8010e76 <USB_EPStartXfer+0x2a0>
 8010e6c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8010e70:	3b01      	subs	r3, #1
 8010e72:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8010e76:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8010e7a:	b29b      	uxth	r3, r3
 8010e7c:	029b      	lsls	r3, r3, #10
 8010e7e:	b29b      	uxth	r3, r3
 8010e80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010e84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010e88:	b29a      	uxth	r2, r3
 8010e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e8c:	801a      	strh	r2, [r3, #0]
 8010e8e:	e024      	b.n	8010eda <USB_EPStartXfer+0x304>
 8010e90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010e98:	681b      	ldr	r3, [r3, #0]
 8010e9a:	785b      	ldrb	r3, [r3, #1]
 8010e9c:	2b01      	cmp	r3, #1
 8010e9e:	d11c      	bne.n	8010eda <USB_EPStartXfer+0x304>
 8010ea0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ea4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010ea8:	681b      	ldr	r3, [r3, #0]
 8010eaa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010eae:	b29b      	uxth	r3, r3
 8010eb0:	461a      	mov	r2, r3
 8010eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010eb4:	4413      	add	r3, r2
 8010eb6:	633b      	str	r3, [r7, #48]	; 0x30
 8010eb8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ebc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010ec0:	681b      	ldr	r3, [r3, #0]
 8010ec2:	781b      	ldrb	r3, [r3, #0]
 8010ec4:	011a      	lsls	r2, r3, #4
 8010ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ec8:	4413      	add	r3, r2
 8010eca:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8010ece:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010ed0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010ed4:	b29a      	uxth	r2, r3
 8010ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ed8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8010eda:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ede:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010ee2:	681b      	ldr	r3, [r3, #0]
 8010ee4:	895b      	ldrh	r3, [r3, #10]
 8010ee6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8010eea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010eee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010ef2:	681b      	ldr	r3, [r3, #0]
 8010ef4:	6959      	ldr	r1, [r3, #20]
 8010ef6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010efa:	b29b      	uxth	r3, r3
 8010efc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8010f00:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8010f04:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8010f08:	6800      	ldr	r0, [r0, #0]
 8010f0a:	f001 fac8 	bl	801249e <USB_WritePMA>
            ep->xfer_buff += len;
 8010f0e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010f12:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	695a      	ldr	r2, [r3, #20]
 8010f1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010f1e:	441a      	add	r2, r3
 8010f20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010f24:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010f28:	681b      	ldr	r3, [r3, #0]
 8010f2a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8010f2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010f30:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010f34:	681b      	ldr	r3, [r3, #0]
 8010f36:	6a1a      	ldr	r2, [r3, #32]
 8010f38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010f3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010f40:	681b      	ldr	r3, [r3, #0]
 8010f42:	691b      	ldr	r3, [r3, #16]
 8010f44:	429a      	cmp	r2, r3
 8010f46:	d90f      	bls.n	8010f68 <USB_EPStartXfer+0x392>
            {
              ep->xfer_len_db -= len;
 8010f48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010f4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010f50:	681b      	ldr	r3, [r3, #0]
 8010f52:	6a1a      	ldr	r2, [r3, #32]
 8010f54:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010f58:	1ad2      	subs	r2, r2, r3
 8010f5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010f5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010f62:	681b      	ldr	r3, [r3, #0]
 8010f64:	621a      	str	r2, [r3, #32]
 8010f66:	e00e      	b.n	8010f86 <USB_EPStartXfer+0x3b0>
            }
            else
            {
              len = ep->xfer_len_db;
 8010f68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010f6c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010f70:	681b      	ldr	r3, [r3, #0]
 8010f72:	6a1b      	ldr	r3, [r3, #32]
 8010f74:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8010f78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010f7c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010f80:	681b      	ldr	r3, [r3, #0]
 8010f82:	2200      	movs	r2, #0
 8010f84:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8010f86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010f8a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010f8e:	681b      	ldr	r3, [r3, #0]
 8010f90:	785b      	ldrb	r3, [r3, #1]
 8010f92:	2b00      	cmp	r3, #0
 8010f94:	d16d      	bne.n	8011072 <USB_EPStartXfer+0x49c>
 8010f96:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010f9a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010f9e:	681b      	ldr	r3, [r3, #0]
 8010fa0:	61bb      	str	r3, [r7, #24]
 8010fa2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010fa6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010faa:	681b      	ldr	r3, [r3, #0]
 8010fac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010fb0:	b29b      	uxth	r3, r3
 8010fb2:	461a      	mov	r2, r3
 8010fb4:	69bb      	ldr	r3, [r7, #24]
 8010fb6:	4413      	add	r3, r2
 8010fb8:	61bb      	str	r3, [r7, #24]
 8010fba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010fbe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010fc2:	681b      	ldr	r3, [r3, #0]
 8010fc4:	781b      	ldrb	r3, [r3, #0]
 8010fc6:	011a      	lsls	r2, r3, #4
 8010fc8:	69bb      	ldr	r3, [r7, #24]
 8010fca:	4413      	add	r3, r2
 8010fcc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8010fd0:	617b      	str	r3, [r7, #20]
 8010fd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	d112      	bne.n	8011000 <USB_EPStartXfer+0x42a>
 8010fda:	697b      	ldr	r3, [r7, #20]
 8010fdc:	881b      	ldrh	r3, [r3, #0]
 8010fde:	b29b      	uxth	r3, r3
 8010fe0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8010fe4:	b29a      	uxth	r2, r3
 8010fe6:	697b      	ldr	r3, [r7, #20]
 8010fe8:	801a      	strh	r2, [r3, #0]
 8010fea:	697b      	ldr	r3, [r7, #20]
 8010fec:	881b      	ldrh	r3, [r3, #0]
 8010fee:	b29b      	uxth	r3, r3
 8010ff0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010ff4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010ff8:	b29a      	uxth	r2, r3
 8010ffa:	697b      	ldr	r3, [r7, #20]
 8010ffc:	801a      	strh	r2, [r3, #0]
 8010ffe:	e063      	b.n	80110c8 <USB_EPStartXfer+0x4f2>
 8011000:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011004:	2b3e      	cmp	r3, #62	; 0x3e
 8011006:	d817      	bhi.n	8011038 <USB_EPStartXfer+0x462>
 8011008:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801100c:	085b      	lsrs	r3, r3, #1
 801100e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8011012:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011016:	f003 0301 	and.w	r3, r3, #1
 801101a:	2b00      	cmp	r3, #0
 801101c:	d004      	beq.n	8011028 <USB_EPStartXfer+0x452>
 801101e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8011022:	3301      	adds	r3, #1
 8011024:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8011028:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 801102c:	b29b      	uxth	r3, r3
 801102e:	029b      	lsls	r3, r3, #10
 8011030:	b29a      	uxth	r2, r3
 8011032:	697b      	ldr	r3, [r7, #20]
 8011034:	801a      	strh	r2, [r3, #0]
 8011036:	e047      	b.n	80110c8 <USB_EPStartXfer+0x4f2>
 8011038:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801103c:	095b      	lsrs	r3, r3, #5
 801103e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8011042:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011046:	f003 031f 	and.w	r3, r3, #31
 801104a:	2b00      	cmp	r3, #0
 801104c:	d104      	bne.n	8011058 <USB_EPStartXfer+0x482>
 801104e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8011052:	3b01      	subs	r3, #1
 8011054:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8011058:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 801105c:	b29b      	uxth	r3, r3
 801105e:	029b      	lsls	r3, r3, #10
 8011060:	b29b      	uxth	r3, r3
 8011062:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011066:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801106a:	b29a      	uxth	r2, r3
 801106c:	697b      	ldr	r3, [r7, #20]
 801106e:	801a      	strh	r2, [r3, #0]
 8011070:	e02a      	b.n	80110c8 <USB_EPStartXfer+0x4f2>
 8011072:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011076:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801107a:	681b      	ldr	r3, [r3, #0]
 801107c:	785b      	ldrb	r3, [r3, #1]
 801107e:	2b01      	cmp	r3, #1
 8011080:	d122      	bne.n	80110c8 <USB_EPStartXfer+0x4f2>
 8011082:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011086:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801108a:	681b      	ldr	r3, [r3, #0]
 801108c:	623b      	str	r3, [r7, #32]
 801108e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011092:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011096:	681b      	ldr	r3, [r3, #0]
 8011098:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 801109c:	b29b      	uxth	r3, r3
 801109e:	461a      	mov	r2, r3
 80110a0:	6a3b      	ldr	r3, [r7, #32]
 80110a2:	4413      	add	r3, r2
 80110a4:	623b      	str	r3, [r7, #32]
 80110a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80110aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80110ae:	681b      	ldr	r3, [r3, #0]
 80110b0:	781b      	ldrb	r3, [r3, #0]
 80110b2:	011a      	lsls	r2, r3, #4
 80110b4:	6a3b      	ldr	r3, [r7, #32]
 80110b6:	4413      	add	r3, r2
 80110b8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80110bc:	61fb      	str	r3, [r7, #28]
 80110be:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80110c2:	b29a      	uxth	r2, r3
 80110c4:	69fb      	ldr	r3, [r7, #28]
 80110c6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80110c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80110cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80110d0:	681b      	ldr	r3, [r3, #0]
 80110d2:	891b      	ldrh	r3, [r3, #8]
 80110d4:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80110d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80110dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80110e0:	681b      	ldr	r3, [r3, #0]
 80110e2:	6959      	ldr	r1, [r3, #20]
 80110e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80110e8:	b29b      	uxth	r3, r3
 80110ea:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80110ee:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80110f2:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80110f6:	6800      	ldr	r0, [r0, #0]
 80110f8:	f001 f9d1 	bl	801249e <USB_WritePMA>
 80110fc:	e3c6      	b.n	801188c <USB_EPStartXfer+0xcb6>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80110fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011102:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	785b      	ldrb	r3, [r3, #1]
 801110a:	2b00      	cmp	r3, #0
 801110c:	d16d      	bne.n	80111ea <USB_EPStartXfer+0x614>
 801110e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011112:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011116:	681b      	ldr	r3, [r3, #0]
 8011118:	64bb      	str	r3, [r7, #72]	; 0x48
 801111a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801111e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011122:	681b      	ldr	r3, [r3, #0]
 8011124:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011128:	b29b      	uxth	r3, r3
 801112a:	461a      	mov	r2, r3
 801112c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801112e:	4413      	add	r3, r2
 8011130:	64bb      	str	r3, [r7, #72]	; 0x48
 8011132:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011136:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801113a:	681b      	ldr	r3, [r3, #0]
 801113c:	781b      	ldrb	r3, [r3, #0]
 801113e:	011a      	lsls	r2, r3, #4
 8011140:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011142:	4413      	add	r3, r2
 8011144:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8011148:	647b      	str	r3, [r7, #68]	; 0x44
 801114a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801114e:	2b00      	cmp	r3, #0
 8011150:	d112      	bne.n	8011178 <USB_EPStartXfer+0x5a2>
 8011152:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011154:	881b      	ldrh	r3, [r3, #0]
 8011156:	b29b      	uxth	r3, r3
 8011158:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 801115c:	b29a      	uxth	r2, r3
 801115e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011160:	801a      	strh	r2, [r3, #0]
 8011162:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011164:	881b      	ldrh	r3, [r3, #0]
 8011166:	b29b      	uxth	r3, r3
 8011168:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801116c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011170:	b29a      	uxth	r2, r3
 8011172:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011174:	801a      	strh	r2, [r3, #0]
 8011176:	e063      	b.n	8011240 <USB_EPStartXfer+0x66a>
 8011178:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801117c:	2b3e      	cmp	r3, #62	; 0x3e
 801117e:	d817      	bhi.n	80111b0 <USB_EPStartXfer+0x5da>
 8011180:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011184:	085b      	lsrs	r3, r3, #1
 8011186:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 801118a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801118e:	f003 0301 	and.w	r3, r3, #1
 8011192:	2b00      	cmp	r3, #0
 8011194:	d004      	beq.n	80111a0 <USB_EPStartXfer+0x5ca>
 8011196:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 801119a:	3301      	adds	r3, #1
 801119c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80111a0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80111a4:	b29b      	uxth	r3, r3
 80111a6:	029b      	lsls	r3, r3, #10
 80111a8:	b29a      	uxth	r2, r3
 80111aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80111ac:	801a      	strh	r2, [r3, #0]
 80111ae:	e047      	b.n	8011240 <USB_EPStartXfer+0x66a>
 80111b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80111b4:	095b      	lsrs	r3, r3, #5
 80111b6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80111ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80111be:	f003 031f 	and.w	r3, r3, #31
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d104      	bne.n	80111d0 <USB_EPStartXfer+0x5fa>
 80111c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80111ca:	3b01      	subs	r3, #1
 80111cc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80111d0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80111d4:	b29b      	uxth	r3, r3
 80111d6:	029b      	lsls	r3, r3, #10
 80111d8:	b29b      	uxth	r3, r3
 80111da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80111de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80111e2:	b29a      	uxth	r2, r3
 80111e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80111e6:	801a      	strh	r2, [r3, #0]
 80111e8:	e02a      	b.n	8011240 <USB_EPStartXfer+0x66a>
 80111ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80111ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80111f2:	681b      	ldr	r3, [r3, #0]
 80111f4:	785b      	ldrb	r3, [r3, #1]
 80111f6:	2b01      	cmp	r3, #1
 80111f8:	d122      	bne.n	8011240 <USB_EPStartXfer+0x66a>
 80111fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80111fe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	653b      	str	r3, [r7, #80]	; 0x50
 8011206:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801120a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801120e:	681b      	ldr	r3, [r3, #0]
 8011210:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011214:	b29b      	uxth	r3, r3
 8011216:	461a      	mov	r2, r3
 8011218:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801121a:	4413      	add	r3, r2
 801121c:	653b      	str	r3, [r7, #80]	; 0x50
 801121e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011222:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011226:	681b      	ldr	r3, [r3, #0]
 8011228:	781b      	ldrb	r3, [r3, #0]
 801122a:	011a      	lsls	r2, r3, #4
 801122c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801122e:	4413      	add	r3, r2
 8011230:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8011234:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011236:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801123a:	b29a      	uxth	r2, r3
 801123c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801123e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8011240:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011244:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011248:	681b      	ldr	r3, [r3, #0]
 801124a:	891b      	ldrh	r3, [r3, #8]
 801124c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011250:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011254:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011258:	681b      	ldr	r3, [r3, #0]
 801125a:	6959      	ldr	r1, [r3, #20]
 801125c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011260:	b29b      	uxth	r3, r3
 8011262:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8011266:	f507 7084 	add.w	r0, r7, #264	; 0x108
 801126a:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 801126e:	6800      	ldr	r0, [r0, #0]
 8011270:	f001 f915 	bl	801249e <USB_WritePMA>
            ep->xfer_buff += len;
 8011274:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011278:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801127c:	681b      	ldr	r3, [r3, #0]
 801127e:	695a      	ldr	r2, [r3, #20]
 8011280:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011284:	441a      	add	r2, r3
 8011286:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801128a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801128e:	681b      	ldr	r3, [r3, #0]
 8011290:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8011292:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011296:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801129a:	681b      	ldr	r3, [r3, #0]
 801129c:	6a1a      	ldr	r2, [r3, #32]
 801129e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80112a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80112a6:	681b      	ldr	r3, [r3, #0]
 80112a8:	691b      	ldr	r3, [r3, #16]
 80112aa:	429a      	cmp	r2, r3
 80112ac:	d90f      	bls.n	80112ce <USB_EPStartXfer+0x6f8>
            {
              ep->xfer_len_db -= len;
 80112ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80112b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80112b6:	681b      	ldr	r3, [r3, #0]
 80112b8:	6a1a      	ldr	r2, [r3, #32]
 80112ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80112be:	1ad2      	subs	r2, r2, r3
 80112c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80112c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80112c8:	681b      	ldr	r3, [r3, #0]
 80112ca:	621a      	str	r2, [r3, #32]
 80112cc:	e00e      	b.n	80112ec <USB_EPStartXfer+0x716>
            }
            else
            {
              len = ep->xfer_len_db;
 80112ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80112d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80112d6:	681b      	ldr	r3, [r3, #0]
 80112d8:	6a1b      	ldr	r3, [r3, #32]
 80112da:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 80112de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80112e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80112e6:	681b      	ldr	r3, [r3, #0]
 80112e8:	2200      	movs	r2, #0
 80112ea:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80112ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80112f0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80112f4:	681b      	ldr	r3, [r3, #0]
 80112f6:	643b      	str	r3, [r7, #64]	; 0x40
 80112f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80112fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011300:	681b      	ldr	r3, [r3, #0]
 8011302:	785b      	ldrb	r3, [r3, #1]
 8011304:	2b00      	cmp	r3, #0
 8011306:	d16d      	bne.n	80113e4 <USB_EPStartXfer+0x80e>
 8011308:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801130c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011310:	681b      	ldr	r3, [r3, #0]
 8011312:	63bb      	str	r3, [r7, #56]	; 0x38
 8011314:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011318:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801131c:	681b      	ldr	r3, [r3, #0]
 801131e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011322:	b29b      	uxth	r3, r3
 8011324:	461a      	mov	r2, r3
 8011326:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011328:	4413      	add	r3, r2
 801132a:	63bb      	str	r3, [r7, #56]	; 0x38
 801132c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011330:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011334:	681b      	ldr	r3, [r3, #0]
 8011336:	781b      	ldrb	r3, [r3, #0]
 8011338:	011a      	lsls	r2, r3, #4
 801133a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801133c:	4413      	add	r3, r2
 801133e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8011342:	637b      	str	r3, [r7, #52]	; 0x34
 8011344:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011348:	2b00      	cmp	r3, #0
 801134a:	d112      	bne.n	8011372 <USB_EPStartXfer+0x79c>
 801134c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801134e:	881b      	ldrh	r3, [r3, #0]
 8011350:	b29b      	uxth	r3, r3
 8011352:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8011356:	b29a      	uxth	r2, r3
 8011358:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801135a:	801a      	strh	r2, [r3, #0]
 801135c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801135e:	881b      	ldrh	r3, [r3, #0]
 8011360:	b29b      	uxth	r3, r3
 8011362:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011366:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801136a:	b29a      	uxth	r2, r3
 801136c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801136e:	801a      	strh	r2, [r3, #0]
 8011370:	e05d      	b.n	801142e <USB_EPStartXfer+0x858>
 8011372:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011376:	2b3e      	cmp	r3, #62	; 0x3e
 8011378:	d817      	bhi.n	80113aa <USB_EPStartXfer+0x7d4>
 801137a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801137e:	085b      	lsrs	r3, r3, #1
 8011380:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8011384:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011388:	f003 0301 	and.w	r3, r3, #1
 801138c:	2b00      	cmp	r3, #0
 801138e:	d004      	beq.n	801139a <USB_EPStartXfer+0x7c4>
 8011390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8011394:	3301      	adds	r3, #1
 8011396:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 801139a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 801139e:	b29b      	uxth	r3, r3
 80113a0:	029b      	lsls	r3, r3, #10
 80113a2:	b29a      	uxth	r2, r3
 80113a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80113a6:	801a      	strh	r2, [r3, #0]
 80113a8:	e041      	b.n	801142e <USB_EPStartXfer+0x858>
 80113aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80113ae:	095b      	lsrs	r3, r3, #5
 80113b0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80113b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80113b8:	f003 031f 	and.w	r3, r3, #31
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d104      	bne.n	80113ca <USB_EPStartXfer+0x7f4>
 80113c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80113c4:	3b01      	subs	r3, #1
 80113c6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80113ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80113ce:	b29b      	uxth	r3, r3
 80113d0:	029b      	lsls	r3, r3, #10
 80113d2:	b29b      	uxth	r3, r3
 80113d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80113d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80113dc:	b29a      	uxth	r2, r3
 80113de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80113e0:	801a      	strh	r2, [r3, #0]
 80113e2:	e024      	b.n	801142e <USB_EPStartXfer+0x858>
 80113e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80113e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80113ec:	681b      	ldr	r3, [r3, #0]
 80113ee:	785b      	ldrb	r3, [r3, #1]
 80113f0:	2b01      	cmp	r3, #1
 80113f2:	d11c      	bne.n	801142e <USB_EPStartXfer+0x858>
 80113f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80113f8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80113fc:	681b      	ldr	r3, [r3, #0]
 80113fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011402:	b29b      	uxth	r3, r3
 8011404:	461a      	mov	r2, r3
 8011406:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011408:	4413      	add	r3, r2
 801140a:	643b      	str	r3, [r7, #64]	; 0x40
 801140c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011410:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	781b      	ldrb	r3, [r3, #0]
 8011418:	011a      	lsls	r2, r3, #4
 801141a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801141c:	4413      	add	r3, r2
 801141e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8011422:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011424:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011428:	b29a      	uxth	r2, r3
 801142a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801142c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 801142e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011432:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011436:	681b      	ldr	r3, [r3, #0]
 8011438:	895b      	ldrh	r3, [r3, #10]
 801143a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801143e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011442:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011446:	681b      	ldr	r3, [r3, #0]
 8011448:	6959      	ldr	r1, [r3, #20]
 801144a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801144e:	b29b      	uxth	r3, r3
 8011450:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8011454:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8011458:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 801145c:	6800      	ldr	r0, [r0, #0]
 801145e:	f001 f81e 	bl	801249e <USB_WritePMA>
 8011462:	e213      	b.n	801188c <USB_EPStartXfer+0xcb6>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8011464:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011468:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801146c:	681b      	ldr	r3, [r3, #0]
 801146e:	6a1b      	ldr	r3, [r3, #32]
 8011470:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8011474:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011478:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801147c:	681a      	ldr	r2, [r3, #0]
 801147e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011482:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011486:	681b      	ldr	r3, [r3, #0]
 8011488:	781b      	ldrb	r3, [r3, #0]
 801148a:	009b      	lsls	r3, r3, #2
 801148c:	4413      	add	r3, r2
 801148e:	881b      	ldrh	r3, [r3, #0]
 8011490:	b29b      	uxth	r3, r3
 8011492:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8011496:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801149a:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 801149e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80114a2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80114a6:	681a      	ldr	r2, [r3, #0]
 80114a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80114ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80114b0:	681b      	ldr	r3, [r3, #0]
 80114b2:	781b      	ldrb	r3, [r3, #0]
 80114b4:	009b      	lsls	r3, r3, #2
 80114b6:	441a      	add	r2, r3
 80114b8:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 80114bc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80114c0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80114c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80114c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80114cc:	b29b      	uxth	r3, r3
 80114ce:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80114d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80114d4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80114d8:	681b      	ldr	r3, [r3, #0]
 80114da:	65fb      	str	r3, [r7, #92]	; 0x5c
 80114dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80114e0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80114e4:	681b      	ldr	r3, [r3, #0]
 80114e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80114ea:	b29b      	uxth	r3, r3
 80114ec:	461a      	mov	r2, r3
 80114ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80114f0:	4413      	add	r3, r2
 80114f2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80114f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80114f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80114fc:	681b      	ldr	r3, [r3, #0]
 80114fe:	781b      	ldrb	r3, [r3, #0]
 8011500:	011a      	lsls	r2, r3, #4
 8011502:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011504:	4413      	add	r3, r2
 8011506:	f203 4304 	addw	r3, r3, #1028	; 0x404
 801150a:	65bb      	str	r3, [r7, #88]	; 0x58
 801150c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011510:	b29a      	uxth	r2, r3
 8011512:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011514:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8011516:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801151a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801151e:	681b      	ldr	r3, [r3, #0]
 8011520:	891b      	ldrh	r3, [r3, #8]
 8011522:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011526:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801152a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801152e:	681b      	ldr	r3, [r3, #0]
 8011530:	6959      	ldr	r1, [r3, #20]
 8011532:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011536:	b29b      	uxth	r3, r3
 8011538:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 801153c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8011540:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8011544:	6800      	ldr	r0, [r0, #0]
 8011546:	f000 ffaa 	bl	801249e <USB_WritePMA>
 801154a:	e19f      	b.n	801188c <USB_EPStartXfer+0xcb6>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 801154c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011550:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011554:	681b      	ldr	r3, [r3, #0]
 8011556:	6a1a      	ldr	r2, [r3, #32]
 8011558:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801155c:	1ad2      	subs	r2, r2, r3
 801155e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011562:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801156a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801156e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011572:	681a      	ldr	r2, [r3, #0]
 8011574:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011578:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801157c:	681b      	ldr	r3, [r3, #0]
 801157e:	781b      	ldrb	r3, [r3, #0]
 8011580:	009b      	lsls	r3, r3, #2
 8011582:	4413      	add	r3, r2
 8011584:	881b      	ldrh	r3, [r3, #0]
 8011586:	b29b      	uxth	r3, r3
 8011588:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801158c:	2b00      	cmp	r3, #0
 801158e:	f000 80bc 	beq.w	801170a <USB_EPStartXfer+0xb34>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011592:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011596:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801159a:	681b      	ldr	r3, [r3, #0]
 801159c:	673b      	str	r3, [r7, #112]	; 0x70
 801159e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80115a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80115a6:	681b      	ldr	r3, [r3, #0]
 80115a8:	785b      	ldrb	r3, [r3, #1]
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d16d      	bne.n	801168a <USB_EPStartXfer+0xab4>
 80115ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80115b2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	66bb      	str	r3, [r7, #104]	; 0x68
 80115ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80115be:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80115c2:	681b      	ldr	r3, [r3, #0]
 80115c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80115c8:	b29b      	uxth	r3, r3
 80115ca:	461a      	mov	r2, r3
 80115cc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80115ce:	4413      	add	r3, r2
 80115d0:	66bb      	str	r3, [r7, #104]	; 0x68
 80115d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80115d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80115da:	681b      	ldr	r3, [r3, #0]
 80115dc:	781b      	ldrb	r3, [r3, #0]
 80115de:	011a      	lsls	r2, r3, #4
 80115e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80115e2:	4413      	add	r3, r2
 80115e4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80115e8:	667b      	str	r3, [r7, #100]	; 0x64
 80115ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80115ee:	2b00      	cmp	r3, #0
 80115f0:	d112      	bne.n	8011618 <USB_EPStartXfer+0xa42>
 80115f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80115f4:	881b      	ldrh	r3, [r3, #0]
 80115f6:	b29b      	uxth	r3, r3
 80115f8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80115fc:	b29a      	uxth	r2, r3
 80115fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011600:	801a      	strh	r2, [r3, #0]
 8011602:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011604:	881b      	ldrh	r3, [r3, #0]
 8011606:	b29b      	uxth	r3, r3
 8011608:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801160c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011610:	b29a      	uxth	r2, r3
 8011612:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011614:	801a      	strh	r2, [r3, #0]
 8011616:	e05d      	b.n	80116d4 <USB_EPStartXfer+0xafe>
 8011618:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801161c:	2b3e      	cmp	r3, #62	; 0x3e
 801161e:	d817      	bhi.n	8011650 <USB_EPStartXfer+0xa7a>
 8011620:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011624:	085b      	lsrs	r3, r3, #1
 8011626:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 801162a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801162e:	f003 0301 	and.w	r3, r3, #1
 8011632:	2b00      	cmp	r3, #0
 8011634:	d004      	beq.n	8011640 <USB_EPStartXfer+0xa6a>
 8011636:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 801163a:	3301      	adds	r3, #1
 801163c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8011640:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8011644:	b29b      	uxth	r3, r3
 8011646:	029b      	lsls	r3, r3, #10
 8011648:	b29a      	uxth	r2, r3
 801164a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801164c:	801a      	strh	r2, [r3, #0]
 801164e:	e041      	b.n	80116d4 <USB_EPStartXfer+0xafe>
 8011650:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011654:	095b      	lsrs	r3, r3, #5
 8011656:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 801165a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801165e:	f003 031f 	and.w	r3, r3, #31
 8011662:	2b00      	cmp	r3, #0
 8011664:	d104      	bne.n	8011670 <USB_EPStartXfer+0xa9a>
 8011666:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 801166a:	3b01      	subs	r3, #1
 801166c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8011670:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8011674:	b29b      	uxth	r3, r3
 8011676:	029b      	lsls	r3, r3, #10
 8011678:	b29b      	uxth	r3, r3
 801167a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801167e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011682:	b29a      	uxth	r2, r3
 8011684:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011686:	801a      	strh	r2, [r3, #0]
 8011688:	e024      	b.n	80116d4 <USB_EPStartXfer+0xafe>
 801168a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801168e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011692:	681b      	ldr	r3, [r3, #0]
 8011694:	785b      	ldrb	r3, [r3, #1]
 8011696:	2b01      	cmp	r3, #1
 8011698:	d11c      	bne.n	80116d4 <USB_EPStartXfer+0xafe>
 801169a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801169e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80116a2:	681b      	ldr	r3, [r3, #0]
 80116a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80116a8:	b29b      	uxth	r3, r3
 80116aa:	461a      	mov	r2, r3
 80116ac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80116ae:	4413      	add	r3, r2
 80116b0:	673b      	str	r3, [r7, #112]	; 0x70
 80116b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80116b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80116ba:	681b      	ldr	r3, [r3, #0]
 80116bc:	781b      	ldrb	r3, [r3, #0]
 80116be:	011a      	lsls	r2, r3, #4
 80116c0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80116c2:	4413      	add	r3, r2
 80116c4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80116c8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80116ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80116ce:	b29a      	uxth	r2, r3
 80116d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80116d2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80116d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80116d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80116dc:	681b      	ldr	r3, [r3, #0]
 80116de:	895b      	ldrh	r3, [r3, #10]
 80116e0:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80116e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80116e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80116ec:	681b      	ldr	r3, [r3, #0]
 80116ee:	6959      	ldr	r1, [r3, #20]
 80116f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80116f4:	b29b      	uxth	r3, r3
 80116f6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80116fa:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80116fe:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8011702:	6800      	ldr	r0, [r0, #0]
 8011704:	f000 fecb 	bl	801249e <USB_WritePMA>
 8011708:	e0c0      	b.n	801188c <USB_EPStartXfer+0xcb6>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801170a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801170e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011712:	681b      	ldr	r3, [r3, #0]
 8011714:	785b      	ldrb	r3, [r3, #1]
 8011716:	2b00      	cmp	r3, #0
 8011718:	d16d      	bne.n	80117f6 <USB_EPStartXfer+0xc20>
 801171a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801171e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011722:	681b      	ldr	r3, [r3, #0]
 8011724:	67fb      	str	r3, [r7, #124]	; 0x7c
 8011726:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801172a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801172e:	681b      	ldr	r3, [r3, #0]
 8011730:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011734:	b29b      	uxth	r3, r3
 8011736:	461a      	mov	r2, r3
 8011738:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801173a:	4413      	add	r3, r2
 801173c:	67fb      	str	r3, [r7, #124]	; 0x7c
 801173e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011742:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011746:	681b      	ldr	r3, [r3, #0]
 8011748:	781b      	ldrb	r3, [r3, #0]
 801174a:	011a      	lsls	r2, r3, #4
 801174c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801174e:	4413      	add	r3, r2
 8011750:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8011754:	67bb      	str	r3, [r7, #120]	; 0x78
 8011756:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801175a:	2b00      	cmp	r3, #0
 801175c:	d112      	bne.n	8011784 <USB_EPStartXfer+0xbae>
 801175e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011760:	881b      	ldrh	r3, [r3, #0]
 8011762:	b29b      	uxth	r3, r3
 8011764:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8011768:	b29a      	uxth	r2, r3
 801176a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801176c:	801a      	strh	r2, [r3, #0]
 801176e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011770:	881b      	ldrh	r3, [r3, #0]
 8011772:	b29b      	uxth	r3, r3
 8011774:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011778:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801177c:	b29a      	uxth	r2, r3
 801177e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011780:	801a      	strh	r2, [r3, #0]
 8011782:	e069      	b.n	8011858 <USB_EPStartXfer+0xc82>
 8011784:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011788:	2b3e      	cmp	r3, #62	; 0x3e
 801178a:	d817      	bhi.n	80117bc <USB_EPStartXfer+0xbe6>
 801178c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011790:	085b      	lsrs	r3, r3, #1
 8011792:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8011796:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801179a:	f003 0301 	and.w	r3, r3, #1
 801179e:	2b00      	cmp	r3, #0
 80117a0:	d004      	beq.n	80117ac <USB_EPStartXfer+0xbd6>
 80117a2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80117a6:	3301      	adds	r3, #1
 80117a8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80117ac:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80117b0:	b29b      	uxth	r3, r3
 80117b2:	029b      	lsls	r3, r3, #10
 80117b4:	b29a      	uxth	r2, r3
 80117b6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80117b8:	801a      	strh	r2, [r3, #0]
 80117ba:	e04d      	b.n	8011858 <USB_EPStartXfer+0xc82>
 80117bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80117c0:	095b      	lsrs	r3, r3, #5
 80117c2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80117c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80117ca:	f003 031f 	and.w	r3, r3, #31
 80117ce:	2b00      	cmp	r3, #0
 80117d0:	d104      	bne.n	80117dc <USB_EPStartXfer+0xc06>
 80117d2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80117d6:	3b01      	subs	r3, #1
 80117d8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80117dc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80117e0:	b29b      	uxth	r3, r3
 80117e2:	029b      	lsls	r3, r3, #10
 80117e4:	b29b      	uxth	r3, r3
 80117e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80117ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80117ee:	b29a      	uxth	r2, r3
 80117f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80117f2:	801a      	strh	r2, [r3, #0]
 80117f4:	e030      	b.n	8011858 <USB_EPStartXfer+0xc82>
 80117f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80117fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80117fe:	681b      	ldr	r3, [r3, #0]
 8011800:	785b      	ldrb	r3, [r3, #1]
 8011802:	2b01      	cmp	r3, #1
 8011804:	d128      	bne.n	8011858 <USB_EPStartXfer+0xc82>
 8011806:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801180a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801180e:	681b      	ldr	r3, [r3, #0]
 8011810:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8011814:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011818:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801181c:	681b      	ldr	r3, [r3, #0]
 801181e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011822:	b29b      	uxth	r3, r3
 8011824:	461a      	mov	r2, r3
 8011826:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801182a:	4413      	add	r3, r2
 801182c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8011830:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011834:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	781b      	ldrb	r3, [r3, #0]
 801183c:	011a      	lsls	r2, r3, #4
 801183e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8011842:	4413      	add	r3, r2
 8011844:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8011848:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 801184c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011850:	b29a      	uxth	r2, r3
 8011852:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011856:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8011858:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801185c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011860:	681b      	ldr	r3, [r3, #0]
 8011862:	891b      	ldrh	r3, [r3, #8]
 8011864:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011868:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801186c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011870:	681b      	ldr	r3, [r3, #0]
 8011872:	6959      	ldr	r1, [r3, #20]
 8011874:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011878:	b29b      	uxth	r3, r3
 801187a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 801187e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8011882:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8011886:	6800      	ldr	r0, [r0, #0]
 8011888:	f000 fe09 	bl	801249e <USB_WritePMA>
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 801188c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011890:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011894:	681a      	ldr	r2, [r3, #0]
 8011896:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801189a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801189e:	681b      	ldr	r3, [r3, #0]
 80118a0:	781b      	ldrb	r3, [r3, #0]
 80118a2:	009b      	lsls	r3, r3, #2
 80118a4:	4413      	add	r3, r2
 80118a6:	881b      	ldrh	r3, [r3, #0]
 80118a8:	b29b      	uxth	r3, r3
 80118aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80118ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80118b2:	817b      	strh	r3, [r7, #10]
 80118b4:	897b      	ldrh	r3, [r7, #10]
 80118b6:	f083 0310 	eor.w	r3, r3, #16
 80118ba:	817b      	strh	r3, [r7, #10]
 80118bc:	897b      	ldrh	r3, [r7, #10]
 80118be:	f083 0320 	eor.w	r3, r3, #32
 80118c2:	817b      	strh	r3, [r7, #10]
 80118c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80118c8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80118cc:	681a      	ldr	r2, [r3, #0]
 80118ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80118d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	781b      	ldrb	r3, [r3, #0]
 80118da:	009b      	lsls	r3, r3, #2
 80118dc:	441a      	add	r2, r3
 80118de:	897b      	ldrh	r3, [r7, #10]
 80118e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80118e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80118e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80118ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80118f0:	b29b      	uxth	r3, r3
 80118f2:	8013      	strh	r3, [r2, #0]
 80118f4:	f000 bc9f 	b.w	8012236 <USB_EPStartXfer+0x1660>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80118f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80118fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011900:	681b      	ldr	r3, [r3, #0]
 8011902:	7b1b      	ldrb	r3, [r3, #12]
 8011904:	2b00      	cmp	r3, #0
 8011906:	f040 80ae 	bne.w	8011a66 <USB_EPStartXfer+0xe90>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 801190a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801190e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011912:	681b      	ldr	r3, [r3, #0]
 8011914:	699a      	ldr	r2, [r3, #24]
 8011916:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801191a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801191e:	681b      	ldr	r3, [r3, #0]
 8011920:	691b      	ldr	r3, [r3, #16]
 8011922:	429a      	cmp	r2, r3
 8011924:	d917      	bls.n	8011956 <USB_EPStartXfer+0xd80>
      {
        len = ep->maxpacket;
 8011926:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801192a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801192e:	681b      	ldr	r3, [r3, #0]
 8011930:	691b      	ldr	r3, [r3, #16]
 8011932:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 8011936:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801193a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801193e:	681b      	ldr	r3, [r3, #0]
 8011940:	699a      	ldr	r2, [r3, #24]
 8011942:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011946:	1ad2      	subs	r2, r2, r3
 8011948:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801194c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011950:	681b      	ldr	r3, [r3, #0]
 8011952:	619a      	str	r2, [r3, #24]
 8011954:	e00e      	b.n	8011974 <USB_EPStartXfer+0xd9e>
      }
      else
      {
        len = ep->xfer_len;
 8011956:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801195a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801195e:	681b      	ldr	r3, [r3, #0]
 8011960:	699b      	ldr	r3, [r3, #24]
 8011962:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 8011966:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801196a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801196e:	681b      	ldr	r3, [r3, #0]
 8011970:	2200      	movs	r2, #0
 8011972:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8011974:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011978:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801197c:	681b      	ldr	r3, [r3, #0]
 801197e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8011982:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011986:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801198a:	681b      	ldr	r3, [r3, #0]
 801198c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011990:	b29b      	uxth	r3, r3
 8011992:	461a      	mov	r2, r3
 8011994:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8011998:	4413      	add	r3, r2
 801199a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 801199e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80119a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80119a6:	681b      	ldr	r3, [r3, #0]
 80119a8:	781b      	ldrb	r3, [r3, #0]
 80119aa:	011a      	lsls	r2, r3, #4
 80119ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80119b0:	4413      	add	r3, r2
 80119b2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80119b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80119ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80119be:	2b00      	cmp	r3, #0
 80119c0:	d116      	bne.n	80119f0 <USB_EPStartXfer+0xe1a>
 80119c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80119c6:	881b      	ldrh	r3, [r3, #0]
 80119c8:	b29b      	uxth	r3, r3
 80119ca:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80119ce:	b29a      	uxth	r2, r3
 80119d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80119d4:	801a      	strh	r2, [r3, #0]
 80119d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80119da:	881b      	ldrh	r3, [r3, #0]
 80119dc:	b29b      	uxth	r3, r3
 80119de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80119e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80119e6:	b29a      	uxth	r2, r3
 80119e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80119ec:	801a      	strh	r2, [r3, #0]
 80119ee:	e3e8      	b.n	80121c2 <USB_EPStartXfer+0x15ec>
 80119f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80119f4:	2b3e      	cmp	r3, #62	; 0x3e
 80119f6:	d818      	bhi.n	8011a2a <USB_EPStartXfer+0xe54>
 80119f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80119fc:	085b      	lsrs	r3, r3, #1
 80119fe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8011a02:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011a06:	f003 0301 	and.w	r3, r3, #1
 8011a0a:	2b00      	cmp	r3, #0
 8011a0c:	d004      	beq.n	8011a18 <USB_EPStartXfer+0xe42>
 8011a0e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8011a12:	3301      	adds	r3, #1
 8011a14:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8011a18:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8011a1c:	b29b      	uxth	r3, r3
 8011a1e:	029b      	lsls	r3, r3, #10
 8011a20:	b29a      	uxth	r2, r3
 8011a22:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011a26:	801a      	strh	r2, [r3, #0]
 8011a28:	e3cb      	b.n	80121c2 <USB_EPStartXfer+0x15ec>
 8011a2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011a2e:	095b      	lsrs	r3, r3, #5
 8011a30:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8011a34:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011a38:	f003 031f 	and.w	r3, r3, #31
 8011a3c:	2b00      	cmp	r3, #0
 8011a3e:	d104      	bne.n	8011a4a <USB_EPStartXfer+0xe74>
 8011a40:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8011a44:	3b01      	subs	r3, #1
 8011a46:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8011a4a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8011a4e:	b29b      	uxth	r3, r3
 8011a50:	029b      	lsls	r3, r3, #10
 8011a52:	b29b      	uxth	r3, r3
 8011a54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011a58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011a5c:	b29a      	uxth	r2, r3
 8011a5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011a62:	801a      	strh	r2, [r3, #0]
 8011a64:	e3ad      	b.n	80121c2 <USB_EPStartXfer+0x15ec>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8011a66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011a6a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011a6e:	681b      	ldr	r3, [r3, #0]
 8011a70:	78db      	ldrb	r3, [r3, #3]
 8011a72:	2b02      	cmp	r3, #2
 8011a74:	f040 8200 	bne.w	8011e78 <USB_EPStartXfer+0x12a2>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8011a78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011a7c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	785b      	ldrb	r3, [r3, #1]
 8011a84:	2b00      	cmp	r3, #0
 8011a86:	f040 8091 	bne.w	8011bac <USB_EPStartXfer+0xfd6>
 8011a8a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011a8e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011a92:	681b      	ldr	r3, [r3, #0]
 8011a94:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8011a98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011a9c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011aa0:	681b      	ldr	r3, [r3, #0]
 8011aa2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011aa6:	b29b      	uxth	r3, r3
 8011aa8:	461a      	mov	r2, r3
 8011aaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8011aae:	4413      	add	r3, r2
 8011ab0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8011ab4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ab8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011abc:	681b      	ldr	r3, [r3, #0]
 8011abe:	781b      	ldrb	r3, [r3, #0]
 8011ac0:	011a      	lsls	r2, r3, #4
 8011ac2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8011ac6:	4413      	add	r3, r2
 8011ac8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8011acc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8011ad0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ad4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011ad8:	681b      	ldr	r3, [r3, #0]
 8011ada:	691b      	ldr	r3, [r3, #16]
 8011adc:	2b00      	cmp	r3, #0
 8011ade:	d116      	bne.n	8011b0e <USB_EPStartXfer+0xf38>
 8011ae0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8011ae4:	881b      	ldrh	r3, [r3, #0]
 8011ae6:	b29b      	uxth	r3, r3
 8011ae8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8011aec:	b29a      	uxth	r2, r3
 8011aee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8011af2:	801a      	strh	r2, [r3, #0]
 8011af4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8011af8:	881b      	ldrh	r3, [r3, #0]
 8011afa:	b29b      	uxth	r3, r3
 8011afc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011b00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011b04:	b29a      	uxth	r2, r3
 8011b06:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8011b0a:	801a      	strh	r2, [r3, #0]
 8011b0c:	e083      	b.n	8011c16 <USB_EPStartXfer+0x1040>
 8011b0e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011b12:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011b16:	681b      	ldr	r3, [r3, #0]
 8011b18:	691b      	ldr	r3, [r3, #16]
 8011b1a:	2b3e      	cmp	r3, #62	; 0x3e
 8011b1c:	d820      	bhi.n	8011b60 <USB_EPStartXfer+0xf8a>
 8011b1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011b22:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	691b      	ldr	r3, [r3, #16]
 8011b2a:	085b      	lsrs	r3, r3, #1
 8011b2c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8011b30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011b34:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011b38:	681b      	ldr	r3, [r3, #0]
 8011b3a:	691b      	ldr	r3, [r3, #16]
 8011b3c:	f003 0301 	and.w	r3, r3, #1
 8011b40:	2b00      	cmp	r3, #0
 8011b42:	d004      	beq.n	8011b4e <USB_EPStartXfer+0xf78>
 8011b44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8011b48:	3301      	adds	r3, #1
 8011b4a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8011b4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8011b52:	b29b      	uxth	r3, r3
 8011b54:	029b      	lsls	r3, r3, #10
 8011b56:	b29a      	uxth	r2, r3
 8011b58:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8011b5c:	801a      	strh	r2, [r3, #0]
 8011b5e:	e05a      	b.n	8011c16 <USB_EPStartXfer+0x1040>
 8011b60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011b64:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011b68:	681b      	ldr	r3, [r3, #0]
 8011b6a:	691b      	ldr	r3, [r3, #16]
 8011b6c:	095b      	lsrs	r3, r3, #5
 8011b6e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8011b72:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011b76:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	691b      	ldr	r3, [r3, #16]
 8011b7e:	f003 031f 	and.w	r3, r3, #31
 8011b82:	2b00      	cmp	r3, #0
 8011b84:	d104      	bne.n	8011b90 <USB_EPStartXfer+0xfba>
 8011b86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8011b8a:	3b01      	subs	r3, #1
 8011b8c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8011b90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8011b94:	b29b      	uxth	r3, r3
 8011b96:	029b      	lsls	r3, r3, #10
 8011b98:	b29b      	uxth	r3, r3
 8011b9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011b9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011ba2:	b29a      	uxth	r2, r3
 8011ba4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8011ba8:	801a      	strh	r2, [r3, #0]
 8011baa:	e034      	b.n	8011c16 <USB_EPStartXfer+0x1040>
 8011bac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011bb0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011bb4:	681b      	ldr	r3, [r3, #0]
 8011bb6:	785b      	ldrb	r3, [r3, #1]
 8011bb8:	2b01      	cmp	r3, #1
 8011bba:	d12c      	bne.n	8011c16 <USB_EPStartXfer+0x1040>
 8011bbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011bc0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011bc4:	681b      	ldr	r3, [r3, #0]
 8011bc6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8011bca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011bce:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011bd2:	681b      	ldr	r3, [r3, #0]
 8011bd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011bd8:	b29b      	uxth	r3, r3
 8011bda:	461a      	mov	r2, r3
 8011bdc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8011be0:	4413      	add	r3, r2
 8011be2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8011be6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011bea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011bee:	681b      	ldr	r3, [r3, #0]
 8011bf0:	781b      	ldrb	r3, [r3, #0]
 8011bf2:	011a      	lsls	r2, r3, #4
 8011bf4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8011bf8:	4413      	add	r3, r2
 8011bfa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8011bfe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8011c02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c06:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011c0a:	681b      	ldr	r3, [r3, #0]
 8011c0c:	691b      	ldr	r3, [r3, #16]
 8011c0e:	b29a      	uxth	r2, r3
 8011c10:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8011c14:	801a      	strh	r2, [r3, #0]
 8011c16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c1a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011c1e:	681b      	ldr	r3, [r3, #0]
 8011c20:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8011c24:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c28:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011c2c:	681b      	ldr	r3, [r3, #0]
 8011c2e:	785b      	ldrb	r3, [r3, #1]
 8011c30:	2b00      	cmp	r3, #0
 8011c32:	f040 8091 	bne.w	8011d58 <USB_EPStartXfer+0x1182>
 8011c36:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c3a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011c3e:	681b      	ldr	r3, [r3, #0]
 8011c40:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8011c44:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c48:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011c4c:	681b      	ldr	r3, [r3, #0]
 8011c4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011c52:	b29b      	uxth	r3, r3
 8011c54:	461a      	mov	r2, r3
 8011c56:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8011c5a:	4413      	add	r3, r2
 8011c5c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8011c60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c64:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011c68:	681b      	ldr	r3, [r3, #0]
 8011c6a:	781b      	ldrb	r3, [r3, #0]
 8011c6c:	011a      	lsls	r2, r3, #4
 8011c6e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8011c72:	4413      	add	r3, r2
 8011c74:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8011c78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8011c7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011c80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011c84:	681b      	ldr	r3, [r3, #0]
 8011c86:	691b      	ldr	r3, [r3, #16]
 8011c88:	2b00      	cmp	r3, #0
 8011c8a:	d116      	bne.n	8011cba <USB_EPStartXfer+0x10e4>
 8011c8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011c90:	881b      	ldrh	r3, [r3, #0]
 8011c92:	b29b      	uxth	r3, r3
 8011c94:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8011c98:	b29a      	uxth	r2, r3
 8011c9a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011c9e:	801a      	strh	r2, [r3, #0]
 8011ca0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011ca4:	881b      	ldrh	r3, [r3, #0]
 8011ca6:	b29b      	uxth	r3, r3
 8011ca8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011cac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011cb0:	b29a      	uxth	r2, r3
 8011cb2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011cb6:	801a      	strh	r2, [r3, #0]
 8011cb8:	e07c      	b.n	8011db4 <USB_EPStartXfer+0x11de>
 8011cba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011cbe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011cc2:	681b      	ldr	r3, [r3, #0]
 8011cc4:	691b      	ldr	r3, [r3, #16]
 8011cc6:	2b3e      	cmp	r3, #62	; 0x3e
 8011cc8:	d820      	bhi.n	8011d0c <USB_EPStartXfer+0x1136>
 8011cca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011cce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011cd2:	681b      	ldr	r3, [r3, #0]
 8011cd4:	691b      	ldr	r3, [r3, #16]
 8011cd6:	085b      	lsrs	r3, r3, #1
 8011cd8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8011cdc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ce0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011ce4:	681b      	ldr	r3, [r3, #0]
 8011ce6:	691b      	ldr	r3, [r3, #16]
 8011ce8:	f003 0301 	and.w	r3, r3, #1
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	d004      	beq.n	8011cfa <USB_EPStartXfer+0x1124>
 8011cf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8011cf4:	3301      	adds	r3, #1
 8011cf6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8011cfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8011cfe:	b29b      	uxth	r3, r3
 8011d00:	029b      	lsls	r3, r3, #10
 8011d02:	b29a      	uxth	r2, r3
 8011d04:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011d08:	801a      	strh	r2, [r3, #0]
 8011d0a:	e053      	b.n	8011db4 <USB_EPStartXfer+0x11de>
 8011d0c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d10:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011d14:	681b      	ldr	r3, [r3, #0]
 8011d16:	691b      	ldr	r3, [r3, #16]
 8011d18:	095b      	lsrs	r3, r3, #5
 8011d1a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8011d1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d22:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011d26:	681b      	ldr	r3, [r3, #0]
 8011d28:	691b      	ldr	r3, [r3, #16]
 8011d2a:	f003 031f 	and.w	r3, r3, #31
 8011d2e:	2b00      	cmp	r3, #0
 8011d30:	d104      	bne.n	8011d3c <USB_EPStartXfer+0x1166>
 8011d32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8011d36:	3b01      	subs	r3, #1
 8011d38:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8011d3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8011d40:	b29b      	uxth	r3, r3
 8011d42:	029b      	lsls	r3, r3, #10
 8011d44:	b29b      	uxth	r3, r3
 8011d46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011d4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011d4e:	b29a      	uxth	r2, r3
 8011d50:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8011d54:	801a      	strh	r2, [r3, #0]
 8011d56:	e02d      	b.n	8011db4 <USB_EPStartXfer+0x11de>
 8011d58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d5c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011d60:	681b      	ldr	r3, [r3, #0]
 8011d62:	785b      	ldrb	r3, [r3, #1]
 8011d64:	2b01      	cmp	r3, #1
 8011d66:	d125      	bne.n	8011db4 <USB_EPStartXfer+0x11de>
 8011d68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d6c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011d70:	681b      	ldr	r3, [r3, #0]
 8011d72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011d76:	b29b      	uxth	r3, r3
 8011d78:	461a      	mov	r2, r3
 8011d7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011d7e:	4413      	add	r3, r2
 8011d80:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8011d84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011d88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011d8c:	681b      	ldr	r3, [r3, #0]
 8011d8e:	781b      	ldrb	r3, [r3, #0]
 8011d90:	011a      	lsls	r2, r3, #4
 8011d92:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8011d96:	4413      	add	r3, r2
 8011d98:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8011d9c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8011da0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011da4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011da8:	681b      	ldr	r3, [r3, #0]
 8011daa:	691b      	ldr	r3, [r3, #16]
 8011dac:	b29a      	uxth	r2, r3
 8011dae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8011db2:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8011db4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011db8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011dbc:	681b      	ldr	r3, [r3, #0]
 8011dbe:	69db      	ldr	r3, [r3, #28]
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	f000 81fe 	beq.w	80121c2 <USB_EPStartXfer+0x15ec>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8011dc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011dca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011dce:	681a      	ldr	r2, [r3, #0]
 8011dd0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011dd4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	781b      	ldrb	r3, [r3, #0]
 8011ddc:	009b      	lsls	r3, r3, #2
 8011dde:	4413      	add	r3, r2
 8011de0:	881b      	ldrh	r3, [r3, #0]
 8011de2:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8011de6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8011dea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d005      	beq.n	8011dfe <USB_EPStartXfer+0x1228>
 8011df2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8011df6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011dfa:	2b00      	cmp	r3, #0
 8011dfc:	d10d      	bne.n	8011e1a <USB_EPStartXfer+0x1244>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8011dfe:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8011e02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8011e06:	2b00      	cmp	r3, #0
 8011e08:	f040 81db 	bne.w	80121c2 <USB_EPStartXfer+0x15ec>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8011e0c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8011e10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	f040 81d4 	bne.w	80121c2 <USB_EPStartXfer+0x15ec>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8011e1a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e1e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011e22:	681a      	ldr	r2, [r3, #0]
 8011e24:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e28:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011e2c:	681b      	ldr	r3, [r3, #0]
 8011e2e:	781b      	ldrb	r3, [r3, #0]
 8011e30:	009b      	lsls	r3, r3, #2
 8011e32:	4413      	add	r3, r2
 8011e34:	881b      	ldrh	r3, [r3, #0]
 8011e36:	b29b      	uxth	r3, r3
 8011e38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011e3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011e40:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8011e44:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e48:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011e4c:	681a      	ldr	r2, [r3, #0]
 8011e4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e52:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011e56:	681b      	ldr	r3, [r3, #0]
 8011e58:	781b      	ldrb	r3, [r3, #0]
 8011e5a:	009b      	lsls	r3, r3, #2
 8011e5c:	441a      	add	r2, r3
 8011e5e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8011e62:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011e66:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011e6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011e6e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8011e72:	b29b      	uxth	r3, r3
 8011e74:	8013      	strh	r3, [r2, #0]
 8011e76:	e1a4      	b.n	80121c2 <USB_EPStartXfer+0x15ec>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8011e78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e7c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011e80:	681b      	ldr	r3, [r3, #0]
 8011e82:	78db      	ldrb	r3, [r3, #3]
 8011e84:	2b01      	cmp	r3, #1
 8011e86:	f040 819a 	bne.w	80121be <USB_EPStartXfer+0x15e8>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8011e8a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e8e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011e92:	681b      	ldr	r3, [r3, #0]
 8011e94:	699a      	ldr	r2, [r3, #24]
 8011e96:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011e9a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011e9e:	681b      	ldr	r3, [r3, #0]
 8011ea0:	691b      	ldr	r3, [r3, #16]
 8011ea2:	429a      	cmp	r2, r3
 8011ea4:	d917      	bls.n	8011ed6 <USB_EPStartXfer+0x1300>
        {
          len = ep->maxpacket;
 8011ea6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011eaa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011eae:	681b      	ldr	r3, [r3, #0]
 8011eb0:	691b      	ldr	r3, [r3, #16]
 8011eb2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 8011eb6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011eba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011ebe:	681b      	ldr	r3, [r3, #0]
 8011ec0:	699a      	ldr	r2, [r3, #24]
 8011ec2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011ec6:	1ad2      	subs	r2, r2, r3
 8011ec8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ecc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011ed0:	681b      	ldr	r3, [r3, #0]
 8011ed2:	619a      	str	r2, [r3, #24]
 8011ed4:	e00e      	b.n	8011ef4 <USB_EPStartXfer+0x131e>
        }
        else
        {
          len = ep->xfer_len;
 8011ed6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011eda:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011ede:	681b      	ldr	r3, [r3, #0]
 8011ee0:	699b      	ldr	r3, [r3, #24]
 8011ee2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 8011ee6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011eea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011eee:	681b      	ldr	r3, [r3, #0]
 8011ef0:	2200      	movs	r2, #0
 8011ef2:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8011ef4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ef8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011efc:	681b      	ldr	r3, [r3, #0]
 8011efe:	785b      	ldrb	r3, [r3, #1]
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	d178      	bne.n	8011ff6 <USB_EPStartXfer+0x1420>
 8011f04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f08:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011f0c:	681b      	ldr	r3, [r3, #0]
 8011f0e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8011f12:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f16:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8011f1a:	681b      	ldr	r3, [r3, #0]
 8011f1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011f20:	b29b      	uxth	r3, r3
 8011f22:	461a      	mov	r2, r3
 8011f24:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8011f28:	4413      	add	r3, r2
 8011f2a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8011f2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011f32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011f36:	681b      	ldr	r3, [r3, #0]
 8011f38:	781b      	ldrb	r3, [r3, #0]
 8011f3a:	011a      	lsls	r2, r3, #4
 8011f3c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8011f40:	4413      	add	r3, r2
 8011f42:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8011f46:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8011f4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	d116      	bne.n	8011f80 <USB_EPStartXfer+0x13aa>
 8011f52:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8011f56:	881b      	ldrh	r3, [r3, #0]
 8011f58:	b29b      	uxth	r3, r3
 8011f5a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8011f5e:	b29a      	uxth	r2, r3
 8011f60:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8011f64:	801a      	strh	r2, [r3, #0]
 8011f66:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8011f6a:	881b      	ldrh	r3, [r3, #0]
 8011f6c:	b29b      	uxth	r3, r3
 8011f6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011f72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011f76:	b29a      	uxth	r2, r3
 8011f78:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8011f7c:	801a      	strh	r2, [r3, #0]
 8011f7e:	e06b      	b.n	8012058 <USB_EPStartXfer+0x1482>
 8011f80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011f84:	2b3e      	cmp	r3, #62	; 0x3e
 8011f86:	d818      	bhi.n	8011fba <USB_EPStartXfer+0x13e4>
 8011f88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011f8c:	085b      	lsrs	r3, r3, #1
 8011f8e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8011f92:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011f96:	f003 0301 	and.w	r3, r3, #1
 8011f9a:	2b00      	cmp	r3, #0
 8011f9c:	d004      	beq.n	8011fa8 <USB_EPStartXfer+0x13d2>
 8011f9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8011fa2:	3301      	adds	r3, #1
 8011fa4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8011fa8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8011fac:	b29b      	uxth	r3, r3
 8011fae:	029b      	lsls	r3, r3, #10
 8011fb0:	b29a      	uxth	r2, r3
 8011fb2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8011fb6:	801a      	strh	r2, [r3, #0]
 8011fb8:	e04e      	b.n	8012058 <USB_EPStartXfer+0x1482>
 8011fba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011fbe:	095b      	lsrs	r3, r3, #5
 8011fc0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8011fc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8011fc8:	f003 031f 	and.w	r3, r3, #31
 8011fcc:	2b00      	cmp	r3, #0
 8011fce:	d104      	bne.n	8011fda <USB_EPStartXfer+0x1404>
 8011fd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8011fd4:	3b01      	subs	r3, #1
 8011fd6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8011fda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8011fde:	b29b      	uxth	r3, r3
 8011fe0:	029b      	lsls	r3, r3, #10
 8011fe2:	b29b      	uxth	r3, r3
 8011fe4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011fe8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011fec:	b29a      	uxth	r2, r3
 8011fee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8011ff2:	801a      	strh	r2, [r3, #0]
 8011ff4:	e030      	b.n	8012058 <USB_EPStartXfer+0x1482>
 8011ff6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8011ffa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8011ffe:	681b      	ldr	r3, [r3, #0]
 8012000:	785b      	ldrb	r3, [r3, #1]
 8012002:	2b01      	cmp	r3, #1
 8012004:	d128      	bne.n	8012058 <USB_EPStartXfer+0x1482>
 8012006:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801200a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801200e:	681b      	ldr	r3, [r3, #0]
 8012010:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8012014:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012018:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801201c:	681b      	ldr	r3, [r3, #0]
 801201e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012022:	b29b      	uxth	r3, r3
 8012024:	461a      	mov	r2, r3
 8012026:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 801202a:	4413      	add	r3, r2
 801202c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8012030:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012034:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012038:	681b      	ldr	r3, [r3, #0]
 801203a:	781b      	ldrb	r3, [r3, #0]
 801203c:	011a      	lsls	r2, r3, #4
 801203e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8012042:	4413      	add	r3, r2
 8012044:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8012048:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 801204c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012050:	b29a      	uxth	r2, r3
 8012052:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8012056:	801a      	strh	r2, [r3, #0]
 8012058:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801205c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012060:	681b      	ldr	r3, [r3, #0]
 8012062:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8012066:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801206a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801206e:	681b      	ldr	r3, [r3, #0]
 8012070:	785b      	ldrb	r3, [r3, #1]
 8012072:	2b00      	cmp	r3, #0
 8012074:	d178      	bne.n	8012168 <USB_EPStartXfer+0x1592>
 8012076:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801207a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801207e:	681b      	ldr	r3, [r3, #0]
 8012080:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8012084:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012088:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801208c:	681b      	ldr	r3, [r3, #0]
 801208e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012092:	b29b      	uxth	r3, r3
 8012094:	461a      	mov	r2, r3
 8012096:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801209a:	4413      	add	r3, r2
 801209c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80120a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80120a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80120a8:	681b      	ldr	r3, [r3, #0]
 80120aa:	781b      	ldrb	r3, [r3, #0]
 80120ac:	011a      	lsls	r2, r3, #4
 80120ae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80120b2:	4413      	add	r3, r2
 80120b4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80120b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80120bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80120c0:	2b00      	cmp	r3, #0
 80120c2:	d116      	bne.n	80120f2 <USB_EPStartXfer+0x151c>
 80120c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80120c8:	881b      	ldrh	r3, [r3, #0]
 80120ca:	b29b      	uxth	r3, r3
 80120cc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80120d0:	b29a      	uxth	r2, r3
 80120d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80120d6:	801a      	strh	r2, [r3, #0]
 80120d8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80120dc:	881b      	ldrh	r3, [r3, #0]
 80120de:	b29b      	uxth	r3, r3
 80120e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80120e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80120e8:	b29a      	uxth	r2, r3
 80120ea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80120ee:	801a      	strh	r2, [r3, #0]
 80120f0:	e067      	b.n	80121c2 <USB_EPStartXfer+0x15ec>
 80120f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80120f6:	2b3e      	cmp	r3, #62	; 0x3e
 80120f8:	d818      	bhi.n	801212c <USB_EPStartXfer+0x1556>
 80120fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80120fe:	085b      	lsrs	r3, r3, #1
 8012100:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8012104:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012108:	f003 0301 	and.w	r3, r3, #1
 801210c:	2b00      	cmp	r3, #0
 801210e:	d004      	beq.n	801211a <USB_EPStartXfer+0x1544>
 8012110:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8012114:	3301      	adds	r3, #1
 8012116:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 801211a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 801211e:	b29b      	uxth	r3, r3
 8012120:	029b      	lsls	r3, r3, #10
 8012122:	b29a      	uxth	r2, r3
 8012124:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8012128:	801a      	strh	r2, [r3, #0]
 801212a:	e04a      	b.n	80121c2 <USB_EPStartXfer+0x15ec>
 801212c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8012130:	095b      	lsrs	r3, r3, #5
 8012132:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8012136:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801213a:	f003 031f 	and.w	r3, r3, #31
 801213e:	2b00      	cmp	r3, #0
 8012140:	d104      	bne.n	801214c <USB_EPStartXfer+0x1576>
 8012142:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8012146:	3b01      	subs	r3, #1
 8012148:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 801214c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8012150:	b29b      	uxth	r3, r3
 8012152:	029b      	lsls	r3, r3, #10
 8012154:	b29b      	uxth	r3, r3
 8012156:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801215a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801215e:	b29a      	uxth	r2, r3
 8012160:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8012164:	801a      	strh	r2, [r3, #0]
 8012166:	e02c      	b.n	80121c2 <USB_EPStartXfer+0x15ec>
 8012168:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801216c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012170:	681b      	ldr	r3, [r3, #0]
 8012172:	785b      	ldrb	r3, [r3, #1]
 8012174:	2b01      	cmp	r3, #1
 8012176:	d124      	bne.n	80121c2 <USB_EPStartXfer+0x15ec>
 8012178:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801217c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8012180:	681b      	ldr	r3, [r3, #0]
 8012182:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8012186:	b29b      	uxth	r3, r3
 8012188:	461a      	mov	r2, r3
 801218a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 801218e:	4413      	add	r3, r2
 8012190:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8012194:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012198:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801219c:	681b      	ldr	r3, [r3, #0]
 801219e:	781b      	ldrb	r3, [r3, #0]
 80121a0:	011a      	lsls	r2, r3, #4
 80121a2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80121a6:	4413      	add	r3, r2
 80121a8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80121ac:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80121b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80121b4:	b29a      	uxth	r2, r3
 80121b6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80121ba:	801a      	strh	r2, [r3, #0]
 80121bc:	e001      	b.n	80121c2 <USB_EPStartXfer+0x15ec>
      }
      else
      {
        return HAL_ERROR;
 80121be:	2301      	movs	r3, #1
 80121c0:	e03a      	b.n	8012238 <USB_EPStartXfer+0x1662>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80121c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80121c6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80121ca:	681a      	ldr	r2, [r3, #0]
 80121cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80121d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80121d4:	681b      	ldr	r3, [r3, #0]
 80121d6:	781b      	ldrb	r3, [r3, #0]
 80121d8:	009b      	lsls	r3, r3, #2
 80121da:	4413      	add	r3, r2
 80121dc:	881b      	ldrh	r3, [r3, #0]
 80121de:	b29b      	uxth	r3, r3
 80121e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80121e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80121e8:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80121ec:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80121f0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80121f4:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80121f8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80121fc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8012200:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8012204:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012208:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801220c:	681a      	ldr	r2, [r3, #0]
 801220e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012212:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8012216:	681b      	ldr	r3, [r3, #0]
 8012218:	781b      	ldrb	r3, [r3, #0]
 801221a:	009b      	lsls	r3, r3, #2
 801221c:	441a      	add	r2, r3
 801221e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8012222:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8012226:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801222a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801222e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012232:	b29b      	uxth	r3, r3
 8012234:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012236:	2300      	movs	r3, #0
}
 8012238:	4618      	mov	r0, r3
 801223a:	f507 7784 	add.w	r7, r7, #264	; 0x108
 801223e:	46bd      	mov	sp, r7
 8012240:	bd80      	pop	{r7, pc}

08012242 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8012242:	b480      	push	{r7}
 8012244:	b085      	sub	sp, #20
 8012246:	af00      	add	r7, sp, #0
 8012248:	6078      	str	r0, [r7, #4]
 801224a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 801224c:	683b      	ldr	r3, [r7, #0]
 801224e:	785b      	ldrb	r3, [r3, #1]
 8012250:	2b00      	cmp	r3, #0
 8012252:	d020      	beq.n	8012296 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8012254:	687a      	ldr	r2, [r7, #4]
 8012256:	683b      	ldr	r3, [r7, #0]
 8012258:	781b      	ldrb	r3, [r3, #0]
 801225a:	009b      	lsls	r3, r3, #2
 801225c:	4413      	add	r3, r2
 801225e:	881b      	ldrh	r3, [r3, #0]
 8012260:	b29b      	uxth	r3, r3
 8012262:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8012266:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801226a:	81bb      	strh	r3, [r7, #12]
 801226c:	89bb      	ldrh	r3, [r7, #12]
 801226e:	f083 0310 	eor.w	r3, r3, #16
 8012272:	81bb      	strh	r3, [r7, #12]
 8012274:	687a      	ldr	r2, [r7, #4]
 8012276:	683b      	ldr	r3, [r7, #0]
 8012278:	781b      	ldrb	r3, [r3, #0]
 801227a:	009b      	lsls	r3, r3, #2
 801227c:	441a      	add	r2, r3
 801227e:	89bb      	ldrh	r3, [r7, #12]
 8012280:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8012284:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8012288:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801228c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012290:	b29b      	uxth	r3, r3
 8012292:	8013      	strh	r3, [r2, #0]
 8012294:	e01f      	b.n	80122d6 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8012296:	687a      	ldr	r2, [r7, #4]
 8012298:	683b      	ldr	r3, [r7, #0]
 801229a:	781b      	ldrb	r3, [r3, #0]
 801229c:	009b      	lsls	r3, r3, #2
 801229e:	4413      	add	r3, r2
 80122a0:	881b      	ldrh	r3, [r3, #0]
 80122a2:	b29b      	uxth	r3, r3
 80122a4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80122a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80122ac:	81fb      	strh	r3, [r7, #14]
 80122ae:	89fb      	ldrh	r3, [r7, #14]
 80122b0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80122b4:	81fb      	strh	r3, [r7, #14]
 80122b6:	687a      	ldr	r2, [r7, #4]
 80122b8:	683b      	ldr	r3, [r7, #0]
 80122ba:	781b      	ldrb	r3, [r3, #0]
 80122bc:	009b      	lsls	r3, r3, #2
 80122be:	441a      	add	r2, r3
 80122c0:	89fb      	ldrh	r3, [r7, #14]
 80122c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80122c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80122ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80122ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80122d2:	b29b      	uxth	r3, r3
 80122d4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80122d6:	2300      	movs	r3, #0
}
 80122d8:	4618      	mov	r0, r3
 80122da:	3714      	adds	r7, #20
 80122dc:	46bd      	mov	sp, r7
 80122de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122e2:	4770      	bx	lr

080122e4 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80122e4:	b480      	push	{r7}
 80122e6:	b087      	sub	sp, #28
 80122e8:	af00      	add	r7, sp, #0
 80122ea:	6078      	str	r0, [r7, #4]
 80122ec:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80122ee:	683b      	ldr	r3, [r7, #0]
 80122f0:	7b1b      	ldrb	r3, [r3, #12]
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	f040 809d 	bne.w	8012432 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80122f8:	683b      	ldr	r3, [r7, #0]
 80122fa:	785b      	ldrb	r3, [r3, #1]
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	d04c      	beq.n	801239a <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8012300:	687a      	ldr	r2, [r7, #4]
 8012302:	683b      	ldr	r3, [r7, #0]
 8012304:	781b      	ldrb	r3, [r3, #0]
 8012306:	009b      	lsls	r3, r3, #2
 8012308:	4413      	add	r3, r2
 801230a:	881b      	ldrh	r3, [r3, #0]
 801230c:	823b      	strh	r3, [r7, #16]
 801230e:	8a3b      	ldrh	r3, [r7, #16]
 8012310:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012314:	2b00      	cmp	r3, #0
 8012316:	d01b      	beq.n	8012350 <USB_EPClearStall+0x6c>
 8012318:	687a      	ldr	r2, [r7, #4]
 801231a:	683b      	ldr	r3, [r7, #0]
 801231c:	781b      	ldrb	r3, [r3, #0]
 801231e:	009b      	lsls	r3, r3, #2
 8012320:	4413      	add	r3, r2
 8012322:	881b      	ldrh	r3, [r3, #0]
 8012324:	b29b      	uxth	r3, r3
 8012326:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801232a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801232e:	81fb      	strh	r3, [r7, #14]
 8012330:	687a      	ldr	r2, [r7, #4]
 8012332:	683b      	ldr	r3, [r7, #0]
 8012334:	781b      	ldrb	r3, [r3, #0]
 8012336:	009b      	lsls	r3, r3, #2
 8012338:	441a      	add	r2, r3
 801233a:	89fb      	ldrh	r3, [r7, #14]
 801233c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8012340:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8012344:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8012348:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 801234c:	b29b      	uxth	r3, r3
 801234e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8012350:	683b      	ldr	r3, [r7, #0]
 8012352:	78db      	ldrb	r3, [r3, #3]
 8012354:	2b01      	cmp	r3, #1
 8012356:	d06c      	beq.n	8012432 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8012358:	687a      	ldr	r2, [r7, #4]
 801235a:	683b      	ldr	r3, [r7, #0]
 801235c:	781b      	ldrb	r3, [r3, #0]
 801235e:	009b      	lsls	r3, r3, #2
 8012360:	4413      	add	r3, r2
 8012362:	881b      	ldrh	r3, [r3, #0]
 8012364:	b29b      	uxth	r3, r3
 8012366:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801236a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801236e:	81bb      	strh	r3, [r7, #12]
 8012370:	89bb      	ldrh	r3, [r7, #12]
 8012372:	f083 0320 	eor.w	r3, r3, #32
 8012376:	81bb      	strh	r3, [r7, #12]
 8012378:	687a      	ldr	r2, [r7, #4]
 801237a:	683b      	ldr	r3, [r7, #0]
 801237c:	781b      	ldrb	r3, [r3, #0]
 801237e:	009b      	lsls	r3, r3, #2
 8012380:	441a      	add	r2, r3
 8012382:	89bb      	ldrh	r3, [r7, #12]
 8012384:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8012388:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 801238c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8012390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012394:	b29b      	uxth	r3, r3
 8012396:	8013      	strh	r3, [r2, #0]
 8012398:	e04b      	b.n	8012432 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801239a:	687a      	ldr	r2, [r7, #4]
 801239c:	683b      	ldr	r3, [r7, #0]
 801239e:	781b      	ldrb	r3, [r3, #0]
 80123a0:	009b      	lsls	r3, r3, #2
 80123a2:	4413      	add	r3, r2
 80123a4:	881b      	ldrh	r3, [r3, #0]
 80123a6:	82fb      	strh	r3, [r7, #22]
 80123a8:	8afb      	ldrh	r3, [r7, #22]
 80123aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80123ae:	2b00      	cmp	r3, #0
 80123b0:	d01b      	beq.n	80123ea <USB_EPClearStall+0x106>
 80123b2:	687a      	ldr	r2, [r7, #4]
 80123b4:	683b      	ldr	r3, [r7, #0]
 80123b6:	781b      	ldrb	r3, [r3, #0]
 80123b8:	009b      	lsls	r3, r3, #2
 80123ba:	4413      	add	r3, r2
 80123bc:	881b      	ldrh	r3, [r3, #0]
 80123be:	b29b      	uxth	r3, r3
 80123c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80123c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80123c8:	82bb      	strh	r3, [r7, #20]
 80123ca:	687a      	ldr	r2, [r7, #4]
 80123cc:	683b      	ldr	r3, [r7, #0]
 80123ce:	781b      	ldrb	r3, [r3, #0]
 80123d0:	009b      	lsls	r3, r3, #2
 80123d2:	441a      	add	r2, r3
 80123d4:	8abb      	ldrh	r3, [r7, #20]
 80123d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80123da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80123de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80123e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80123e6:	b29b      	uxth	r3, r3
 80123e8:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80123ea:	687a      	ldr	r2, [r7, #4]
 80123ec:	683b      	ldr	r3, [r7, #0]
 80123ee:	781b      	ldrb	r3, [r3, #0]
 80123f0:	009b      	lsls	r3, r3, #2
 80123f2:	4413      	add	r3, r2
 80123f4:	881b      	ldrh	r3, [r3, #0]
 80123f6:	b29b      	uxth	r3, r3
 80123f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80123fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012400:	827b      	strh	r3, [r7, #18]
 8012402:	8a7b      	ldrh	r3, [r7, #18]
 8012404:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8012408:	827b      	strh	r3, [r7, #18]
 801240a:	8a7b      	ldrh	r3, [r7, #18]
 801240c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8012410:	827b      	strh	r3, [r7, #18]
 8012412:	687a      	ldr	r2, [r7, #4]
 8012414:	683b      	ldr	r3, [r7, #0]
 8012416:	781b      	ldrb	r3, [r3, #0]
 8012418:	009b      	lsls	r3, r3, #2
 801241a:	441a      	add	r2, r3
 801241c:	8a7b      	ldrh	r3, [r7, #18]
 801241e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8012422:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8012426:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801242a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801242e:	b29b      	uxth	r3, r3
 8012430:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8012432:	2300      	movs	r3, #0
}
 8012434:	4618      	mov	r0, r3
 8012436:	371c      	adds	r7, #28
 8012438:	46bd      	mov	sp, r7
 801243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801243e:	4770      	bx	lr

08012440 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8012440:	b480      	push	{r7}
 8012442:	b083      	sub	sp, #12
 8012444:	af00      	add	r7, sp, #0
 8012446:	6078      	str	r0, [r7, #4]
 8012448:	460b      	mov	r3, r1
 801244a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 801244c:	78fb      	ldrb	r3, [r7, #3]
 801244e:	2b00      	cmp	r3, #0
 8012450:	d103      	bne.n	801245a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	2280      	movs	r2, #128	; 0x80
 8012456:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 801245a:	2300      	movs	r3, #0
}
 801245c:	4618      	mov	r0, r3
 801245e:	370c      	adds	r7, #12
 8012460:	46bd      	mov	sp, r7
 8012462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012466:	4770      	bx	lr

08012468 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8012468:	b480      	push	{r7}
 801246a:	b083      	sub	sp, #12
 801246c:	af00      	add	r7, sp, #0
 801246e:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8012470:	2300      	movs	r3, #0
}
 8012472:	4618      	mov	r0, r3
 8012474:	370c      	adds	r7, #12
 8012476:	46bd      	mov	sp, r7
 8012478:	f85d 7b04 	ldr.w	r7, [sp], #4
 801247c:	4770      	bx	lr

0801247e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 801247e:	b480      	push	{r7}
 8012480:	b085      	sub	sp, #20
 8012482:	af00      	add	r7, sp, #0
 8012484:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8012486:	687b      	ldr	r3, [r7, #4]
 8012488:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 801248c:	b29b      	uxth	r3, r3
 801248e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8012490:	68fb      	ldr	r3, [r7, #12]
}
 8012492:	4618      	mov	r0, r3
 8012494:	3714      	adds	r7, #20
 8012496:	46bd      	mov	sp, r7
 8012498:	f85d 7b04 	ldr.w	r7, [sp], #4
 801249c:	4770      	bx	lr

0801249e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801249e:	b480      	push	{r7}
 80124a0:	b08d      	sub	sp, #52	; 0x34
 80124a2:	af00      	add	r7, sp, #0
 80124a4:	60f8      	str	r0, [r7, #12]
 80124a6:	60b9      	str	r1, [r7, #8]
 80124a8:	4611      	mov	r1, r2
 80124aa:	461a      	mov	r2, r3
 80124ac:	460b      	mov	r3, r1
 80124ae:	80fb      	strh	r3, [r7, #6]
 80124b0:	4613      	mov	r3, r2
 80124b2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80124b4:	88bb      	ldrh	r3, [r7, #4]
 80124b6:	3301      	adds	r3, #1
 80124b8:	085b      	lsrs	r3, r3, #1
 80124ba:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 80124bc:	68fb      	ldr	r3, [r7, #12]
 80124be:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80124c0:	68bb      	ldr	r3, [r7, #8]
 80124c2:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80124c4:	88fb      	ldrh	r3, [r7, #6]
 80124c6:	005a      	lsls	r2, r3, #1
 80124c8:	69fb      	ldr	r3, [r7, #28]
 80124ca:	4413      	add	r3, r2
 80124cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80124d0:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 80124d2:	6a3b      	ldr	r3, [r7, #32]
 80124d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80124d6:	e01e      	b.n	8012516 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 80124d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124da:	781b      	ldrb	r3, [r3, #0]
 80124dc:	61bb      	str	r3, [r7, #24]
    pBuf++;
 80124de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124e0:	3301      	adds	r3, #1
 80124e2:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 80124e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124e6:	781b      	ldrb	r3, [r3, #0]
 80124e8:	b29b      	uxth	r3, r3
 80124ea:	021b      	lsls	r3, r3, #8
 80124ec:	b29b      	uxth	r3, r3
 80124ee:	461a      	mov	r2, r3
 80124f0:	69bb      	ldr	r3, [r7, #24]
 80124f2:	4313      	orrs	r3, r2
 80124f4:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80124f6:	697b      	ldr	r3, [r7, #20]
 80124f8:	b29a      	uxth	r2, r3
 80124fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80124fc:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80124fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012500:	3302      	adds	r3, #2
 8012502:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8012504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012506:	3302      	adds	r3, #2
 8012508:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 801250a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801250c:	3301      	adds	r3, #1
 801250e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8012510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012512:	3b01      	subs	r3, #1
 8012514:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012518:	2b00      	cmp	r3, #0
 801251a:	d1dd      	bne.n	80124d8 <USB_WritePMA+0x3a>
  }
}
 801251c:	bf00      	nop
 801251e:	bf00      	nop
 8012520:	3734      	adds	r7, #52	; 0x34
 8012522:	46bd      	mov	sp, r7
 8012524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012528:	4770      	bx	lr

0801252a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801252a:	b480      	push	{r7}
 801252c:	b08b      	sub	sp, #44	; 0x2c
 801252e:	af00      	add	r7, sp, #0
 8012530:	60f8      	str	r0, [r7, #12]
 8012532:	60b9      	str	r1, [r7, #8]
 8012534:	4611      	mov	r1, r2
 8012536:	461a      	mov	r2, r3
 8012538:	460b      	mov	r3, r1
 801253a:	80fb      	strh	r3, [r7, #6]
 801253c:	4613      	mov	r3, r2
 801253e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8012540:	88bb      	ldrh	r3, [r7, #4]
 8012542:	085b      	lsrs	r3, r3, #1
 8012544:	b29b      	uxth	r3, r3
 8012546:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8012548:	68fb      	ldr	r3, [r7, #12]
 801254a:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 801254c:	68bb      	ldr	r3, [r7, #8]
 801254e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8012550:	88fb      	ldrh	r3, [r7, #6]
 8012552:	005a      	lsls	r2, r3, #1
 8012554:	697b      	ldr	r3, [r7, #20]
 8012556:	4413      	add	r3, r2
 8012558:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 801255c:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 801255e:	69bb      	ldr	r3, [r7, #24]
 8012560:	627b      	str	r3, [r7, #36]	; 0x24
 8012562:	e01b      	b.n	801259c <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8012564:	6a3b      	ldr	r3, [r7, #32]
 8012566:	881b      	ldrh	r3, [r3, #0]
 8012568:	b29b      	uxth	r3, r3
 801256a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 801256c:	6a3b      	ldr	r3, [r7, #32]
 801256e:	3302      	adds	r3, #2
 8012570:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8012572:	693b      	ldr	r3, [r7, #16]
 8012574:	b2da      	uxtb	r2, r3
 8012576:	69fb      	ldr	r3, [r7, #28]
 8012578:	701a      	strb	r2, [r3, #0]
    pBuf++;
 801257a:	69fb      	ldr	r3, [r7, #28]
 801257c:	3301      	adds	r3, #1
 801257e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8012580:	693b      	ldr	r3, [r7, #16]
 8012582:	0a1b      	lsrs	r3, r3, #8
 8012584:	b2da      	uxtb	r2, r3
 8012586:	69fb      	ldr	r3, [r7, #28]
 8012588:	701a      	strb	r2, [r3, #0]
    pBuf++;
 801258a:	69fb      	ldr	r3, [r7, #28]
 801258c:	3301      	adds	r3, #1
 801258e:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8012590:	6a3b      	ldr	r3, [r7, #32]
 8012592:	3302      	adds	r3, #2
 8012594:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8012596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012598:	3b01      	subs	r3, #1
 801259a:	627b      	str	r3, [r7, #36]	; 0x24
 801259c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801259e:	2b00      	cmp	r3, #0
 80125a0:	d1e0      	bne.n	8012564 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 80125a2:	88bb      	ldrh	r3, [r7, #4]
 80125a4:	f003 0301 	and.w	r3, r3, #1
 80125a8:	b29b      	uxth	r3, r3
 80125aa:	2b00      	cmp	r3, #0
 80125ac:	d007      	beq.n	80125be <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 80125ae:	6a3b      	ldr	r3, [r7, #32]
 80125b0:	881b      	ldrh	r3, [r3, #0]
 80125b2:	b29b      	uxth	r3, r3
 80125b4:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80125b6:	693b      	ldr	r3, [r7, #16]
 80125b8:	b2da      	uxtb	r2, r3
 80125ba:	69fb      	ldr	r3, [r7, #28]
 80125bc:	701a      	strb	r2, [r3, #0]
  }
}
 80125be:	bf00      	nop
 80125c0:	372c      	adds	r7, #44	; 0x2c
 80125c2:	46bd      	mov	sp, r7
 80125c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125c8:	4770      	bx	lr

080125ca <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80125ca:	b580      	push	{r7, lr}
 80125cc:	b084      	sub	sp, #16
 80125ce:	af00      	add	r7, sp, #0
 80125d0:	6078      	str	r0, [r7, #4]
 80125d2:	460b      	mov	r3, r1
 80125d4:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80125d6:	2300      	movs	r3, #0
 80125d8:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	7c1b      	ldrb	r3, [r3, #16]
 80125de:	2b00      	cmp	r3, #0
 80125e0:	d115      	bne.n	801260e <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80125e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80125e6:	2202      	movs	r2, #2
 80125e8:	2181      	movs	r1, #129	; 0x81
 80125ea:	6878      	ldr	r0, [r7, #4]
 80125ec:	f004 fc3f 	bl	8016e6e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80125f0:	687b      	ldr	r3, [r7, #4]
 80125f2:	2201      	movs	r2, #1
 80125f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80125f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80125fa:	2202      	movs	r2, #2
 80125fc:	2101      	movs	r1, #1
 80125fe:	6878      	ldr	r0, [r7, #4]
 8012600:	f004 fc35 	bl	8016e6e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	2201      	movs	r2, #1
 8012608:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 801260c:	e012      	b.n	8012634 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 801260e:	2340      	movs	r3, #64	; 0x40
 8012610:	2202      	movs	r2, #2
 8012612:	2181      	movs	r1, #129	; 0x81
 8012614:	6878      	ldr	r0, [r7, #4]
 8012616:	f004 fc2a 	bl	8016e6e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 801261a:	687b      	ldr	r3, [r7, #4]
 801261c:	2201      	movs	r2, #1
 801261e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8012620:	2340      	movs	r3, #64	; 0x40
 8012622:	2202      	movs	r2, #2
 8012624:	2101      	movs	r1, #1
 8012626:	6878      	ldr	r0, [r7, #4]
 8012628:	f004 fc21 	bl	8016e6e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	2201      	movs	r2, #1
 8012630:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8012634:	2308      	movs	r3, #8
 8012636:	2203      	movs	r2, #3
 8012638:	2182      	movs	r1, #130	; 0x82
 801263a:	6878      	ldr	r0, [r7, #4]
 801263c:	f004 fc17 	bl	8016e6e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8012640:	687b      	ldr	r3, [r7, #4]
 8012642:	2201      	movs	r2, #1
 8012644:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8012646:	f44f 7007 	mov.w	r0, #540	; 0x21c
 801264a:	f004 fd39 	bl	80170c0 <USBD_static_malloc>
 801264e:	4602      	mov	r2, r0
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801265c:	2b00      	cmp	r3, #0
 801265e:	d102      	bne.n	8012666 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8012660:	2301      	movs	r3, #1
 8012662:	73fb      	strb	r3, [r7, #15]
 8012664:	e026      	b.n	80126b4 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801266c:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 801266e:	687b      	ldr	r3, [r7, #4]
 8012670:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012674:	681b      	ldr	r3, [r3, #0]
 8012676:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8012678:	68bb      	ldr	r3, [r7, #8]
 801267a:	2200      	movs	r2, #0
 801267c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8012680:	68bb      	ldr	r3, [r7, #8]
 8012682:	2200      	movs	r2, #0
 8012684:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	7c1b      	ldrb	r3, [r3, #16]
 801268c:	2b00      	cmp	r3, #0
 801268e:	d109      	bne.n	80126a4 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012690:	68bb      	ldr	r3, [r7, #8]
 8012692:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8012696:	f44f 7300 	mov.w	r3, #512	; 0x200
 801269a:	2101      	movs	r1, #1
 801269c:	6878      	ldr	r0, [r7, #4]
 801269e:	f004 fcd8 	bl	8017052 <USBD_LL_PrepareReceive>
 80126a2:	e007      	b.n	80126b4 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80126a4:	68bb      	ldr	r3, [r7, #8]
 80126a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80126aa:	2340      	movs	r3, #64	; 0x40
 80126ac:	2101      	movs	r1, #1
 80126ae:	6878      	ldr	r0, [r7, #4]
 80126b0:	f004 fccf 	bl	8017052 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80126b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80126b6:	4618      	mov	r0, r3
 80126b8:	3710      	adds	r7, #16
 80126ba:	46bd      	mov	sp, r7
 80126bc:	bd80      	pop	{r7, pc}

080126be <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80126be:	b580      	push	{r7, lr}
 80126c0:	b084      	sub	sp, #16
 80126c2:	af00      	add	r7, sp, #0
 80126c4:	6078      	str	r0, [r7, #4]
 80126c6:	460b      	mov	r3, r1
 80126c8:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80126ca:	2300      	movs	r3, #0
 80126cc:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80126ce:	2181      	movs	r1, #129	; 0x81
 80126d0:	6878      	ldr	r0, [r7, #4]
 80126d2:	f004 fbf2 	bl	8016eba <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80126d6:	687b      	ldr	r3, [r7, #4]
 80126d8:	2200      	movs	r2, #0
 80126da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80126dc:	2101      	movs	r1, #1
 80126de:	6878      	ldr	r0, [r7, #4]
 80126e0:	f004 fbeb 	bl	8016eba <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	2200      	movs	r2, #0
 80126e8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80126ec:	2182      	movs	r1, #130	; 0x82
 80126ee:	6878      	ldr	r0, [r7, #4]
 80126f0:	f004 fbe3 	bl	8016eba <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	2200      	movs	r2, #0
 80126f8:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012700:	2b00      	cmp	r3, #0
 8012702:	d00e      	beq.n	8012722 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8012704:	687b      	ldr	r3, [r7, #4]
 8012706:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801270a:	685b      	ldr	r3, [r3, #4]
 801270c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012714:	4618      	mov	r0, r3
 8012716:	f004 fce1 	bl	80170dc <USBD_static_free>
    pdev->pClassData = NULL;
 801271a:	687b      	ldr	r3, [r7, #4]
 801271c:	2200      	movs	r2, #0
 801271e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8012722:	7bfb      	ldrb	r3, [r7, #15]
}
 8012724:	4618      	mov	r0, r3
 8012726:	3710      	adds	r7, #16
 8012728:	46bd      	mov	sp, r7
 801272a:	bd80      	pop	{r7, pc}

0801272c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 801272c:	b580      	push	{r7, lr}
 801272e:	b086      	sub	sp, #24
 8012730:	af00      	add	r7, sp, #0
 8012732:	6078      	str	r0, [r7, #4]
 8012734:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8012736:	687b      	ldr	r3, [r7, #4]
 8012738:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801273c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 801273e:	2300      	movs	r3, #0
 8012740:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8012742:	2300      	movs	r3, #0
 8012744:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8012746:	2300      	movs	r3, #0
 8012748:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801274a:	683b      	ldr	r3, [r7, #0]
 801274c:	781b      	ldrb	r3, [r3, #0]
 801274e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8012752:	2b00      	cmp	r3, #0
 8012754:	d039      	beq.n	80127ca <USBD_CDC_Setup+0x9e>
 8012756:	2b20      	cmp	r3, #32
 8012758:	d17f      	bne.n	801285a <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 801275a:	683b      	ldr	r3, [r7, #0]
 801275c:	88db      	ldrh	r3, [r3, #6]
 801275e:	2b00      	cmp	r3, #0
 8012760:	d029      	beq.n	80127b6 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8012762:	683b      	ldr	r3, [r7, #0]
 8012764:	781b      	ldrb	r3, [r3, #0]
 8012766:	b25b      	sxtb	r3, r3
 8012768:	2b00      	cmp	r3, #0
 801276a:	da11      	bge.n	8012790 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012772:	689b      	ldr	r3, [r3, #8]
 8012774:	683a      	ldr	r2, [r7, #0]
 8012776:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8012778:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801277a:	683a      	ldr	r2, [r7, #0]
 801277c:	88d2      	ldrh	r2, [r2, #6]
 801277e:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8012780:	6939      	ldr	r1, [r7, #16]
 8012782:	683b      	ldr	r3, [r7, #0]
 8012784:	88db      	ldrh	r3, [r3, #6]
 8012786:	461a      	mov	r2, r3
 8012788:	6878      	ldr	r0, [r7, #4]
 801278a:	f001 fa14 	bl	8013bb6 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 801278e:	e06b      	b.n	8012868 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8012790:	683b      	ldr	r3, [r7, #0]
 8012792:	785a      	ldrb	r2, [r3, #1]
 8012794:	693b      	ldr	r3, [r7, #16]
 8012796:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 801279a:	683b      	ldr	r3, [r7, #0]
 801279c:	88db      	ldrh	r3, [r3, #6]
 801279e:	b2da      	uxtb	r2, r3
 80127a0:	693b      	ldr	r3, [r7, #16]
 80127a2:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80127a6:	6939      	ldr	r1, [r7, #16]
 80127a8:	683b      	ldr	r3, [r7, #0]
 80127aa:	88db      	ldrh	r3, [r3, #6]
 80127ac:	461a      	mov	r2, r3
 80127ae:	6878      	ldr	r0, [r7, #4]
 80127b0:	f001 fa2f 	bl	8013c12 <USBD_CtlPrepareRx>
      break;
 80127b4:	e058      	b.n	8012868 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80127bc:	689b      	ldr	r3, [r3, #8]
 80127be:	683a      	ldr	r2, [r7, #0]
 80127c0:	7850      	ldrb	r0, [r2, #1]
 80127c2:	2200      	movs	r2, #0
 80127c4:	6839      	ldr	r1, [r7, #0]
 80127c6:	4798      	blx	r3
      break;
 80127c8:	e04e      	b.n	8012868 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80127ca:	683b      	ldr	r3, [r7, #0]
 80127cc:	785b      	ldrb	r3, [r3, #1]
 80127ce:	2b0b      	cmp	r3, #11
 80127d0:	d02e      	beq.n	8012830 <USBD_CDC_Setup+0x104>
 80127d2:	2b0b      	cmp	r3, #11
 80127d4:	dc38      	bgt.n	8012848 <USBD_CDC_Setup+0x11c>
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	d002      	beq.n	80127e0 <USBD_CDC_Setup+0xb4>
 80127da:	2b0a      	cmp	r3, #10
 80127dc:	d014      	beq.n	8012808 <USBD_CDC_Setup+0xdc>
 80127de:	e033      	b.n	8012848 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80127e0:	687b      	ldr	r3, [r7, #4]
 80127e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80127e6:	2b03      	cmp	r3, #3
 80127e8:	d107      	bne.n	80127fa <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80127ea:	f107 030c 	add.w	r3, r7, #12
 80127ee:	2202      	movs	r2, #2
 80127f0:	4619      	mov	r1, r3
 80127f2:	6878      	ldr	r0, [r7, #4]
 80127f4:	f001 f9df 	bl	8013bb6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80127f8:	e02e      	b.n	8012858 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80127fa:	6839      	ldr	r1, [r7, #0]
 80127fc:	6878      	ldr	r0, [r7, #4]
 80127fe:	f001 f96f 	bl	8013ae0 <USBD_CtlError>
            ret = USBD_FAIL;
 8012802:	2302      	movs	r3, #2
 8012804:	75fb      	strb	r3, [r7, #23]
          break;
 8012806:	e027      	b.n	8012858 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012808:	687b      	ldr	r3, [r7, #4]
 801280a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801280e:	2b03      	cmp	r3, #3
 8012810:	d107      	bne.n	8012822 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8012812:	f107 030f 	add.w	r3, r7, #15
 8012816:	2201      	movs	r2, #1
 8012818:	4619      	mov	r1, r3
 801281a:	6878      	ldr	r0, [r7, #4]
 801281c:	f001 f9cb 	bl	8013bb6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8012820:	e01a      	b.n	8012858 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8012822:	6839      	ldr	r1, [r7, #0]
 8012824:	6878      	ldr	r0, [r7, #4]
 8012826:	f001 f95b 	bl	8013ae0 <USBD_CtlError>
            ret = USBD_FAIL;
 801282a:	2302      	movs	r3, #2
 801282c:	75fb      	strb	r3, [r7, #23]
          break;
 801282e:	e013      	b.n	8012858 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8012830:	687b      	ldr	r3, [r7, #4]
 8012832:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012836:	2b03      	cmp	r3, #3
 8012838:	d00d      	beq.n	8012856 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 801283a:	6839      	ldr	r1, [r7, #0]
 801283c:	6878      	ldr	r0, [r7, #4]
 801283e:	f001 f94f 	bl	8013ae0 <USBD_CtlError>
            ret = USBD_FAIL;
 8012842:	2302      	movs	r3, #2
 8012844:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8012846:	e006      	b.n	8012856 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8012848:	6839      	ldr	r1, [r7, #0]
 801284a:	6878      	ldr	r0, [r7, #4]
 801284c:	f001 f948 	bl	8013ae0 <USBD_CtlError>
          ret = USBD_FAIL;
 8012850:	2302      	movs	r3, #2
 8012852:	75fb      	strb	r3, [r7, #23]
          break;
 8012854:	e000      	b.n	8012858 <USBD_CDC_Setup+0x12c>
          break;
 8012856:	bf00      	nop
      }
      break;
 8012858:	e006      	b.n	8012868 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 801285a:	6839      	ldr	r1, [r7, #0]
 801285c:	6878      	ldr	r0, [r7, #4]
 801285e:	f001 f93f 	bl	8013ae0 <USBD_CtlError>
      ret = USBD_FAIL;
 8012862:	2302      	movs	r3, #2
 8012864:	75fb      	strb	r3, [r7, #23]
      break;
 8012866:	bf00      	nop
  }

  return ret;
 8012868:	7dfb      	ldrb	r3, [r7, #23]
}
 801286a:	4618      	mov	r0, r3
 801286c:	3718      	adds	r7, #24
 801286e:	46bd      	mov	sp, r7
 8012870:	bd80      	pop	{r7, pc}

08012872 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012872:	b580      	push	{r7, lr}
 8012874:	b084      	sub	sp, #16
 8012876:	af00      	add	r7, sp, #0
 8012878:	6078      	str	r0, [r7, #4]
 801287a:	460b      	mov	r3, r1
 801287c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801287e:	687b      	ldr	r3, [r7, #4]
 8012880:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012884:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801288c:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 801288e:	687b      	ldr	r3, [r7, #4]
 8012890:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012894:	2b00      	cmp	r3, #0
 8012896:	d03a      	beq.n	801290e <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8012898:	78fa      	ldrb	r2, [r7, #3]
 801289a:	6879      	ldr	r1, [r7, #4]
 801289c:	4613      	mov	r3, r2
 801289e:	009b      	lsls	r3, r3, #2
 80128a0:	4413      	add	r3, r2
 80128a2:	009b      	lsls	r3, r3, #2
 80128a4:	440b      	add	r3, r1
 80128a6:	331c      	adds	r3, #28
 80128a8:	681b      	ldr	r3, [r3, #0]
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	d029      	beq.n	8012902 <USBD_CDC_DataIn+0x90>
 80128ae:	78fa      	ldrb	r2, [r7, #3]
 80128b0:	6879      	ldr	r1, [r7, #4]
 80128b2:	4613      	mov	r3, r2
 80128b4:	009b      	lsls	r3, r3, #2
 80128b6:	4413      	add	r3, r2
 80128b8:	009b      	lsls	r3, r3, #2
 80128ba:	440b      	add	r3, r1
 80128bc:	331c      	adds	r3, #28
 80128be:	681a      	ldr	r2, [r3, #0]
 80128c0:	78f9      	ldrb	r1, [r7, #3]
 80128c2:	68b8      	ldr	r0, [r7, #8]
 80128c4:	460b      	mov	r3, r1
 80128c6:	009b      	lsls	r3, r3, #2
 80128c8:	440b      	add	r3, r1
 80128ca:	00db      	lsls	r3, r3, #3
 80128cc:	4403      	add	r3, r0
 80128ce:	3338      	adds	r3, #56	; 0x38
 80128d0:	681b      	ldr	r3, [r3, #0]
 80128d2:	fbb2 f1f3 	udiv	r1, r2, r3
 80128d6:	fb01 f303 	mul.w	r3, r1, r3
 80128da:	1ad3      	subs	r3, r2, r3
 80128dc:	2b00      	cmp	r3, #0
 80128de:	d110      	bne.n	8012902 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 80128e0:	78fa      	ldrb	r2, [r7, #3]
 80128e2:	6879      	ldr	r1, [r7, #4]
 80128e4:	4613      	mov	r3, r2
 80128e6:	009b      	lsls	r3, r3, #2
 80128e8:	4413      	add	r3, r2
 80128ea:	009b      	lsls	r3, r3, #2
 80128ec:	440b      	add	r3, r1
 80128ee:	331c      	adds	r3, #28
 80128f0:	2200      	movs	r2, #0
 80128f2:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80128f4:	78f9      	ldrb	r1, [r7, #3]
 80128f6:	2300      	movs	r3, #0
 80128f8:	2200      	movs	r2, #0
 80128fa:	6878      	ldr	r0, [r7, #4]
 80128fc:	f004 fb86 	bl	801700c <USBD_LL_Transmit>
 8012900:	e003      	b.n	801290a <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8012902:	68fb      	ldr	r3, [r7, #12]
 8012904:	2200      	movs	r2, #0
 8012906:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 801290a:	2300      	movs	r3, #0
 801290c:	e000      	b.n	8012910 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 801290e:	2302      	movs	r3, #2
  }
}
 8012910:	4618      	mov	r0, r3
 8012912:	3710      	adds	r7, #16
 8012914:	46bd      	mov	sp, r7
 8012916:	bd80      	pop	{r7, pc}

08012918 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012918:	b580      	push	{r7, lr}
 801291a:	b084      	sub	sp, #16
 801291c:	af00      	add	r7, sp, #0
 801291e:	6078      	str	r0, [r7, #4]
 8012920:	460b      	mov	r3, r1
 8012922:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8012924:	687b      	ldr	r3, [r7, #4]
 8012926:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801292a:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 801292c:	78fb      	ldrb	r3, [r7, #3]
 801292e:	4619      	mov	r1, r3
 8012930:	6878      	ldr	r0, [r7, #4]
 8012932:	f004 fbb1 	bl	8017098 <USBD_LL_GetRxDataSize>
 8012936:	4602      	mov	r2, r0
 8012938:	68fb      	ldr	r3, [r7, #12]
 801293a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012944:	2b00      	cmp	r3, #0
 8012946:	d00d      	beq.n	8012964 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801294e:	68db      	ldr	r3, [r3, #12]
 8012950:	68fa      	ldr	r2, [r7, #12]
 8012952:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8012956:	68fa      	ldr	r2, [r7, #12]
 8012958:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 801295c:	4611      	mov	r1, r2
 801295e:	4798      	blx	r3

    return USBD_OK;
 8012960:	2300      	movs	r3, #0
 8012962:	e000      	b.n	8012966 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8012964:	2302      	movs	r3, #2
  }
}
 8012966:	4618      	mov	r0, r3
 8012968:	3710      	adds	r7, #16
 801296a:	46bd      	mov	sp, r7
 801296c:	bd80      	pop	{r7, pc}

0801296e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 801296e:	b580      	push	{r7, lr}
 8012970:	b084      	sub	sp, #16
 8012972:	af00      	add	r7, sp, #0
 8012974:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8012976:	687b      	ldr	r3, [r7, #4]
 8012978:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801297c:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012984:	2b00      	cmp	r3, #0
 8012986:	d015      	beq.n	80129b4 <USBD_CDC_EP0_RxReady+0x46>
 8012988:	68fb      	ldr	r3, [r7, #12]
 801298a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 801298e:	2bff      	cmp	r3, #255	; 0xff
 8012990:	d010      	beq.n	80129b4 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8012992:	687b      	ldr	r3, [r7, #4]
 8012994:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012998:	689b      	ldr	r3, [r3, #8]
 801299a:	68fa      	ldr	r2, [r7, #12]
 801299c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80129a0:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80129a2:	68fa      	ldr	r2, [r7, #12]
 80129a4:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80129a8:	b292      	uxth	r2, r2
 80129aa:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80129ac:	68fb      	ldr	r3, [r7, #12]
 80129ae:	22ff      	movs	r2, #255	; 0xff
 80129b0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80129b4:	2300      	movs	r3, #0
}
 80129b6:	4618      	mov	r0, r3
 80129b8:	3710      	adds	r7, #16
 80129ba:	46bd      	mov	sp, r7
 80129bc:	bd80      	pop	{r7, pc}
	...

080129c0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80129c0:	b480      	push	{r7}
 80129c2:	b083      	sub	sp, #12
 80129c4:	af00      	add	r7, sp, #0
 80129c6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	2243      	movs	r2, #67	; 0x43
 80129cc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80129ce:	4b03      	ldr	r3, [pc, #12]	; (80129dc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80129d0:	4618      	mov	r0, r3
 80129d2:	370c      	adds	r7, #12
 80129d4:	46bd      	mov	sp, r7
 80129d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129da:	4770      	bx	lr
 80129dc:	200000a4 	.word	0x200000a4

080129e0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80129e0:	b480      	push	{r7}
 80129e2:	b083      	sub	sp, #12
 80129e4:	af00      	add	r7, sp, #0
 80129e6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	2243      	movs	r2, #67	; 0x43
 80129ec:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80129ee:	4b03      	ldr	r3, [pc, #12]	; (80129fc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80129f0:	4618      	mov	r0, r3
 80129f2:	370c      	adds	r7, #12
 80129f4:	46bd      	mov	sp, r7
 80129f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129fa:	4770      	bx	lr
 80129fc:	20000060 	.word	0x20000060

08012a00 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8012a00:	b480      	push	{r7}
 8012a02:	b083      	sub	sp, #12
 8012a04:	af00      	add	r7, sp, #0
 8012a06:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	2243      	movs	r2, #67	; 0x43
 8012a0c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8012a0e:	4b03      	ldr	r3, [pc, #12]	; (8012a1c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8012a10:	4618      	mov	r0, r3
 8012a12:	370c      	adds	r7, #12
 8012a14:	46bd      	mov	sp, r7
 8012a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a1a:	4770      	bx	lr
 8012a1c:	200000e8 	.word	0x200000e8

08012a20 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8012a20:	b480      	push	{r7}
 8012a22:	b083      	sub	sp, #12
 8012a24:	af00      	add	r7, sp, #0
 8012a26:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8012a28:	687b      	ldr	r3, [r7, #4]
 8012a2a:	220a      	movs	r2, #10
 8012a2c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8012a2e:	4b03      	ldr	r3, [pc, #12]	; (8012a3c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8012a30:	4618      	mov	r0, r3
 8012a32:	370c      	adds	r7, #12
 8012a34:	46bd      	mov	sp, r7
 8012a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a3a:	4770      	bx	lr
 8012a3c:	2000001c 	.word	0x2000001c

08012a40 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8012a40:	b480      	push	{r7}
 8012a42:	b085      	sub	sp, #20
 8012a44:	af00      	add	r7, sp, #0
 8012a46:	6078      	str	r0, [r7, #4]
 8012a48:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8012a4a:	2302      	movs	r3, #2
 8012a4c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8012a4e:	683b      	ldr	r3, [r7, #0]
 8012a50:	2b00      	cmp	r3, #0
 8012a52:	d005      	beq.n	8012a60 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	683a      	ldr	r2, [r7, #0]
 8012a58:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8012a5c:	2300      	movs	r3, #0
 8012a5e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8012a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a62:	4618      	mov	r0, r3
 8012a64:	3714      	adds	r7, #20
 8012a66:	46bd      	mov	sp, r7
 8012a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a6c:	4770      	bx	lr

08012a6e <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8012a6e:	b480      	push	{r7}
 8012a70:	b087      	sub	sp, #28
 8012a72:	af00      	add	r7, sp, #0
 8012a74:	60f8      	str	r0, [r7, #12]
 8012a76:	60b9      	str	r1, [r7, #8]
 8012a78:	4613      	mov	r3, r2
 8012a7a:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8012a7c:	68fb      	ldr	r3, [r7, #12]
 8012a7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012a82:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8012a84:	697b      	ldr	r3, [r7, #20]
 8012a86:	68ba      	ldr	r2, [r7, #8]
 8012a88:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8012a8c:	88fa      	ldrh	r2, [r7, #6]
 8012a8e:	697b      	ldr	r3, [r7, #20]
 8012a90:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8012a94:	2300      	movs	r3, #0
}
 8012a96:	4618      	mov	r0, r3
 8012a98:	371c      	adds	r7, #28
 8012a9a:	46bd      	mov	sp, r7
 8012a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aa0:	4770      	bx	lr

08012aa2 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8012aa2:	b480      	push	{r7}
 8012aa4:	b085      	sub	sp, #20
 8012aa6:	af00      	add	r7, sp, #0
 8012aa8:	6078      	str	r0, [r7, #4]
 8012aaa:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012ab2:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8012ab4:	68fb      	ldr	r3, [r7, #12]
 8012ab6:	683a      	ldr	r2, [r7, #0]
 8012ab8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8012abc:	2300      	movs	r3, #0
}
 8012abe:	4618      	mov	r0, r3
 8012ac0:	3714      	adds	r7, #20
 8012ac2:	46bd      	mov	sp, r7
 8012ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ac8:	4770      	bx	lr

08012aca <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8012aca:	b580      	push	{r7, lr}
 8012acc:	b084      	sub	sp, #16
 8012ace:	af00      	add	r7, sp, #0
 8012ad0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012ad8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8012ada:	687b      	ldr	r3, [r7, #4]
 8012adc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012ae0:	2b00      	cmp	r3, #0
 8012ae2:	d01c      	beq.n	8012b1e <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8012ae4:	68fb      	ldr	r3, [r7, #12]
 8012ae6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012aea:	2b00      	cmp	r3, #0
 8012aec:	d115      	bne.n	8012b1a <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8012aee:	68fb      	ldr	r3, [r7, #12]
 8012af0:	2201      	movs	r2, #1
 8012af2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8012af6:	68fb      	ldr	r3, [r7, #12]
 8012af8:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8012b00:	68fb      	ldr	r3, [r7, #12]
 8012b02:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8012b06:	68fb      	ldr	r3, [r7, #12]
 8012b08:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8012b0c:	b29b      	uxth	r3, r3
 8012b0e:	2181      	movs	r1, #129	; 0x81
 8012b10:	6878      	ldr	r0, [r7, #4]
 8012b12:	f004 fa7b 	bl	801700c <USBD_LL_Transmit>

      return USBD_OK;
 8012b16:	2300      	movs	r3, #0
 8012b18:	e002      	b.n	8012b20 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8012b1a:	2301      	movs	r3, #1
 8012b1c:	e000      	b.n	8012b20 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8012b1e:	2302      	movs	r3, #2
  }
}
 8012b20:	4618      	mov	r0, r3
 8012b22:	3710      	adds	r7, #16
 8012b24:	46bd      	mov	sp, r7
 8012b26:	bd80      	pop	{r7, pc}

08012b28 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8012b28:	b580      	push	{r7, lr}
 8012b2a:	b084      	sub	sp, #16
 8012b2c:	af00      	add	r7, sp, #0
 8012b2e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012b36:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8012b38:	687b      	ldr	r3, [r7, #4]
 8012b3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012b3e:	2b00      	cmp	r3, #0
 8012b40:	d017      	beq.n	8012b72 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012b42:	687b      	ldr	r3, [r7, #4]
 8012b44:	7c1b      	ldrb	r3, [r3, #16]
 8012b46:	2b00      	cmp	r3, #0
 8012b48:	d109      	bne.n	8012b5e <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8012b4a:	68fb      	ldr	r3, [r7, #12]
 8012b4c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8012b50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012b54:	2101      	movs	r1, #1
 8012b56:	6878      	ldr	r0, [r7, #4]
 8012b58:	f004 fa7b 	bl	8017052 <USBD_LL_PrepareReceive>
 8012b5c:	e007      	b.n	8012b6e <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8012b5e:	68fb      	ldr	r3, [r7, #12]
 8012b60:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8012b64:	2340      	movs	r3, #64	; 0x40
 8012b66:	2101      	movs	r1, #1
 8012b68:	6878      	ldr	r0, [r7, #4]
 8012b6a:	f004 fa72 	bl	8017052 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8012b6e:	2300      	movs	r3, #0
 8012b70:	e000      	b.n	8012b74 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8012b72:	2302      	movs	r3, #2
  }
}
 8012b74:	4618      	mov	r0, r3
 8012b76:	3710      	adds	r7, #16
 8012b78:	46bd      	mov	sp, r7
 8012b7a:	bd80      	pop	{r7, pc}

08012b7c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8012b7c:	b580      	push	{r7, lr}
 8012b7e:	b084      	sub	sp, #16
 8012b80:	af00      	add	r7, sp, #0
 8012b82:	60f8      	str	r0, [r7, #12]
 8012b84:	60b9      	str	r1, [r7, #8]
 8012b86:	4613      	mov	r3, r2
 8012b88:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8012b8a:	68fb      	ldr	r3, [r7, #12]
 8012b8c:	2b00      	cmp	r3, #0
 8012b8e:	d101      	bne.n	8012b94 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8012b90:	2302      	movs	r3, #2
 8012b92:	e01a      	b.n	8012bca <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8012b94:	68fb      	ldr	r3, [r7, #12]
 8012b96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012b9a:	2b00      	cmp	r3, #0
 8012b9c:	d003      	beq.n	8012ba6 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8012b9e:	68fb      	ldr	r3, [r7, #12]
 8012ba0:	2200      	movs	r2, #0
 8012ba2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8012ba6:	68bb      	ldr	r3, [r7, #8]
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d003      	beq.n	8012bb4 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8012bac:	68fb      	ldr	r3, [r7, #12]
 8012bae:	68ba      	ldr	r2, [r7, #8]
 8012bb0:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012bb4:	68fb      	ldr	r3, [r7, #12]
 8012bb6:	2201      	movs	r2, #1
 8012bb8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8012bbc:	68fb      	ldr	r3, [r7, #12]
 8012bbe:	79fa      	ldrb	r2, [r7, #7]
 8012bc0:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8012bc2:	68f8      	ldr	r0, [r7, #12]
 8012bc4:	f004 f8de 	bl	8016d84 <USBD_LL_Init>

  return USBD_OK;
 8012bc8:	2300      	movs	r3, #0
}
 8012bca:	4618      	mov	r0, r3
 8012bcc:	3710      	adds	r7, #16
 8012bce:	46bd      	mov	sp, r7
 8012bd0:	bd80      	pop	{r7, pc}

08012bd2 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8012bd2:	b480      	push	{r7}
 8012bd4:	b085      	sub	sp, #20
 8012bd6:	af00      	add	r7, sp, #0
 8012bd8:	6078      	str	r0, [r7, #4]
 8012bda:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8012bdc:	2300      	movs	r3, #0
 8012bde:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8012be0:	683b      	ldr	r3, [r7, #0]
 8012be2:	2b00      	cmp	r3, #0
 8012be4:	d006      	beq.n	8012bf4 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	683a      	ldr	r2, [r7, #0]
 8012bea:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8012bee:	2300      	movs	r3, #0
 8012bf0:	73fb      	strb	r3, [r7, #15]
 8012bf2:	e001      	b.n	8012bf8 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8012bf4:	2302      	movs	r3, #2
 8012bf6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8012bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8012bfa:	4618      	mov	r0, r3
 8012bfc:	3714      	adds	r7, #20
 8012bfe:	46bd      	mov	sp, r7
 8012c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c04:	4770      	bx	lr

08012c06 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8012c06:	b580      	push	{r7, lr}
 8012c08:	b082      	sub	sp, #8
 8012c0a:	af00      	add	r7, sp, #0
 8012c0c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8012c0e:	6878      	ldr	r0, [r7, #4]
 8012c10:	f004 f912 	bl	8016e38 <USBD_LL_Start>

  return USBD_OK;
 8012c14:	2300      	movs	r3, #0
}
 8012c16:	4618      	mov	r0, r3
 8012c18:	3708      	adds	r7, #8
 8012c1a:	46bd      	mov	sp, r7
 8012c1c:	bd80      	pop	{r7, pc}

08012c1e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8012c1e:	b480      	push	{r7}
 8012c20:	b083      	sub	sp, #12
 8012c22:	af00      	add	r7, sp, #0
 8012c24:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8012c26:	2300      	movs	r3, #0
}
 8012c28:	4618      	mov	r0, r3
 8012c2a:	370c      	adds	r7, #12
 8012c2c:	46bd      	mov	sp, r7
 8012c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c32:	4770      	bx	lr

08012c34 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8012c34:	b580      	push	{r7, lr}
 8012c36:	b084      	sub	sp, #16
 8012c38:	af00      	add	r7, sp, #0
 8012c3a:	6078      	str	r0, [r7, #4]
 8012c3c:	460b      	mov	r3, r1
 8012c3e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8012c40:	2302      	movs	r3, #2
 8012c42:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8012c44:	687b      	ldr	r3, [r7, #4]
 8012c46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012c4a:	2b00      	cmp	r3, #0
 8012c4c:	d00c      	beq.n	8012c68 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8012c4e:	687b      	ldr	r3, [r7, #4]
 8012c50:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012c54:	681b      	ldr	r3, [r3, #0]
 8012c56:	78fa      	ldrb	r2, [r7, #3]
 8012c58:	4611      	mov	r1, r2
 8012c5a:	6878      	ldr	r0, [r7, #4]
 8012c5c:	4798      	blx	r3
 8012c5e:	4603      	mov	r3, r0
 8012c60:	2b00      	cmp	r3, #0
 8012c62:	d101      	bne.n	8012c68 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8012c64:	2300      	movs	r3, #0
 8012c66:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8012c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8012c6a:	4618      	mov	r0, r3
 8012c6c:	3710      	adds	r7, #16
 8012c6e:	46bd      	mov	sp, r7
 8012c70:	bd80      	pop	{r7, pc}

08012c72 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8012c72:	b580      	push	{r7, lr}
 8012c74:	b082      	sub	sp, #8
 8012c76:	af00      	add	r7, sp, #0
 8012c78:	6078      	str	r0, [r7, #4]
 8012c7a:	460b      	mov	r3, r1
 8012c7c:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012c84:	685b      	ldr	r3, [r3, #4]
 8012c86:	78fa      	ldrb	r2, [r7, #3]
 8012c88:	4611      	mov	r1, r2
 8012c8a:	6878      	ldr	r0, [r7, #4]
 8012c8c:	4798      	blx	r3

  return USBD_OK;
 8012c8e:	2300      	movs	r3, #0
}
 8012c90:	4618      	mov	r0, r3
 8012c92:	3708      	adds	r7, #8
 8012c94:	46bd      	mov	sp, r7
 8012c96:	bd80      	pop	{r7, pc}

08012c98 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8012c98:	b580      	push	{r7, lr}
 8012c9a:	b082      	sub	sp, #8
 8012c9c:	af00      	add	r7, sp, #0
 8012c9e:	6078      	str	r0, [r7, #4]
 8012ca0:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8012ca8:	6839      	ldr	r1, [r7, #0]
 8012caa:	4618      	mov	r0, r3
 8012cac:	f000 fedb 	bl	8013a66 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	2201      	movs	r2, #1
 8012cb4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8012cbe:	461a      	mov	r2, r3
 8012cc0:	687b      	ldr	r3, [r7, #4]
 8012cc2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8012cc6:	687b      	ldr	r3, [r7, #4]
 8012cc8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8012ccc:	f003 031f 	and.w	r3, r3, #31
 8012cd0:	2b02      	cmp	r3, #2
 8012cd2:	d016      	beq.n	8012d02 <USBD_LL_SetupStage+0x6a>
 8012cd4:	2b02      	cmp	r3, #2
 8012cd6:	d81c      	bhi.n	8012d12 <USBD_LL_SetupStage+0x7a>
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	d002      	beq.n	8012ce2 <USBD_LL_SetupStage+0x4a>
 8012cdc:	2b01      	cmp	r3, #1
 8012cde:	d008      	beq.n	8012cf2 <USBD_LL_SetupStage+0x5a>
 8012ce0:	e017      	b.n	8012d12 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8012ce8:	4619      	mov	r1, r3
 8012cea:	6878      	ldr	r0, [r7, #4]
 8012cec:	f000 f9ce 	bl	801308c <USBD_StdDevReq>
      break;
 8012cf0:	e01a      	b.n	8012d28 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8012cf8:	4619      	mov	r1, r3
 8012cfa:	6878      	ldr	r0, [r7, #4]
 8012cfc:	f000 fa30 	bl	8013160 <USBD_StdItfReq>
      break;
 8012d00:	e012      	b.n	8012d28 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8012d08:	4619      	mov	r1, r3
 8012d0a:	6878      	ldr	r0, [r7, #4]
 8012d0c:	f000 fa70 	bl	80131f0 <USBD_StdEPReq>
      break;
 8012d10:	e00a      	b.n	8012d28 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8012d12:	687b      	ldr	r3, [r7, #4]
 8012d14:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8012d18:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8012d1c:	b2db      	uxtb	r3, r3
 8012d1e:	4619      	mov	r1, r3
 8012d20:	6878      	ldr	r0, [r7, #4]
 8012d22:	f004 f8e9 	bl	8016ef8 <USBD_LL_StallEP>
      break;
 8012d26:	bf00      	nop
  }

  return USBD_OK;
 8012d28:	2300      	movs	r3, #0
}
 8012d2a:	4618      	mov	r0, r3
 8012d2c:	3708      	adds	r7, #8
 8012d2e:	46bd      	mov	sp, r7
 8012d30:	bd80      	pop	{r7, pc}

08012d32 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8012d32:	b580      	push	{r7, lr}
 8012d34:	b086      	sub	sp, #24
 8012d36:	af00      	add	r7, sp, #0
 8012d38:	60f8      	str	r0, [r7, #12]
 8012d3a:	460b      	mov	r3, r1
 8012d3c:	607a      	str	r2, [r7, #4]
 8012d3e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8012d40:	7afb      	ldrb	r3, [r7, #11]
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d14b      	bne.n	8012dde <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8012d46:	68fb      	ldr	r3, [r7, #12]
 8012d48:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8012d4c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8012d4e:	68fb      	ldr	r3, [r7, #12]
 8012d50:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8012d54:	2b03      	cmp	r3, #3
 8012d56:	d134      	bne.n	8012dc2 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8012d58:	697b      	ldr	r3, [r7, #20]
 8012d5a:	68da      	ldr	r2, [r3, #12]
 8012d5c:	697b      	ldr	r3, [r7, #20]
 8012d5e:	691b      	ldr	r3, [r3, #16]
 8012d60:	429a      	cmp	r2, r3
 8012d62:	d919      	bls.n	8012d98 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8012d64:	697b      	ldr	r3, [r7, #20]
 8012d66:	68da      	ldr	r2, [r3, #12]
 8012d68:	697b      	ldr	r3, [r7, #20]
 8012d6a:	691b      	ldr	r3, [r3, #16]
 8012d6c:	1ad2      	subs	r2, r2, r3
 8012d6e:	697b      	ldr	r3, [r7, #20]
 8012d70:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8012d72:	697b      	ldr	r3, [r7, #20]
 8012d74:	68da      	ldr	r2, [r3, #12]
 8012d76:	697b      	ldr	r3, [r7, #20]
 8012d78:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8012d7a:	429a      	cmp	r2, r3
 8012d7c:	d203      	bcs.n	8012d86 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8012d7e:	697b      	ldr	r3, [r7, #20]
 8012d80:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8012d82:	b29b      	uxth	r3, r3
 8012d84:	e002      	b.n	8012d8c <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8012d86:	697b      	ldr	r3, [r7, #20]
 8012d88:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8012d8a:	b29b      	uxth	r3, r3
 8012d8c:	461a      	mov	r2, r3
 8012d8e:	6879      	ldr	r1, [r7, #4]
 8012d90:	68f8      	ldr	r0, [r7, #12]
 8012d92:	f000 ff5c 	bl	8013c4e <USBD_CtlContinueRx>
 8012d96:	e038      	b.n	8012e0a <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8012d98:	68fb      	ldr	r3, [r7, #12]
 8012d9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012d9e:	691b      	ldr	r3, [r3, #16]
 8012da0:	2b00      	cmp	r3, #0
 8012da2:	d00a      	beq.n	8012dba <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8012da4:	68fb      	ldr	r3, [r7, #12]
 8012da6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8012daa:	2b03      	cmp	r3, #3
 8012dac:	d105      	bne.n	8012dba <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8012dae:	68fb      	ldr	r3, [r7, #12]
 8012db0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012db4:	691b      	ldr	r3, [r3, #16]
 8012db6:	68f8      	ldr	r0, [r7, #12]
 8012db8:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8012dba:	68f8      	ldr	r0, [r7, #12]
 8012dbc:	f000 ff59 	bl	8013c72 <USBD_CtlSendStatus>
 8012dc0:	e023      	b.n	8012e0a <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8012dc2:	68fb      	ldr	r3, [r7, #12]
 8012dc4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8012dc8:	2b05      	cmp	r3, #5
 8012dca:	d11e      	bne.n	8012e0a <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8012dcc:	68fb      	ldr	r3, [r7, #12]
 8012dce:	2200      	movs	r2, #0
 8012dd0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8012dd4:	2100      	movs	r1, #0
 8012dd6:	68f8      	ldr	r0, [r7, #12]
 8012dd8:	f004 f88e 	bl	8016ef8 <USBD_LL_StallEP>
 8012ddc:	e015      	b.n	8012e0a <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8012dde:	68fb      	ldr	r3, [r7, #12]
 8012de0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012de4:	699b      	ldr	r3, [r3, #24]
 8012de6:	2b00      	cmp	r3, #0
 8012de8:	d00d      	beq.n	8012e06 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8012dea:	68fb      	ldr	r3, [r7, #12]
 8012dec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8012df0:	2b03      	cmp	r3, #3
 8012df2:	d108      	bne.n	8012e06 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8012df4:	68fb      	ldr	r3, [r7, #12]
 8012df6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012dfa:	699b      	ldr	r3, [r3, #24]
 8012dfc:	7afa      	ldrb	r2, [r7, #11]
 8012dfe:	4611      	mov	r1, r2
 8012e00:	68f8      	ldr	r0, [r7, #12]
 8012e02:	4798      	blx	r3
 8012e04:	e001      	b.n	8012e0a <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8012e06:	2302      	movs	r3, #2
 8012e08:	e000      	b.n	8012e0c <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8012e0a:	2300      	movs	r3, #0
}
 8012e0c:	4618      	mov	r0, r3
 8012e0e:	3718      	adds	r7, #24
 8012e10:	46bd      	mov	sp, r7
 8012e12:	bd80      	pop	{r7, pc}

08012e14 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8012e14:	b580      	push	{r7, lr}
 8012e16:	b086      	sub	sp, #24
 8012e18:	af00      	add	r7, sp, #0
 8012e1a:	60f8      	str	r0, [r7, #12]
 8012e1c:	460b      	mov	r3, r1
 8012e1e:	607a      	str	r2, [r7, #4]
 8012e20:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8012e22:	7afb      	ldrb	r3, [r7, #11]
 8012e24:	2b00      	cmp	r3, #0
 8012e26:	d17f      	bne.n	8012f28 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8012e28:	68fb      	ldr	r3, [r7, #12]
 8012e2a:	3314      	adds	r3, #20
 8012e2c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8012e2e:	68fb      	ldr	r3, [r7, #12]
 8012e30:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8012e34:	2b02      	cmp	r3, #2
 8012e36:	d15c      	bne.n	8012ef2 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8012e38:	697b      	ldr	r3, [r7, #20]
 8012e3a:	68da      	ldr	r2, [r3, #12]
 8012e3c:	697b      	ldr	r3, [r7, #20]
 8012e3e:	691b      	ldr	r3, [r3, #16]
 8012e40:	429a      	cmp	r2, r3
 8012e42:	d915      	bls.n	8012e70 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8012e44:	697b      	ldr	r3, [r7, #20]
 8012e46:	68da      	ldr	r2, [r3, #12]
 8012e48:	697b      	ldr	r3, [r7, #20]
 8012e4a:	691b      	ldr	r3, [r3, #16]
 8012e4c:	1ad2      	subs	r2, r2, r3
 8012e4e:	697b      	ldr	r3, [r7, #20]
 8012e50:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8012e52:	697b      	ldr	r3, [r7, #20]
 8012e54:	68db      	ldr	r3, [r3, #12]
 8012e56:	b29b      	uxth	r3, r3
 8012e58:	461a      	mov	r2, r3
 8012e5a:	6879      	ldr	r1, [r7, #4]
 8012e5c:	68f8      	ldr	r0, [r7, #12]
 8012e5e:	f000 fec6 	bl	8013bee <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012e62:	2300      	movs	r3, #0
 8012e64:	2200      	movs	r2, #0
 8012e66:	2100      	movs	r1, #0
 8012e68:	68f8      	ldr	r0, [r7, #12]
 8012e6a:	f004 f8f2 	bl	8017052 <USBD_LL_PrepareReceive>
 8012e6e:	e04e      	b.n	8012f0e <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8012e70:	697b      	ldr	r3, [r7, #20]
 8012e72:	689b      	ldr	r3, [r3, #8]
 8012e74:	697a      	ldr	r2, [r7, #20]
 8012e76:	6912      	ldr	r2, [r2, #16]
 8012e78:	fbb3 f1f2 	udiv	r1, r3, r2
 8012e7c:	fb01 f202 	mul.w	r2, r1, r2
 8012e80:	1a9b      	subs	r3, r3, r2
 8012e82:	2b00      	cmp	r3, #0
 8012e84:	d11c      	bne.n	8012ec0 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8012e86:	697b      	ldr	r3, [r7, #20]
 8012e88:	689a      	ldr	r2, [r3, #8]
 8012e8a:	697b      	ldr	r3, [r7, #20]
 8012e8c:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8012e8e:	429a      	cmp	r2, r3
 8012e90:	d316      	bcc.n	8012ec0 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8012e92:	697b      	ldr	r3, [r7, #20]
 8012e94:	689a      	ldr	r2, [r3, #8]
 8012e96:	68fb      	ldr	r3, [r7, #12]
 8012e98:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8012e9c:	429a      	cmp	r2, r3
 8012e9e:	d20f      	bcs.n	8012ec0 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8012ea0:	2200      	movs	r2, #0
 8012ea2:	2100      	movs	r1, #0
 8012ea4:	68f8      	ldr	r0, [r7, #12]
 8012ea6:	f000 fea2 	bl	8013bee <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8012eaa:	68fb      	ldr	r3, [r7, #12]
 8012eac:	2200      	movs	r2, #0
 8012eae:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012eb2:	2300      	movs	r3, #0
 8012eb4:	2200      	movs	r2, #0
 8012eb6:	2100      	movs	r1, #0
 8012eb8:	68f8      	ldr	r0, [r7, #12]
 8012eba:	f004 f8ca 	bl	8017052 <USBD_LL_PrepareReceive>
 8012ebe:	e026      	b.n	8012f0e <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8012ec0:	68fb      	ldr	r3, [r7, #12]
 8012ec2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012ec6:	68db      	ldr	r3, [r3, #12]
 8012ec8:	2b00      	cmp	r3, #0
 8012eca:	d00a      	beq.n	8012ee2 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8012ecc:	68fb      	ldr	r3, [r7, #12]
 8012ece:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8012ed2:	2b03      	cmp	r3, #3
 8012ed4:	d105      	bne.n	8012ee2 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8012ed6:	68fb      	ldr	r3, [r7, #12]
 8012ed8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012edc:	68db      	ldr	r3, [r3, #12]
 8012ede:	68f8      	ldr	r0, [r7, #12]
 8012ee0:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8012ee2:	2180      	movs	r1, #128	; 0x80
 8012ee4:	68f8      	ldr	r0, [r7, #12]
 8012ee6:	f004 f807 	bl	8016ef8 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8012eea:	68f8      	ldr	r0, [r7, #12]
 8012eec:	f000 fed4 	bl	8013c98 <USBD_CtlReceiveStatus>
 8012ef0:	e00d      	b.n	8012f0e <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8012ef2:	68fb      	ldr	r3, [r7, #12]
 8012ef4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8012ef8:	2b04      	cmp	r3, #4
 8012efa:	d004      	beq.n	8012f06 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8012efc:	68fb      	ldr	r3, [r7, #12]
 8012efe:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8012f02:	2b00      	cmp	r3, #0
 8012f04:	d103      	bne.n	8012f0e <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8012f06:	2180      	movs	r1, #128	; 0x80
 8012f08:	68f8      	ldr	r0, [r7, #12]
 8012f0a:	f003 fff5 	bl	8016ef8 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8012f0e:	68fb      	ldr	r3, [r7, #12]
 8012f10:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8012f14:	2b01      	cmp	r3, #1
 8012f16:	d11d      	bne.n	8012f54 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8012f18:	68f8      	ldr	r0, [r7, #12]
 8012f1a:	f7ff fe80 	bl	8012c1e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8012f1e:	68fb      	ldr	r3, [r7, #12]
 8012f20:	2200      	movs	r2, #0
 8012f22:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8012f26:	e015      	b.n	8012f54 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8012f28:	68fb      	ldr	r3, [r7, #12]
 8012f2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012f2e:	695b      	ldr	r3, [r3, #20]
 8012f30:	2b00      	cmp	r3, #0
 8012f32:	d00d      	beq.n	8012f50 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8012f34:	68fb      	ldr	r3, [r7, #12]
 8012f36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8012f3a:	2b03      	cmp	r3, #3
 8012f3c:	d108      	bne.n	8012f50 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8012f3e:	68fb      	ldr	r3, [r7, #12]
 8012f40:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012f44:	695b      	ldr	r3, [r3, #20]
 8012f46:	7afa      	ldrb	r2, [r7, #11]
 8012f48:	4611      	mov	r1, r2
 8012f4a:	68f8      	ldr	r0, [r7, #12]
 8012f4c:	4798      	blx	r3
 8012f4e:	e001      	b.n	8012f54 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8012f50:	2302      	movs	r3, #2
 8012f52:	e000      	b.n	8012f56 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8012f54:	2300      	movs	r3, #0
}
 8012f56:	4618      	mov	r0, r3
 8012f58:	3718      	adds	r7, #24
 8012f5a:	46bd      	mov	sp, r7
 8012f5c:	bd80      	pop	{r7, pc}

08012f5e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8012f5e:	b580      	push	{r7, lr}
 8012f60:	b082      	sub	sp, #8
 8012f62:	af00      	add	r7, sp, #0
 8012f64:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012f66:	2340      	movs	r3, #64	; 0x40
 8012f68:	2200      	movs	r2, #0
 8012f6a:	2100      	movs	r1, #0
 8012f6c:	6878      	ldr	r0, [r7, #4]
 8012f6e:	f003 ff7e 	bl	8016e6e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	2201      	movs	r2, #1
 8012f76:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8012f7a:	687b      	ldr	r3, [r7, #4]
 8012f7c:	2240      	movs	r2, #64	; 0x40
 8012f7e:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012f82:	2340      	movs	r3, #64	; 0x40
 8012f84:	2200      	movs	r2, #0
 8012f86:	2180      	movs	r1, #128	; 0x80
 8012f88:	6878      	ldr	r0, [r7, #4]
 8012f8a:	f003 ff70 	bl	8016e6e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	2201      	movs	r2, #1
 8012f92:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	2240      	movs	r2, #64	; 0x40
 8012f98:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012f9a:	687b      	ldr	r3, [r7, #4]
 8012f9c:	2201      	movs	r2, #1
 8012f9e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8012fa2:	687b      	ldr	r3, [r7, #4]
 8012fa4:	2200      	movs	r2, #0
 8012fa6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	2200      	movs	r2, #0
 8012fae:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	2200      	movs	r2, #0
 8012fb4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8012fb8:	687b      	ldr	r3, [r7, #4]
 8012fba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012fbe:	2b00      	cmp	r3, #0
 8012fc0:	d009      	beq.n	8012fd6 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8012fc2:	687b      	ldr	r3, [r7, #4]
 8012fc4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012fc8:	685b      	ldr	r3, [r3, #4]
 8012fca:	687a      	ldr	r2, [r7, #4]
 8012fcc:	6852      	ldr	r2, [r2, #4]
 8012fce:	b2d2      	uxtb	r2, r2
 8012fd0:	4611      	mov	r1, r2
 8012fd2:	6878      	ldr	r0, [r7, #4]
 8012fd4:	4798      	blx	r3
  }

  return USBD_OK;
 8012fd6:	2300      	movs	r3, #0
}
 8012fd8:	4618      	mov	r0, r3
 8012fda:	3708      	adds	r7, #8
 8012fdc:	46bd      	mov	sp, r7
 8012fde:	bd80      	pop	{r7, pc}

08012fe0 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8012fe0:	b480      	push	{r7}
 8012fe2:	b083      	sub	sp, #12
 8012fe4:	af00      	add	r7, sp, #0
 8012fe6:	6078      	str	r0, [r7, #4]
 8012fe8:	460b      	mov	r3, r1
 8012fea:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	78fa      	ldrb	r2, [r7, #3]
 8012ff0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8012ff2:	2300      	movs	r3, #0
}
 8012ff4:	4618      	mov	r0, r3
 8012ff6:	370c      	adds	r7, #12
 8012ff8:	46bd      	mov	sp, r7
 8012ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ffe:	4770      	bx	lr

08013000 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8013000:	b480      	push	{r7}
 8013002:	b083      	sub	sp, #12
 8013004:	af00      	add	r7, sp, #0
 8013006:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 801300e:	687b      	ldr	r3, [r7, #4]
 8013010:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	2204      	movs	r2, #4
 8013018:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 801301c:	2300      	movs	r3, #0
}
 801301e:	4618      	mov	r0, r3
 8013020:	370c      	adds	r7, #12
 8013022:	46bd      	mov	sp, r7
 8013024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013028:	4770      	bx	lr

0801302a <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801302a:	b480      	push	{r7}
 801302c:	b083      	sub	sp, #12
 801302e:	af00      	add	r7, sp, #0
 8013030:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8013032:	687b      	ldr	r3, [r7, #4]
 8013034:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013038:	2b04      	cmp	r3, #4
 801303a:	d105      	bne.n	8013048 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8013048:	2300      	movs	r3, #0
}
 801304a:	4618      	mov	r0, r3
 801304c:	370c      	adds	r7, #12
 801304e:	46bd      	mov	sp, r7
 8013050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013054:	4770      	bx	lr

08013056 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8013056:	b580      	push	{r7, lr}
 8013058:	b082      	sub	sp, #8
 801305a:	af00      	add	r7, sp, #0
 801305c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801305e:	687b      	ldr	r3, [r7, #4]
 8013060:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013064:	2b03      	cmp	r3, #3
 8013066:	d10b      	bne.n	8013080 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8013068:	687b      	ldr	r3, [r7, #4]
 801306a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801306e:	69db      	ldr	r3, [r3, #28]
 8013070:	2b00      	cmp	r3, #0
 8013072:	d005      	beq.n	8013080 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8013074:	687b      	ldr	r3, [r7, #4]
 8013076:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801307a:	69db      	ldr	r3, [r3, #28]
 801307c:	6878      	ldr	r0, [r7, #4]
 801307e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8013080:	2300      	movs	r3, #0
}
 8013082:	4618      	mov	r0, r3
 8013084:	3708      	adds	r7, #8
 8013086:	46bd      	mov	sp, r7
 8013088:	bd80      	pop	{r7, pc}
	...

0801308c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 801308c:	b580      	push	{r7, lr}
 801308e:	b084      	sub	sp, #16
 8013090:	af00      	add	r7, sp, #0
 8013092:	6078      	str	r0, [r7, #4]
 8013094:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013096:	2300      	movs	r3, #0
 8013098:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801309a:	683b      	ldr	r3, [r7, #0]
 801309c:	781b      	ldrb	r3, [r3, #0]
 801309e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80130a2:	2b40      	cmp	r3, #64	; 0x40
 80130a4:	d005      	beq.n	80130b2 <USBD_StdDevReq+0x26>
 80130a6:	2b40      	cmp	r3, #64	; 0x40
 80130a8:	d84f      	bhi.n	801314a <USBD_StdDevReq+0xbe>
 80130aa:	2b00      	cmp	r3, #0
 80130ac:	d009      	beq.n	80130c2 <USBD_StdDevReq+0x36>
 80130ae:	2b20      	cmp	r3, #32
 80130b0:	d14b      	bne.n	801314a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80130b2:	687b      	ldr	r3, [r7, #4]
 80130b4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80130b8:	689b      	ldr	r3, [r3, #8]
 80130ba:	6839      	ldr	r1, [r7, #0]
 80130bc:	6878      	ldr	r0, [r7, #4]
 80130be:	4798      	blx	r3
      break;
 80130c0:	e048      	b.n	8013154 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80130c2:	683b      	ldr	r3, [r7, #0]
 80130c4:	785b      	ldrb	r3, [r3, #1]
 80130c6:	2b09      	cmp	r3, #9
 80130c8:	d839      	bhi.n	801313e <USBD_StdDevReq+0xb2>
 80130ca:	a201      	add	r2, pc, #4	; (adr r2, 80130d0 <USBD_StdDevReq+0x44>)
 80130cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80130d0:	08013121 	.word	0x08013121
 80130d4:	08013135 	.word	0x08013135
 80130d8:	0801313f 	.word	0x0801313f
 80130dc:	0801312b 	.word	0x0801312b
 80130e0:	0801313f 	.word	0x0801313f
 80130e4:	08013103 	.word	0x08013103
 80130e8:	080130f9 	.word	0x080130f9
 80130ec:	0801313f 	.word	0x0801313f
 80130f0:	08013117 	.word	0x08013117
 80130f4:	0801310d 	.word	0x0801310d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80130f8:	6839      	ldr	r1, [r7, #0]
 80130fa:	6878      	ldr	r0, [r7, #4]
 80130fc:	f000 f9dc 	bl	80134b8 <USBD_GetDescriptor>
          break;
 8013100:	e022      	b.n	8013148 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8013102:	6839      	ldr	r1, [r7, #0]
 8013104:	6878      	ldr	r0, [r7, #4]
 8013106:	f000 fb3f 	bl	8013788 <USBD_SetAddress>
          break;
 801310a:	e01d      	b.n	8013148 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 801310c:	6839      	ldr	r1, [r7, #0]
 801310e:	6878      	ldr	r0, [r7, #4]
 8013110:	f000 fb7e 	bl	8013810 <USBD_SetConfig>
          break;
 8013114:	e018      	b.n	8013148 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8013116:	6839      	ldr	r1, [r7, #0]
 8013118:	6878      	ldr	r0, [r7, #4]
 801311a:	f000 fc07 	bl	801392c <USBD_GetConfig>
          break;
 801311e:	e013      	b.n	8013148 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8013120:	6839      	ldr	r1, [r7, #0]
 8013122:	6878      	ldr	r0, [r7, #4]
 8013124:	f000 fc37 	bl	8013996 <USBD_GetStatus>
          break;
 8013128:	e00e      	b.n	8013148 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801312a:	6839      	ldr	r1, [r7, #0]
 801312c:	6878      	ldr	r0, [r7, #4]
 801312e:	f000 fc65 	bl	80139fc <USBD_SetFeature>
          break;
 8013132:	e009      	b.n	8013148 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8013134:	6839      	ldr	r1, [r7, #0]
 8013136:	6878      	ldr	r0, [r7, #4]
 8013138:	f000 fc74 	bl	8013a24 <USBD_ClrFeature>
          break;
 801313c:	e004      	b.n	8013148 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 801313e:	6839      	ldr	r1, [r7, #0]
 8013140:	6878      	ldr	r0, [r7, #4]
 8013142:	f000 fccd 	bl	8013ae0 <USBD_CtlError>
          break;
 8013146:	bf00      	nop
      }
      break;
 8013148:	e004      	b.n	8013154 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 801314a:	6839      	ldr	r1, [r7, #0]
 801314c:	6878      	ldr	r0, [r7, #4]
 801314e:	f000 fcc7 	bl	8013ae0 <USBD_CtlError>
      break;
 8013152:	bf00      	nop
  }

  return ret;
 8013154:	7bfb      	ldrb	r3, [r7, #15]
}
 8013156:	4618      	mov	r0, r3
 8013158:	3710      	adds	r7, #16
 801315a:	46bd      	mov	sp, r7
 801315c:	bd80      	pop	{r7, pc}
 801315e:	bf00      	nop

08013160 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8013160:	b580      	push	{r7, lr}
 8013162:	b084      	sub	sp, #16
 8013164:	af00      	add	r7, sp, #0
 8013166:	6078      	str	r0, [r7, #4]
 8013168:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801316a:	2300      	movs	r3, #0
 801316c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801316e:	683b      	ldr	r3, [r7, #0]
 8013170:	781b      	ldrb	r3, [r3, #0]
 8013172:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8013176:	2b40      	cmp	r3, #64	; 0x40
 8013178:	d005      	beq.n	8013186 <USBD_StdItfReq+0x26>
 801317a:	2b40      	cmp	r3, #64	; 0x40
 801317c:	d82e      	bhi.n	80131dc <USBD_StdItfReq+0x7c>
 801317e:	2b00      	cmp	r3, #0
 8013180:	d001      	beq.n	8013186 <USBD_StdItfReq+0x26>
 8013182:	2b20      	cmp	r3, #32
 8013184:	d12a      	bne.n	80131dc <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8013186:	687b      	ldr	r3, [r7, #4]
 8013188:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801318c:	3b01      	subs	r3, #1
 801318e:	2b02      	cmp	r3, #2
 8013190:	d81d      	bhi.n	80131ce <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8013192:	683b      	ldr	r3, [r7, #0]
 8013194:	889b      	ldrh	r3, [r3, #4]
 8013196:	b2db      	uxtb	r3, r3
 8013198:	2b01      	cmp	r3, #1
 801319a:	d813      	bhi.n	80131c4 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801319c:	687b      	ldr	r3, [r7, #4]
 801319e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80131a2:	689b      	ldr	r3, [r3, #8]
 80131a4:	6839      	ldr	r1, [r7, #0]
 80131a6:	6878      	ldr	r0, [r7, #4]
 80131a8:	4798      	blx	r3
 80131aa:	4603      	mov	r3, r0
 80131ac:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80131ae:	683b      	ldr	r3, [r7, #0]
 80131b0:	88db      	ldrh	r3, [r3, #6]
 80131b2:	2b00      	cmp	r3, #0
 80131b4:	d110      	bne.n	80131d8 <USBD_StdItfReq+0x78>
 80131b6:	7bfb      	ldrb	r3, [r7, #15]
 80131b8:	2b00      	cmp	r3, #0
 80131ba:	d10d      	bne.n	80131d8 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80131bc:	6878      	ldr	r0, [r7, #4]
 80131be:	f000 fd58 	bl	8013c72 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80131c2:	e009      	b.n	80131d8 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80131c4:	6839      	ldr	r1, [r7, #0]
 80131c6:	6878      	ldr	r0, [r7, #4]
 80131c8:	f000 fc8a 	bl	8013ae0 <USBD_CtlError>
          break;
 80131cc:	e004      	b.n	80131d8 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80131ce:	6839      	ldr	r1, [r7, #0]
 80131d0:	6878      	ldr	r0, [r7, #4]
 80131d2:	f000 fc85 	bl	8013ae0 <USBD_CtlError>
          break;
 80131d6:	e000      	b.n	80131da <USBD_StdItfReq+0x7a>
          break;
 80131d8:	bf00      	nop
      }
      break;
 80131da:	e004      	b.n	80131e6 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80131dc:	6839      	ldr	r1, [r7, #0]
 80131de:	6878      	ldr	r0, [r7, #4]
 80131e0:	f000 fc7e 	bl	8013ae0 <USBD_CtlError>
      break;
 80131e4:	bf00      	nop
  }

  return USBD_OK;
 80131e6:	2300      	movs	r3, #0
}
 80131e8:	4618      	mov	r0, r3
 80131ea:	3710      	adds	r7, #16
 80131ec:	46bd      	mov	sp, r7
 80131ee:	bd80      	pop	{r7, pc}

080131f0 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80131f0:	b580      	push	{r7, lr}
 80131f2:	b084      	sub	sp, #16
 80131f4:	af00      	add	r7, sp, #0
 80131f6:	6078      	str	r0, [r7, #4]
 80131f8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80131fa:	2300      	movs	r3, #0
 80131fc:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80131fe:	683b      	ldr	r3, [r7, #0]
 8013200:	889b      	ldrh	r3, [r3, #4]
 8013202:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013204:	683b      	ldr	r3, [r7, #0]
 8013206:	781b      	ldrb	r3, [r3, #0]
 8013208:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801320c:	2b40      	cmp	r3, #64	; 0x40
 801320e:	d007      	beq.n	8013220 <USBD_StdEPReq+0x30>
 8013210:	2b40      	cmp	r3, #64	; 0x40
 8013212:	f200 8146 	bhi.w	80134a2 <USBD_StdEPReq+0x2b2>
 8013216:	2b00      	cmp	r3, #0
 8013218:	d00a      	beq.n	8013230 <USBD_StdEPReq+0x40>
 801321a:	2b20      	cmp	r3, #32
 801321c:	f040 8141 	bne.w	80134a2 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8013220:	687b      	ldr	r3, [r7, #4]
 8013222:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013226:	689b      	ldr	r3, [r3, #8]
 8013228:	6839      	ldr	r1, [r7, #0]
 801322a:	6878      	ldr	r0, [r7, #4]
 801322c:	4798      	blx	r3
      break;
 801322e:	e13d      	b.n	80134ac <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8013230:	683b      	ldr	r3, [r7, #0]
 8013232:	781b      	ldrb	r3, [r3, #0]
 8013234:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8013238:	2b20      	cmp	r3, #32
 801323a:	d10a      	bne.n	8013252 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013242:	689b      	ldr	r3, [r3, #8]
 8013244:	6839      	ldr	r1, [r7, #0]
 8013246:	6878      	ldr	r0, [r7, #4]
 8013248:	4798      	blx	r3
 801324a:	4603      	mov	r3, r0
 801324c:	73fb      	strb	r3, [r7, #15]

        return ret;
 801324e:	7bfb      	ldrb	r3, [r7, #15]
 8013250:	e12d      	b.n	80134ae <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8013252:	683b      	ldr	r3, [r7, #0]
 8013254:	785b      	ldrb	r3, [r3, #1]
 8013256:	2b03      	cmp	r3, #3
 8013258:	d007      	beq.n	801326a <USBD_StdEPReq+0x7a>
 801325a:	2b03      	cmp	r3, #3
 801325c:	f300 811b 	bgt.w	8013496 <USBD_StdEPReq+0x2a6>
 8013260:	2b00      	cmp	r3, #0
 8013262:	d072      	beq.n	801334a <USBD_StdEPReq+0x15a>
 8013264:	2b01      	cmp	r3, #1
 8013266:	d03a      	beq.n	80132de <USBD_StdEPReq+0xee>
 8013268:	e115      	b.n	8013496 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013270:	2b02      	cmp	r3, #2
 8013272:	d002      	beq.n	801327a <USBD_StdEPReq+0x8a>
 8013274:	2b03      	cmp	r3, #3
 8013276:	d015      	beq.n	80132a4 <USBD_StdEPReq+0xb4>
 8013278:	e02b      	b.n	80132d2 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801327a:	7bbb      	ldrb	r3, [r7, #14]
 801327c:	2b00      	cmp	r3, #0
 801327e:	d00c      	beq.n	801329a <USBD_StdEPReq+0xaa>
 8013280:	7bbb      	ldrb	r3, [r7, #14]
 8013282:	2b80      	cmp	r3, #128	; 0x80
 8013284:	d009      	beq.n	801329a <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8013286:	7bbb      	ldrb	r3, [r7, #14]
 8013288:	4619      	mov	r1, r3
 801328a:	6878      	ldr	r0, [r7, #4]
 801328c:	f003 fe34 	bl	8016ef8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8013290:	2180      	movs	r1, #128	; 0x80
 8013292:	6878      	ldr	r0, [r7, #4]
 8013294:	f003 fe30 	bl	8016ef8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013298:	e020      	b.n	80132dc <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 801329a:	6839      	ldr	r1, [r7, #0]
 801329c:	6878      	ldr	r0, [r7, #4]
 801329e:	f000 fc1f 	bl	8013ae0 <USBD_CtlError>
              break;
 80132a2:	e01b      	b.n	80132dc <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80132a4:	683b      	ldr	r3, [r7, #0]
 80132a6:	885b      	ldrh	r3, [r3, #2]
 80132a8:	2b00      	cmp	r3, #0
 80132aa:	d10e      	bne.n	80132ca <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80132ac:	7bbb      	ldrb	r3, [r7, #14]
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	d00b      	beq.n	80132ca <USBD_StdEPReq+0xda>
 80132b2:	7bbb      	ldrb	r3, [r7, #14]
 80132b4:	2b80      	cmp	r3, #128	; 0x80
 80132b6:	d008      	beq.n	80132ca <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80132b8:	683b      	ldr	r3, [r7, #0]
 80132ba:	88db      	ldrh	r3, [r3, #6]
 80132bc:	2b00      	cmp	r3, #0
 80132be:	d104      	bne.n	80132ca <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80132c0:	7bbb      	ldrb	r3, [r7, #14]
 80132c2:	4619      	mov	r1, r3
 80132c4:	6878      	ldr	r0, [r7, #4]
 80132c6:	f003 fe17 	bl	8016ef8 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80132ca:	6878      	ldr	r0, [r7, #4]
 80132cc:	f000 fcd1 	bl	8013c72 <USBD_CtlSendStatus>

              break;
 80132d0:	e004      	b.n	80132dc <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80132d2:	6839      	ldr	r1, [r7, #0]
 80132d4:	6878      	ldr	r0, [r7, #4]
 80132d6:	f000 fc03 	bl	8013ae0 <USBD_CtlError>
              break;
 80132da:	bf00      	nop
          }
          break;
 80132dc:	e0e0      	b.n	80134a0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80132e4:	2b02      	cmp	r3, #2
 80132e6:	d002      	beq.n	80132ee <USBD_StdEPReq+0xfe>
 80132e8:	2b03      	cmp	r3, #3
 80132ea:	d015      	beq.n	8013318 <USBD_StdEPReq+0x128>
 80132ec:	e026      	b.n	801333c <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80132ee:	7bbb      	ldrb	r3, [r7, #14]
 80132f0:	2b00      	cmp	r3, #0
 80132f2:	d00c      	beq.n	801330e <USBD_StdEPReq+0x11e>
 80132f4:	7bbb      	ldrb	r3, [r7, #14]
 80132f6:	2b80      	cmp	r3, #128	; 0x80
 80132f8:	d009      	beq.n	801330e <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80132fa:	7bbb      	ldrb	r3, [r7, #14]
 80132fc:	4619      	mov	r1, r3
 80132fe:	6878      	ldr	r0, [r7, #4]
 8013300:	f003 fdfa 	bl	8016ef8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8013304:	2180      	movs	r1, #128	; 0x80
 8013306:	6878      	ldr	r0, [r7, #4]
 8013308:	f003 fdf6 	bl	8016ef8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801330c:	e01c      	b.n	8013348 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 801330e:	6839      	ldr	r1, [r7, #0]
 8013310:	6878      	ldr	r0, [r7, #4]
 8013312:	f000 fbe5 	bl	8013ae0 <USBD_CtlError>
              break;
 8013316:	e017      	b.n	8013348 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013318:	683b      	ldr	r3, [r7, #0]
 801331a:	885b      	ldrh	r3, [r3, #2]
 801331c:	2b00      	cmp	r3, #0
 801331e:	d112      	bne.n	8013346 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8013320:	7bbb      	ldrb	r3, [r7, #14]
 8013322:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013326:	2b00      	cmp	r3, #0
 8013328:	d004      	beq.n	8013334 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 801332a:	7bbb      	ldrb	r3, [r7, #14]
 801332c:	4619      	mov	r1, r3
 801332e:	6878      	ldr	r0, [r7, #4]
 8013330:	f003 fe01 	bl	8016f36 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8013334:	6878      	ldr	r0, [r7, #4]
 8013336:	f000 fc9c 	bl	8013c72 <USBD_CtlSendStatus>
              }
              break;
 801333a:	e004      	b.n	8013346 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 801333c:	6839      	ldr	r1, [r7, #0]
 801333e:	6878      	ldr	r0, [r7, #4]
 8013340:	f000 fbce 	bl	8013ae0 <USBD_CtlError>
              break;
 8013344:	e000      	b.n	8013348 <USBD_StdEPReq+0x158>
              break;
 8013346:	bf00      	nop
          }
          break;
 8013348:	e0aa      	b.n	80134a0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013350:	2b02      	cmp	r3, #2
 8013352:	d002      	beq.n	801335a <USBD_StdEPReq+0x16a>
 8013354:	2b03      	cmp	r3, #3
 8013356:	d032      	beq.n	80133be <USBD_StdEPReq+0x1ce>
 8013358:	e097      	b.n	801348a <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801335a:	7bbb      	ldrb	r3, [r7, #14]
 801335c:	2b00      	cmp	r3, #0
 801335e:	d007      	beq.n	8013370 <USBD_StdEPReq+0x180>
 8013360:	7bbb      	ldrb	r3, [r7, #14]
 8013362:	2b80      	cmp	r3, #128	; 0x80
 8013364:	d004      	beq.n	8013370 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8013366:	6839      	ldr	r1, [r7, #0]
 8013368:	6878      	ldr	r0, [r7, #4]
 801336a:	f000 fbb9 	bl	8013ae0 <USBD_CtlError>
                break;
 801336e:	e091      	b.n	8013494 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013370:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013374:	2b00      	cmp	r3, #0
 8013376:	da0b      	bge.n	8013390 <USBD_StdEPReq+0x1a0>
 8013378:	7bbb      	ldrb	r3, [r7, #14]
 801337a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801337e:	4613      	mov	r3, r2
 8013380:	009b      	lsls	r3, r3, #2
 8013382:	4413      	add	r3, r2
 8013384:	009b      	lsls	r3, r3, #2
 8013386:	3310      	adds	r3, #16
 8013388:	687a      	ldr	r2, [r7, #4]
 801338a:	4413      	add	r3, r2
 801338c:	3304      	adds	r3, #4
 801338e:	e00b      	b.n	80133a8 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013390:	7bbb      	ldrb	r3, [r7, #14]
 8013392:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013396:	4613      	mov	r3, r2
 8013398:	009b      	lsls	r3, r3, #2
 801339a:	4413      	add	r3, r2
 801339c:	009b      	lsls	r3, r3, #2
 801339e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80133a2:	687a      	ldr	r2, [r7, #4]
 80133a4:	4413      	add	r3, r2
 80133a6:	3304      	adds	r3, #4
 80133a8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80133aa:	68bb      	ldr	r3, [r7, #8]
 80133ac:	2200      	movs	r2, #0
 80133ae:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80133b0:	68bb      	ldr	r3, [r7, #8]
 80133b2:	2202      	movs	r2, #2
 80133b4:	4619      	mov	r1, r3
 80133b6:	6878      	ldr	r0, [r7, #4]
 80133b8:	f000 fbfd 	bl	8013bb6 <USBD_CtlSendData>
              break;
 80133bc:	e06a      	b.n	8013494 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80133be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80133c2:	2b00      	cmp	r3, #0
 80133c4:	da11      	bge.n	80133ea <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80133c6:	7bbb      	ldrb	r3, [r7, #14]
 80133c8:	f003 020f 	and.w	r2, r3, #15
 80133cc:	6879      	ldr	r1, [r7, #4]
 80133ce:	4613      	mov	r3, r2
 80133d0:	009b      	lsls	r3, r3, #2
 80133d2:	4413      	add	r3, r2
 80133d4:	009b      	lsls	r3, r3, #2
 80133d6:	440b      	add	r3, r1
 80133d8:	3318      	adds	r3, #24
 80133da:	681b      	ldr	r3, [r3, #0]
 80133dc:	2b00      	cmp	r3, #0
 80133de:	d117      	bne.n	8013410 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80133e0:	6839      	ldr	r1, [r7, #0]
 80133e2:	6878      	ldr	r0, [r7, #4]
 80133e4:	f000 fb7c 	bl	8013ae0 <USBD_CtlError>
                  break;
 80133e8:	e054      	b.n	8013494 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80133ea:	7bbb      	ldrb	r3, [r7, #14]
 80133ec:	f003 020f 	and.w	r2, r3, #15
 80133f0:	6879      	ldr	r1, [r7, #4]
 80133f2:	4613      	mov	r3, r2
 80133f4:	009b      	lsls	r3, r3, #2
 80133f6:	4413      	add	r3, r2
 80133f8:	009b      	lsls	r3, r3, #2
 80133fa:	440b      	add	r3, r1
 80133fc:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8013400:	681b      	ldr	r3, [r3, #0]
 8013402:	2b00      	cmp	r3, #0
 8013404:	d104      	bne.n	8013410 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8013406:	6839      	ldr	r1, [r7, #0]
 8013408:	6878      	ldr	r0, [r7, #4]
 801340a:	f000 fb69 	bl	8013ae0 <USBD_CtlError>
                  break;
 801340e:	e041      	b.n	8013494 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013410:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013414:	2b00      	cmp	r3, #0
 8013416:	da0b      	bge.n	8013430 <USBD_StdEPReq+0x240>
 8013418:	7bbb      	ldrb	r3, [r7, #14]
 801341a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801341e:	4613      	mov	r3, r2
 8013420:	009b      	lsls	r3, r3, #2
 8013422:	4413      	add	r3, r2
 8013424:	009b      	lsls	r3, r3, #2
 8013426:	3310      	adds	r3, #16
 8013428:	687a      	ldr	r2, [r7, #4]
 801342a:	4413      	add	r3, r2
 801342c:	3304      	adds	r3, #4
 801342e:	e00b      	b.n	8013448 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013430:	7bbb      	ldrb	r3, [r7, #14]
 8013432:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013436:	4613      	mov	r3, r2
 8013438:	009b      	lsls	r3, r3, #2
 801343a:	4413      	add	r3, r2
 801343c:	009b      	lsls	r3, r3, #2
 801343e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8013442:	687a      	ldr	r2, [r7, #4]
 8013444:	4413      	add	r3, r2
 8013446:	3304      	adds	r3, #4
 8013448:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801344a:	7bbb      	ldrb	r3, [r7, #14]
 801344c:	2b00      	cmp	r3, #0
 801344e:	d002      	beq.n	8013456 <USBD_StdEPReq+0x266>
 8013450:	7bbb      	ldrb	r3, [r7, #14]
 8013452:	2b80      	cmp	r3, #128	; 0x80
 8013454:	d103      	bne.n	801345e <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8013456:	68bb      	ldr	r3, [r7, #8]
 8013458:	2200      	movs	r2, #0
 801345a:	601a      	str	r2, [r3, #0]
 801345c:	e00e      	b.n	801347c <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 801345e:	7bbb      	ldrb	r3, [r7, #14]
 8013460:	4619      	mov	r1, r3
 8013462:	6878      	ldr	r0, [r7, #4]
 8013464:	f003 fd86 	bl	8016f74 <USBD_LL_IsStallEP>
 8013468:	4603      	mov	r3, r0
 801346a:	2b00      	cmp	r3, #0
 801346c:	d003      	beq.n	8013476 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 801346e:	68bb      	ldr	r3, [r7, #8]
 8013470:	2201      	movs	r2, #1
 8013472:	601a      	str	r2, [r3, #0]
 8013474:	e002      	b.n	801347c <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8013476:	68bb      	ldr	r3, [r7, #8]
 8013478:	2200      	movs	r2, #0
 801347a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 801347c:	68bb      	ldr	r3, [r7, #8]
 801347e:	2202      	movs	r2, #2
 8013480:	4619      	mov	r1, r3
 8013482:	6878      	ldr	r0, [r7, #4]
 8013484:	f000 fb97 	bl	8013bb6 <USBD_CtlSendData>
              break;
 8013488:	e004      	b.n	8013494 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 801348a:	6839      	ldr	r1, [r7, #0]
 801348c:	6878      	ldr	r0, [r7, #4]
 801348e:	f000 fb27 	bl	8013ae0 <USBD_CtlError>
              break;
 8013492:	bf00      	nop
          }
          break;
 8013494:	e004      	b.n	80134a0 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8013496:	6839      	ldr	r1, [r7, #0]
 8013498:	6878      	ldr	r0, [r7, #4]
 801349a:	f000 fb21 	bl	8013ae0 <USBD_CtlError>
          break;
 801349e:	bf00      	nop
      }
      break;
 80134a0:	e004      	b.n	80134ac <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80134a2:	6839      	ldr	r1, [r7, #0]
 80134a4:	6878      	ldr	r0, [r7, #4]
 80134a6:	f000 fb1b 	bl	8013ae0 <USBD_CtlError>
      break;
 80134aa:	bf00      	nop
  }

  return ret;
 80134ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80134ae:	4618      	mov	r0, r3
 80134b0:	3710      	adds	r7, #16
 80134b2:	46bd      	mov	sp, r7
 80134b4:	bd80      	pop	{r7, pc}
	...

080134b8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80134b8:	b580      	push	{r7, lr}
 80134ba:	b084      	sub	sp, #16
 80134bc:	af00      	add	r7, sp, #0
 80134be:	6078      	str	r0, [r7, #4]
 80134c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80134c2:	2300      	movs	r3, #0
 80134c4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80134c6:	2300      	movs	r3, #0
 80134c8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80134ca:	2300      	movs	r3, #0
 80134cc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80134ce:	683b      	ldr	r3, [r7, #0]
 80134d0:	885b      	ldrh	r3, [r3, #2]
 80134d2:	0a1b      	lsrs	r3, r3, #8
 80134d4:	b29b      	uxth	r3, r3
 80134d6:	3b01      	subs	r3, #1
 80134d8:	2b06      	cmp	r3, #6
 80134da:	f200 8128 	bhi.w	801372e <USBD_GetDescriptor+0x276>
 80134de:	a201      	add	r2, pc, #4	; (adr r2, 80134e4 <USBD_GetDescriptor+0x2c>)
 80134e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80134e4:	08013501 	.word	0x08013501
 80134e8:	08013519 	.word	0x08013519
 80134ec:	08013559 	.word	0x08013559
 80134f0:	0801372f 	.word	0x0801372f
 80134f4:	0801372f 	.word	0x0801372f
 80134f8:	080136cf 	.word	0x080136cf
 80134fc:	080136fb 	.word	0x080136fb
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8013506:	681b      	ldr	r3, [r3, #0]
 8013508:	687a      	ldr	r2, [r7, #4]
 801350a:	7c12      	ldrb	r2, [r2, #16]
 801350c:	f107 0108 	add.w	r1, r7, #8
 8013510:	4610      	mov	r0, r2
 8013512:	4798      	blx	r3
 8013514:	60f8      	str	r0, [r7, #12]
      break;
 8013516:	e112      	b.n	801373e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013518:	687b      	ldr	r3, [r7, #4]
 801351a:	7c1b      	ldrb	r3, [r3, #16]
 801351c:	2b00      	cmp	r3, #0
 801351e:	d10d      	bne.n	801353c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013528:	f107 0208 	add.w	r2, r7, #8
 801352c:	4610      	mov	r0, r2
 801352e:	4798      	blx	r3
 8013530:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8013532:	68fb      	ldr	r3, [r7, #12]
 8013534:	3301      	adds	r3, #1
 8013536:	2202      	movs	r2, #2
 8013538:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801353a:	e100      	b.n	801373e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013544:	f107 0208 	add.w	r2, r7, #8
 8013548:	4610      	mov	r0, r2
 801354a:	4798      	blx	r3
 801354c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801354e:	68fb      	ldr	r3, [r7, #12]
 8013550:	3301      	adds	r3, #1
 8013552:	2202      	movs	r2, #2
 8013554:	701a      	strb	r2, [r3, #0]
      break;
 8013556:	e0f2      	b.n	801373e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8013558:	683b      	ldr	r3, [r7, #0]
 801355a:	885b      	ldrh	r3, [r3, #2]
 801355c:	b2db      	uxtb	r3, r3
 801355e:	2b05      	cmp	r3, #5
 8013560:	f200 80ac 	bhi.w	80136bc <USBD_GetDescriptor+0x204>
 8013564:	a201      	add	r2, pc, #4	; (adr r2, 801356c <USBD_GetDescriptor+0xb4>)
 8013566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801356a:	bf00      	nop
 801356c:	08013585 	.word	0x08013585
 8013570:	080135b9 	.word	0x080135b9
 8013574:	080135ed 	.word	0x080135ed
 8013578:	08013621 	.word	0x08013621
 801357c:	08013655 	.word	0x08013655
 8013580:	08013689 	.word	0x08013689
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8013584:	687b      	ldr	r3, [r7, #4]
 8013586:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801358a:	685b      	ldr	r3, [r3, #4]
 801358c:	2b00      	cmp	r3, #0
 801358e:	d00b      	beq.n	80135a8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8013596:	685b      	ldr	r3, [r3, #4]
 8013598:	687a      	ldr	r2, [r7, #4]
 801359a:	7c12      	ldrb	r2, [r2, #16]
 801359c:	f107 0108 	add.w	r1, r7, #8
 80135a0:	4610      	mov	r0, r2
 80135a2:	4798      	blx	r3
 80135a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80135a6:	e091      	b.n	80136cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80135a8:	6839      	ldr	r1, [r7, #0]
 80135aa:	6878      	ldr	r0, [r7, #4]
 80135ac:	f000 fa98 	bl	8013ae0 <USBD_CtlError>
            err++;
 80135b0:	7afb      	ldrb	r3, [r7, #11]
 80135b2:	3301      	adds	r3, #1
 80135b4:	72fb      	strb	r3, [r7, #11]
          break;
 80135b6:	e089      	b.n	80136cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80135b8:	687b      	ldr	r3, [r7, #4]
 80135ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80135be:	689b      	ldr	r3, [r3, #8]
 80135c0:	2b00      	cmp	r3, #0
 80135c2:	d00b      	beq.n	80135dc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80135c4:	687b      	ldr	r3, [r7, #4]
 80135c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80135ca:	689b      	ldr	r3, [r3, #8]
 80135cc:	687a      	ldr	r2, [r7, #4]
 80135ce:	7c12      	ldrb	r2, [r2, #16]
 80135d0:	f107 0108 	add.w	r1, r7, #8
 80135d4:	4610      	mov	r0, r2
 80135d6:	4798      	blx	r3
 80135d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80135da:	e077      	b.n	80136cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80135dc:	6839      	ldr	r1, [r7, #0]
 80135de:	6878      	ldr	r0, [r7, #4]
 80135e0:	f000 fa7e 	bl	8013ae0 <USBD_CtlError>
            err++;
 80135e4:	7afb      	ldrb	r3, [r7, #11]
 80135e6:	3301      	adds	r3, #1
 80135e8:	72fb      	strb	r3, [r7, #11]
          break;
 80135ea:	e06f      	b.n	80136cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80135ec:	687b      	ldr	r3, [r7, #4]
 80135ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80135f2:	68db      	ldr	r3, [r3, #12]
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	d00b      	beq.n	8013610 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80135f8:	687b      	ldr	r3, [r7, #4]
 80135fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80135fe:	68db      	ldr	r3, [r3, #12]
 8013600:	687a      	ldr	r2, [r7, #4]
 8013602:	7c12      	ldrb	r2, [r2, #16]
 8013604:	f107 0108 	add.w	r1, r7, #8
 8013608:	4610      	mov	r0, r2
 801360a:	4798      	blx	r3
 801360c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801360e:	e05d      	b.n	80136cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8013610:	6839      	ldr	r1, [r7, #0]
 8013612:	6878      	ldr	r0, [r7, #4]
 8013614:	f000 fa64 	bl	8013ae0 <USBD_CtlError>
            err++;
 8013618:	7afb      	ldrb	r3, [r7, #11]
 801361a:	3301      	adds	r3, #1
 801361c:	72fb      	strb	r3, [r7, #11]
          break;
 801361e:	e055      	b.n	80136cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8013626:	691b      	ldr	r3, [r3, #16]
 8013628:	2b00      	cmp	r3, #0
 801362a:	d00b      	beq.n	8013644 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801362c:	687b      	ldr	r3, [r7, #4]
 801362e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8013632:	691b      	ldr	r3, [r3, #16]
 8013634:	687a      	ldr	r2, [r7, #4]
 8013636:	7c12      	ldrb	r2, [r2, #16]
 8013638:	f107 0108 	add.w	r1, r7, #8
 801363c:	4610      	mov	r0, r2
 801363e:	4798      	blx	r3
 8013640:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013642:	e043      	b.n	80136cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8013644:	6839      	ldr	r1, [r7, #0]
 8013646:	6878      	ldr	r0, [r7, #4]
 8013648:	f000 fa4a 	bl	8013ae0 <USBD_CtlError>
            err++;
 801364c:	7afb      	ldrb	r3, [r7, #11]
 801364e:	3301      	adds	r3, #1
 8013650:	72fb      	strb	r3, [r7, #11]
          break;
 8013652:	e03b      	b.n	80136cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8013654:	687b      	ldr	r3, [r7, #4]
 8013656:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801365a:	695b      	ldr	r3, [r3, #20]
 801365c:	2b00      	cmp	r3, #0
 801365e:	d00b      	beq.n	8013678 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8013666:	695b      	ldr	r3, [r3, #20]
 8013668:	687a      	ldr	r2, [r7, #4]
 801366a:	7c12      	ldrb	r2, [r2, #16]
 801366c:	f107 0108 	add.w	r1, r7, #8
 8013670:	4610      	mov	r0, r2
 8013672:	4798      	blx	r3
 8013674:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013676:	e029      	b.n	80136cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8013678:	6839      	ldr	r1, [r7, #0]
 801367a:	6878      	ldr	r0, [r7, #4]
 801367c:	f000 fa30 	bl	8013ae0 <USBD_CtlError>
            err++;
 8013680:	7afb      	ldrb	r3, [r7, #11]
 8013682:	3301      	adds	r3, #1
 8013684:	72fb      	strb	r3, [r7, #11]
          break;
 8013686:	e021      	b.n	80136cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8013688:	687b      	ldr	r3, [r7, #4]
 801368a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801368e:	699b      	ldr	r3, [r3, #24]
 8013690:	2b00      	cmp	r3, #0
 8013692:	d00b      	beq.n	80136ac <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8013694:	687b      	ldr	r3, [r7, #4]
 8013696:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801369a:	699b      	ldr	r3, [r3, #24]
 801369c:	687a      	ldr	r2, [r7, #4]
 801369e:	7c12      	ldrb	r2, [r2, #16]
 80136a0:	f107 0108 	add.w	r1, r7, #8
 80136a4:	4610      	mov	r0, r2
 80136a6:	4798      	blx	r3
 80136a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80136aa:	e00f      	b.n	80136cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80136ac:	6839      	ldr	r1, [r7, #0]
 80136ae:	6878      	ldr	r0, [r7, #4]
 80136b0:	f000 fa16 	bl	8013ae0 <USBD_CtlError>
            err++;
 80136b4:	7afb      	ldrb	r3, [r7, #11]
 80136b6:	3301      	adds	r3, #1
 80136b8:	72fb      	strb	r3, [r7, #11]
          break;
 80136ba:	e007      	b.n	80136cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80136bc:	6839      	ldr	r1, [r7, #0]
 80136be:	6878      	ldr	r0, [r7, #4]
 80136c0:	f000 fa0e 	bl	8013ae0 <USBD_CtlError>
          err++;
 80136c4:	7afb      	ldrb	r3, [r7, #11]
 80136c6:	3301      	adds	r3, #1
 80136c8:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80136ca:	e038      	b.n	801373e <USBD_GetDescriptor+0x286>
 80136cc:	e037      	b.n	801373e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80136ce:	687b      	ldr	r3, [r7, #4]
 80136d0:	7c1b      	ldrb	r3, [r3, #16]
 80136d2:	2b00      	cmp	r3, #0
 80136d4:	d109      	bne.n	80136ea <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80136dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80136de:	f107 0208 	add.w	r2, r7, #8
 80136e2:	4610      	mov	r0, r2
 80136e4:	4798      	blx	r3
 80136e6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80136e8:	e029      	b.n	801373e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80136ea:	6839      	ldr	r1, [r7, #0]
 80136ec:	6878      	ldr	r0, [r7, #4]
 80136ee:	f000 f9f7 	bl	8013ae0 <USBD_CtlError>
        err++;
 80136f2:	7afb      	ldrb	r3, [r7, #11]
 80136f4:	3301      	adds	r3, #1
 80136f6:	72fb      	strb	r3, [r7, #11]
      break;
 80136f8:	e021      	b.n	801373e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80136fa:	687b      	ldr	r3, [r7, #4]
 80136fc:	7c1b      	ldrb	r3, [r3, #16]
 80136fe:	2b00      	cmp	r3, #0
 8013700:	d10d      	bne.n	801371e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8013702:	687b      	ldr	r3, [r7, #4]
 8013704:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801370a:	f107 0208 	add.w	r2, r7, #8
 801370e:	4610      	mov	r0, r2
 8013710:	4798      	blx	r3
 8013712:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8013714:	68fb      	ldr	r3, [r7, #12]
 8013716:	3301      	adds	r3, #1
 8013718:	2207      	movs	r2, #7
 801371a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801371c:	e00f      	b.n	801373e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 801371e:	6839      	ldr	r1, [r7, #0]
 8013720:	6878      	ldr	r0, [r7, #4]
 8013722:	f000 f9dd 	bl	8013ae0 <USBD_CtlError>
        err++;
 8013726:	7afb      	ldrb	r3, [r7, #11]
 8013728:	3301      	adds	r3, #1
 801372a:	72fb      	strb	r3, [r7, #11]
      break;
 801372c:	e007      	b.n	801373e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 801372e:	6839      	ldr	r1, [r7, #0]
 8013730:	6878      	ldr	r0, [r7, #4]
 8013732:	f000 f9d5 	bl	8013ae0 <USBD_CtlError>
      err++;
 8013736:	7afb      	ldrb	r3, [r7, #11]
 8013738:	3301      	adds	r3, #1
 801373a:	72fb      	strb	r3, [r7, #11]
      break;
 801373c:	bf00      	nop
  }

  if (err != 0U)
 801373e:	7afb      	ldrb	r3, [r7, #11]
 8013740:	2b00      	cmp	r3, #0
 8013742:	d11c      	bne.n	801377e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8013744:	893b      	ldrh	r3, [r7, #8]
 8013746:	2b00      	cmp	r3, #0
 8013748:	d011      	beq.n	801376e <USBD_GetDescriptor+0x2b6>
 801374a:	683b      	ldr	r3, [r7, #0]
 801374c:	88db      	ldrh	r3, [r3, #6]
 801374e:	2b00      	cmp	r3, #0
 8013750:	d00d      	beq.n	801376e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8013752:	683b      	ldr	r3, [r7, #0]
 8013754:	88da      	ldrh	r2, [r3, #6]
 8013756:	893b      	ldrh	r3, [r7, #8]
 8013758:	4293      	cmp	r3, r2
 801375a:	bf28      	it	cs
 801375c:	4613      	movcs	r3, r2
 801375e:	b29b      	uxth	r3, r3
 8013760:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8013762:	893b      	ldrh	r3, [r7, #8]
 8013764:	461a      	mov	r2, r3
 8013766:	68f9      	ldr	r1, [r7, #12]
 8013768:	6878      	ldr	r0, [r7, #4]
 801376a:	f000 fa24 	bl	8013bb6 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 801376e:	683b      	ldr	r3, [r7, #0]
 8013770:	88db      	ldrh	r3, [r3, #6]
 8013772:	2b00      	cmp	r3, #0
 8013774:	d104      	bne.n	8013780 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8013776:	6878      	ldr	r0, [r7, #4]
 8013778:	f000 fa7b 	bl	8013c72 <USBD_CtlSendStatus>
 801377c:	e000      	b.n	8013780 <USBD_GetDescriptor+0x2c8>
    return;
 801377e:	bf00      	nop
    }
  }
}
 8013780:	3710      	adds	r7, #16
 8013782:	46bd      	mov	sp, r7
 8013784:	bd80      	pop	{r7, pc}
 8013786:	bf00      	nop

08013788 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8013788:	b580      	push	{r7, lr}
 801378a:	b084      	sub	sp, #16
 801378c:	af00      	add	r7, sp, #0
 801378e:	6078      	str	r0, [r7, #4]
 8013790:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8013792:	683b      	ldr	r3, [r7, #0]
 8013794:	889b      	ldrh	r3, [r3, #4]
 8013796:	2b00      	cmp	r3, #0
 8013798:	d130      	bne.n	80137fc <USBD_SetAddress+0x74>
 801379a:	683b      	ldr	r3, [r7, #0]
 801379c:	88db      	ldrh	r3, [r3, #6]
 801379e:	2b00      	cmp	r3, #0
 80137a0:	d12c      	bne.n	80137fc <USBD_SetAddress+0x74>
 80137a2:	683b      	ldr	r3, [r7, #0]
 80137a4:	885b      	ldrh	r3, [r3, #2]
 80137a6:	2b7f      	cmp	r3, #127	; 0x7f
 80137a8:	d828      	bhi.n	80137fc <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80137aa:	683b      	ldr	r3, [r7, #0]
 80137ac:	885b      	ldrh	r3, [r3, #2]
 80137ae:	b2db      	uxtb	r3, r3
 80137b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80137b4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80137b6:	687b      	ldr	r3, [r7, #4]
 80137b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80137bc:	2b03      	cmp	r3, #3
 80137be:	d104      	bne.n	80137ca <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80137c0:	6839      	ldr	r1, [r7, #0]
 80137c2:	6878      	ldr	r0, [r7, #4]
 80137c4:	f000 f98c 	bl	8013ae0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80137c8:	e01d      	b.n	8013806 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80137ca:	687b      	ldr	r3, [r7, #4]
 80137cc:	7bfa      	ldrb	r2, [r7, #15]
 80137ce:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80137d2:	7bfb      	ldrb	r3, [r7, #15]
 80137d4:	4619      	mov	r1, r3
 80137d6:	6878      	ldr	r0, [r7, #4]
 80137d8:	f003 fbf9 	bl	8016fce <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80137dc:	6878      	ldr	r0, [r7, #4]
 80137de:	f000 fa48 	bl	8013c72 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80137e2:	7bfb      	ldrb	r3, [r7, #15]
 80137e4:	2b00      	cmp	r3, #0
 80137e6:	d004      	beq.n	80137f2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80137e8:	687b      	ldr	r3, [r7, #4]
 80137ea:	2202      	movs	r2, #2
 80137ec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80137f0:	e009      	b.n	8013806 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80137f2:	687b      	ldr	r3, [r7, #4]
 80137f4:	2201      	movs	r2, #1
 80137f6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80137fa:	e004      	b.n	8013806 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80137fc:	6839      	ldr	r1, [r7, #0]
 80137fe:	6878      	ldr	r0, [r7, #4]
 8013800:	f000 f96e 	bl	8013ae0 <USBD_CtlError>
  }
}
 8013804:	bf00      	nop
 8013806:	bf00      	nop
 8013808:	3710      	adds	r7, #16
 801380a:	46bd      	mov	sp, r7
 801380c:	bd80      	pop	{r7, pc}
	...

08013810 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013810:	b580      	push	{r7, lr}
 8013812:	b082      	sub	sp, #8
 8013814:	af00      	add	r7, sp, #0
 8013816:	6078      	str	r0, [r7, #4]
 8013818:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801381a:	683b      	ldr	r3, [r7, #0]
 801381c:	885b      	ldrh	r3, [r3, #2]
 801381e:	b2da      	uxtb	r2, r3
 8013820:	4b41      	ldr	r3, [pc, #260]	; (8013928 <USBD_SetConfig+0x118>)
 8013822:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8013824:	4b40      	ldr	r3, [pc, #256]	; (8013928 <USBD_SetConfig+0x118>)
 8013826:	781b      	ldrb	r3, [r3, #0]
 8013828:	2b01      	cmp	r3, #1
 801382a:	d904      	bls.n	8013836 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 801382c:	6839      	ldr	r1, [r7, #0]
 801382e:	6878      	ldr	r0, [r7, #4]
 8013830:	f000 f956 	bl	8013ae0 <USBD_CtlError>
 8013834:	e075      	b.n	8013922 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801383c:	2b02      	cmp	r3, #2
 801383e:	d002      	beq.n	8013846 <USBD_SetConfig+0x36>
 8013840:	2b03      	cmp	r3, #3
 8013842:	d023      	beq.n	801388c <USBD_SetConfig+0x7c>
 8013844:	e062      	b.n	801390c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8013846:	4b38      	ldr	r3, [pc, #224]	; (8013928 <USBD_SetConfig+0x118>)
 8013848:	781b      	ldrb	r3, [r3, #0]
 801384a:	2b00      	cmp	r3, #0
 801384c:	d01a      	beq.n	8013884 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 801384e:	4b36      	ldr	r3, [pc, #216]	; (8013928 <USBD_SetConfig+0x118>)
 8013850:	781b      	ldrb	r3, [r3, #0]
 8013852:	461a      	mov	r2, r3
 8013854:	687b      	ldr	r3, [r7, #4]
 8013856:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8013858:	687b      	ldr	r3, [r7, #4]
 801385a:	2203      	movs	r2, #3
 801385c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8013860:	4b31      	ldr	r3, [pc, #196]	; (8013928 <USBD_SetConfig+0x118>)
 8013862:	781b      	ldrb	r3, [r3, #0]
 8013864:	4619      	mov	r1, r3
 8013866:	6878      	ldr	r0, [r7, #4]
 8013868:	f7ff f9e4 	bl	8012c34 <USBD_SetClassConfig>
 801386c:	4603      	mov	r3, r0
 801386e:	2b02      	cmp	r3, #2
 8013870:	d104      	bne.n	801387c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8013872:	6839      	ldr	r1, [r7, #0]
 8013874:	6878      	ldr	r0, [r7, #4]
 8013876:	f000 f933 	bl	8013ae0 <USBD_CtlError>
            return;
 801387a:	e052      	b.n	8013922 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 801387c:	6878      	ldr	r0, [r7, #4]
 801387e:	f000 f9f8 	bl	8013c72 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8013882:	e04e      	b.n	8013922 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8013884:	6878      	ldr	r0, [r7, #4]
 8013886:	f000 f9f4 	bl	8013c72 <USBD_CtlSendStatus>
        break;
 801388a:	e04a      	b.n	8013922 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 801388c:	4b26      	ldr	r3, [pc, #152]	; (8013928 <USBD_SetConfig+0x118>)
 801388e:	781b      	ldrb	r3, [r3, #0]
 8013890:	2b00      	cmp	r3, #0
 8013892:	d112      	bne.n	80138ba <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8013894:	687b      	ldr	r3, [r7, #4]
 8013896:	2202      	movs	r2, #2
 8013898:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 801389c:	4b22      	ldr	r3, [pc, #136]	; (8013928 <USBD_SetConfig+0x118>)
 801389e:	781b      	ldrb	r3, [r3, #0]
 80138a0:	461a      	mov	r2, r3
 80138a2:	687b      	ldr	r3, [r7, #4]
 80138a4:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80138a6:	4b20      	ldr	r3, [pc, #128]	; (8013928 <USBD_SetConfig+0x118>)
 80138a8:	781b      	ldrb	r3, [r3, #0]
 80138aa:	4619      	mov	r1, r3
 80138ac:	6878      	ldr	r0, [r7, #4]
 80138ae:	f7ff f9e0 	bl	8012c72 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80138b2:	6878      	ldr	r0, [r7, #4]
 80138b4:	f000 f9dd 	bl	8013c72 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80138b8:	e033      	b.n	8013922 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80138ba:	4b1b      	ldr	r3, [pc, #108]	; (8013928 <USBD_SetConfig+0x118>)
 80138bc:	781b      	ldrb	r3, [r3, #0]
 80138be:	461a      	mov	r2, r3
 80138c0:	687b      	ldr	r3, [r7, #4]
 80138c2:	685b      	ldr	r3, [r3, #4]
 80138c4:	429a      	cmp	r2, r3
 80138c6:	d01d      	beq.n	8013904 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	685b      	ldr	r3, [r3, #4]
 80138cc:	b2db      	uxtb	r3, r3
 80138ce:	4619      	mov	r1, r3
 80138d0:	6878      	ldr	r0, [r7, #4]
 80138d2:	f7ff f9ce 	bl	8012c72 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80138d6:	4b14      	ldr	r3, [pc, #80]	; (8013928 <USBD_SetConfig+0x118>)
 80138d8:	781b      	ldrb	r3, [r3, #0]
 80138da:	461a      	mov	r2, r3
 80138dc:	687b      	ldr	r3, [r7, #4]
 80138de:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80138e0:	4b11      	ldr	r3, [pc, #68]	; (8013928 <USBD_SetConfig+0x118>)
 80138e2:	781b      	ldrb	r3, [r3, #0]
 80138e4:	4619      	mov	r1, r3
 80138e6:	6878      	ldr	r0, [r7, #4]
 80138e8:	f7ff f9a4 	bl	8012c34 <USBD_SetClassConfig>
 80138ec:	4603      	mov	r3, r0
 80138ee:	2b02      	cmp	r3, #2
 80138f0:	d104      	bne.n	80138fc <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80138f2:	6839      	ldr	r1, [r7, #0]
 80138f4:	6878      	ldr	r0, [r7, #4]
 80138f6:	f000 f8f3 	bl	8013ae0 <USBD_CtlError>
            return;
 80138fa:	e012      	b.n	8013922 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80138fc:	6878      	ldr	r0, [r7, #4]
 80138fe:	f000 f9b8 	bl	8013c72 <USBD_CtlSendStatus>
        break;
 8013902:	e00e      	b.n	8013922 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8013904:	6878      	ldr	r0, [r7, #4]
 8013906:	f000 f9b4 	bl	8013c72 <USBD_CtlSendStatus>
        break;
 801390a:	e00a      	b.n	8013922 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 801390c:	6839      	ldr	r1, [r7, #0]
 801390e:	6878      	ldr	r0, [r7, #4]
 8013910:	f000 f8e6 	bl	8013ae0 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8013914:	4b04      	ldr	r3, [pc, #16]	; (8013928 <USBD_SetConfig+0x118>)
 8013916:	781b      	ldrb	r3, [r3, #0]
 8013918:	4619      	mov	r1, r3
 801391a:	6878      	ldr	r0, [r7, #4]
 801391c:	f7ff f9a9 	bl	8012c72 <USBD_ClrClassConfig>
        break;
 8013920:	bf00      	nop
    }
  }
}
 8013922:	3708      	adds	r7, #8
 8013924:	46bd      	mov	sp, r7
 8013926:	bd80      	pop	{r7, pc}
 8013928:	200026f8 	.word	0x200026f8

0801392c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801392c:	b580      	push	{r7, lr}
 801392e:	b082      	sub	sp, #8
 8013930:	af00      	add	r7, sp, #0
 8013932:	6078      	str	r0, [r7, #4]
 8013934:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8013936:	683b      	ldr	r3, [r7, #0]
 8013938:	88db      	ldrh	r3, [r3, #6]
 801393a:	2b01      	cmp	r3, #1
 801393c:	d004      	beq.n	8013948 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801393e:	6839      	ldr	r1, [r7, #0]
 8013940:	6878      	ldr	r0, [r7, #4]
 8013942:	f000 f8cd 	bl	8013ae0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8013946:	e022      	b.n	801398e <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8013948:	687b      	ldr	r3, [r7, #4]
 801394a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801394e:	2b02      	cmp	r3, #2
 8013950:	dc02      	bgt.n	8013958 <USBD_GetConfig+0x2c>
 8013952:	2b00      	cmp	r3, #0
 8013954:	dc03      	bgt.n	801395e <USBD_GetConfig+0x32>
 8013956:	e015      	b.n	8013984 <USBD_GetConfig+0x58>
 8013958:	2b03      	cmp	r3, #3
 801395a:	d00b      	beq.n	8013974 <USBD_GetConfig+0x48>
 801395c:	e012      	b.n	8013984 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	2200      	movs	r2, #0
 8013962:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8013964:	687b      	ldr	r3, [r7, #4]
 8013966:	3308      	adds	r3, #8
 8013968:	2201      	movs	r2, #1
 801396a:	4619      	mov	r1, r3
 801396c:	6878      	ldr	r0, [r7, #4]
 801396e:	f000 f922 	bl	8013bb6 <USBD_CtlSendData>
        break;
 8013972:	e00c      	b.n	801398e <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	3304      	adds	r3, #4
 8013978:	2201      	movs	r2, #1
 801397a:	4619      	mov	r1, r3
 801397c:	6878      	ldr	r0, [r7, #4]
 801397e:	f000 f91a 	bl	8013bb6 <USBD_CtlSendData>
        break;
 8013982:	e004      	b.n	801398e <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8013984:	6839      	ldr	r1, [r7, #0]
 8013986:	6878      	ldr	r0, [r7, #4]
 8013988:	f000 f8aa 	bl	8013ae0 <USBD_CtlError>
        break;
 801398c:	bf00      	nop
}
 801398e:	bf00      	nop
 8013990:	3708      	adds	r7, #8
 8013992:	46bd      	mov	sp, r7
 8013994:	bd80      	pop	{r7, pc}

08013996 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013996:	b580      	push	{r7, lr}
 8013998:	b082      	sub	sp, #8
 801399a:	af00      	add	r7, sp, #0
 801399c:	6078      	str	r0, [r7, #4]
 801399e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80139a0:	687b      	ldr	r3, [r7, #4]
 80139a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80139a6:	3b01      	subs	r3, #1
 80139a8:	2b02      	cmp	r3, #2
 80139aa:	d81e      	bhi.n	80139ea <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80139ac:	683b      	ldr	r3, [r7, #0]
 80139ae:	88db      	ldrh	r3, [r3, #6]
 80139b0:	2b02      	cmp	r3, #2
 80139b2:	d004      	beq.n	80139be <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80139b4:	6839      	ldr	r1, [r7, #0]
 80139b6:	6878      	ldr	r0, [r7, #4]
 80139b8:	f000 f892 	bl	8013ae0 <USBD_CtlError>
        break;
 80139bc:	e01a      	b.n	80139f4 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	2201      	movs	r2, #1
 80139c2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80139c4:	687b      	ldr	r3, [r7, #4]
 80139c6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80139ca:	2b00      	cmp	r3, #0
 80139cc:	d005      	beq.n	80139da <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80139ce:	687b      	ldr	r3, [r7, #4]
 80139d0:	68db      	ldr	r3, [r3, #12]
 80139d2:	f043 0202 	orr.w	r2, r3, #2
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	330c      	adds	r3, #12
 80139de:	2202      	movs	r2, #2
 80139e0:	4619      	mov	r1, r3
 80139e2:	6878      	ldr	r0, [r7, #4]
 80139e4:	f000 f8e7 	bl	8013bb6 <USBD_CtlSendData>
      break;
 80139e8:	e004      	b.n	80139f4 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80139ea:	6839      	ldr	r1, [r7, #0]
 80139ec:	6878      	ldr	r0, [r7, #4]
 80139ee:	f000 f877 	bl	8013ae0 <USBD_CtlError>
      break;
 80139f2:	bf00      	nop
  }
}
 80139f4:	bf00      	nop
 80139f6:	3708      	adds	r7, #8
 80139f8:	46bd      	mov	sp, r7
 80139fa:	bd80      	pop	{r7, pc}

080139fc <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80139fc:	b580      	push	{r7, lr}
 80139fe:	b082      	sub	sp, #8
 8013a00:	af00      	add	r7, sp, #0
 8013a02:	6078      	str	r0, [r7, #4]
 8013a04:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013a06:	683b      	ldr	r3, [r7, #0]
 8013a08:	885b      	ldrh	r3, [r3, #2]
 8013a0a:	2b01      	cmp	r3, #1
 8013a0c:	d106      	bne.n	8013a1c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	2201      	movs	r2, #1
 8013a12:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8013a16:	6878      	ldr	r0, [r7, #4]
 8013a18:	f000 f92b 	bl	8013c72 <USBD_CtlSendStatus>
  }
}
 8013a1c:	bf00      	nop
 8013a1e:	3708      	adds	r7, #8
 8013a20:	46bd      	mov	sp, r7
 8013a22:	bd80      	pop	{r7, pc}

08013a24 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8013a24:	b580      	push	{r7, lr}
 8013a26:	b082      	sub	sp, #8
 8013a28:	af00      	add	r7, sp, #0
 8013a2a:	6078      	str	r0, [r7, #4]
 8013a2c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013a2e:	687b      	ldr	r3, [r7, #4]
 8013a30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013a34:	3b01      	subs	r3, #1
 8013a36:	2b02      	cmp	r3, #2
 8013a38:	d80b      	bhi.n	8013a52 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013a3a:	683b      	ldr	r3, [r7, #0]
 8013a3c:	885b      	ldrh	r3, [r3, #2]
 8013a3e:	2b01      	cmp	r3, #1
 8013a40:	d10c      	bne.n	8013a5c <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	2200      	movs	r2, #0
 8013a46:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8013a4a:	6878      	ldr	r0, [r7, #4]
 8013a4c:	f000 f911 	bl	8013c72 <USBD_CtlSendStatus>
      }
      break;
 8013a50:	e004      	b.n	8013a5c <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8013a52:	6839      	ldr	r1, [r7, #0]
 8013a54:	6878      	ldr	r0, [r7, #4]
 8013a56:	f000 f843 	bl	8013ae0 <USBD_CtlError>
      break;
 8013a5a:	e000      	b.n	8013a5e <USBD_ClrFeature+0x3a>
      break;
 8013a5c:	bf00      	nop
  }
}
 8013a5e:	bf00      	nop
 8013a60:	3708      	adds	r7, #8
 8013a62:	46bd      	mov	sp, r7
 8013a64:	bd80      	pop	{r7, pc}

08013a66 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8013a66:	b480      	push	{r7}
 8013a68:	b083      	sub	sp, #12
 8013a6a:	af00      	add	r7, sp, #0
 8013a6c:	6078      	str	r0, [r7, #4]
 8013a6e:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8013a70:	683b      	ldr	r3, [r7, #0]
 8013a72:	781a      	ldrb	r2, [r3, #0]
 8013a74:	687b      	ldr	r3, [r7, #4]
 8013a76:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8013a78:	683b      	ldr	r3, [r7, #0]
 8013a7a:	785a      	ldrb	r2, [r3, #1]
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8013a80:	683b      	ldr	r3, [r7, #0]
 8013a82:	3302      	adds	r3, #2
 8013a84:	781b      	ldrb	r3, [r3, #0]
 8013a86:	b29a      	uxth	r2, r3
 8013a88:	683b      	ldr	r3, [r7, #0]
 8013a8a:	3303      	adds	r3, #3
 8013a8c:	781b      	ldrb	r3, [r3, #0]
 8013a8e:	b29b      	uxth	r3, r3
 8013a90:	021b      	lsls	r3, r3, #8
 8013a92:	b29b      	uxth	r3, r3
 8013a94:	4413      	add	r3, r2
 8013a96:	b29a      	uxth	r2, r3
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8013a9c:	683b      	ldr	r3, [r7, #0]
 8013a9e:	3304      	adds	r3, #4
 8013aa0:	781b      	ldrb	r3, [r3, #0]
 8013aa2:	b29a      	uxth	r2, r3
 8013aa4:	683b      	ldr	r3, [r7, #0]
 8013aa6:	3305      	adds	r3, #5
 8013aa8:	781b      	ldrb	r3, [r3, #0]
 8013aaa:	b29b      	uxth	r3, r3
 8013aac:	021b      	lsls	r3, r3, #8
 8013aae:	b29b      	uxth	r3, r3
 8013ab0:	4413      	add	r3, r2
 8013ab2:	b29a      	uxth	r2, r3
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8013ab8:	683b      	ldr	r3, [r7, #0]
 8013aba:	3306      	adds	r3, #6
 8013abc:	781b      	ldrb	r3, [r3, #0]
 8013abe:	b29a      	uxth	r2, r3
 8013ac0:	683b      	ldr	r3, [r7, #0]
 8013ac2:	3307      	adds	r3, #7
 8013ac4:	781b      	ldrb	r3, [r3, #0]
 8013ac6:	b29b      	uxth	r3, r3
 8013ac8:	021b      	lsls	r3, r3, #8
 8013aca:	b29b      	uxth	r3, r3
 8013acc:	4413      	add	r3, r2
 8013ace:	b29a      	uxth	r2, r3
 8013ad0:	687b      	ldr	r3, [r7, #4]
 8013ad2:	80da      	strh	r2, [r3, #6]

}
 8013ad4:	bf00      	nop
 8013ad6:	370c      	adds	r7, #12
 8013ad8:	46bd      	mov	sp, r7
 8013ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ade:	4770      	bx	lr

08013ae0 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8013ae0:	b580      	push	{r7, lr}
 8013ae2:	b082      	sub	sp, #8
 8013ae4:	af00      	add	r7, sp, #0
 8013ae6:	6078      	str	r0, [r7, #4]
 8013ae8:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8013aea:	2180      	movs	r1, #128	; 0x80
 8013aec:	6878      	ldr	r0, [r7, #4]
 8013aee:	f003 fa03 	bl	8016ef8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8013af2:	2100      	movs	r1, #0
 8013af4:	6878      	ldr	r0, [r7, #4]
 8013af6:	f003 f9ff 	bl	8016ef8 <USBD_LL_StallEP>
}
 8013afa:	bf00      	nop
 8013afc:	3708      	adds	r7, #8
 8013afe:	46bd      	mov	sp, r7
 8013b00:	bd80      	pop	{r7, pc}

08013b02 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8013b02:	b580      	push	{r7, lr}
 8013b04:	b086      	sub	sp, #24
 8013b06:	af00      	add	r7, sp, #0
 8013b08:	60f8      	str	r0, [r7, #12]
 8013b0a:	60b9      	str	r1, [r7, #8]
 8013b0c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8013b0e:	2300      	movs	r3, #0
 8013b10:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8013b12:	68fb      	ldr	r3, [r7, #12]
 8013b14:	2b00      	cmp	r3, #0
 8013b16:	d032      	beq.n	8013b7e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8013b18:	68f8      	ldr	r0, [r7, #12]
 8013b1a:	f000 f834 	bl	8013b86 <USBD_GetLen>
 8013b1e:	4603      	mov	r3, r0
 8013b20:	3301      	adds	r3, #1
 8013b22:	b29b      	uxth	r3, r3
 8013b24:	005b      	lsls	r3, r3, #1
 8013b26:	b29a      	uxth	r2, r3
 8013b28:	687b      	ldr	r3, [r7, #4]
 8013b2a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8013b2c:	7dfb      	ldrb	r3, [r7, #23]
 8013b2e:	1c5a      	adds	r2, r3, #1
 8013b30:	75fa      	strb	r2, [r7, #23]
 8013b32:	461a      	mov	r2, r3
 8013b34:	68bb      	ldr	r3, [r7, #8]
 8013b36:	4413      	add	r3, r2
 8013b38:	687a      	ldr	r2, [r7, #4]
 8013b3a:	7812      	ldrb	r2, [r2, #0]
 8013b3c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8013b3e:	7dfb      	ldrb	r3, [r7, #23]
 8013b40:	1c5a      	adds	r2, r3, #1
 8013b42:	75fa      	strb	r2, [r7, #23]
 8013b44:	461a      	mov	r2, r3
 8013b46:	68bb      	ldr	r3, [r7, #8]
 8013b48:	4413      	add	r3, r2
 8013b4a:	2203      	movs	r2, #3
 8013b4c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8013b4e:	e012      	b.n	8013b76 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8013b50:	68fb      	ldr	r3, [r7, #12]
 8013b52:	1c5a      	adds	r2, r3, #1
 8013b54:	60fa      	str	r2, [r7, #12]
 8013b56:	7dfa      	ldrb	r2, [r7, #23]
 8013b58:	1c51      	adds	r1, r2, #1
 8013b5a:	75f9      	strb	r1, [r7, #23]
 8013b5c:	4611      	mov	r1, r2
 8013b5e:	68ba      	ldr	r2, [r7, #8]
 8013b60:	440a      	add	r2, r1
 8013b62:	781b      	ldrb	r3, [r3, #0]
 8013b64:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8013b66:	7dfb      	ldrb	r3, [r7, #23]
 8013b68:	1c5a      	adds	r2, r3, #1
 8013b6a:	75fa      	strb	r2, [r7, #23]
 8013b6c:	461a      	mov	r2, r3
 8013b6e:	68bb      	ldr	r3, [r7, #8]
 8013b70:	4413      	add	r3, r2
 8013b72:	2200      	movs	r2, #0
 8013b74:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8013b76:	68fb      	ldr	r3, [r7, #12]
 8013b78:	781b      	ldrb	r3, [r3, #0]
 8013b7a:	2b00      	cmp	r3, #0
 8013b7c:	d1e8      	bne.n	8013b50 <USBD_GetString+0x4e>
    }
  }
}
 8013b7e:	bf00      	nop
 8013b80:	3718      	adds	r7, #24
 8013b82:	46bd      	mov	sp, r7
 8013b84:	bd80      	pop	{r7, pc}

08013b86 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8013b86:	b480      	push	{r7}
 8013b88:	b085      	sub	sp, #20
 8013b8a:	af00      	add	r7, sp, #0
 8013b8c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8013b8e:	2300      	movs	r3, #0
 8013b90:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8013b92:	e005      	b.n	8013ba0 <USBD_GetLen+0x1a>
  {
    len++;
 8013b94:	7bfb      	ldrb	r3, [r7, #15]
 8013b96:	3301      	adds	r3, #1
 8013b98:	73fb      	strb	r3, [r7, #15]
    buf++;
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	3301      	adds	r3, #1
 8013b9e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8013ba0:	687b      	ldr	r3, [r7, #4]
 8013ba2:	781b      	ldrb	r3, [r3, #0]
 8013ba4:	2b00      	cmp	r3, #0
 8013ba6:	d1f5      	bne.n	8013b94 <USBD_GetLen+0xe>
  }

  return len;
 8013ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8013baa:	4618      	mov	r0, r3
 8013bac:	3714      	adds	r7, #20
 8013bae:	46bd      	mov	sp, r7
 8013bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bb4:	4770      	bx	lr

08013bb6 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8013bb6:	b580      	push	{r7, lr}
 8013bb8:	b084      	sub	sp, #16
 8013bba:	af00      	add	r7, sp, #0
 8013bbc:	60f8      	str	r0, [r7, #12]
 8013bbe:	60b9      	str	r1, [r7, #8]
 8013bc0:	4613      	mov	r3, r2
 8013bc2:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8013bc4:	68fb      	ldr	r3, [r7, #12]
 8013bc6:	2202      	movs	r2, #2
 8013bc8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8013bcc:	88fa      	ldrh	r2, [r7, #6]
 8013bce:	68fb      	ldr	r3, [r7, #12]
 8013bd0:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8013bd2:	88fa      	ldrh	r2, [r7, #6]
 8013bd4:	68fb      	ldr	r3, [r7, #12]
 8013bd6:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013bd8:	88fb      	ldrh	r3, [r7, #6]
 8013bda:	68ba      	ldr	r2, [r7, #8]
 8013bdc:	2100      	movs	r1, #0
 8013bde:	68f8      	ldr	r0, [r7, #12]
 8013be0:	f003 fa14 	bl	801700c <USBD_LL_Transmit>

  return USBD_OK;
 8013be4:	2300      	movs	r3, #0
}
 8013be6:	4618      	mov	r0, r3
 8013be8:	3710      	adds	r7, #16
 8013bea:	46bd      	mov	sp, r7
 8013bec:	bd80      	pop	{r7, pc}

08013bee <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8013bee:	b580      	push	{r7, lr}
 8013bf0:	b084      	sub	sp, #16
 8013bf2:	af00      	add	r7, sp, #0
 8013bf4:	60f8      	str	r0, [r7, #12]
 8013bf6:	60b9      	str	r1, [r7, #8]
 8013bf8:	4613      	mov	r3, r2
 8013bfa:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013bfc:	88fb      	ldrh	r3, [r7, #6]
 8013bfe:	68ba      	ldr	r2, [r7, #8]
 8013c00:	2100      	movs	r1, #0
 8013c02:	68f8      	ldr	r0, [r7, #12]
 8013c04:	f003 fa02 	bl	801700c <USBD_LL_Transmit>

  return USBD_OK;
 8013c08:	2300      	movs	r3, #0
}
 8013c0a:	4618      	mov	r0, r3
 8013c0c:	3710      	adds	r7, #16
 8013c0e:	46bd      	mov	sp, r7
 8013c10:	bd80      	pop	{r7, pc}

08013c12 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8013c12:	b580      	push	{r7, lr}
 8013c14:	b084      	sub	sp, #16
 8013c16:	af00      	add	r7, sp, #0
 8013c18:	60f8      	str	r0, [r7, #12]
 8013c1a:	60b9      	str	r1, [r7, #8]
 8013c1c:	4613      	mov	r3, r2
 8013c1e:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8013c20:	68fb      	ldr	r3, [r7, #12]
 8013c22:	2203      	movs	r2, #3
 8013c24:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8013c28:	88fa      	ldrh	r2, [r7, #6]
 8013c2a:	68fb      	ldr	r3, [r7, #12]
 8013c2c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8013c30:	88fa      	ldrh	r2, [r7, #6]
 8013c32:	68fb      	ldr	r3, [r7, #12]
 8013c34:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013c38:	88fb      	ldrh	r3, [r7, #6]
 8013c3a:	68ba      	ldr	r2, [r7, #8]
 8013c3c:	2100      	movs	r1, #0
 8013c3e:	68f8      	ldr	r0, [r7, #12]
 8013c40:	f003 fa07 	bl	8017052 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013c44:	2300      	movs	r3, #0
}
 8013c46:	4618      	mov	r0, r3
 8013c48:	3710      	adds	r7, #16
 8013c4a:	46bd      	mov	sp, r7
 8013c4c:	bd80      	pop	{r7, pc}

08013c4e <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8013c4e:	b580      	push	{r7, lr}
 8013c50:	b084      	sub	sp, #16
 8013c52:	af00      	add	r7, sp, #0
 8013c54:	60f8      	str	r0, [r7, #12]
 8013c56:	60b9      	str	r1, [r7, #8]
 8013c58:	4613      	mov	r3, r2
 8013c5a:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013c5c:	88fb      	ldrh	r3, [r7, #6]
 8013c5e:	68ba      	ldr	r2, [r7, #8]
 8013c60:	2100      	movs	r1, #0
 8013c62:	68f8      	ldr	r0, [r7, #12]
 8013c64:	f003 f9f5 	bl	8017052 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013c68:	2300      	movs	r3, #0
}
 8013c6a:	4618      	mov	r0, r3
 8013c6c:	3710      	adds	r7, #16
 8013c6e:	46bd      	mov	sp, r7
 8013c70:	bd80      	pop	{r7, pc}

08013c72 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8013c72:	b580      	push	{r7, lr}
 8013c74:	b082      	sub	sp, #8
 8013c76:	af00      	add	r7, sp, #0
 8013c78:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	2204      	movs	r2, #4
 8013c7e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8013c82:	2300      	movs	r3, #0
 8013c84:	2200      	movs	r2, #0
 8013c86:	2100      	movs	r1, #0
 8013c88:	6878      	ldr	r0, [r7, #4]
 8013c8a:	f003 f9bf 	bl	801700c <USBD_LL_Transmit>

  return USBD_OK;
 8013c8e:	2300      	movs	r3, #0
}
 8013c90:	4618      	mov	r0, r3
 8013c92:	3708      	adds	r7, #8
 8013c94:	46bd      	mov	sp, r7
 8013c96:	bd80      	pop	{r7, pc}

08013c98 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8013c98:	b580      	push	{r7, lr}
 8013c9a:	b082      	sub	sp, #8
 8013c9c:	af00      	add	r7, sp, #0
 8013c9e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8013ca0:	687b      	ldr	r3, [r7, #4]
 8013ca2:	2205      	movs	r2, #5
 8013ca4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013ca8:	2300      	movs	r3, #0
 8013caa:	2200      	movs	r2, #0
 8013cac:	2100      	movs	r1, #0
 8013cae:	6878      	ldr	r0, [r7, #4]
 8013cb0:	f003 f9cf 	bl	8017052 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013cb4:	2300      	movs	r3, #0
}
 8013cb6:	4618      	mov	r0, r3
 8013cb8:	3708      	adds	r7, #8
 8013cba:	46bd      	mov	sp, r7
 8013cbc:	bd80      	pop	{r7, pc}
	...

08013cc0 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8013cc0:	b480      	push	{r7}
 8013cc2:	b085      	sub	sp, #20
 8013cc4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013cc6:	f3ef 8305 	mrs	r3, IPSR
 8013cca:	60bb      	str	r3, [r7, #8]
  return(result);
 8013ccc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8013cce:	2b00      	cmp	r3, #0
 8013cd0:	d10f      	bne.n	8013cf2 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013cd2:	f3ef 8310 	mrs	r3, PRIMASK
 8013cd6:	607b      	str	r3, [r7, #4]
  return(result);
 8013cd8:	687b      	ldr	r3, [r7, #4]
 8013cda:	2b00      	cmp	r3, #0
 8013cdc:	d109      	bne.n	8013cf2 <osKernelInitialize+0x32>
 8013cde:	4b11      	ldr	r3, [pc, #68]	; (8013d24 <osKernelInitialize+0x64>)
 8013ce0:	681b      	ldr	r3, [r3, #0]
 8013ce2:	2b02      	cmp	r3, #2
 8013ce4:	d109      	bne.n	8013cfa <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8013ce6:	f3ef 8311 	mrs	r3, BASEPRI
 8013cea:	603b      	str	r3, [r7, #0]
  return(result);
 8013cec:	683b      	ldr	r3, [r7, #0]
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	d003      	beq.n	8013cfa <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8013cf2:	f06f 0305 	mvn.w	r3, #5
 8013cf6:	60fb      	str	r3, [r7, #12]
 8013cf8:	e00c      	b.n	8013d14 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8013cfa:	4b0a      	ldr	r3, [pc, #40]	; (8013d24 <osKernelInitialize+0x64>)
 8013cfc:	681b      	ldr	r3, [r3, #0]
 8013cfe:	2b00      	cmp	r3, #0
 8013d00:	d105      	bne.n	8013d0e <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8013d02:	4b08      	ldr	r3, [pc, #32]	; (8013d24 <osKernelInitialize+0x64>)
 8013d04:	2201      	movs	r2, #1
 8013d06:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8013d08:	2300      	movs	r3, #0
 8013d0a:	60fb      	str	r3, [r7, #12]
 8013d0c:	e002      	b.n	8013d14 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8013d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8013d12:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8013d14:	68fb      	ldr	r3, [r7, #12]
}
 8013d16:	4618      	mov	r0, r3
 8013d18:	3714      	adds	r7, #20
 8013d1a:	46bd      	mov	sp, r7
 8013d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d20:	4770      	bx	lr
 8013d22:	bf00      	nop
 8013d24:	200026fc 	.word	0x200026fc

08013d28 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8013d28:	b580      	push	{r7, lr}
 8013d2a:	b084      	sub	sp, #16
 8013d2c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013d2e:	f3ef 8305 	mrs	r3, IPSR
 8013d32:	60bb      	str	r3, [r7, #8]
  return(result);
 8013d34:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d10f      	bne.n	8013d5a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013d3a:	f3ef 8310 	mrs	r3, PRIMASK
 8013d3e:	607b      	str	r3, [r7, #4]
  return(result);
 8013d40:	687b      	ldr	r3, [r7, #4]
 8013d42:	2b00      	cmp	r3, #0
 8013d44:	d109      	bne.n	8013d5a <osKernelStart+0x32>
 8013d46:	4b11      	ldr	r3, [pc, #68]	; (8013d8c <osKernelStart+0x64>)
 8013d48:	681b      	ldr	r3, [r3, #0]
 8013d4a:	2b02      	cmp	r3, #2
 8013d4c:	d109      	bne.n	8013d62 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8013d4e:	f3ef 8311 	mrs	r3, BASEPRI
 8013d52:	603b      	str	r3, [r7, #0]
  return(result);
 8013d54:	683b      	ldr	r3, [r7, #0]
 8013d56:	2b00      	cmp	r3, #0
 8013d58:	d003      	beq.n	8013d62 <osKernelStart+0x3a>
    stat = osErrorISR;
 8013d5a:	f06f 0305 	mvn.w	r3, #5
 8013d5e:	60fb      	str	r3, [r7, #12]
 8013d60:	e00e      	b.n	8013d80 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8013d62:	4b0a      	ldr	r3, [pc, #40]	; (8013d8c <osKernelStart+0x64>)
 8013d64:	681b      	ldr	r3, [r3, #0]
 8013d66:	2b01      	cmp	r3, #1
 8013d68:	d107      	bne.n	8013d7a <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8013d6a:	4b08      	ldr	r3, [pc, #32]	; (8013d8c <osKernelStart+0x64>)
 8013d6c:	2202      	movs	r2, #2
 8013d6e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8013d70:	f001 fb16 	bl	80153a0 <vTaskStartScheduler>
      stat = osOK;
 8013d74:	2300      	movs	r3, #0
 8013d76:	60fb      	str	r3, [r7, #12]
 8013d78:	e002      	b.n	8013d80 <osKernelStart+0x58>
    } else {
      stat = osError;
 8013d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8013d7e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8013d80:	68fb      	ldr	r3, [r7, #12]
}
 8013d82:	4618      	mov	r0, r3
 8013d84:	3710      	adds	r7, #16
 8013d86:	46bd      	mov	sp, r7
 8013d88:	bd80      	pop	{r7, pc}
 8013d8a:	bf00      	nop
 8013d8c:	200026fc 	.word	0x200026fc

08013d90 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8013d90:	b580      	push	{r7, lr}
 8013d92:	b092      	sub	sp, #72	; 0x48
 8013d94:	af04      	add	r7, sp, #16
 8013d96:	60f8      	str	r0, [r7, #12]
 8013d98:	60b9      	str	r1, [r7, #8]
 8013d9a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8013d9c:	2300      	movs	r3, #0
 8013d9e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013da0:	f3ef 8305 	mrs	r3, IPSR
 8013da4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8013da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8013da8:	2b00      	cmp	r3, #0
 8013daa:	f040 8094 	bne.w	8013ed6 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013dae:	f3ef 8310 	mrs	r3, PRIMASK
 8013db2:	623b      	str	r3, [r7, #32]
  return(result);
 8013db4:	6a3b      	ldr	r3, [r7, #32]
 8013db6:	2b00      	cmp	r3, #0
 8013db8:	f040 808d 	bne.w	8013ed6 <osThreadNew+0x146>
 8013dbc:	4b48      	ldr	r3, [pc, #288]	; (8013ee0 <osThreadNew+0x150>)
 8013dbe:	681b      	ldr	r3, [r3, #0]
 8013dc0:	2b02      	cmp	r3, #2
 8013dc2:	d106      	bne.n	8013dd2 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8013dc4:	f3ef 8311 	mrs	r3, BASEPRI
 8013dc8:	61fb      	str	r3, [r7, #28]
  return(result);
 8013dca:	69fb      	ldr	r3, [r7, #28]
 8013dcc:	2b00      	cmp	r3, #0
 8013dce:	f040 8082 	bne.w	8013ed6 <osThreadNew+0x146>
 8013dd2:	68fb      	ldr	r3, [r7, #12]
 8013dd4:	2b00      	cmp	r3, #0
 8013dd6:	d07e      	beq.n	8013ed6 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8013dd8:	2380      	movs	r3, #128	; 0x80
 8013dda:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8013ddc:	2318      	movs	r3, #24
 8013dde:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8013de0:	2300      	movs	r3, #0
 8013de2:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8013de4:	f107 031b 	add.w	r3, r7, #27
 8013de8:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8013dea:	f04f 33ff 	mov.w	r3, #4294967295
 8013dee:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	2b00      	cmp	r3, #0
 8013df4:	d045      	beq.n	8013e82 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8013df6:	687b      	ldr	r3, [r7, #4]
 8013df8:	681b      	ldr	r3, [r3, #0]
 8013dfa:	2b00      	cmp	r3, #0
 8013dfc:	d002      	beq.n	8013e04 <osThreadNew+0x74>
        name = attr->name;
 8013dfe:	687b      	ldr	r3, [r7, #4]
 8013e00:	681b      	ldr	r3, [r3, #0]
 8013e02:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8013e04:	687b      	ldr	r3, [r7, #4]
 8013e06:	699b      	ldr	r3, [r3, #24]
 8013e08:	2b00      	cmp	r3, #0
 8013e0a:	d002      	beq.n	8013e12 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8013e0c:	687b      	ldr	r3, [r7, #4]
 8013e0e:	699b      	ldr	r3, [r3, #24]
 8013e10:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8013e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e14:	2b00      	cmp	r3, #0
 8013e16:	d008      	beq.n	8013e2a <osThreadNew+0x9a>
 8013e18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e1a:	2b38      	cmp	r3, #56	; 0x38
 8013e1c:	d805      	bhi.n	8013e2a <osThreadNew+0x9a>
 8013e1e:	687b      	ldr	r3, [r7, #4]
 8013e20:	685b      	ldr	r3, [r3, #4]
 8013e22:	f003 0301 	and.w	r3, r3, #1
 8013e26:	2b00      	cmp	r3, #0
 8013e28:	d001      	beq.n	8013e2e <osThreadNew+0x9e>
        return (NULL);
 8013e2a:	2300      	movs	r3, #0
 8013e2c:	e054      	b.n	8013ed8 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	695b      	ldr	r3, [r3, #20]
 8013e32:	2b00      	cmp	r3, #0
 8013e34:	d003      	beq.n	8013e3e <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8013e36:	687b      	ldr	r3, [r7, #4]
 8013e38:	695b      	ldr	r3, [r3, #20]
 8013e3a:	089b      	lsrs	r3, r3, #2
 8013e3c:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8013e3e:	687b      	ldr	r3, [r7, #4]
 8013e40:	689b      	ldr	r3, [r3, #8]
 8013e42:	2b00      	cmp	r3, #0
 8013e44:	d00e      	beq.n	8013e64 <osThreadNew+0xd4>
 8013e46:	687b      	ldr	r3, [r7, #4]
 8013e48:	68db      	ldr	r3, [r3, #12]
 8013e4a:	2b5b      	cmp	r3, #91	; 0x5b
 8013e4c:	d90a      	bls.n	8013e64 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8013e52:	2b00      	cmp	r3, #0
 8013e54:	d006      	beq.n	8013e64 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	695b      	ldr	r3, [r3, #20]
 8013e5a:	2b00      	cmp	r3, #0
 8013e5c:	d002      	beq.n	8013e64 <osThreadNew+0xd4>
        mem = 1;
 8013e5e:	2301      	movs	r3, #1
 8013e60:	62bb      	str	r3, [r7, #40]	; 0x28
 8013e62:	e010      	b.n	8013e86 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8013e64:	687b      	ldr	r3, [r7, #4]
 8013e66:	689b      	ldr	r3, [r3, #8]
 8013e68:	2b00      	cmp	r3, #0
 8013e6a:	d10c      	bne.n	8013e86 <osThreadNew+0xf6>
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	68db      	ldr	r3, [r3, #12]
 8013e70:	2b00      	cmp	r3, #0
 8013e72:	d108      	bne.n	8013e86 <osThreadNew+0xf6>
 8013e74:	687b      	ldr	r3, [r7, #4]
 8013e76:	691b      	ldr	r3, [r3, #16]
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	d104      	bne.n	8013e86 <osThreadNew+0xf6>
          mem = 0;
 8013e7c:	2300      	movs	r3, #0
 8013e7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8013e80:	e001      	b.n	8013e86 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8013e82:	2300      	movs	r3, #0
 8013e84:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8013e86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e88:	2b01      	cmp	r3, #1
 8013e8a:	d110      	bne.n	8013eae <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8013e8c:	687b      	ldr	r3, [r7, #4]
 8013e8e:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8013e90:	687a      	ldr	r2, [r7, #4]
 8013e92:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8013e94:	9202      	str	r2, [sp, #8]
 8013e96:	9301      	str	r3, [sp, #4]
 8013e98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e9a:	9300      	str	r3, [sp, #0]
 8013e9c:	68bb      	ldr	r3, [r7, #8]
 8013e9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013ea0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8013ea2:	68f8      	ldr	r0, [r7, #12]
 8013ea4:	f001 f8b0 	bl	8015008 <xTaskCreateStatic>
 8013ea8:	4603      	mov	r3, r0
 8013eaa:	617b      	str	r3, [r7, #20]
 8013eac:	e013      	b.n	8013ed6 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8013eae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d110      	bne.n	8013ed6 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8013eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013eb6:	b29a      	uxth	r2, r3
 8013eb8:	f107 0314 	add.w	r3, r7, #20
 8013ebc:	9301      	str	r3, [sp, #4]
 8013ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ec0:	9300      	str	r3, [sp, #0]
 8013ec2:	68bb      	ldr	r3, [r7, #8]
 8013ec4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8013ec6:	68f8      	ldr	r0, [r7, #12]
 8013ec8:	f001 f8fa 	bl	80150c0 <xTaskCreate>
 8013ecc:	4603      	mov	r3, r0
 8013ece:	2b01      	cmp	r3, #1
 8013ed0:	d001      	beq.n	8013ed6 <osThreadNew+0x146>
          hTask = NULL;
 8013ed2:	2300      	movs	r3, #0
 8013ed4:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8013ed6:	697b      	ldr	r3, [r7, #20]
}
 8013ed8:	4618      	mov	r0, r3
 8013eda:	3738      	adds	r7, #56	; 0x38
 8013edc:	46bd      	mov	sp, r7
 8013ede:	bd80      	pop	{r7, pc}
 8013ee0:	200026fc 	.word	0x200026fc

08013ee4 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8013ee4:	b580      	push	{r7, lr}
 8013ee6:	b086      	sub	sp, #24
 8013ee8:	af00      	add	r7, sp, #0
 8013eea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013eec:	f3ef 8305 	mrs	r3, IPSR
 8013ef0:	613b      	str	r3, [r7, #16]
  return(result);
 8013ef2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8013ef4:	2b00      	cmp	r3, #0
 8013ef6:	d10f      	bne.n	8013f18 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013ef8:	f3ef 8310 	mrs	r3, PRIMASK
 8013efc:	60fb      	str	r3, [r7, #12]
  return(result);
 8013efe:	68fb      	ldr	r3, [r7, #12]
 8013f00:	2b00      	cmp	r3, #0
 8013f02:	d109      	bne.n	8013f18 <osDelay+0x34>
 8013f04:	4b0d      	ldr	r3, [pc, #52]	; (8013f3c <osDelay+0x58>)
 8013f06:	681b      	ldr	r3, [r3, #0]
 8013f08:	2b02      	cmp	r3, #2
 8013f0a:	d109      	bne.n	8013f20 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8013f0c:	f3ef 8311 	mrs	r3, BASEPRI
 8013f10:	60bb      	str	r3, [r7, #8]
  return(result);
 8013f12:	68bb      	ldr	r3, [r7, #8]
 8013f14:	2b00      	cmp	r3, #0
 8013f16:	d003      	beq.n	8013f20 <osDelay+0x3c>
    stat = osErrorISR;
 8013f18:	f06f 0305 	mvn.w	r3, #5
 8013f1c:	617b      	str	r3, [r7, #20]
 8013f1e:	e007      	b.n	8013f30 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8013f20:	2300      	movs	r3, #0
 8013f22:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8013f24:	687b      	ldr	r3, [r7, #4]
 8013f26:	2b00      	cmp	r3, #0
 8013f28:	d002      	beq.n	8013f30 <osDelay+0x4c>
      vTaskDelay(ticks);
 8013f2a:	6878      	ldr	r0, [r7, #4]
 8013f2c:	f001 fa04 	bl	8015338 <vTaskDelay>
    }
  }

  return (stat);
 8013f30:	697b      	ldr	r3, [r7, #20]
}
 8013f32:	4618      	mov	r0, r3
 8013f34:	3718      	adds	r7, #24
 8013f36:	46bd      	mov	sp, r7
 8013f38:	bd80      	pop	{r7, pc}
 8013f3a:	bf00      	nop
 8013f3c:	200026fc 	.word	0x200026fc

08013f40 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8013f40:	b580      	push	{r7, lr}
 8013f42:	b08c      	sub	sp, #48	; 0x30
 8013f44:	af02      	add	r7, sp, #8
 8013f46:	60f8      	str	r0, [r7, #12]
 8013f48:	60b9      	str	r1, [r7, #8]
 8013f4a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8013f4c:	2300      	movs	r3, #0
 8013f4e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013f50:	f3ef 8305 	mrs	r3, IPSR
 8013f54:	61bb      	str	r3, [r7, #24]
  return(result);
 8013f56:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8013f58:	2b00      	cmp	r3, #0
 8013f5a:	d16f      	bne.n	801403c <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013f5c:	f3ef 8310 	mrs	r3, PRIMASK
 8013f60:	617b      	str	r3, [r7, #20]
  return(result);
 8013f62:	697b      	ldr	r3, [r7, #20]
 8013f64:	2b00      	cmp	r3, #0
 8013f66:	d169      	bne.n	801403c <osMessageQueueNew+0xfc>
 8013f68:	4b37      	ldr	r3, [pc, #220]	; (8014048 <osMessageQueueNew+0x108>)
 8013f6a:	681b      	ldr	r3, [r3, #0]
 8013f6c:	2b02      	cmp	r3, #2
 8013f6e:	d105      	bne.n	8013f7c <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8013f70:	f3ef 8311 	mrs	r3, BASEPRI
 8013f74:	613b      	str	r3, [r7, #16]
  return(result);
 8013f76:	693b      	ldr	r3, [r7, #16]
 8013f78:	2b00      	cmp	r3, #0
 8013f7a:	d15f      	bne.n	801403c <osMessageQueueNew+0xfc>
 8013f7c:	68fb      	ldr	r3, [r7, #12]
 8013f7e:	2b00      	cmp	r3, #0
 8013f80:	d05c      	beq.n	801403c <osMessageQueueNew+0xfc>
 8013f82:	68bb      	ldr	r3, [r7, #8]
 8013f84:	2b00      	cmp	r3, #0
 8013f86:	d059      	beq.n	801403c <osMessageQueueNew+0xfc>
    mem = -1;
 8013f88:	f04f 33ff 	mov.w	r3, #4294967295
 8013f8c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8013f8e:	687b      	ldr	r3, [r7, #4]
 8013f90:	2b00      	cmp	r3, #0
 8013f92:	d029      	beq.n	8013fe8 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8013f94:	687b      	ldr	r3, [r7, #4]
 8013f96:	689b      	ldr	r3, [r3, #8]
 8013f98:	2b00      	cmp	r3, #0
 8013f9a:	d012      	beq.n	8013fc2 <osMessageQueueNew+0x82>
 8013f9c:	687b      	ldr	r3, [r7, #4]
 8013f9e:	68db      	ldr	r3, [r3, #12]
 8013fa0:	2b4f      	cmp	r3, #79	; 0x4f
 8013fa2:	d90e      	bls.n	8013fc2 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8013fa4:	687b      	ldr	r3, [r7, #4]
 8013fa6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8013fa8:	2b00      	cmp	r3, #0
 8013faa:	d00a      	beq.n	8013fc2 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8013fac:	687b      	ldr	r3, [r7, #4]
 8013fae:	695a      	ldr	r2, [r3, #20]
 8013fb0:	68fb      	ldr	r3, [r7, #12]
 8013fb2:	68b9      	ldr	r1, [r7, #8]
 8013fb4:	fb01 f303 	mul.w	r3, r1, r3
 8013fb8:	429a      	cmp	r2, r3
 8013fba:	d302      	bcc.n	8013fc2 <osMessageQueueNew+0x82>
        mem = 1;
 8013fbc:	2301      	movs	r3, #1
 8013fbe:	623b      	str	r3, [r7, #32]
 8013fc0:	e014      	b.n	8013fec <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8013fc2:	687b      	ldr	r3, [r7, #4]
 8013fc4:	689b      	ldr	r3, [r3, #8]
 8013fc6:	2b00      	cmp	r3, #0
 8013fc8:	d110      	bne.n	8013fec <osMessageQueueNew+0xac>
 8013fca:	687b      	ldr	r3, [r7, #4]
 8013fcc:	68db      	ldr	r3, [r3, #12]
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	d10c      	bne.n	8013fec <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8013fd2:	687b      	ldr	r3, [r7, #4]
 8013fd4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8013fd6:	2b00      	cmp	r3, #0
 8013fd8:	d108      	bne.n	8013fec <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8013fda:	687b      	ldr	r3, [r7, #4]
 8013fdc:	695b      	ldr	r3, [r3, #20]
 8013fde:	2b00      	cmp	r3, #0
 8013fe0:	d104      	bne.n	8013fec <osMessageQueueNew+0xac>
          mem = 0;
 8013fe2:	2300      	movs	r3, #0
 8013fe4:	623b      	str	r3, [r7, #32]
 8013fe6:	e001      	b.n	8013fec <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8013fe8:	2300      	movs	r3, #0
 8013fea:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8013fec:	6a3b      	ldr	r3, [r7, #32]
 8013fee:	2b01      	cmp	r3, #1
 8013ff0:	d10b      	bne.n	801400a <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	691a      	ldr	r2, [r3, #16]
 8013ff6:	687b      	ldr	r3, [r7, #4]
 8013ff8:	689b      	ldr	r3, [r3, #8]
 8013ffa:	2100      	movs	r1, #0
 8013ffc:	9100      	str	r1, [sp, #0]
 8013ffe:	68b9      	ldr	r1, [r7, #8]
 8014000:	68f8      	ldr	r0, [r7, #12]
 8014002:	f000 fa8b 	bl	801451c <xQueueGenericCreateStatic>
 8014006:	6278      	str	r0, [r7, #36]	; 0x24
 8014008:	e008      	b.n	801401c <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 801400a:	6a3b      	ldr	r3, [r7, #32]
 801400c:	2b00      	cmp	r3, #0
 801400e:	d105      	bne.n	801401c <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 8014010:	2200      	movs	r2, #0
 8014012:	68b9      	ldr	r1, [r7, #8]
 8014014:	68f8      	ldr	r0, [r7, #12]
 8014016:	f000 faf8 	bl	801460a <xQueueGenericCreate>
 801401a:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 801401c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801401e:	2b00      	cmp	r3, #0
 8014020:	d00c      	beq.n	801403c <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 8014022:	687b      	ldr	r3, [r7, #4]
 8014024:	2b00      	cmp	r3, #0
 8014026:	d003      	beq.n	8014030 <osMessageQueueNew+0xf0>
        name = attr->name;
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	681b      	ldr	r3, [r3, #0]
 801402c:	61fb      	str	r3, [r7, #28]
 801402e:	e001      	b.n	8014034 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 8014030:	2300      	movs	r3, #0
 8014032:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8014034:	69f9      	ldr	r1, [r7, #28]
 8014036:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014038:	f000 ff88 	bl	8014f4c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 801403c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801403e:	4618      	mov	r0, r3
 8014040:	3728      	adds	r7, #40	; 0x28
 8014042:	46bd      	mov	sp, r7
 8014044:	bd80      	pop	{r7, pc}
 8014046:	bf00      	nop
 8014048:	200026fc 	.word	0x200026fc

0801404c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 801404c:	b580      	push	{r7, lr}
 801404e:	b08a      	sub	sp, #40	; 0x28
 8014050:	af00      	add	r7, sp, #0
 8014052:	60f8      	str	r0, [r7, #12]
 8014054:	60b9      	str	r1, [r7, #8]
 8014056:	603b      	str	r3, [r7, #0]
 8014058:	4613      	mov	r3, r2
 801405a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 801405c:	68fb      	ldr	r3, [r7, #12]
 801405e:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8014060:	2300      	movs	r3, #0
 8014062:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014064:	f3ef 8305 	mrs	r3, IPSR
 8014068:	61fb      	str	r3, [r7, #28]
  return(result);
 801406a:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 801406c:	2b00      	cmp	r3, #0
 801406e:	d10f      	bne.n	8014090 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014070:	f3ef 8310 	mrs	r3, PRIMASK
 8014074:	61bb      	str	r3, [r7, #24]
  return(result);
 8014076:	69bb      	ldr	r3, [r7, #24]
 8014078:	2b00      	cmp	r3, #0
 801407a:	d109      	bne.n	8014090 <osMessageQueuePut+0x44>
 801407c:	4b2b      	ldr	r3, [pc, #172]	; (801412c <osMessageQueuePut+0xe0>)
 801407e:	681b      	ldr	r3, [r3, #0]
 8014080:	2b02      	cmp	r3, #2
 8014082:	d12e      	bne.n	80140e2 <osMessageQueuePut+0x96>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8014084:	f3ef 8311 	mrs	r3, BASEPRI
 8014088:	617b      	str	r3, [r7, #20]
  return(result);
 801408a:	697b      	ldr	r3, [r7, #20]
 801408c:	2b00      	cmp	r3, #0
 801408e:	d028      	beq.n	80140e2 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8014090:	6a3b      	ldr	r3, [r7, #32]
 8014092:	2b00      	cmp	r3, #0
 8014094:	d005      	beq.n	80140a2 <osMessageQueuePut+0x56>
 8014096:	68bb      	ldr	r3, [r7, #8]
 8014098:	2b00      	cmp	r3, #0
 801409a:	d002      	beq.n	80140a2 <osMessageQueuePut+0x56>
 801409c:	683b      	ldr	r3, [r7, #0]
 801409e:	2b00      	cmp	r3, #0
 80140a0:	d003      	beq.n	80140aa <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 80140a2:	f06f 0303 	mvn.w	r3, #3
 80140a6:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80140a8:	e039      	b.n	801411e <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 80140aa:	2300      	movs	r3, #0
 80140ac:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80140ae:	f107 0210 	add.w	r2, r7, #16
 80140b2:	2300      	movs	r3, #0
 80140b4:	68b9      	ldr	r1, [r7, #8]
 80140b6:	6a38      	ldr	r0, [r7, #32]
 80140b8:	f000 fc06 	bl	80148c8 <xQueueGenericSendFromISR>
 80140bc:	4603      	mov	r3, r0
 80140be:	2b01      	cmp	r3, #1
 80140c0:	d003      	beq.n	80140ca <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 80140c2:	f06f 0302 	mvn.w	r3, #2
 80140c6:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80140c8:	e029      	b.n	801411e <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 80140ca:	693b      	ldr	r3, [r7, #16]
 80140cc:	2b00      	cmp	r3, #0
 80140ce:	d026      	beq.n	801411e <osMessageQueuePut+0xd2>
 80140d0:	4b17      	ldr	r3, [pc, #92]	; (8014130 <osMessageQueuePut+0xe4>)
 80140d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80140d6:	601a      	str	r2, [r3, #0]
 80140d8:	f3bf 8f4f 	dsb	sy
 80140dc:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80140e0:	e01d      	b.n	801411e <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80140e2:	6a3b      	ldr	r3, [r7, #32]
 80140e4:	2b00      	cmp	r3, #0
 80140e6:	d002      	beq.n	80140ee <osMessageQueuePut+0xa2>
 80140e8:	68bb      	ldr	r3, [r7, #8]
 80140ea:	2b00      	cmp	r3, #0
 80140ec:	d103      	bne.n	80140f6 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 80140ee:	f06f 0303 	mvn.w	r3, #3
 80140f2:	627b      	str	r3, [r7, #36]	; 0x24
 80140f4:	e014      	b.n	8014120 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80140f6:	2300      	movs	r3, #0
 80140f8:	683a      	ldr	r2, [r7, #0]
 80140fa:	68b9      	ldr	r1, [r7, #8]
 80140fc:	6a38      	ldr	r0, [r7, #32]
 80140fe:	f000 fae5 	bl	80146cc <xQueueGenericSend>
 8014102:	4603      	mov	r3, r0
 8014104:	2b01      	cmp	r3, #1
 8014106:	d00b      	beq.n	8014120 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8014108:	683b      	ldr	r3, [r7, #0]
 801410a:	2b00      	cmp	r3, #0
 801410c:	d003      	beq.n	8014116 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 801410e:	f06f 0301 	mvn.w	r3, #1
 8014112:	627b      	str	r3, [r7, #36]	; 0x24
 8014114:	e004      	b.n	8014120 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8014116:	f06f 0302 	mvn.w	r3, #2
 801411a:	627b      	str	r3, [r7, #36]	; 0x24
 801411c:	e000      	b.n	8014120 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801411e:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8014120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8014122:	4618      	mov	r0, r3
 8014124:	3728      	adds	r7, #40	; 0x28
 8014126:	46bd      	mov	sp, r7
 8014128:	bd80      	pop	{r7, pc}
 801412a:	bf00      	nop
 801412c:	200026fc 	.word	0x200026fc
 8014130:	e000ed04 	.word	0xe000ed04

08014134 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8014134:	b580      	push	{r7, lr}
 8014136:	b08a      	sub	sp, #40	; 0x28
 8014138:	af00      	add	r7, sp, #0
 801413a:	60f8      	str	r0, [r7, #12]
 801413c:	60b9      	str	r1, [r7, #8]
 801413e:	607a      	str	r2, [r7, #4]
 8014140:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8014142:	68fb      	ldr	r3, [r7, #12]
 8014144:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8014146:	2300      	movs	r3, #0
 8014148:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801414a:	f3ef 8305 	mrs	r3, IPSR
 801414e:	61fb      	str	r3, [r7, #28]
  return(result);
 8014150:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8014152:	2b00      	cmp	r3, #0
 8014154:	d10f      	bne.n	8014176 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014156:	f3ef 8310 	mrs	r3, PRIMASK
 801415a:	61bb      	str	r3, [r7, #24]
  return(result);
 801415c:	69bb      	ldr	r3, [r7, #24]
 801415e:	2b00      	cmp	r3, #0
 8014160:	d109      	bne.n	8014176 <osMessageQueueGet+0x42>
 8014162:	4b2b      	ldr	r3, [pc, #172]	; (8014210 <osMessageQueueGet+0xdc>)
 8014164:	681b      	ldr	r3, [r3, #0]
 8014166:	2b02      	cmp	r3, #2
 8014168:	d12e      	bne.n	80141c8 <osMessageQueueGet+0x94>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801416a:	f3ef 8311 	mrs	r3, BASEPRI
 801416e:	617b      	str	r3, [r7, #20]
  return(result);
 8014170:	697b      	ldr	r3, [r7, #20]
 8014172:	2b00      	cmp	r3, #0
 8014174:	d028      	beq.n	80141c8 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8014176:	6a3b      	ldr	r3, [r7, #32]
 8014178:	2b00      	cmp	r3, #0
 801417a:	d005      	beq.n	8014188 <osMessageQueueGet+0x54>
 801417c:	68bb      	ldr	r3, [r7, #8]
 801417e:	2b00      	cmp	r3, #0
 8014180:	d002      	beq.n	8014188 <osMessageQueueGet+0x54>
 8014182:	683b      	ldr	r3, [r7, #0]
 8014184:	2b00      	cmp	r3, #0
 8014186:	d003      	beq.n	8014190 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8014188:	f06f 0303 	mvn.w	r3, #3
 801418c:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801418e:	e038      	b.n	8014202 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8014190:	2300      	movs	r3, #0
 8014192:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8014194:	f107 0310 	add.w	r3, r7, #16
 8014198:	461a      	mov	r2, r3
 801419a:	68b9      	ldr	r1, [r7, #8]
 801419c:	6a38      	ldr	r0, [r7, #32]
 801419e:	f000 fd0b 	bl	8014bb8 <xQueueReceiveFromISR>
 80141a2:	4603      	mov	r3, r0
 80141a4:	2b01      	cmp	r3, #1
 80141a6:	d003      	beq.n	80141b0 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 80141a8:	f06f 0302 	mvn.w	r3, #2
 80141ac:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80141ae:	e028      	b.n	8014202 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 80141b0:	693b      	ldr	r3, [r7, #16]
 80141b2:	2b00      	cmp	r3, #0
 80141b4:	d025      	beq.n	8014202 <osMessageQueueGet+0xce>
 80141b6:	4b17      	ldr	r3, [pc, #92]	; (8014214 <osMessageQueueGet+0xe0>)
 80141b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80141bc:	601a      	str	r2, [r3, #0]
 80141be:	f3bf 8f4f 	dsb	sy
 80141c2:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80141c6:	e01c      	b.n	8014202 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80141c8:	6a3b      	ldr	r3, [r7, #32]
 80141ca:	2b00      	cmp	r3, #0
 80141cc:	d002      	beq.n	80141d4 <osMessageQueueGet+0xa0>
 80141ce:	68bb      	ldr	r3, [r7, #8]
 80141d0:	2b00      	cmp	r3, #0
 80141d2:	d103      	bne.n	80141dc <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 80141d4:	f06f 0303 	mvn.w	r3, #3
 80141d8:	627b      	str	r3, [r7, #36]	; 0x24
 80141da:	e013      	b.n	8014204 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80141dc:	683a      	ldr	r2, [r7, #0]
 80141de:	68b9      	ldr	r1, [r7, #8]
 80141e0:	6a38      	ldr	r0, [r7, #32]
 80141e2:	f000 fc09 	bl	80149f8 <xQueueReceive>
 80141e6:	4603      	mov	r3, r0
 80141e8:	2b01      	cmp	r3, #1
 80141ea:	d00b      	beq.n	8014204 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 80141ec:	683b      	ldr	r3, [r7, #0]
 80141ee:	2b00      	cmp	r3, #0
 80141f0:	d003      	beq.n	80141fa <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 80141f2:	f06f 0301 	mvn.w	r3, #1
 80141f6:	627b      	str	r3, [r7, #36]	; 0x24
 80141f8:	e004      	b.n	8014204 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 80141fa:	f06f 0302 	mvn.w	r3, #2
 80141fe:	627b      	str	r3, [r7, #36]	; 0x24
 8014200:	e000      	b.n	8014204 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8014202:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8014204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8014206:	4618      	mov	r0, r3
 8014208:	3728      	adds	r7, #40	; 0x28
 801420a:	46bd      	mov	sp, r7
 801420c:	bd80      	pop	{r7, pc}
 801420e:	bf00      	nop
 8014210:	200026fc 	.word	0x200026fc
 8014214:	e000ed04 	.word	0xe000ed04

08014218 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8014218:	b580      	push	{r7, lr}
 801421a:	b088      	sub	sp, #32
 801421c:	af00      	add	r7, sp, #0
 801421e:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	61bb      	str	r3, [r7, #24]
  UBaseType_t count;

  if (hQueue == NULL) {
 8014224:	69bb      	ldr	r3, [r7, #24]
 8014226:	2b00      	cmp	r3, #0
 8014228:	d102      	bne.n	8014230 <osMessageQueueGetCount+0x18>
    count = 0U;
 801422a:	2300      	movs	r3, #0
 801422c:	61fb      	str	r3, [r7, #28]
 801422e:	e01e      	b.n	801426e <osMessageQueueGetCount+0x56>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014230:	f3ef 8305 	mrs	r3, IPSR
 8014234:	617b      	str	r3, [r7, #20]
  return(result);
 8014236:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8014238:	2b00      	cmp	r3, #0
 801423a:	d10f      	bne.n	801425c <osMessageQueueGetCount+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801423c:	f3ef 8310 	mrs	r3, PRIMASK
 8014240:	613b      	str	r3, [r7, #16]
  return(result);
 8014242:	693b      	ldr	r3, [r7, #16]
 8014244:	2b00      	cmp	r3, #0
 8014246:	d109      	bne.n	801425c <osMessageQueueGetCount+0x44>
 8014248:	4b0b      	ldr	r3, [pc, #44]	; (8014278 <osMessageQueueGetCount+0x60>)
 801424a:	681b      	ldr	r3, [r3, #0]
 801424c:	2b02      	cmp	r3, #2
 801424e:	d10a      	bne.n	8014266 <osMessageQueueGetCount+0x4e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8014250:	f3ef 8311 	mrs	r3, BASEPRI
 8014254:	60fb      	str	r3, [r7, #12]
  return(result);
 8014256:	68fb      	ldr	r3, [r7, #12]
 8014258:	2b00      	cmp	r3, #0
 801425a:	d004      	beq.n	8014266 <osMessageQueueGetCount+0x4e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 801425c:	69b8      	ldr	r0, [r7, #24]
 801425e:	f000 fd49 	bl	8014cf4 <uxQueueMessagesWaitingFromISR>
 8014262:	61f8      	str	r0, [r7, #28]
 8014264:	e003      	b.n	801426e <osMessageQueueGetCount+0x56>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8014266:	69b8      	ldr	r0, [r7, #24]
 8014268:	f000 fd26 	bl	8014cb8 <uxQueueMessagesWaiting>
 801426c:	61f8      	str	r0, [r7, #28]
  }

  return ((uint32_t)count);
 801426e:	69fb      	ldr	r3, [r7, #28]
}
 8014270:	4618      	mov	r0, r3
 8014272:	3720      	adds	r7, #32
 8014274:	46bd      	mov	sp, r7
 8014276:	bd80      	pop	{r7, pc}
 8014278:	200026fc 	.word	0x200026fc

0801427c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 801427c:	b480      	push	{r7}
 801427e:	b085      	sub	sp, #20
 8014280:	af00      	add	r7, sp, #0
 8014282:	60f8      	str	r0, [r7, #12]
 8014284:	60b9      	str	r1, [r7, #8]
 8014286:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8014288:	68fb      	ldr	r3, [r7, #12]
 801428a:	4a07      	ldr	r2, [pc, #28]	; (80142a8 <vApplicationGetIdleTaskMemory+0x2c>)
 801428c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801428e:	68bb      	ldr	r3, [r7, #8]
 8014290:	4a06      	ldr	r2, [pc, #24]	; (80142ac <vApplicationGetIdleTaskMemory+0x30>)
 8014292:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8014294:	687b      	ldr	r3, [r7, #4]
 8014296:	2280      	movs	r2, #128	; 0x80
 8014298:	601a      	str	r2, [r3, #0]
}
 801429a:	bf00      	nop
 801429c:	3714      	adds	r7, #20
 801429e:	46bd      	mov	sp, r7
 80142a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142a4:	4770      	bx	lr
 80142a6:	bf00      	nop
 80142a8:	20002700 	.word	0x20002700
 80142ac:	2000275c 	.word	0x2000275c

080142b0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80142b0:	b480      	push	{r7}
 80142b2:	b085      	sub	sp, #20
 80142b4:	af00      	add	r7, sp, #0
 80142b6:	60f8      	str	r0, [r7, #12]
 80142b8:	60b9      	str	r1, [r7, #8]
 80142ba:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80142bc:	68fb      	ldr	r3, [r7, #12]
 80142be:	4a07      	ldr	r2, [pc, #28]	; (80142dc <vApplicationGetTimerTaskMemory+0x2c>)
 80142c0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80142c2:	68bb      	ldr	r3, [r7, #8]
 80142c4:	4a06      	ldr	r2, [pc, #24]	; (80142e0 <vApplicationGetTimerTaskMemory+0x30>)
 80142c6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80142ce:	601a      	str	r2, [r3, #0]
}
 80142d0:	bf00      	nop
 80142d2:	3714      	adds	r7, #20
 80142d4:	46bd      	mov	sp, r7
 80142d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142da:	4770      	bx	lr
 80142dc:	2000295c 	.word	0x2000295c
 80142e0:	200029b8 	.word	0x200029b8

080142e4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80142e4:	b480      	push	{r7}
 80142e6:	b083      	sub	sp, #12
 80142e8:	af00      	add	r7, sp, #0
 80142ea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80142ec:	687b      	ldr	r3, [r7, #4]
 80142ee:	f103 0208 	add.w	r2, r3, #8
 80142f2:	687b      	ldr	r3, [r7, #4]
 80142f4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	f04f 32ff 	mov.w	r2, #4294967295
 80142fc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80142fe:	687b      	ldr	r3, [r7, #4]
 8014300:	f103 0208 	add.w	r2, r3, #8
 8014304:	687b      	ldr	r3, [r7, #4]
 8014306:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014308:	687b      	ldr	r3, [r7, #4]
 801430a:	f103 0208 	add.w	r2, r3, #8
 801430e:	687b      	ldr	r3, [r7, #4]
 8014310:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8014312:	687b      	ldr	r3, [r7, #4]
 8014314:	2200      	movs	r2, #0
 8014316:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8014318:	bf00      	nop
 801431a:	370c      	adds	r7, #12
 801431c:	46bd      	mov	sp, r7
 801431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014322:	4770      	bx	lr

08014324 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8014324:	b480      	push	{r7}
 8014326:	b083      	sub	sp, #12
 8014328:	af00      	add	r7, sp, #0
 801432a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 801432c:	687b      	ldr	r3, [r7, #4]
 801432e:	2200      	movs	r2, #0
 8014330:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8014332:	bf00      	nop
 8014334:	370c      	adds	r7, #12
 8014336:	46bd      	mov	sp, r7
 8014338:	f85d 7b04 	ldr.w	r7, [sp], #4
 801433c:	4770      	bx	lr

0801433e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801433e:	b480      	push	{r7}
 8014340:	b085      	sub	sp, #20
 8014342:	af00      	add	r7, sp, #0
 8014344:	6078      	str	r0, [r7, #4]
 8014346:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8014348:	687b      	ldr	r3, [r7, #4]
 801434a:	685b      	ldr	r3, [r3, #4]
 801434c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801434e:	683b      	ldr	r3, [r7, #0]
 8014350:	68fa      	ldr	r2, [r7, #12]
 8014352:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8014354:	68fb      	ldr	r3, [r7, #12]
 8014356:	689a      	ldr	r2, [r3, #8]
 8014358:	683b      	ldr	r3, [r7, #0]
 801435a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801435c:	68fb      	ldr	r3, [r7, #12]
 801435e:	689b      	ldr	r3, [r3, #8]
 8014360:	683a      	ldr	r2, [r7, #0]
 8014362:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8014364:	68fb      	ldr	r3, [r7, #12]
 8014366:	683a      	ldr	r2, [r7, #0]
 8014368:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 801436a:	683b      	ldr	r3, [r7, #0]
 801436c:	687a      	ldr	r2, [r7, #4]
 801436e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014370:	687b      	ldr	r3, [r7, #4]
 8014372:	681b      	ldr	r3, [r3, #0]
 8014374:	1c5a      	adds	r2, r3, #1
 8014376:	687b      	ldr	r3, [r7, #4]
 8014378:	601a      	str	r2, [r3, #0]
}
 801437a:	bf00      	nop
 801437c:	3714      	adds	r7, #20
 801437e:	46bd      	mov	sp, r7
 8014380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014384:	4770      	bx	lr

08014386 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014386:	b480      	push	{r7}
 8014388:	b085      	sub	sp, #20
 801438a:	af00      	add	r7, sp, #0
 801438c:	6078      	str	r0, [r7, #4]
 801438e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8014390:	683b      	ldr	r3, [r7, #0]
 8014392:	681b      	ldr	r3, [r3, #0]
 8014394:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8014396:	68bb      	ldr	r3, [r7, #8]
 8014398:	f1b3 3fff 	cmp.w	r3, #4294967295
 801439c:	d103      	bne.n	80143a6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801439e:	687b      	ldr	r3, [r7, #4]
 80143a0:	691b      	ldr	r3, [r3, #16]
 80143a2:	60fb      	str	r3, [r7, #12]
 80143a4:	e00c      	b.n	80143c0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80143a6:	687b      	ldr	r3, [r7, #4]
 80143a8:	3308      	adds	r3, #8
 80143aa:	60fb      	str	r3, [r7, #12]
 80143ac:	e002      	b.n	80143b4 <vListInsert+0x2e>
 80143ae:	68fb      	ldr	r3, [r7, #12]
 80143b0:	685b      	ldr	r3, [r3, #4]
 80143b2:	60fb      	str	r3, [r7, #12]
 80143b4:	68fb      	ldr	r3, [r7, #12]
 80143b6:	685b      	ldr	r3, [r3, #4]
 80143b8:	681b      	ldr	r3, [r3, #0]
 80143ba:	68ba      	ldr	r2, [r7, #8]
 80143bc:	429a      	cmp	r2, r3
 80143be:	d2f6      	bcs.n	80143ae <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80143c0:	68fb      	ldr	r3, [r7, #12]
 80143c2:	685a      	ldr	r2, [r3, #4]
 80143c4:	683b      	ldr	r3, [r7, #0]
 80143c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80143c8:	683b      	ldr	r3, [r7, #0]
 80143ca:	685b      	ldr	r3, [r3, #4]
 80143cc:	683a      	ldr	r2, [r7, #0]
 80143ce:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80143d0:	683b      	ldr	r3, [r7, #0]
 80143d2:	68fa      	ldr	r2, [r7, #12]
 80143d4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80143d6:	68fb      	ldr	r3, [r7, #12]
 80143d8:	683a      	ldr	r2, [r7, #0]
 80143da:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80143dc:	683b      	ldr	r3, [r7, #0]
 80143de:	687a      	ldr	r2, [r7, #4]
 80143e0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80143e2:	687b      	ldr	r3, [r7, #4]
 80143e4:	681b      	ldr	r3, [r3, #0]
 80143e6:	1c5a      	adds	r2, r3, #1
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	601a      	str	r2, [r3, #0]
}
 80143ec:	bf00      	nop
 80143ee:	3714      	adds	r7, #20
 80143f0:	46bd      	mov	sp, r7
 80143f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143f6:	4770      	bx	lr

080143f8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80143f8:	b480      	push	{r7}
 80143fa:	b085      	sub	sp, #20
 80143fc:	af00      	add	r7, sp, #0
 80143fe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8014400:	687b      	ldr	r3, [r7, #4]
 8014402:	691b      	ldr	r3, [r3, #16]
 8014404:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8014406:	687b      	ldr	r3, [r7, #4]
 8014408:	685b      	ldr	r3, [r3, #4]
 801440a:	687a      	ldr	r2, [r7, #4]
 801440c:	6892      	ldr	r2, [r2, #8]
 801440e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	689b      	ldr	r3, [r3, #8]
 8014414:	687a      	ldr	r2, [r7, #4]
 8014416:	6852      	ldr	r2, [r2, #4]
 8014418:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801441a:	68fb      	ldr	r3, [r7, #12]
 801441c:	685b      	ldr	r3, [r3, #4]
 801441e:	687a      	ldr	r2, [r7, #4]
 8014420:	429a      	cmp	r2, r3
 8014422:	d103      	bne.n	801442c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8014424:	687b      	ldr	r3, [r7, #4]
 8014426:	689a      	ldr	r2, [r3, #8]
 8014428:	68fb      	ldr	r3, [r7, #12]
 801442a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 801442c:	687b      	ldr	r3, [r7, #4]
 801442e:	2200      	movs	r2, #0
 8014430:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8014432:	68fb      	ldr	r3, [r7, #12]
 8014434:	681b      	ldr	r3, [r3, #0]
 8014436:	1e5a      	subs	r2, r3, #1
 8014438:	68fb      	ldr	r3, [r7, #12]
 801443a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 801443c:	68fb      	ldr	r3, [r7, #12]
 801443e:	681b      	ldr	r3, [r3, #0]
}
 8014440:	4618      	mov	r0, r3
 8014442:	3714      	adds	r7, #20
 8014444:	46bd      	mov	sp, r7
 8014446:	f85d 7b04 	ldr.w	r7, [sp], #4
 801444a:	4770      	bx	lr

0801444c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 801444c:	b580      	push	{r7, lr}
 801444e:	b084      	sub	sp, #16
 8014450:	af00      	add	r7, sp, #0
 8014452:	6078      	str	r0, [r7, #4]
 8014454:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8014456:	687b      	ldr	r3, [r7, #4]
 8014458:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801445a:	68fb      	ldr	r3, [r7, #12]
 801445c:	2b00      	cmp	r3, #0
 801445e:	d10a      	bne.n	8014476 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8014460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014464:	f383 8811 	msr	BASEPRI, r3
 8014468:	f3bf 8f6f 	isb	sy
 801446c:	f3bf 8f4f 	dsb	sy
 8014470:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8014472:	bf00      	nop
 8014474:	e7fe      	b.n	8014474 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8014476:	f002 f905 	bl	8016684 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 801447a:	68fb      	ldr	r3, [r7, #12]
 801447c:	681a      	ldr	r2, [r3, #0]
 801447e:	68fb      	ldr	r3, [r7, #12]
 8014480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014482:	68f9      	ldr	r1, [r7, #12]
 8014484:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8014486:	fb01 f303 	mul.w	r3, r1, r3
 801448a:	441a      	add	r2, r3
 801448c:	68fb      	ldr	r3, [r7, #12]
 801448e:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8014490:	68fb      	ldr	r3, [r7, #12]
 8014492:	2200      	movs	r2, #0
 8014494:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8014496:	68fb      	ldr	r3, [r7, #12]
 8014498:	681a      	ldr	r2, [r3, #0]
 801449a:	68fb      	ldr	r3, [r7, #12]
 801449c:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 801449e:	68fb      	ldr	r3, [r7, #12]
 80144a0:	681a      	ldr	r2, [r3, #0]
 80144a2:	68fb      	ldr	r3, [r7, #12]
 80144a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80144a6:	3b01      	subs	r3, #1
 80144a8:	68f9      	ldr	r1, [r7, #12]
 80144aa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80144ac:	fb01 f303 	mul.w	r3, r1, r3
 80144b0:	441a      	add	r2, r3
 80144b2:	68fb      	ldr	r3, [r7, #12]
 80144b4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80144b6:	68fb      	ldr	r3, [r7, #12]
 80144b8:	22ff      	movs	r2, #255	; 0xff
 80144ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80144be:	68fb      	ldr	r3, [r7, #12]
 80144c0:	22ff      	movs	r2, #255	; 0xff
 80144c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80144c6:	683b      	ldr	r3, [r7, #0]
 80144c8:	2b00      	cmp	r3, #0
 80144ca:	d114      	bne.n	80144f6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80144cc:	68fb      	ldr	r3, [r7, #12]
 80144ce:	691b      	ldr	r3, [r3, #16]
 80144d0:	2b00      	cmp	r3, #0
 80144d2:	d01a      	beq.n	801450a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80144d4:	68fb      	ldr	r3, [r7, #12]
 80144d6:	3310      	adds	r3, #16
 80144d8:	4618      	mov	r0, r3
 80144da:	f001 f9ef 	bl	80158bc <xTaskRemoveFromEventList>
 80144de:	4603      	mov	r3, r0
 80144e0:	2b00      	cmp	r3, #0
 80144e2:	d012      	beq.n	801450a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80144e4:	4b0c      	ldr	r3, [pc, #48]	; (8014518 <xQueueGenericReset+0xcc>)
 80144e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80144ea:	601a      	str	r2, [r3, #0]
 80144ec:	f3bf 8f4f 	dsb	sy
 80144f0:	f3bf 8f6f 	isb	sy
 80144f4:	e009      	b.n	801450a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80144f6:	68fb      	ldr	r3, [r7, #12]
 80144f8:	3310      	adds	r3, #16
 80144fa:	4618      	mov	r0, r3
 80144fc:	f7ff fef2 	bl	80142e4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8014500:	68fb      	ldr	r3, [r7, #12]
 8014502:	3324      	adds	r3, #36	; 0x24
 8014504:	4618      	mov	r0, r3
 8014506:	f7ff feed 	bl	80142e4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801450a:	f002 f8eb 	bl	80166e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801450e:	2301      	movs	r3, #1
}
 8014510:	4618      	mov	r0, r3
 8014512:	3710      	adds	r7, #16
 8014514:	46bd      	mov	sp, r7
 8014516:	bd80      	pop	{r7, pc}
 8014518:	e000ed04 	.word	0xe000ed04

0801451c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 801451c:	b580      	push	{r7, lr}
 801451e:	b08e      	sub	sp, #56	; 0x38
 8014520:	af02      	add	r7, sp, #8
 8014522:	60f8      	str	r0, [r7, #12]
 8014524:	60b9      	str	r1, [r7, #8]
 8014526:	607a      	str	r2, [r7, #4]
 8014528:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801452a:	68fb      	ldr	r3, [r7, #12]
 801452c:	2b00      	cmp	r3, #0
 801452e:	d10a      	bne.n	8014546 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8014530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014534:	f383 8811 	msr	BASEPRI, r3
 8014538:	f3bf 8f6f 	isb	sy
 801453c:	f3bf 8f4f 	dsb	sy
 8014540:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8014542:	bf00      	nop
 8014544:	e7fe      	b.n	8014544 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8014546:	683b      	ldr	r3, [r7, #0]
 8014548:	2b00      	cmp	r3, #0
 801454a:	d10a      	bne.n	8014562 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 801454c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014550:	f383 8811 	msr	BASEPRI, r3
 8014554:	f3bf 8f6f 	isb	sy
 8014558:	f3bf 8f4f 	dsb	sy
 801455c:	627b      	str	r3, [r7, #36]	; 0x24
}
 801455e:	bf00      	nop
 8014560:	e7fe      	b.n	8014560 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8014562:	687b      	ldr	r3, [r7, #4]
 8014564:	2b00      	cmp	r3, #0
 8014566:	d002      	beq.n	801456e <xQueueGenericCreateStatic+0x52>
 8014568:	68bb      	ldr	r3, [r7, #8]
 801456a:	2b00      	cmp	r3, #0
 801456c:	d001      	beq.n	8014572 <xQueueGenericCreateStatic+0x56>
 801456e:	2301      	movs	r3, #1
 8014570:	e000      	b.n	8014574 <xQueueGenericCreateStatic+0x58>
 8014572:	2300      	movs	r3, #0
 8014574:	2b00      	cmp	r3, #0
 8014576:	d10a      	bne.n	801458e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8014578:	f04f 0350 	mov.w	r3, #80	; 0x50
 801457c:	f383 8811 	msr	BASEPRI, r3
 8014580:	f3bf 8f6f 	isb	sy
 8014584:	f3bf 8f4f 	dsb	sy
 8014588:	623b      	str	r3, [r7, #32]
}
 801458a:	bf00      	nop
 801458c:	e7fe      	b.n	801458c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801458e:	687b      	ldr	r3, [r7, #4]
 8014590:	2b00      	cmp	r3, #0
 8014592:	d102      	bne.n	801459a <xQueueGenericCreateStatic+0x7e>
 8014594:	68bb      	ldr	r3, [r7, #8]
 8014596:	2b00      	cmp	r3, #0
 8014598:	d101      	bne.n	801459e <xQueueGenericCreateStatic+0x82>
 801459a:	2301      	movs	r3, #1
 801459c:	e000      	b.n	80145a0 <xQueueGenericCreateStatic+0x84>
 801459e:	2300      	movs	r3, #0
 80145a0:	2b00      	cmp	r3, #0
 80145a2:	d10a      	bne.n	80145ba <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80145a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80145a8:	f383 8811 	msr	BASEPRI, r3
 80145ac:	f3bf 8f6f 	isb	sy
 80145b0:	f3bf 8f4f 	dsb	sy
 80145b4:	61fb      	str	r3, [r7, #28]
}
 80145b6:	bf00      	nop
 80145b8:	e7fe      	b.n	80145b8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80145ba:	2350      	movs	r3, #80	; 0x50
 80145bc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80145be:	697b      	ldr	r3, [r7, #20]
 80145c0:	2b50      	cmp	r3, #80	; 0x50
 80145c2:	d00a      	beq.n	80145da <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80145c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80145c8:	f383 8811 	msr	BASEPRI, r3
 80145cc:	f3bf 8f6f 	isb	sy
 80145d0:	f3bf 8f4f 	dsb	sy
 80145d4:	61bb      	str	r3, [r7, #24]
}
 80145d6:	bf00      	nop
 80145d8:	e7fe      	b.n	80145d8 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80145da:	683b      	ldr	r3, [r7, #0]
 80145dc:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80145de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145e0:	2b00      	cmp	r3, #0
 80145e2:	d00d      	beq.n	8014600 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80145e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145e6:	2201      	movs	r2, #1
 80145e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80145ec:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80145f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145f2:	9300      	str	r3, [sp, #0]
 80145f4:	4613      	mov	r3, r2
 80145f6:	687a      	ldr	r2, [r7, #4]
 80145f8:	68b9      	ldr	r1, [r7, #8]
 80145fa:	68f8      	ldr	r0, [r7, #12]
 80145fc:	f000 f843 	bl	8014686 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8014600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8014602:	4618      	mov	r0, r3
 8014604:	3730      	adds	r7, #48	; 0x30
 8014606:	46bd      	mov	sp, r7
 8014608:	bd80      	pop	{r7, pc}

0801460a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801460a:	b580      	push	{r7, lr}
 801460c:	b08a      	sub	sp, #40	; 0x28
 801460e:	af02      	add	r7, sp, #8
 8014610:	60f8      	str	r0, [r7, #12]
 8014612:	60b9      	str	r1, [r7, #8]
 8014614:	4613      	mov	r3, r2
 8014616:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8014618:	68fb      	ldr	r3, [r7, #12]
 801461a:	2b00      	cmp	r3, #0
 801461c:	d10a      	bne.n	8014634 <xQueueGenericCreate+0x2a>
	__asm volatile
 801461e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014622:	f383 8811 	msr	BASEPRI, r3
 8014626:	f3bf 8f6f 	isb	sy
 801462a:	f3bf 8f4f 	dsb	sy
 801462e:	613b      	str	r3, [r7, #16]
}
 8014630:	bf00      	nop
 8014632:	e7fe      	b.n	8014632 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8014634:	68bb      	ldr	r3, [r7, #8]
 8014636:	2b00      	cmp	r3, #0
 8014638:	d102      	bne.n	8014640 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 801463a:	2300      	movs	r3, #0
 801463c:	61fb      	str	r3, [r7, #28]
 801463e:	e004      	b.n	801464a <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014640:	68fb      	ldr	r3, [r7, #12]
 8014642:	68ba      	ldr	r2, [r7, #8]
 8014644:	fb02 f303 	mul.w	r3, r2, r3
 8014648:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 801464a:	69fb      	ldr	r3, [r7, #28]
 801464c:	3350      	adds	r3, #80	; 0x50
 801464e:	4618      	mov	r0, r3
 8014650:	f002 f93a 	bl	80168c8 <pvPortMalloc>
 8014654:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8014656:	69bb      	ldr	r3, [r7, #24]
 8014658:	2b00      	cmp	r3, #0
 801465a:	d00f      	beq.n	801467c <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 801465c:	69bb      	ldr	r3, [r7, #24]
 801465e:	3350      	adds	r3, #80	; 0x50
 8014660:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8014662:	69bb      	ldr	r3, [r7, #24]
 8014664:	2200      	movs	r2, #0
 8014666:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801466a:	79fa      	ldrb	r2, [r7, #7]
 801466c:	69bb      	ldr	r3, [r7, #24]
 801466e:	9300      	str	r3, [sp, #0]
 8014670:	4613      	mov	r3, r2
 8014672:	697a      	ldr	r2, [r7, #20]
 8014674:	68b9      	ldr	r1, [r7, #8]
 8014676:	68f8      	ldr	r0, [r7, #12]
 8014678:	f000 f805 	bl	8014686 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 801467c:	69bb      	ldr	r3, [r7, #24]
	}
 801467e:	4618      	mov	r0, r3
 8014680:	3720      	adds	r7, #32
 8014682:	46bd      	mov	sp, r7
 8014684:	bd80      	pop	{r7, pc}

08014686 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8014686:	b580      	push	{r7, lr}
 8014688:	b084      	sub	sp, #16
 801468a:	af00      	add	r7, sp, #0
 801468c:	60f8      	str	r0, [r7, #12]
 801468e:	60b9      	str	r1, [r7, #8]
 8014690:	607a      	str	r2, [r7, #4]
 8014692:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8014694:	68bb      	ldr	r3, [r7, #8]
 8014696:	2b00      	cmp	r3, #0
 8014698:	d103      	bne.n	80146a2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 801469a:	69bb      	ldr	r3, [r7, #24]
 801469c:	69ba      	ldr	r2, [r7, #24]
 801469e:	601a      	str	r2, [r3, #0]
 80146a0:	e002      	b.n	80146a8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80146a2:	69bb      	ldr	r3, [r7, #24]
 80146a4:	687a      	ldr	r2, [r7, #4]
 80146a6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80146a8:	69bb      	ldr	r3, [r7, #24]
 80146aa:	68fa      	ldr	r2, [r7, #12]
 80146ac:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80146ae:	69bb      	ldr	r3, [r7, #24]
 80146b0:	68ba      	ldr	r2, [r7, #8]
 80146b2:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80146b4:	2101      	movs	r1, #1
 80146b6:	69b8      	ldr	r0, [r7, #24]
 80146b8:	f7ff fec8 	bl	801444c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80146bc:	69bb      	ldr	r3, [r7, #24]
 80146be:	78fa      	ldrb	r2, [r7, #3]
 80146c0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80146c4:	bf00      	nop
 80146c6:	3710      	adds	r7, #16
 80146c8:	46bd      	mov	sp, r7
 80146ca:	bd80      	pop	{r7, pc}

080146cc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80146cc:	b580      	push	{r7, lr}
 80146ce:	b08e      	sub	sp, #56	; 0x38
 80146d0:	af00      	add	r7, sp, #0
 80146d2:	60f8      	str	r0, [r7, #12]
 80146d4:	60b9      	str	r1, [r7, #8]
 80146d6:	607a      	str	r2, [r7, #4]
 80146d8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80146da:	2300      	movs	r3, #0
 80146dc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80146de:	68fb      	ldr	r3, [r7, #12]
 80146e0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80146e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146e4:	2b00      	cmp	r3, #0
 80146e6:	d10a      	bne.n	80146fe <xQueueGenericSend+0x32>
	__asm volatile
 80146e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80146ec:	f383 8811 	msr	BASEPRI, r3
 80146f0:	f3bf 8f6f 	isb	sy
 80146f4:	f3bf 8f4f 	dsb	sy
 80146f8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80146fa:	bf00      	nop
 80146fc:	e7fe      	b.n	80146fc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80146fe:	68bb      	ldr	r3, [r7, #8]
 8014700:	2b00      	cmp	r3, #0
 8014702:	d103      	bne.n	801470c <xQueueGenericSend+0x40>
 8014704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014708:	2b00      	cmp	r3, #0
 801470a:	d101      	bne.n	8014710 <xQueueGenericSend+0x44>
 801470c:	2301      	movs	r3, #1
 801470e:	e000      	b.n	8014712 <xQueueGenericSend+0x46>
 8014710:	2300      	movs	r3, #0
 8014712:	2b00      	cmp	r3, #0
 8014714:	d10a      	bne.n	801472c <xQueueGenericSend+0x60>
	__asm volatile
 8014716:	f04f 0350 	mov.w	r3, #80	; 0x50
 801471a:	f383 8811 	msr	BASEPRI, r3
 801471e:	f3bf 8f6f 	isb	sy
 8014722:	f3bf 8f4f 	dsb	sy
 8014726:	627b      	str	r3, [r7, #36]	; 0x24
}
 8014728:	bf00      	nop
 801472a:	e7fe      	b.n	801472a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801472c:	683b      	ldr	r3, [r7, #0]
 801472e:	2b02      	cmp	r3, #2
 8014730:	d103      	bne.n	801473a <xQueueGenericSend+0x6e>
 8014732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014734:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014736:	2b01      	cmp	r3, #1
 8014738:	d101      	bne.n	801473e <xQueueGenericSend+0x72>
 801473a:	2301      	movs	r3, #1
 801473c:	e000      	b.n	8014740 <xQueueGenericSend+0x74>
 801473e:	2300      	movs	r3, #0
 8014740:	2b00      	cmp	r3, #0
 8014742:	d10a      	bne.n	801475a <xQueueGenericSend+0x8e>
	__asm volatile
 8014744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014748:	f383 8811 	msr	BASEPRI, r3
 801474c:	f3bf 8f6f 	isb	sy
 8014750:	f3bf 8f4f 	dsb	sy
 8014754:	623b      	str	r3, [r7, #32]
}
 8014756:	bf00      	nop
 8014758:	e7fe      	b.n	8014758 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801475a:	f001 fa73 	bl	8015c44 <xTaskGetSchedulerState>
 801475e:	4603      	mov	r3, r0
 8014760:	2b00      	cmp	r3, #0
 8014762:	d102      	bne.n	801476a <xQueueGenericSend+0x9e>
 8014764:	687b      	ldr	r3, [r7, #4]
 8014766:	2b00      	cmp	r3, #0
 8014768:	d101      	bne.n	801476e <xQueueGenericSend+0xa2>
 801476a:	2301      	movs	r3, #1
 801476c:	e000      	b.n	8014770 <xQueueGenericSend+0xa4>
 801476e:	2300      	movs	r3, #0
 8014770:	2b00      	cmp	r3, #0
 8014772:	d10a      	bne.n	801478a <xQueueGenericSend+0xbe>
	__asm volatile
 8014774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014778:	f383 8811 	msr	BASEPRI, r3
 801477c:	f3bf 8f6f 	isb	sy
 8014780:	f3bf 8f4f 	dsb	sy
 8014784:	61fb      	str	r3, [r7, #28]
}
 8014786:	bf00      	nop
 8014788:	e7fe      	b.n	8014788 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801478a:	f001 ff7b 	bl	8016684 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801478e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014790:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014794:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014796:	429a      	cmp	r2, r3
 8014798:	d302      	bcc.n	80147a0 <xQueueGenericSend+0xd4>
 801479a:	683b      	ldr	r3, [r7, #0]
 801479c:	2b02      	cmp	r3, #2
 801479e:	d129      	bne.n	80147f4 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80147a0:	683a      	ldr	r2, [r7, #0]
 80147a2:	68b9      	ldr	r1, [r7, #8]
 80147a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80147a6:	f000 fac1 	bl	8014d2c <prvCopyDataToQueue>
 80147aa:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80147ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80147ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80147b0:	2b00      	cmp	r3, #0
 80147b2:	d010      	beq.n	80147d6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80147b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80147b6:	3324      	adds	r3, #36	; 0x24
 80147b8:	4618      	mov	r0, r3
 80147ba:	f001 f87f 	bl	80158bc <xTaskRemoveFromEventList>
 80147be:	4603      	mov	r3, r0
 80147c0:	2b00      	cmp	r3, #0
 80147c2:	d013      	beq.n	80147ec <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80147c4:	4b3f      	ldr	r3, [pc, #252]	; (80148c4 <xQueueGenericSend+0x1f8>)
 80147c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80147ca:	601a      	str	r2, [r3, #0]
 80147cc:	f3bf 8f4f 	dsb	sy
 80147d0:	f3bf 8f6f 	isb	sy
 80147d4:	e00a      	b.n	80147ec <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80147d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147d8:	2b00      	cmp	r3, #0
 80147da:	d007      	beq.n	80147ec <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80147dc:	4b39      	ldr	r3, [pc, #228]	; (80148c4 <xQueueGenericSend+0x1f8>)
 80147de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80147e2:	601a      	str	r2, [r3, #0]
 80147e4:	f3bf 8f4f 	dsb	sy
 80147e8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80147ec:	f001 ff7a 	bl	80166e4 <vPortExitCritical>
				return pdPASS;
 80147f0:	2301      	movs	r3, #1
 80147f2:	e063      	b.n	80148bc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80147f4:	687b      	ldr	r3, [r7, #4]
 80147f6:	2b00      	cmp	r3, #0
 80147f8:	d103      	bne.n	8014802 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80147fa:	f001 ff73 	bl	80166e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80147fe:	2300      	movs	r3, #0
 8014800:	e05c      	b.n	80148bc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8014802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014804:	2b00      	cmp	r3, #0
 8014806:	d106      	bne.n	8014816 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8014808:	f107 0314 	add.w	r3, r7, #20
 801480c:	4618      	mov	r0, r3
 801480e:	f001 f8b9 	bl	8015984 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8014812:	2301      	movs	r3, #1
 8014814:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8014816:	f001 ff65 	bl	80166e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801481a:	f000 fe27 	bl	801546c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801481e:	f001 ff31 	bl	8016684 <vPortEnterCritical>
 8014822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014824:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8014828:	b25b      	sxtb	r3, r3
 801482a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801482e:	d103      	bne.n	8014838 <xQueueGenericSend+0x16c>
 8014830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014832:	2200      	movs	r2, #0
 8014834:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8014838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801483a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801483e:	b25b      	sxtb	r3, r3
 8014840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014844:	d103      	bne.n	801484e <xQueueGenericSend+0x182>
 8014846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014848:	2200      	movs	r2, #0
 801484a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801484e:	f001 ff49 	bl	80166e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014852:	1d3a      	adds	r2, r7, #4
 8014854:	f107 0314 	add.w	r3, r7, #20
 8014858:	4611      	mov	r1, r2
 801485a:	4618      	mov	r0, r3
 801485c:	f001 f8a8 	bl	80159b0 <xTaskCheckForTimeOut>
 8014860:	4603      	mov	r3, r0
 8014862:	2b00      	cmp	r3, #0
 8014864:	d124      	bne.n	80148b0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8014866:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014868:	f000 fb58 	bl	8014f1c <prvIsQueueFull>
 801486c:	4603      	mov	r3, r0
 801486e:	2b00      	cmp	r3, #0
 8014870:	d018      	beq.n	80148a4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8014872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014874:	3310      	adds	r3, #16
 8014876:	687a      	ldr	r2, [r7, #4]
 8014878:	4611      	mov	r1, r2
 801487a:	4618      	mov	r0, r3
 801487c:	f000 ffce 	bl	801581c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8014880:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014882:	f000 fae3 	bl	8014e4c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8014886:	f000 fdff 	bl	8015488 <xTaskResumeAll>
 801488a:	4603      	mov	r3, r0
 801488c:	2b00      	cmp	r3, #0
 801488e:	f47f af7c 	bne.w	801478a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8014892:	4b0c      	ldr	r3, [pc, #48]	; (80148c4 <xQueueGenericSend+0x1f8>)
 8014894:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014898:	601a      	str	r2, [r3, #0]
 801489a:	f3bf 8f4f 	dsb	sy
 801489e:	f3bf 8f6f 	isb	sy
 80148a2:	e772      	b.n	801478a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80148a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80148a6:	f000 fad1 	bl	8014e4c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80148aa:	f000 fded 	bl	8015488 <xTaskResumeAll>
 80148ae:	e76c      	b.n	801478a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80148b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80148b2:	f000 facb 	bl	8014e4c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80148b6:	f000 fde7 	bl	8015488 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80148ba:	2300      	movs	r3, #0
		}
	}
}
 80148bc:	4618      	mov	r0, r3
 80148be:	3738      	adds	r7, #56	; 0x38
 80148c0:	46bd      	mov	sp, r7
 80148c2:	bd80      	pop	{r7, pc}
 80148c4:	e000ed04 	.word	0xe000ed04

080148c8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80148c8:	b580      	push	{r7, lr}
 80148ca:	b08e      	sub	sp, #56	; 0x38
 80148cc:	af00      	add	r7, sp, #0
 80148ce:	60f8      	str	r0, [r7, #12]
 80148d0:	60b9      	str	r1, [r7, #8]
 80148d2:	607a      	str	r2, [r7, #4]
 80148d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80148d6:	68fb      	ldr	r3, [r7, #12]
 80148d8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80148da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80148dc:	2b00      	cmp	r3, #0
 80148de:	d10a      	bne.n	80148f6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80148e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80148e4:	f383 8811 	msr	BASEPRI, r3
 80148e8:	f3bf 8f6f 	isb	sy
 80148ec:	f3bf 8f4f 	dsb	sy
 80148f0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80148f2:	bf00      	nop
 80148f4:	e7fe      	b.n	80148f4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80148f6:	68bb      	ldr	r3, [r7, #8]
 80148f8:	2b00      	cmp	r3, #0
 80148fa:	d103      	bne.n	8014904 <xQueueGenericSendFromISR+0x3c>
 80148fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80148fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014900:	2b00      	cmp	r3, #0
 8014902:	d101      	bne.n	8014908 <xQueueGenericSendFromISR+0x40>
 8014904:	2301      	movs	r3, #1
 8014906:	e000      	b.n	801490a <xQueueGenericSendFromISR+0x42>
 8014908:	2300      	movs	r3, #0
 801490a:	2b00      	cmp	r3, #0
 801490c:	d10a      	bne.n	8014924 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 801490e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014912:	f383 8811 	msr	BASEPRI, r3
 8014916:	f3bf 8f6f 	isb	sy
 801491a:	f3bf 8f4f 	dsb	sy
 801491e:	623b      	str	r3, [r7, #32]
}
 8014920:	bf00      	nop
 8014922:	e7fe      	b.n	8014922 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014924:	683b      	ldr	r3, [r7, #0]
 8014926:	2b02      	cmp	r3, #2
 8014928:	d103      	bne.n	8014932 <xQueueGenericSendFromISR+0x6a>
 801492a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801492c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801492e:	2b01      	cmp	r3, #1
 8014930:	d101      	bne.n	8014936 <xQueueGenericSendFromISR+0x6e>
 8014932:	2301      	movs	r3, #1
 8014934:	e000      	b.n	8014938 <xQueueGenericSendFromISR+0x70>
 8014936:	2300      	movs	r3, #0
 8014938:	2b00      	cmp	r3, #0
 801493a:	d10a      	bne.n	8014952 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 801493c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014940:	f383 8811 	msr	BASEPRI, r3
 8014944:	f3bf 8f6f 	isb	sy
 8014948:	f3bf 8f4f 	dsb	sy
 801494c:	61fb      	str	r3, [r7, #28]
}
 801494e:	bf00      	nop
 8014950:	e7fe      	b.n	8014950 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014952:	f001 ff79 	bl	8016848 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8014956:	f3ef 8211 	mrs	r2, BASEPRI
 801495a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801495e:	f383 8811 	msr	BASEPRI, r3
 8014962:	f3bf 8f6f 	isb	sy
 8014966:	f3bf 8f4f 	dsb	sy
 801496a:	61ba      	str	r2, [r7, #24]
 801496c:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 801496e:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014970:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014974:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014978:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801497a:	429a      	cmp	r2, r3
 801497c:	d302      	bcc.n	8014984 <xQueueGenericSendFromISR+0xbc>
 801497e:	683b      	ldr	r3, [r7, #0]
 8014980:	2b02      	cmp	r3, #2
 8014982:	d12c      	bne.n	80149de <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8014984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014986:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801498a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801498e:	683a      	ldr	r2, [r7, #0]
 8014990:	68b9      	ldr	r1, [r7, #8]
 8014992:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014994:	f000 f9ca 	bl	8014d2c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8014998:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 801499c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80149a0:	d112      	bne.n	80149c8 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80149a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80149a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80149a6:	2b00      	cmp	r3, #0
 80149a8:	d016      	beq.n	80149d8 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80149aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80149ac:	3324      	adds	r3, #36	; 0x24
 80149ae:	4618      	mov	r0, r3
 80149b0:	f000 ff84 	bl	80158bc <xTaskRemoveFromEventList>
 80149b4:	4603      	mov	r3, r0
 80149b6:	2b00      	cmp	r3, #0
 80149b8:	d00e      	beq.n	80149d8 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80149ba:	687b      	ldr	r3, [r7, #4]
 80149bc:	2b00      	cmp	r3, #0
 80149be:	d00b      	beq.n	80149d8 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80149c0:	687b      	ldr	r3, [r7, #4]
 80149c2:	2201      	movs	r2, #1
 80149c4:	601a      	str	r2, [r3, #0]
 80149c6:	e007      	b.n	80149d8 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80149c8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80149cc:	3301      	adds	r3, #1
 80149ce:	b2db      	uxtb	r3, r3
 80149d0:	b25a      	sxtb	r2, r3
 80149d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80149d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80149d8:	2301      	movs	r3, #1
 80149da:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80149dc:	e001      	b.n	80149e2 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80149de:	2300      	movs	r3, #0
 80149e0:	637b      	str	r3, [r7, #52]	; 0x34
 80149e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149e4:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80149e6:	693b      	ldr	r3, [r7, #16]
 80149e8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80149ec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80149ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80149f0:	4618      	mov	r0, r3
 80149f2:	3738      	adds	r7, #56	; 0x38
 80149f4:	46bd      	mov	sp, r7
 80149f6:	bd80      	pop	{r7, pc}

080149f8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80149f8:	b580      	push	{r7, lr}
 80149fa:	b08c      	sub	sp, #48	; 0x30
 80149fc:	af00      	add	r7, sp, #0
 80149fe:	60f8      	str	r0, [r7, #12]
 8014a00:	60b9      	str	r1, [r7, #8]
 8014a02:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8014a04:	2300      	movs	r3, #0
 8014a06:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8014a08:	68fb      	ldr	r3, [r7, #12]
 8014a0a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8014a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014a0e:	2b00      	cmp	r3, #0
 8014a10:	d10a      	bne.n	8014a28 <xQueueReceive+0x30>
	__asm volatile
 8014a12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a16:	f383 8811 	msr	BASEPRI, r3
 8014a1a:	f3bf 8f6f 	isb	sy
 8014a1e:	f3bf 8f4f 	dsb	sy
 8014a22:	623b      	str	r3, [r7, #32]
}
 8014a24:	bf00      	nop
 8014a26:	e7fe      	b.n	8014a26 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014a28:	68bb      	ldr	r3, [r7, #8]
 8014a2a:	2b00      	cmp	r3, #0
 8014a2c:	d103      	bne.n	8014a36 <xQueueReceive+0x3e>
 8014a2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	d101      	bne.n	8014a3a <xQueueReceive+0x42>
 8014a36:	2301      	movs	r3, #1
 8014a38:	e000      	b.n	8014a3c <xQueueReceive+0x44>
 8014a3a:	2300      	movs	r3, #0
 8014a3c:	2b00      	cmp	r3, #0
 8014a3e:	d10a      	bne.n	8014a56 <xQueueReceive+0x5e>
	__asm volatile
 8014a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a44:	f383 8811 	msr	BASEPRI, r3
 8014a48:	f3bf 8f6f 	isb	sy
 8014a4c:	f3bf 8f4f 	dsb	sy
 8014a50:	61fb      	str	r3, [r7, #28]
}
 8014a52:	bf00      	nop
 8014a54:	e7fe      	b.n	8014a54 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014a56:	f001 f8f5 	bl	8015c44 <xTaskGetSchedulerState>
 8014a5a:	4603      	mov	r3, r0
 8014a5c:	2b00      	cmp	r3, #0
 8014a5e:	d102      	bne.n	8014a66 <xQueueReceive+0x6e>
 8014a60:	687b      	ldr	r3, [r7, #4]
 8014a62:	2b00      	cmp	r3, #0
 8014a64:	d101      	bne.n	8014a6a <xQueueReceive+0x72>
 8014a66:	2301      	movs	r3, #1
 8014a68:	e000      	b.n	8014a6c <xQueueReceive+0x74>
 8014a6a:	2300      	movs	r3, #0
 8014a6c:	2b00      	cmp	r3, #0
 8014a6e:	d10a      	bne.n	8014a86 <xQueueReceive+0x8e>
	__asm volatile
 8014a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a74:	f383 8811 	msr	BASEPRI, r3
 8014a78:	f3bf 8f6f 	isb	sy
 8014a7c:	f3bf 8f4f 	dsb	sy
 8014a80:	61bb      	str	r3, [r7, #24]
}
 8014a82:	bf00      	nop
 8014a84:	e7fe      	b.n	8014a84 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8014a86:	f001 fdfd 	bl	8016684 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014a8e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8014a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a92:	2b00      	cmp	r3, #0
 8014a94:	d01f      	beq.n	8014ad6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8014a96:	68b9      	ldr	r1, [r7, #8]
 8014a98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014a9a:	f000 f9b1 	bl	8014e00 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8014a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014aa0:	1e5a      	subs	r2, r3, #1
 8014aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014aa4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014aa8:	691b      	ldr	r3, [r3, #16]
 8014aaa:	2b00      	cmp	r3, #0
 8014aac:	d00f      	beq.n	8014ace <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014ab0:	3310      	adds	r3, #16
 8014ab2:	4618      	mov	r0, r3
 8014ab4:	f000 ff02 	bl	80158bc <xTaskRemoveFromEventList>
 8014ab8:	4603      	mov	r3, r0
 8014aba:	2b00      	cmp	r3, #0
 8014abc:	d007      	beq.n	8014ace <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8014abe:	4b3d      	ldr	r3, [pc, #244]	; (8014bb4 <xQueueReceive+0x1bc>)
 8014ac0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014ac4:	601a      	str	r2, [r3, #0]
 8014ac6:	f3bf 8f4f 	dsb	sy
 8014aca:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8014ace:	f001 fe09 	bl	80166e4 <vPortExitCritical>
				return pdPASS;
 8014ad2:	2301      	movs	r3, #1
 8014ad4:	e069      	b.n	8014baa <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8014ad6:	687b      	ldr	r3, [r7, #4]
 8014ad8:	2b00      	cmp	r3, #0
 8014ada:	d103      	bne.n	8014ae4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8014adc:	f001 fe02 	bl	80166e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8014ae0:	2300      	movs	r3, #0
 8014ae2:	e062      	b.n	8014baa <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8014ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ae6:	2b00      	cmp	r3, #0
 8014ae8:	d106      	bne.n	8014af8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8014aea:	f107 0310 	add.w	r3, r7, #16
 8014aee:	4618      	mov	r0, r3
 8014af0:	f000 ff48 	bl	8015984 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8014af4:	2301      	movs	r3, #1
 8014af6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8014af8:	f001 fdf4 	bl	80166e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8014afc:	f000 fcb6 	bl	801546c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8014b00:	f001 fdc0 	bl	8016684 <vPortEnterCritical>
 8014b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b06:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8014b0a:	b25b      	sxtb	r3, r3
 8014b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014b10:	d103      	bne.n	8014b1a <xQueueReceive+0x122>
 8014b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b14:	2200      	movs	r2, #0
 8014b16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8014b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b1c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014b20:	b25b      	sxtb	r3, r3
 8014b22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014b26:	d103      	bne.n	8014b30 <xQueueReceive+0x138>
 8014b28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b2a:	2200      	movs	r2, #0
 8014b2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8014b30:	f001 fdd8 	bl	80166e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014b34:	1d3a      	adds	r2, r7, #4
 8014b36:	f107 0310 	add.w	r3, r7, #16
 8014b3a:	4611      	mov	r1, r2
 8014b3c:	4618      	mov	r0, r3
 8014b3e:	f000 ff37 	bl	80159b0 <xTaskCheckForTimeOut>
 8014b42:	4603      	mov	r3, r0
 8014b44:	2b00      	cmp	r3, #0
 8014b46:	d123      	bne.n	8014b90 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8014b48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014b4a:	f000 f9d1 	bl	8014ef0 <prvIsQueueEmpty>
 8014b4e:	4603      	mov	r3, r0
 8014b50:	2b00      	cmp	r3, #0
 8014b52:	d017      	beq.n	8014b84 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8014b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014b56:	3324      	adds	r3, #36	; 0x24
 8014b58:	687a      	ldr	r2, [r7, #4]
 8014b5a:	4611      	mov	r1, r2
 8014b5c:	4618      	mov	r0, r3
 8014b5e:	f000 fe5d 	bl	801581c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8014b62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014b64:	f000 f972 	bl	8014e4c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8014b68:	f000 fc8e 	bl	8015488 <xTaskResumeAll>
 8014b6c:	4603      	mov	r3, r0
 8014b6e:	2b00      	cmp	r3, #0
 8014b70:	d189      	bne.n	8014a86 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8014b72:	4b10      	ldr	r3, [pc, #64]	; (8014bb4 <xQueueReceive+0x1bc>)
 8014b74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014b78:	601a      	str	r2, [r3, #0]
 8014b7a:	f3bf 8f4f 	dsb	sy
 8014b7e:	f3bf 8f6f 	isb	sy
 8014b82:	e780      	b.n	8014a86 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8014b84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014b86:	f000 f961 	bl	8014e4c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8014b8a:	f000 fc7d 	bl	8015488 <xTaskResumeAll>
 8014b8e:	e77a      	b.n	8014a86 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8014b90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014b92:	f000 f95b 	bl	8014e4c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8014b96:	f000 fc77 	bl	8015488 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8014b9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014b9c:	f000 f9a8 	bl	8014ef0 <prvIsQueueEmpty>
 8014ba0:	4603      	mov	r3, r0
 8014ba2:	2b00      	cmp	r3, #0
 8014ba4:	f43f af6f 	beq.w	8014a86 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8014ba8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8014baa:	4618      	mov	r0, r3
 8014bac:	3730      	adds	r7, #48	; 0x30
 8014bae:	46bd      	mov	sp, r7
 8014bb0:	bd80      	pop	{r7, pc}
 8014bb2:	bf00      	nop
 8014bb4:	e000ed04 	.word	0xe000ed04

08014bb8 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8014bb8:	b580      	push	{r7, lr}
 8014bba:	b08e      	sub	sp, #56	; 0x38
 8014bbc:	af00      	add	r7, sp, #0
 8014bbe:	60f8      	str	r0, [r7, #12]
 8014bc0:	60b9      	str	r1, [r7, #8]
 8014bc2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8014bc4:	68fb      	ldr	r3, [r7, #12]
 8014bc6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8014bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014bca:	2b00      	cmp	r3, #0
 8014bcc:	d10a      	bne.n	8014be4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8014bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014bd2:	f383 8811 	msr	BASEPRI, r3
 8014bd6:	f3bf 8f6f 	isb	sy
 8014bda:	f3bf 8f4f 	dsb	sy
 8014bde:	623b      	str	r3, [r7, #32]
}
 8014be0:	bf00      	nop
 8014be2:	e7fe      	b.n	8014be2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014be4:	68bb      	ldr	r3, [r7, #8]
 8014be6:	2b00      	cmp	r3, #0
 8014be8:	d103      	bne.n	8014bf2 <xQueueReceiveFromISR+0x3a>
 8014bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014bee:	2b00      	cmp	r3, #0
 8014bf0:	d101      	bne.n	8014bf6 <xQueueReceiveFromISR+0x3e>
 8014bf2:	2301      	movs	r3, #1
 8014bf4:	e000      	b.n	8014bf8 <xQueueReceiveFromISR+0x40>
 8014bf6:	2300      	movs	r3, #0
 8014bf8:	2b00      	cmp	r3, #0
 8014bfa:	d10a      	bne.n	8014c12 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8014bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c00:	f383 8811 	msr	BASEPRI, r3
 8014c04:	f3bf 8f6f 	isb	sy
 8014c08:	f3bf 8f4f 	dsb	sy
 8014c0c:	61fb      	str	r3, [r7, #28]
}
 8014c0e:	bf00      	nop
 8014c10:	e7fe      	b.n	8014c10 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014c12:	f001 fe19 	bl	8016848 <vPortValidateInterruptPriority>
	__asm volatile
 8014c16:	f3ef 8211 	mrs	r2, BASEPRI
 8014c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c1e:	f383 8811 	msr	BASEPRI, r3
 8014c22:	f3bf 8f6f 	isb	sy
 8014c26:	f3bf 8f4f 	dsb	sy
 8014c2a:	61ba      	str	r2, [r7, #24]
 8014c2c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8014c2e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014c30:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014c32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014c36:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8014c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014c3a:	2b00      	cmp	r3, #0
 8014c3c:	d02f      	beq.n	8014c9e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8014c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c40:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8014c44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8014c48:	68b9      	ldr	r1, [r7, #8]
 8014c4a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014c4c:	f000 f8d8 	bl	8014e00 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8014c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014c52:	1e5a      	subs	r2, r3, #1
 8014c54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c56:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8014c58:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8014c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014c60:	d112      	bne.n	8014c88 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c64:	691b      	ldr	r3, [r3, #16]
 8014c66:	2b00      	cmp	r3, #0
 8014c68:	d016      	beq.n	8014c98 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c6c:	3310      	adds	r3, #16
 8014c6e:	4618      	mov	r0, r3
 8014c70:	f000 fe24 	bl	80158bc <xTaskRemoveFromEventList>
 8014c74:	4603      	mov	r3, r0
 8014c76:	2b00      	cmp	r3, #0
 8014c78:	d00e      	beq.n	8014c98 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8014c7a:	687b      	ldr	r3, [r7, #4]
 8014c7c:	2b00      	cmp	r3, #0
 8014c7e:	d00b      	beq.n	8014c98 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	2201      	movs	r2, #1
 8014c84:	601a      	str	r2, [r3, #0]
 8014c86:	e007      	b.n	8014c98 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8014c88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014c8c:	3301      	adds	r3, #1
 8014c8e:	b2db      	uxtb	r3, r3
 8014c90:	b25a      	sxtb	r2, r3
 8014c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8014c98:	2301      	movs	r3, #1
 8014c9a:	637b      	str	r3, [r7, #52]	; 0x34
 8014c9c:	e001      	b.n	8014ca2 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8014c9e:	2300      	movs	r3, #0
 8014ca0:	637b      	str	r3, [r7, #52]	; 0x34
 8014ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ca4:	613b      	str	r3, [r7, #16]
	__asm volatile
 8014ca6:	693b      	ldr	r3, [r7, #16]
 8014ca8:	f383 8811 	msr	BASEPRI, r3
}
 8014cac:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8014cae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8014cb0:	4618      	mov	r0, r3
 8014cb2:	3738      	adds	r7, #56	; 0x38
 8014cb4:	46bd      	mov	sp, r7
 8014cb6:	bd80      	pop	{r7, pc}

08014cb8 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8014cb8:	b580      	push	{r7, lr}
 8014cba:	b084      	sub	sp, #16
 8014cbc:	af00      	add	r7, sp, #0
 8014cbe:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8014cc0:	687b      	ldr	r3, [r7, #4]
 8014cc2:	2b00      	cmp	r3, #0
 8014cc4:	d10a      	bne.n	8014cdc <uxQueueMessagesWaiting+0x24>
	__asm volatile
 8014cc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014cca:	f383 8811 	msr	BASEPRI, r3
 8014cce:	f3bf 8f6f 	isb	sy
 8014cd2:	f3bf 8f4f 	dsb	sy
 8014cd6:	60bb      	str	r3, [r7, #8]
}
 8014cd8:	bf00      	nop
 8014cda:	e7fe      	b.n	8014cda <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8014cdc:	f001 fcd2 	bl	8016684 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8014ce0:	687b      	ldr	r3, [r7, #4]
 8014ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014ce4:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8014ce6:	f001 fcfd 	bl	80166e4 <vPortExitCritical>

	return uxReturn;
 8014cea:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8014cec:	4618      	mov	r0, r3
 8014cee:	3710      	adds	r7, #16
 8014cf0:	46bd      	mov	sp, r7
 8014cf2:	bd80      	pop	{r7, pc}

08014cf4 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8014cf4:	b480      	push	{r7}
 8014cf6:	b085      	sub	sp, #20
 8014cf8:	af00      	add	r7, sp, #0
 8014cfa:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8014cfc:	687b      	ldr	r3, [r7, #4]
 8014cfe:	2b00      	cmp	r3, #0
 8014d00:	d10a      	bne.n	8014d18 <uxQueueMessagesWaitingFromISR+0x24>
	__asm volatile
 8014d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d06:	f383 8811 	msr	BASEPRI, r3
 8014d0a:	f3bf 8f6f 	isb	sy
 8014d0e:	f3bf 8f4f 	dsb	sy
 8014d12:	60bb      	str	r3, [r7, #8]
}
 8014d14:	bf00      	nop
 8014d16:	e7fe      	b.n	8014d16 <uxQueueMessagesWaitingFromISR+0x22>

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8014d18:	687b      	ldr	r3, [r7, #4]
 8014d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014d1c:	60fb      	str	r3, [r7, #12]

	return uxReturn;
 8014d1e:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8014d20:	4618      	mov	r0, r3
 8014d22:	3714      	adds	r7, #20
 8014d24:	46bd      	mov	sp, r7
 8014d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d2a:	4770      	bx	lr

08014d2c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8014d2c:	b580      	push	{r7, lr}
 8014d2e:	b086      	sub	sp, #24
 8014d30:	af00      	add	r7, sp, #0
 8014d32:	60f8      	str	r0, [r7, #12]
 8014d34:	60b9      	str	r1, [r7, #8]
 8014d36:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8014d38:	2300      	movs	r3, #0
 8014d3a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014d3c:	68fb      	ldr	r3, [r7, #12]
 8014d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014d40:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8014d42:	68fb      	ldr	r3, [r7, #12]
 8014d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014d46:	2b00      	cmp	r3, #0
 8014d48:	d10d      	bne.n	8014d66 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8014d4a:	68fb      	ldr	r3, [r7, #12]
 8014d4c:	681b      	ldr	r3, [r3, #0]
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	d14d      	bne.n	8014dee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8014d52:	68fb      	ldr	r3, [r7, #12]
 8014d54:	685b      	ldr	r3, [r3, #4]
 8014d56:	4618      	mov	r0, r3
 8014d58:	f000 ff92 	bl	8015c80 <xTaskPriorityDisinherit>
 8014d5c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8014d5e:	68fb      	ldr	r3, [r7, #12]
 8014d60:	2200      	movs	r2, #0
 8014d62:	605a      	str	r2, [r3, #4]
 8014d64:	e043      	b.n	8014dee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8014d66:	687b      	ldr	r3, [r7, #4]
 8014d68:	2b00      	cmp	r3, #0
 8014d6a:	d119      	bne.n	8014da0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8014d6c:	68fb      	ldr	r3, [r7, #12]
 8014d6e:	6898      	ldr	r0, [r3, #8]
 8014d70:	68fb      	ldr	r3, [r7, #12]
 8014d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014d74:	461a      	mov	r2, r3
 8014d76:	68b9      	ldr	r1, [r7, #8]
 8014d78:	f002 fa1c 	bl	80171b4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8014d7c:	68fb      	ldr	r3, [r7, #12]
 8014d7e:	689a      	ldr	r2, [r3, #8]
 8014d80:	68fb      	ldr	r3, [r7, #12]
 8014d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014d84:	441a      	add	r2, r3
 8014d86:	68fb      	ldr	r3, [r7, #12]
 8014d88:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8014d8a:	68fb      	ldr	r3, [r7, #12]
 8014d8c:	689a      	ldr	r2, [r3, #8]
 8014d8e:	68fb      	ldr	r3, [r7, #12]
 8014d90:	685b      	ldr	r3, [r3, #4]
 8014d92:	429a      	cmp	r2, r3
 8014d94:	d32b      	bcc.n	8014dee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8014d96:	68fb      	ldr	r3, [r7, #12]
 8014d98:	681a      	ldr	r2, [r3, #0]
 8014d9a:	68fb      	ldr	r3, [r7, #12]
 8014d9c:	609a      	str	r2, [r3, #8]
 8014d9e:	e026      	b.n	8014dee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014da0:	68fb      	ldr	r3, [r7, #12]
 8014da2:	68d8      	ldr	r0, [r3, #12]
 8014da4:	68fb      	ldr	r3, [r7, #12]
 8014da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014da8:	461a      	mov	r2, r3
 8014daa:	68b9      	ldr	r1, [r7, #8]
 8014dac:	f002 fa02 	bl	80171b4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8014db0:	68fb      	ldr	r3, [r7, #12]
 8014db2:	68da      	ldr	r2, [r3, #12]
 8014db4:	68fb      	ldr	r3, [r7, #12]
 8014db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014db8:	425b      	negs	r3, r3
 8014dba:	441a      	add	r2, r3
 8014dbc:	68fb      	ldr	r3, [r7, #12]
 8014dbe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8014dc0:	68fb      	ldr	r3, [r7, #12]
 8014dc2:	68da      	ldr	r2, [r3, #12]
 8014dc4:	68fb      	ldr	r3, [r7, #12]
 8014dc6:	681b      	ldr	r3, [r3, #0]
 8014dc8:	429a      	cmp	r2, r3
 8014dca:	d207      	bcs.n	8014ddc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8014dcc:	68fb      	ldr	r3, [r7, #12]
 8014dce:	685a      	ldr	r2, [r3, #4]
 8014dd0:	68fb      	ldr	r3, [r7, #12]
 8014dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014dd4:	425b      	negs	r3, r3
 8014dd6:	441a      	add	r2, r3
 8014dd8:	68fb      	ldr	r3, [r7, #12]
 8014dda:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8014ddc:	687b      	ldr	r3, [r7, #4]
 8014dde:	2b02      	cmp	r3, #2
 8014de0:	d105      	bne.n	8014dee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8014de2:	693b      	ldr	r3, [r7, #16]
 8014de4:	2b00      	cmp	r3, #0
 8014de6:	d002      	beq.n	8014dee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8014de8:	693b      	ldr	r3, [r7, #16]
 8014dea:	3b01      	subs	r3, #1
 8014dec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8014dee:	693b      	ldr	r3, [r7, #16]
 8014df0:	1c5a      	adds	r2, r3, #1
 8014df2:	68fb      	ldr	r3, [r7, #12]
 8014df4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8014df6:	697b      	ldr	r3, [r7, #20]
}
 8014df8:	4618      	mov	r0, r3
 8014dfa:	3718      	adds	r7, #24
 8014dfc:	46bd      	mov	sp, r7
 8014dfe:	bd80      	pop	{r7, pc}

08014e00 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8014e00:	b580      	push	{r7, lr}
 8014e02:	b082      	sub	sp, #8
 8014e04:	af00      	add	r7, sp, #0
 8014e06:	6078      	str	r0, [r7, #4]
 8014e08:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8014e0a:	687b      	ldr	r3, [r7, #4]
 8014e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014e0e:	2b00      	cmp	r3, #0
 8014e10:	d018      	beq.n	8014e44 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8014e12:	687b      	ldr	r3, [r7, #4]
 8014e14:	68da      	ldr	r2, [r3, #12]
 8014e16:	687b      	ldr	r3, [r7, #4]
 8014e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014e1a:	441a      	add	r2, r3
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8014e20:	687b      	ldr	r3, [r7, #4]
 8014e22:	68da      	ldr	r2, [r3, #12]
 8014e24:	687b      	ldr	r3, [r7, #4]
 8014e26:	685b      	ldr	r3, [r3, #4]
 8014e28:	429a      	cmp	r2, r3
 8014e2a:	d303      	bcc.n	8014e34 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8014e2c:	687b      	ldr	r3, [r7, #4]
 8014e2e:	681a      	ldr	r2, [r3, #0]
 8014e30:	687b      	ldr	r3, [r7, #4]
 8014e32:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8014e34:	687b      	ldr	r3, [r7, #4]
 8014e36:	68d9      	ldr	r1, [r3, #12]
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014e3c:	461a      	mov	r2, r3
 8014e3e:	6838      	ldr	r0, [r7, #0]
 8014e40:	f002 f9b8 	bl	80171b4 <memcpy>
	}
}
 8014e44:	bf00      	nop
 8014e46:	3708      	adds	r7, #8
 8014e48:	46bd      	mov	sp, r7
 8014e4a:	bd80      	pop	{r7, pc}

08014e4c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8014e4c:	b580      	push	{r7, lr}
 8014e4e:	b084      	sub	sp, #16
 8014e50:	af00      	add	r7, sp, #0
 8014e52:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8014e54:	f001 fc16 	bl	8016684 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8014e58:	687b      	ldr	r3, [r7, #4]
 8014e5a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014e5e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014e60:	e011      	b.n	8014e86 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014e62:	687b      	ldr	r3, [r7, #4]
 8014e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014e66:	2b00      	cmp	r3, #0
 8014e68:	d012      	beq.n	8014e90 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014e6a:	687b      	ldr	r3, [r7, #4]
 8014e6c:	3324      	adds	r3, #36	; 0x24
 8014e6e:	4618      	mov	r0, r3
 8014e70:	f000 fd24 	bl	80158bc <xTaskRemoveFromEventList>
 8014e74:	4603      	mov	r3, r0
 8014e76:	2b00      	cmp	r3, #0
 8014e78:	d001      	beq.n	8014e7e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8014e7a:	f000 fdfb 	bl	8015a74 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8014e7e:	7bfb      	ldrb	r3, [r7, #15]
 8014e80:	3b01      	subs	r3, #1
 8014e82:	b2db      	uxtb	r3, r3
 8014e84:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014e86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014e8a:	2b00      	cmp	r3, #0
 8014e8c:	dce9      	bgt.n	8014e62 <prvUnlockQueue+0x16>
 8014e8e:	e000      	b.n	8014e92 <prvUnlockQueue+0x46>
					break;
 8014e90:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8014e92:	687b      	ldr	r3, [r7, #4]
 8014e94:	22ff      	movs	r2, #255	; 0xff
 8014e96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8014e9a:	f001 fc23 	bl	80166e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8014e9e:	f001 fbf1 	bl	8016684 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8014ea2:	687b      	ldr	r3, [r7, #4]
 8014ea4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8014ea8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8014eaa:	e011      	b.n	8014ed0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	691b      	ldr	r3, [r3, #16]
 8014eb0:	2b00      	cmp	r3, #0
 8014eb2:	d012      	beq.n	8014eda <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014eb4:	687b      	ldr	r3, [r7, #4]
 8014eb6:	3310      	adds	r3, #16
 8014eb8:	4618      	mov	r0, r3
 8014eba:	f000 fcff 	bl	80158bc <xTaskRemoveFromEventList>
 8014ebe:	4603      	mov	r3, r0
 8014ec0:	2b00      	cmp	r3, #0
 8014ec2:	d001      	beq.n	8014ec8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8014ec4:	f000 fdd6 	bl	8015a74 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8014ec8:	7bbb      	ldrb	r3, [r7, #14]
 8014eca:	3b01      	subs	r3, #1
 8014ecc:	b2db      	uxtb	r3, r3
 8014ece:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8014ed0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014ed4:	2b00      	cmp	r3, #0
 8014ed6:	dce9      	bgt.n	8014eac <prvUnlockQueue+0x60>
 8014ed8:	e000      	b.n	8014edc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8014eda:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	22ff      	movs	r2, #255	; 0xff
 8014ee0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8014ee4:	f001 fbfe 	bl	80166e4 <vPortExitCritical>
}
 8014ee8:	bf00      	nop
 8014eea:	3710      	adds	r7, #16
 8014eec:	46bd      	mov	sp, r7
 8014eee:	bd80      	pop	{r7, pc}

08014ef0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8014ef0:	b580      	push	{r7, lr}
 8014ef2:	b084      	sub	sp, #16
 8014ef4:	af00      	add	r7, sp, #0
 8014ef6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014ef8:	f001 fbc4 	bl	8016684 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8014efc:	687b      	ldr	r3, [r7, #4]
 8014efe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014f00:	2b00      	cmp	r3, #0
 8014f02:	d102      	bne.n	8014f0a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8014f04:	2301      	movs	r3, #1
 8014f06:	60fb      	str	r3, [r7, #12]
 8014f08:	e001      	b.n	8014f0e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8014f0a:	2300      	movs	r3, #0
 8014f0c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014f0e:	f001 fbe9 	bl	80166e4 <vPortExitCritical>

	return xReturn;
 8014f12:	68fb      	ldr	r3, [r7, #12]
}
 8014f14:	4618      	mov	r0, r3
 8014f16:	3710      	adds	r7, #16
 8014f18:	46bd      	mov	sp, r7
 8014f1a:	bd80      	pop	{r7, pc}

08014f1c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8014f1c:	b580      	push	{r7, lr}
 8014f1e:	b084      	sub	sp, #16
 8014f20:	af00      	add	r7, sp, #0
 8014f22:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014f24:	f001 fbae 	bl	8016684 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8014f28:	687b      	ldr	r3, [r7, #4]
 8014f2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014f2c:	687b      	ldr	r3, [r7, #4]
 8014f2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014f30:	429a      	cmp	r2, r3
 8014f32:	d102      	bne.n	8014f3a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8014f34:	2301      	movs	r3, #1
 8014f36:	60fb      	str	r3, [r7, #12]
 8014f38:	e001      	b.n	8014f3e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8014f3a:	2300      	movs	r3, #0
 8014f3c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014f3e:	f001 fbd1 	bl	80166e4 <vPortExitCritical>

	return xReturn;
 8014f42:	68fb      	ldr	r3, [r7, #12]
}
 8014f44:	4618      	mov	r0, r3
 8014f46:	3710      	adds	r7, #16
 8014f48:	46bd      	mov	sp, r7
 8014f4a:	bd80      	pop	{r7, pc}

08014f4c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8014f4c:	b480      	push	{r7}
 8014f4e:	b085      	sub	sp, #20
 8014f50:	af00      	add	r7, sp, #0
 8014f52:	6078      	str	r0, [r7, #4]
 8014f54:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014f56:	2300      	movs	r3, #0
 8014f58:	60fb      	str	r3, [r7, #12]
 8014f5a:	e014      	b.n	8014f86 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8014f5c:	4a0f      	ldr	r2, [pc, #60]	; (8014f9c <vQueueAddToRegistry+0x50>)
 8014f5e:	68fb      	ldr	r3, [r7, #12]
 8014f60:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8014f64:	2b00      	cmp	r3, #0
 8014f66:	d10b      	bne.n	8014f80 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8014f68:	490c      	ldr	r1, [pc, #48]	; (8014f9c <vQueueAddToRegistry+0x50>)
 8014f6a:	68fb      	ldr	r3, [r7, #12]
 8014f6c:	683a      	ldr	r2, [r7, #0]
 8014f6e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8014f72:	4a0a      	ldr	r2, [pc, #40]	; (8014f9c <vQueueAddToRegistry+0x50>)
 8014f74:	68fb      	ldr	r3, [r7, #12]
 8014f76:	00db      	lsls	r3, r3, #3
 8014f78:	4413      	add	r3, r2
 8014f7a:	687a      	ldr	r2, [r7, #4]
 8014f7c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8014f7e:	e006      	b.n	8014f8e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014f80:	68fb      	ldr	r3, [r7, #12]
 8014f82:	3301      	adds	r3, #1
 8014f84:	60fb      	str	r3, [r7, #12]
 8014f86:	68fb      	ldr	r3, [r7, #12]
 8014f88:	2b07      	cmp	r3, #7
 8014f8a:	d9e7      	bls.n	8014f5c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8014f8c:	bf00      	nop
 8014f8e:	bf00      	nop
 8014f90:	3714      	adds	r7, #20
 8014f92:	46bd      	mov	sp, r7
 8014f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f98:	4770      	bx	lr
 8014f9a:	bf00      	nop
 8014f9c:	20002db8 	.word	0x20002db8

08014fa0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8014fa0:	b580      	push	{r7, lr}
 8014fa2:	b086      	sub	sp, #24
 8014fa4:	af00      	add	r7, sp, #0
 8014fa6:	60f8      	str	r0, [r7, #12]
 8014fa8:	60b9      	str	r1, [r7, #8]
 8014faa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8014fac:	68fb      	ldr	r3, [r7, #12]
 8014fae:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8014fb0:	f001 fb68 	bl	8016684 <vPortEnterCritical>
 8014fb4:	697b      	ldr	r3, [r7, #20]
 8014fb6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8014fba:	b25b      	sxtb	r3, r3
 8014fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014fc0:	d103      	bne.n	8014fca <vQueueWaitForMessageRestricted+0x2a>
 8014fc2:	697b      	ldr	r3, [r7, #20]
 8014fc4:	2200      	movs	r2, #0
 8014fc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8014fca:	697b      	ldr	r3, [r7, #20]
 8014fcc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014fd0:	b25b      	sxtb	r3, r3
 8014fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014fd6:	d103      	bne.n	8014fe0 <vQueueWaitForMessageRestricted+0x40>
 8014fd8:	697b      	ldr	r3, [r7, #20]
 8014fda:	2200      	movs	r2, #0
 8014fdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8014fe0:	f001 fb80 	bl	80166e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8014fe4:	697b      	ldr	r3, [r7, #20]
 8014fe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014fe8:	2b00      	cmp	r3, #0
 8014fea:	d106      	bne.n	8014ffa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8014fec:	697b      	ldr	r3, [r7, #20]
 8014fee:	3324      	adds	r3, #36	; 0x24
 8014ff0:	687a      	ldr	r2, [r7, #4]
 8014ff2:	68b9      	ldr	r1, [r7, #8]
 8014ff4:	4618      	mov	r0, r3
 8014ff6:	f000 fc35 	bl	8015864 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8014ffa:	6978      	ldr	r0, [r7, #20]
 8014ffc:	f7ff ff26 	bl	8014e4c <prvUnlockQueue>
	}
 8015000:	bf00      	nop
 8015002:	3718      	adds	r7, #24
 8015004:	46bd      	mov	sp, r7
 8015006:	bd80      	pop	{r7, pc}

08015008 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8015008:	b580      	push	{r7, lr}
 801500a:	b08e      	sub	sp, #56	; 0x38
 801500c:	af04      	add	r7, sp, #16
 801500e:	60f8      	str	r0, [r7, #12]
 8015010:	60b9      	str	r1, [r7, #8]
 8015012:	607a      	str	r2, [r7, #4]
 8015014:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8015016:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015018:	2b00      	cmp	r3, #0
 801501a:	d10a      	bne.n	8015032 <xTaskCreateStatic+0x2a>
	__asm volatile
 801501c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015020:	f383 8811 	msr	BASEPRI, r3
 8015024:	f3bf 8f6f 	isb	sy
 8015028:	f3bf 8f4f 	dsb	sy
 801502c:	623b      	str	r3, [r7, #32]
}
 801502e:	bf00      	nop
 8015030:	e7fe      	b.n	8015030 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8015032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015034:	2b00      	cmp	r3, #0
 8015036:	d10a      	bne.n	801504e <xTaskCreateStatic+0x46>
	__asm volatile
 8015038:	f04f 0350 	mov.w	r3, #80	; 0x50
 801503c:	f383 8811 	msr	BASEPRI, r3
 8015040:	f3bf 8f6f 	isb	sy
 8015044:	f3bf 8f4f 	dsb	sy
 8015048:	61fb      	str	r3, [r7, #28]
}
 801504a:	bf00      	nop
 801504c:	e7fe      	b.n	801504c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801504e:	235c      	movs	r3, #92	; 0x5c
 8015050:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8015052:	693b      	ldr	r3, [r7, #16]
 8015054:	2b5c      	cmp	r3, #92	; 0x5c
 8015056:	d00a      	beq.n	801506e <xTaskCreateStatic+0x66>
	__asm volatile
 8015058:	f04f 0350 	mov.w	r3, #80	; 0x50
 801505c:	f383 8811 	msr	BASEPRI, r3
 8015060:	f3bf 8f6f 	isb	sy
 8015064:	f3bf 8f4f 	dsb	sy
 8015068:	61bb      	str	r3, [r7, #24]
}
 801506a:	bf00      	nop
 801506c:	e7fe      	b.n	801506c <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801506e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015070:	2b00      	cmp	r3, #0
 8015072:	d01e      	beq.n	80150b2 <xTaskCreateStatic+0xaa>
 8015074:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015076:	2b00      	cmp	r3, #0
 8015078:	d01b      	beq.n	80150b2 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801507a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801507c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801507e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015080:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8015082:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8015084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015086:	2202      	movs	r2, #2
 8015088:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801508c:	2300      	movs	r3, #0
 801508e:	9303      	str	r3, [sp, #12]
 8015090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015092:	9302      	str	r3, [sp, #8]
 8015094:	f107 0314 	add.w	r3, r7, #20
 8015098:	9301      	str	r3, [sp, #4]
 801509a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801509c:	9300      	str	r3, [sp, #0]
 801509e:	683b      	ldr	r3, [r7, #0]
 80150a0:	687a      	ldr	r2, [r7, #4]
 80150a2:	68b9      	ldr	r1, [r7, #8]
 80150a4:	68f8      	ldr	r0, [r7, #12]
 80150a6:	f000 f850 	bl	801514a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80150aa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80150ac:	f000 f8d4 	bl	8015258 <prvAddNewTaskToReadyList>
 80150b0:	e001      	b.n	80150b6 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 80150b2:	2300      	movs	r3, #0
 80150b4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80150b6:	697b      	ldr	r3, [r7, #20]
	}
 80150b8:	4618      	mov	r0, r3
 80150ba:	3728      	adds	r7, #40	; 0x28
 80150bc:	46bd      	mov	sp, r7
 80150be:	bd80      	pop	{r7, pc}

080150c0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80150c0:	b580      	push	{r7, lr}
 80150c2:	b08c      	sub	sp, #48	; 0x30
 80150c4:	af04      	add	r7, sp, #16
 80150c6:	60f8      	str	r0, [r7, #12]
 80150c8:	60b9      	str	r1, [r7, #8]
 80150ca:	603b      	str	r3, [r7, #0]
 80150cc:	4613      	mov	r3, r2
 80150ce:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80150d0:	88fb      	ldrh	r3, [r7, #6]
 80150d2:	009b      	lsls	r3, r3, #2
 80150d4:	4618      	mov	r0, r3
 80150d6:	f001 fbf7 	bl	80168c8 <pvPortMalloc>
 80150da:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80150dc:	697b      	ldr	r3, [r7, #20]
 80150de:	2b00      	cmp	r3, #0
 80150e0:	d00e      	beq.n	8015100 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80150e2:	205c      	movs	r0, #92	; 0x5c
 80150e4:	f001 fbf0 	bl	80168c8 <pvPortMalloc>
 80150e8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80150ea:	69fb      	ldr	r3, [r7, #28]
 80150ec:	2b00      	cmp	r3, #0
 80150ee:	d003      	beq.n	80150f8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80150f0:	69fb      	ldr	r3, [r7, #28]
 80150f2:	697a      	ldr	r2, [r7, #20]
 80150f4:	631a      	str	r2, [r3, #48]	; 0x30
 80150f6:	e005      	b.n	8015104 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80150f8:	6978      	ldr	r0, [r7, #20]
 80150fa:	f001 fc2b 	bl	8016954 <vPortFree>
 80150fe:	e001      	b.n	8015104 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8015100:	2300      	movs	r3, #0
 8015102:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8015104:	69fb      	ldr	r3, [r7, #28]
 8015106:	2b00      	cmp	r3, #0
 8015108:	d017      	beq.n	801513a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801510a:	69fb      	ldr	r3, [r7, #28]
 801510c:	2200      	movs	r2, #0
 801510e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8015112:	88fa      	ldrh	r2, [r7, #6]
 8015114:	2300      	movs	r3, #0
 8015116:	9303      	str	r3, [sp, #12]
 8015118:	69fb      	ldr	r3, [r7, #28]
 801511a:	9302      	str	r3, [sp, #8]
 801511c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801511e:	9301      	str	r3, [sp, #4]
 8015120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015122:	9300      	str	r3, [sp, #0]
 8015124:	683b      	ldr	r3, [r7, #0]
 8015126:	68b9      	ldr	r1, [r7, #8]
 8015128:	68f8      	ldr	r0, [r7, #12]
 801512a:	f000 f80e 	bl	801514a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801512e:	69f8      	ldr	r0, [r7, #28]
 8015130:	f000 f892 	bl	8015258 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8015134:	2301      	movs	r3, #1
 8015136:	61bb      	str	r3, [r7, #24]
 8015138:	e002      	b.n	8015140 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801513a:	f04f 33ff 	mov.w	r3, #4294967295
 801513e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8015140:	69bb      	ldr	r3, [r7, #24]
	}
 8015142:	4618      	mov	r0, r3
 8015144:	3720      	adds	r7, #32
 8015146:	46bd      	mov	sp, r7
 8015148:	bd80      	pop	{r7, pc}

0801514a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801514a:	b580      	push	{r7, lr}
 801514c:	b088      	sub	sp, #32
 801514e:	af00      	add	r7, sp, #0
 8015150:	60f8      	str	r0, [r7, #12]
 8015152:	60b9      	str	r1, [r7, #8]
 8015154:	607a      	str	r2, [r7, #4]
 8015156:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8015158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801515a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 801515c:	687b      	ldr	r3, [r7, #4]
 801515e:	009b      	lsls	r3, r3, #2
 8015160:	461a      	mov	r2, r3
 8015162:	21a5      	movs	r1, #165	; 0xa5
 8015164:	f002 f834 	bl	80171d0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8015168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801516a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801516c:	687b      	ldr	r3, [r7, #4]
 801516e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8015172:	3b01      	subs	r3, #1
 8015174:	009b      	lsls	r3, r3, #2
 8015176:	4413      	add	r3, r2
 8015178:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 801517a:	69bb      	ldr	r3, [r7, #24]
 801517c:	f023 0307 	bic.w	r3, r3, #7
 8015180:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8015182:	69bb      	ldr	r3, [r7, #24]
 8015184:	f003 0307 	and.w	r3, r3, #7
 8015188:	2b00      	cmp	r3, #0
 801518a:	d00a      	beq.n	80151a2 <prvInitialiseNewTask+0x58>
	__asm volatile
 801518c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015190:	f383 8811 	msr	BASEPRI, r3
 8015194:	f3bf 8f6f 	isb	sy
 8015198:	f3bf 8f4f 	dsb	sy
 801519c:	617b      	str	r3, [r7, #20]
}
 801519e:	bf00      	nop
 80151a0:	e7fe      	b.n	80151a0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80151a2:	2300      	movs	r3, #0
 80151a4:	61fb      	str	r3, [r7, #28]
 80151a6:	e012      	b.n	80151ce <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80151a8:	68ba      	ldr	r2, [r7, #8]
 80151aa:	69fb      	ldr	r3, [r7, #28]
 80151ac:	4413      	add	r3, r2
 80151ae:	7819      	ldrb	r1, [r3, #0]
 80151b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80151b2:	69fb      	ldr	r3, [r7, #28]
 80151b4:	4413      	add	r3, r2
 80151b6:	3334      	adds	r3, #52	; 0x34
 80151b8:	460a      	mov	r2, r1
 80151ba:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80151bc:	68ba      	ldr	r2, [r7, #8]
 80151be:	69fb      	ldr	r3, [r7, #28]
 80151c0:	4413      	add	r3, r2
 80151c2:	781b      	ldrb	r3, [r3, #0]
 80151c4:	2b00      	cmp	r3, #0
 80151c6:	d006      	beq.n	80151d6 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80151c8:	69fb      	ldr	r3, [r7, #28]
 80151ca:	3301      	adds	r3, #1
 80151cc:	61fb      	str	r3, [r7, #28]
 80151ce:	69fb      	ldr	r3, [r7, #28]
 80151d0:	2b0f      	cmp	r3, #15
 80151d2:	d9e9      	bls.n	80151a8 <prvInitialiseNewTask+0x5e>
 80151d4:	e000      	b.n	80151d8 <prvInitialiseNewTask+0x8e>
		{
			break;
 80151d6:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80151d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80151da:	2200      	movs	r2, #0
 80151dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80151e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80151e2:	2b37      	cmp	r3, #55	; 0x37
 80151e4:	d901      	bls.n	80151ea <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80151e6:	2337      	movs	r3, #55	; 0x37
 80151e8:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80151ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80151ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80151ee:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80151f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80151f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80151f4:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80151f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80151f8:	2200      	movs	r2, #0
 80151fa:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80151fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80151fe:	3304      	adds	r3, #4
 8015200:	4618      	mov	r0, r3
 8015202:	f7ff f88f 	bl	8014324 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8015206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015208:	3318      	adds	r3, #24
 801520a:	4618      	mov	r0, r3
 801520c:	f7ff f88a 	bl	8014324 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8015210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015212:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015214:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015218:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801521c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801521e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8015220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015222:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015224:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8015226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015228:	2200      	movs	r2, #0
 801522a:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801522c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801522e:	2200      	movs	r2, #0
 8015230:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8015234:	683a      	ldr	r2, [r7, #0]
 8015236:	68f9      	ldr	r1, [r7, #12]
 8015238:	69b8      	ldr	r0, [r7, #24]
 801523a:	f001 f8f5 	bl	8016428 <pxPortInitialiseStack>
 801523e:	4602      	mov	r2, r0
 8015240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015242:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8015244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015246:	2b00      	cmp	r3, #0
 8015248:	d002      	beq.n	8015250 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801524a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801524c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801524e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015250:	bf00      	nop
 8015252:	3720      	adds	r7, #32
 8015254:	46bd      	mov	sp, r7
 8015256:	bd80      	pop	{r7, pc}

08015258 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8015258:	b580      	push	{r7, lr}
 801525a:	b082      	sub	sp, #8
 801525c:	af00      	add	r7, sp, #0
 801525e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8015260:	f001 fa10 	bl	8016684 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8015264:	4b2d      	ldr	r3, [pc, #180]	; (801531c <prvAddNewTaskToReadyList+0xc4>)
 8015266:	681b      	ldr	r3, [r3, #0]
 8015268:	3301      	adds	r3, #1
 801526a:	4a2c      	ldr	r2, [pc, #176]	; (801531c <prvAddNewTaskToReadyList+0xc4>)
 801526c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801526e:	4b2c      	ldr	r3, [pc, #176]	; (8015320 <prvAddNewTaskToReadyList+0xc8>)
 8015270:	681b      	ldr	r3, [r3, #0]
 8015272:	2b00      	cmp	r3, #0
 8015274:	d109      	bne.n	801528a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8015276:	4a2a      	ldr	r2, [pc, #168]	; (8015320 <prvAddNewTaskToReadyList+0xc8>)
 8015278:	687b      	ldr	r3, [r7, #4]
 801527a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 801527c:	4b27      	ldr	r3, [pc, #156]	; (801531c <prvAddNewTaskToReadyList+0xc4>)
 801527e:	681b      	ldr	r3, [r3, #0]
 8015280:	2b01      	cmp	r3, #1
 8015282:	d110      	bne.n	80152a6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8015284:	f000 fc1a 	bl	8015abc <prvInitialiseTaskLists>
 8015288:	e00d      	b.n	80152a6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801528a:	4b26      	ldr	r3, [pc, #152]	; (8015324 <prvAddNewTaskToReadyList+0xcc>)
 801528c:	681b      	ldr	r3, [r3, #0]
 801528e:	2b00      	cmp	r3, #0
 8015290:	d109      	bne.n	80152a6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8015292:	4b23      	ldr	r3, [pc, #140]	; (8015320 <prvAddNewTaskToReadyList+0xc8>)
 8015294:	681b      	ldr	r3, [r3, #0]
 8015296:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801529c:	429a      	cmp	r2, r3
 801529e:	d802      	bhi.n	80152a6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80152a0:	4a1f      	ldr	r2, [pc, #124]	; (8015320 <prvAddNewTaskToReadyList+0xc8>)
 80152a2:	687b      	ldr	r3, [r7, #4]
 80152a4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80152a6:	4b20      	ldr	r3, [pc, #128]	; (8015328 <prvAddNewTaskToReadyList+0xd0>)
 80152a8:	681b      	ldr	r3, [r3, #0]
 80152aa:	3301      	adds	r3, #1
 80152ac:	4a1e      	ldr	r2, [pc, #120]	; (8015328 <prvAddNewTaskToReadyList+0xd0>)
 80152ae:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80152b0:	4b1d      	ldr	r3, [pc, #116]	; (8015328 <prvAddNewTaskToReadyList+0xd0>)
 80152b2:	681a      	ldr	r2, [r3, #0]
 80152b4:	687b      	ldr	r3, [r7, #4]
 80152b6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80152b8:	687b      	ldr	r3, [r7, #4]
 80152ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80152bc:	4b1b      	ldr	r3, [pc, #108]	; (801532c <prvAddNewTaskToReadyList+0xd4>)
 80152be:	681b      	ldr	r3, [r3, #0]
 80152c0:	429a      	cmp	r2, r3
 80152c2:	d903      	bls.n	80152cc <prvAddNewTaskToReadyList+0x74>
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80152c8:	4a18      	ldr	r2, [pc, #96]	; (801532c <prvAddNewTaskToReadyList+0xd4>)
 80152ca:	6013      	str	r3, [r2, #0]
 80152cc:	687b      	ldr	r3, [r7, #4]
 80152ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80152d0:	4613      	mov	r3, r2
 80152d2:	009b      	lsls	r3, r3, #2
 80152d4:	4413      	add	r3, r2
 80152d6:	009b      	lsls	r3, r3, #2
 80152d8:	4a15      	ldr	r2, [pc, #84]	; (8015330 <prvAddNewTaskToReadyList+0xd8>)
 80152da:	441a      	add	r2, r3
 80152dc:	687b      	ldr	r3, [r7, #4]
 80152de:	3304      	adds	r3, #4
 80152e0:	4619      	mov	r1, r3
 80152e2:	4610      	mov	r0, r2
 80152e4:	f7ff f82b 	bl	801433e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80152e8:	f001 f9fc 	bl	80166e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80152ec:	4b0d      	ldr	r3, [pc, #52]	; (8015324 <prvAddNewTaskToReadyList+0xcc>)
 80152ee:	681b      	ldr	r3, [r3, #0]
 80152f0:	2b00      	cmp	r3, #0
 80152f2:	d00e      	beq.n	8015312 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80152f4:	4b0a      	ldr	r3, [pc, #40]	; (8015320 <prvAddNewTaskToReadyList+0xc8>)
 80152f6:	681b      	ldr	r3, [r3, #0]
 80152f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80152fa:	687b      	ldr	r3, [r7, #4]
 80152fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80152fe:	429a      	cmp	r2, r3
 8015300:	d207      	bcs.n	8015312 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8015302:	4b0c      	ldr	r3, [pc, #48]	; (8015334 <prvAddNewTaskToReadyList+0xdc>)
 8015304:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015308:	601a      	str	r2, [r3, #0]
 801530a:	f3bf 8f4f 	dsb	sy
 801530e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015312:	bf00      	nop
 8015314:	3708      	adds	r7, #8
 8015316:	46bd      	mov	sp, r7
 8015318:	bd80      	pop	{r7, pc}
 801531a:	bf00      	nop
 801531c:	200032cc 	.word	0x200032cc
 8015320:	20002df8 	.word	0x20002df8
 8015324:	200032d8 	.word	0x200032d8
 8015328:	200032e8 	.word	0x200032e8
 801532c:	200032d4 	.word	0x200032d4
 8015330:	20002dfc 	.word	0x20002dfc
 8015334:	e000ed04 	.word	0xe000ed04

08015338 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8015338:	b580      	push	{r7, lr}
 801533a:	b084      	sub	sp, #16
 801533c:	af00      	add	r7, sp, #0
 801533e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8015340:	2300      	movs	r3, #0
 8015342:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8015344:	687b      	ldr	r3, [r7, #4]
 8015346:	2b00      	cmp	r3, #0
 8015348:	d017      	beq.n	801537a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801534a:	4b13      	ldr	r3, [pc, #76]	; (8015398 <vTaskDelay+0x60>)
 801534c:	681b      	ldr	r3, [r3, #0]
 801534e:	2b00      	cmp	r3, #0
 8015350:	d00a      	beq.n	8015368 <vTaskDelay+0x30>
	__asm volatile
 8015352:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015356:	f383 8811 	msr	BASEPRI, r3
 801535a:	f3bf 8f6f 	isb	sy
 801535e:	f3bf 8f4f 	dsb	sy
 8015362:	60bb      	str	r3, [r7, #8]
}
 8015364:	bf00      	nop
 8015366:	e7fe      	b.n	8015366 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8015368:	f000 f880 	bl	801546c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801536c:	2100      	movs	r1, #0
 801536e:	6878      	ldr	r0, [r7, #4]
 8015370:	f000 fcf4 	bl	8015d5c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8015374:	f000 f888 	bl	8015488 <xTaskResumeAll>
 8015378:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801537a:	68fb      	ldr	r3, [r7, #12]
 801537c:	2b00      	cmp	r3, #0
 801537e:	d107      	bne.n	8015390 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8015380:	4b06      	ldr	r3, [pc, #24]	; (801539c <vTaskDelay+0x64>)
 8015382:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015386:	601a      	str	r2, [r3, #0]
 8015388:	f3bf 8f4f 	dsb	sy
 801538c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015390:	bf00      	nop
 8015392:	3710      	adds	r7, #16
 8015394:	46bd      	mov	sp, r7
 8015396:	bd80      	pop	{r7, pc}
 8015398:	200032f4 	.word	0x200032f4
 801539c:	e000ed04 	.word	0xe000ed04

080153a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80153a0:	b580      	push	{r7, lr}
 80153a2:	b08a      	sub	sp, #40	; 0x28
 80153a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80153a6:	2300      	movs	r3, #0
 80153a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80153aa:	2300      	movs	r3, #0
 80153ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80153ae:	463a      	mov	r2, r7
 80153b0:	1d39      	adds	r1, r7, #4
 80153b2:	f107 0308 	add.w	r3, r7, #8
 80153b6:	4618      	mov	r0, r3
 80153b8:	f7fe ff60 	bl	801427c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80153bc:	6839      	ldr	r1, [r7, #0]
 80153be:	687b      	ldr	r3, [r7, #4]
 80153c0:	68ba      	ldr	r2, [r7, #8]
 80153c2:	9202      	str	r2, [sp, #8]
 80153c4:	9301      	str	r3, [sp, #4]
 80153c6:	2300      	movs	r3, #0
 80153c8:	9300      	str	r3, [sp, #0]
 80153ca:	2300      	movs	r3, #0
 80153cc:	460a      	mov	r2, r1
 80153ce:	4921      	ldr	r1, [pc, #132]	; (8015454 <vTaskStartScheduler+0xb4>)
 80153d0:	4821      	ldr	r0, [pc, #132]	; (8015458 <vTaskStartScheduler+0xb8>)
 80153d2:	f7ff fe19 	bl	8015008 <xTaskCreateStatic>
 80153d6:	4603      	mov	r3, r0
 80153d8:	4a20      	ldr	r2, [pc, #128]	; (801545c <vTaskStartScheduler+0xbc>)
 80153da:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80153dc:	4b1f      	ldr	r3, [pc, #124]	; (801545c <vTaskStartScheduler+0xbc>)
 80153de:	681b      	ldr	r3, [r3, #0]
 80153e0:	2b00      	cmp	r3, #0
 80153e2:	d002      	beq.n	80153ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80153e4:	2301      	movs	r3, #1
 80153e6:	617b      	str	r3, [r7, #20]
 80153e8:	e001      	b.n	80153ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80153ea:	2300      	movs	r3, #0
 80153ec:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80153ee:	697b      	ldr	r3, [r7, #20]
 80153f0:	2b01      	cmp	r3, #1
 80153f2:	d102      	bne.n	80153fa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80153f4:	f000 fd06 	bl	8015e04 <xTimerCreateTimerTask>
 80153f8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80153fa:	697b      	ldr	r3, [r7, #20]
 80153fc:	2b01      	cmp	r3, #1
 80153fe:	d116      	bne.n	801542e <vTaskStartScheduler+0x8e>
	__asm volatile
 8015400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015404:	f383 8811 	msr	BASEPRI, r3
 8015408:	f3bf 8f6f 	isb	sy
 801540c:	f3bf 8f4f 	dsb	sy
 8015410:	613b      	str	r3, [r7, #16]
}
 8015412:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8015414:	4b12      	ldr	r3, [pc, #72]	; (8015460 <vTaskStartScheduler+0xc0>)
 8015416:	f04f 32ff 	mov.w	r2, #4294967295
 801541a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801541c:	4b11      	ldr	r3, [pc, #68]	; (8015464 <vTaskStartScheduler+0xc4>)
 801541e:	2201      	movs	r2, #1
 8015420:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8015422:	4b11      	ldr	r3, [pc, #68]	; (8015468 <vTaskStartScheduler+0xc8>)
 8015424:	2200      	movs	r2, #0
 8015426:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8015428:	f001 f88a 	bl	8016540 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801542c:	e00e      	b.n	801544c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801542e:	697b      	ldr	r3, [r7, #20]
 8015430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015434:	d10a      	bne.n	801544c <vTaskStartScheduler+0xac>
	__asm volatile
 8015436:	f04f 0350 	mov.w	r3, #80	; 0x50
 801543a:	f383 8811 	msr	BASEPRI, r3
 801543e:	f3bf 8f6f 	isb	sy
 8015442:	f3bf 8f4f 	dsb	sy
 8015446:	60fb      	str	r3, [r7, #12]
}
 8015448:	bf00      	nop
 801544a:	e7fe      	b.n	801544a <vTaskStartScheduler+0xaa>
}
 801544c:	bf00      	nop
 801544e:	3718      	adds	r7, #24
 8015450:	46bd      	mov	sp, r7
 8015452:	bd80      	pop	{r7, pc}
 8015454:	08017d14 	.word	0x08017d14
 8015458:	08015a8d 	.word	0x08015a8d
 801545c:	200032f0 	.word	0x200032f0
 8015460:	200032ec 	.word	0x200032ec
 8015464:	200032d8 	.word	0x200032d8
 8015468:	200032d0 	.word	0x200032d0

0801546c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801546c:	b480      	push	{r7}
 801546e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8015470:	4b04      	ldr	r3, [pc, #16]	; (8015484 <vTaskSuspendAll+0x18>)
 8015472:	681b      	ldr	r3, [r3, #0]
 8015474:	3301      	adds	r3, #1
 8015476:	4a03      	ldr	r2, [pc, #12]	; (8015484 <vTaskSuspendAll+0x18>)
 8015478:	6013      	str	r3, [r2, #0]
}
 801547a:	bf00      	nop
 801547c:	46bd      	mov	sp, r7
 801547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015482:	4770      	bx	lr
 8015484:	200032f4 	.word	0x200032f4

08015488 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8015488:	b580      	push	{r7, lr}
 801548a:	b084      	sub	sp, #16
 801548c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801548e:	2300      	movs	r3, #0
 8015490:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8015492:	2300      	movs	r3, #0
 8015494:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8015496:	4b42      	ldr	r3, [pc, #264]	; (80155a0 <xTaskResumeAll+0x118>)
 8015498:	681b      	ldr	r3, [r3, #0]
 801549a:	2b00      	cmp	r3, #0
 801549c:	d10a      	bne.n	80154b4 <xTaskResumeAll+0x2c>
	__asm volatile
 801549e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80154a2:	f383 8811 	msr	BASEPRI, r3
 80154a6:	f3bf 8f6f 	isb	sy
 80154aa:	f3bf 8f4f 	dsb	sy
 80154ae:	603b      	str	r3, [r7, #0]
}
 80154b0:	bf00      	nop
 80154b2:	e7fe      	b.n	80154b2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80154b4:	f001 f8e6 	bl	8016684 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80154b8:	4b39      	ldr	r3, [pc, #228]	; (80155a0 <xTaskResumeAll+0x118>)
 80154ba:	681b      	ldr	r3, [r3, #0]
 80154bc:	3b01      	subs	r3, #1
 80154be:	4a38      	ldr	r2, [pc, #224]	; (80155a0 <xTaskResumeAll+0x118>)
 80154c0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80154c2:	4b37      	ldr	r3, [pc, #220]	; (80155a0 <xTaskResumeAll+0x118>)
 80154c4:	681b      	ldr	r3, [r3, #0]
 80154c6:	2b00      	cmp	r3, #0
 80154c8:	d162      	bne.n	8015590 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80154ca:	4b36      	ldr	r3, [pc, #216]	; (80155a4 <xTaskResumeAll+0x11c>)
 80154cc:	681b      	ldr	r3, [r3, #0]
 80154ce:	2b00      	cmp	r3, #0
 80154d0:	d05e      	beq.n	8015590 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80154d2:	e02f      	b.n	8015534 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80154d4:	4b34      	ldr	r3, [pc, #208]	; (80155a8 <xTaskResumeAll+0x120>)
 80154d6:	68db      	ldr	r3, [r3, #12]
 80154d8:	68db      	ldr	r3, [r3, #12]
 80154da:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80154dc:	68fb      	ldr	r3, [r7, #12]
 80154de:	3318      	adds	r3, #24
 80154e0:	4618      	mov	r0, r3
 80154e2:	f7fe ff89 	bl	80143f8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80154e6:	68fb      	ldr	r3, [r7, #12]
 80154e8:	3304      	adds	r3, #4
 80154ea:	4618      	mov	r0, r3
 80154ec:	f7fe ff84 	bl	80143f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80154f0:	68fb      	ldr	r3, [r7, #12]
 80154f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80154f4:	4b2d      	ldr	r3, [pc, #180]	; (80155ac <xTaskResumeAll+0x124>)
 80154f6:	681b      	ldr	r3, [r3, #0]
 80154f8:	429a      	cmp	r2, r3
 80154fa:	d903      	bls.n	8015504 <xTaskResumeAll+0x7c>
 80154fc:	68fb      	ldr	r3, [r7, #12]
 80154fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015500:	4a2a      	ldr	r2, [pc, #168]	; (80155ac <xTaskResumeAll+0x124>)
 8015502:	6013      	str	r3, [r2, #0]
 8015504:	68fb      	ldr	r3, [r7, #12]
 8015506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015508:	4613      	mov	r3, r2
 801550a:	009b      	lsls	r3, r3, #2
 801550c:	4413      	add	r3, r2
 801550e:	009b      	lsls	r3, r3, #2
 8015510:	4a27      	ldr	r2, [pc, #156]	; (80155b0 <xTaskResumeAll+0x128>)
 8015512:	441a      	add	r2, r3
 8015514:	68fb      	ldr	r3, [r7, #12]
 8015516:	3304      	adds	r3, #4
 8015518:	4619      	mov	r1, r3
 801551a:	4610      	mov	r0, r2
 801551c:	f7fe ff0f 	bl	801433e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015520:	68fb      	ldr	r3, [r7, #12]
 8015522:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015524:	4b23      	ldr	r3, [pc, #140]	; (80155b4 <xTaskResumeAll+0x12c>)
 8015526:	681b      	ldr	r3, [r3, #0]
 8015528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801552a:	429a      	cmp	r2, r3
 801552c:	d302      	bcc.n	8015534 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 801552e:	4b22      	ldr	r3, [pc, #136]	; (80155b8 <xTaskResumeAll+0x130>)
 8015530:	2201      	movs	r2, #1
 8015532:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015534:	4b1c      	ldr	r3, [pc, #112]	; (80155a8 <xTaskResumeAll+0x120>)
 8015536:	681b      	ldr	r3, [r3, #0]
 8015538:	2b00      	cmp	r3, #0
 801553a:	d1cb      	bne.n	80154d4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801553c:	68fb      	ldr	r3, [r7, #12]
 801553e:	2b00      	cmp	r3, #0
 8015540:	d001      	beq.n	8015546 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8015542:	f000 fb59 	bl	8015bf8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8015546:	4b1d      	ldr	r3, [pc, #116]	; (80155bc <xTaskResumeAll+0x134>)
 8015548:	681b      	ldr	r3, [r3, #0]
 801554a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 801554c:	687b      	ldr	r3, [r7, #4]
 801554e:	2b00      	cmp	r3, #0
 8015550:	d010      	beq.n	8015574 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8015552:	f000 f847 	bl	80155e4 <xTaskIncrementTick>
 8015556:	4603      	mov	r3, r0
 8015558:	2b00      	cmp	r3, #0
 801555a:	d002      	beq.n	8015562 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 801555c:	4b16      	ldr	r3, [pc, #88]	; (80155b8 <xTaskResumeAll+0x130>)
 801555e:	2201      	movs	r2, #1
 8015560:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8015562:	687b      	ldr	r3, [r7, #4]
 8015564:	3b01      	subs	r3, #1
 8015566:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8015568:	687b      	ldr	r3, [r7, #4]
 801556a:	2b00      	cmp	r3, #0
 801556c:	d1f1      	bne.n	8015552 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 801556e:	4b13      	ldr	r3, [pc, #76]	; (80155bc <xTaskResumeAll+0x134>)
 8015570:	2200      	movs	r2, #0
 8015572:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8015574:	4b10      	ldr	r3, [pc, #64]	; (80155b8 <xTaskResumeAll+0x130>)
 8015576:	681b      	ldr	r3, [r3, #0]
 8015578:	2b00      	cmp	r3, #0
 801557a:	d009      	beq.n	8015590 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801557c:	2301      	movs	r3, #1
 801557e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8015580:	4b0f      	ldr	r3, [pc, #60]	; (80155c0 <xTaskResumeAll+0x138>)
 8015582:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015586:	601a      	str	r2, [r3, #0]
 8015588:	f3bf 8f4f 	dsb	sy
 801558c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8015590:	f001 f8a8 	bl	80166e4 <vPortExitCritical>

	return xAlreadyYielded;
 8015594:	68bb      	ldr	r3, [r7, #8]
}
 8015596:	4618      	mov	r0, r3
 8015598:	3710      	adds	r7, #16
 801559a:	46bd      	mov	sp, r7
 801559c:	bd80      	pop	{r7, pc}
 801559e:	bf00      	nop
 80155a0:	200032f4 	.word	0x200032f4
 80155a4:	200032cc 	.word	0x200032cc
 80155a8:	2000328c 	.word	0x2000328c
 80155ac:	200032d4 	.word	0x200032d4
 80155b0:	20002dfc 	.word	0x20002dfc
 80155b4:	20002df8 	.word	0x20002df8
 80155b8:	200032e0 	.word	0x200032e0
 80155bc:	200032dc 	.word	0x200032dc
 80155c0:	e000ed04 	.word	0xe000ed04

080155c4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80155c4:	b480      	push	{r7}
 80155c6:	b083      	sub	sp, #12
 80155c8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80155ca:	4b05      	ldr	r3, [pc, #20]	; (80155e0 <xTaskGetTickCount+0x1c>)
 80155cc:	681b      	ldr	r3, [r3, #0]
 80155ce:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80155d0:	687b      	ldr	r3, [r7, #4]
}
 80155d2:	4618      	mov	r0, r3
 80155d4:	370c      	adds	r7, #12
 80155d6:	46bd      	mov	sp, r7
 80155d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155dc:	4770      	bx	lr
 80155de:	bf00      	nop
 80155e0:	200032d0 	.word	0x200032d0

080155e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80155e4:	b580      	push	{r7, lr}
 80155e6:	b086      	sub	sp, #24
 80155e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80155ea:	2300      	movs	r3, #0
 80155ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80155ee:	4b51      	ldr	r3, [pc, #324]	; (8015734 <xTaskIncrementTick+0x150>)
 80155f0:	681b      	ldr	r3, [r3, #0]
 80155f2:	2b00      	cmp	r3, #0
 80155f4:	f040 808e 	bne.w	8015714 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80155f8:	4b4f      	ldr	r3, [pc, #316]	; (8015738 <xTaskIncrementTick+0x154>)
 80155fa:	681b      	ldr	r3, [r3, #0]
 80155fc:	3301      	adds	r3, #1
 80155fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8015600:	4a4d      	ldr	r2, [pc, #308]	; (8015738 <xTaskIncrementTick+0x154>)
 8015602:	693b      	ldr	r3, [r7, #16]
 8015604:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8015606:	693b      	ldr	r3, [r7, #16]
 8015608:	2b00      	cmp	r3, #0
 801560a:	d120      	bne.n	801564e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 801560c:	4b4b      	ldr	r3, [pc, #300]	; (801573c <xTaskIncrementTick+0x158>)
 801560e:	681b      	ldr	r3, [r3, #0]
 8015610:	681b      	ldr	r3, [r3, #0]
 8015612:	2b00      	cmp	r3, #0
 8015614:	d00a      	beq.n	801562c <xTaskIncrementTick+0x48>
	__asm volatile
 8015616:	f04f 0350 	mov.w	r3, #80	; 0x50
 801561a:	f383 8811 	msr	BASEPRI, r3
 801561e:	f3bf 8f6f 	isb	sy
 8015622:	f3bf 8f4f 	dsb	sy
 8015626:	603b      	str	r3, [r7, #0]
}
 8015628:	bf00      	nop
 801562a:	e7fe      	b.n	801562a <xTaskIncrementTick+0x46>
 801562c:	4b43      	ldr	r3, [pc, #268]	; (801573c <xTaskIncrementTick+0x158>)
 801562e:	681b      	ldr	r3, [r3, #0]
 8015630:	60fb      	str	r3, [r7, #12]
 8015632:	4b43      	ldr	r3, [pc, #268]	; (8015740 <xTaskIncrementTick+0x15c>)
 8015634:	681b      	ldr	r3, [r3, #0]
 8015636:	4a41      	ldr	r2, [pc, #260]	; (801573c <xTaskIncrementTick+0x158>)
 8015638:	6013      	str	r3, [r2, #0]
 801563a:	4a41      	ldr	r2, [pc, #260]	; (8015740 <xTaskIncrementTick+0x15c>)
 801563c:	68fb      	ldr	r3, [r7, #12]
 801563e:	6013      	str	r3, [r2, #0]
 8015640:	4b40      	ldr	r3, [pc, #256]	; (8015744 <xTaskIncrementTick+0x160>)
 8015642:	681b      	ldr	r3, [r3, #0]
 8015644:	3301      	adds	r3, #1
 8015646:	4a3f      	ldr	r2, [pc, #252]	; (8015744 <xTaskIncrementTick+0x160>)
 8015648:	6013      	str	r3, [r2, #0]
 801564a:	f000 fad5 	bl	8015bf8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801564e:	4b3e      	ldr	r3, [pc, #248]	; (8015748 <xTaskIncrementTick+0x164>)
 8015650:	681b      	ldr	r3, [r3, #0]
 8015652:	693a      	ldr	r2, [r7, #16]
 8015654:	429a      	cmp	r2, r3
 8015656:	d34e      	bcc.n	80156f6 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015658:	4b38      	ldr	r3, [pc, #224]	; (801573c <xTaskIncrementTick+0x158>)
 801565a:	681b      	ldr	r3, [r3, #0]
 801565c:	681b      	ldr	r3, [r3, #0]
 801565e:	2b00      	cmp	r3, #0
 8015660:	d101      	bne.n	8015666 <xTaskIncrementTick+0x82>
 8015662:	2301      	movs	r3, #1
 8015664:	e000      	b.n	8015668 <xTaskIncrementTick+0x84>
 8015666:	2300      	movs	r3, #0
 8015668:	2b00      	cmp	r3, #0
 801566a:	d004      	beq.n	8015676 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801566c:	4b36      	ldr	r3, [pc, #216]	; (8015748 <xTaskIncrementTick+0x164>)
 801566e:	f04f 32ff 	mov.w	r2, #4294967295
 8015672:	601a      	str	r2, [r3, #0]
					break;
 8015674:	e03f      	b.n	80156f6 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8015676:	4b31      	ldr	r3, [pc, #196]	; (801573c <xTaskIncrementTick+0x158>)
 8015678:	681b      	ldr	r3, [r3, #0]
 801567a:	68db      	ldr	r3, [r3, #12]
 801567c:	68db      	ldr	r3, [r3, #12]
 801567e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8015680:	68bb      	ldr	r3, [r7, #8]
 8015682:	685b      	ldr	r3, [r3, #4]
 8015684:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8015686:	693a      	ldr	r2, [r7, #16]
 8015688:	687b      	ldr	r3, [r7, #4]
 801568a:	429a      	cmp	r2, r3
 801568c:	d203      	bcs.n	8015696 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801568e:	4a2e      	ldr	r2, [pc, #184]	; (8015748 <xTaskIncrementTick+0x164>)
 8015690:	687b      	ldr	r3, [r7, #4]
 8015692:	6013      	str	r3, [r2, #0]
						break;
 8015694:	e02f      	b.n	80156f6 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015696:	68bb      	ldr	r3, [r7, #8]
 8015698:	3304      	adds	r3, #4
 801569a:	4618      	mov	r0, r3
 801569c:	f7fe feac 	bl	80143f8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80156a0:	68bb      	ldr	r3, [r7, #8]
 80156a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80156a4:	2b00      	cmp	r3, #0
 80156a6:	d004      	beq.n	80156b2 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80156a8:	68bb      	ldr	r3, [r7, #8]
 80156aa:	3318      	adds	r3, #24
 80156ac:	4618      	mov	r0, r3
 80156ae:	f7fe fea3 	bl	80143f8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80156b2:	68bb      	ldr	r3, [r7, #8]
 80156b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80156b6:	4b25      	ldr	r3, [pc, #148]	; (801574c <xTaskIncrementTick+0x168>)
 80156b8:	681b      	ldr	r3, [r3, #0]
 80156ba:	429a      	cmp	r2, r3
 80156bc:	d903      	bls.n	80156c6 <xTaskIncrementTick+0xe2>
 80156be:	68bb      	ldr	r3, [r7, #8]
 80156c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80156c2:	4a22      	ldr	r2, [pc, #136]	; (801574c <xTaskIncrementTick+0x168>)
 80156c4:	6013      	str	r3, [r2, #0]
 80156c6:	68bb      	ldr	r3, [r7, #8]
 80156c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80156ca:	4613      	mov	r3, r2
 80156cc:	009b      	lsls	r3, r3, #2
 80156ce:	4413      	add	r3, r2
 80156d0:	009b      	lsls	r3, r3, #2
 80156d2:	4a1f      	ldr	r2, [pc, #124]	; (8015750 <xTaskIncrementTick+0x16c>)
 80156d4:	441a      	add	r2, r3
 80156d6:	68bb      	ldr	r3, [r7, #8]
 80156d8:	3304      	adds	r3, #4
 80156da:	4619      	mov	r1, r3
 80156dc:	4610      	mov	r0, r2
 80156de:	f7fe fe2e 	bl	801433e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80156e2:	68bb      	ldr	r3, [r7, #8]
 80156e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80156e6:	4b1b      	ldr	r3, [pc, #108]	; (8015754 <xTaskIncrementTick+0x170>)
 80156e8:	681b      	ldr	r3, [r3, #0]
 80156ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80156ec:	429a      	cmp	r2, r3
 80156ee:	d3b3      	bcc.n	8015658 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80156f0:	2301      	movs	r3, #1
 80156f2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80156f4:	e7b0      	b.n	8015658 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80156f6:	4b17      	ldr	r3, [pc, #92]	; (8015754 <xTaskIncrementTick+0x170>)
 80156f8:	681b      	ldr	r3, [r3, #0]
 80156fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80156fc:	4914      	ldr	r1, [pc, #80]	; (8015750 <xTaskIncrementTick+0x16c>)
 80156fe:	4613      	mov	r3, r2
 8015700:	009b      	lsls	r3, r3, #2
 8015702:	4413      	add	r3, r2
 8015704:	009b      	lsls	r3, r3, #2
 8015706:	440b      	add	r3, r1
 8015708:	681b      	ldr	r3, [r3, #0]
 801570a:	2b01      	cmp	r3, #1
 801570c:	d907      	bls.n	801571e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 801570e:	2301      	movs	r3, #1
 8015710:	617b      	str	r3, [r7, #20]
 8015712:	e004      	b.n	801571e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8015714:	4b10      	ldr	r3, [pc, #64]	; (8015758 <xTaskIncrementTick+0x174>)
 8015716:	681b      	ldr	r3, [r3, #0]
 8015718:	3301      	adds	r3, #1
 801571a:	4a0f      	ldr	r2, [pc, #60]	; (8015758 <xTaskIncrementTick+0x174>)
 801571c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 801571e:	4b0f      	ldr	r3, [pc, #60]	; (801575c <xTaskIncrementTick+0x178>)
 8015720:	681b      	ldr	r3, [r3, #0]
 8015722:	2b00      	cmp	r3, #0
 8015724:	d001      	beq.n	801572a <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8015726:	2301      	movs	r3, #1
 8015728:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 801572a:	697b      	ldr	r3, [r7, #20]
}
 801572c:	4618      	mov	r0, r3
 801572e:	3718      	adds	r7, #24
 8015730:	46bd      	mov	sp, r7
 8015732:	bd80      	pop	{r7, pc}
 8015734:	200032f4 	.word	0x200032f4
 8015738:	200032d0 	.word	0x200032d0
 801573c:	20003284 	.word	0x20003284
 8015740:	20003288 	.word	0x20003288
 8015744:	200032e4 	.word	0x200032e4
 8015748:	200032ec 	.word	0x200032ec
 801574c:	200032d4 	.word	0x200032d4
 8015750:	20002dfc 	.word	0x20002dfc
 8015754:	20002df8 	.word	0x20002df8
 8015758:	200032dc 	.word	0x200032dc
 801575c:	200032e0 	.word	0x200032e0

08015760 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8015760:	b480      	push	{r7}
 8015762:	b085      	sub	sp, #20
 8015764:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8015766:	4b28      	ldr	r3, [pc, #160]	; (8015808 <vTaskSwitchContext+0xa8>)
 8015768:	681b      	ldr	r3, [r3, #0]
 801576a:	2b00      	cmp	r3, #0
 801576c:	d003      	beq.n	8015776 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801576e:	4b27      	ldr	r3, [pc, #156]	; (801580c <vTaskSwitchContext+0xac>)
 8015770:	2201      	movs	r2, #1
 8015772:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8015774:	e041      	b.n	80157fa <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8015776:	4b25      	ldr	r3, [pc, #148]	; (801580c <vTaskSwitchContext+0xac>)
 8015778:	2200      	movs	r2, #0
 801577a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 801577c:	4b24      	ldr	r3, [pc, #144]	; (8015810 <vTaskSwitchContext+0xb0>)
 801577e:	681b      	ldr	r3, [r3, #0]
 8015780:	60fb      	str	r3, [r7, #12]
 8015782:	e010      	b.n	80157a6 <vTaskSwitchContext+0x46>
 8015784:	68fb      	ldr	r3, [r7, #12]
 8015786:	2b00      	cmp	r3, #0
 8015788:	d10a      	bne.n	80157a0 <vTaskSwitchContext+0x40>
	__asm volatile
 801578a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801578e:	f383 8811 	msr	BASEPRI, r3
 8015792:	f3bf 8f6f 	isb	sy
 8015796:	f3bf 8f4f 	dsb	sy
 801579a:	607b      	str	r3, [r7, #4]
}
 801579c:	bf00      	nop
 801579e:	e7fe      	b.n	801579e <vTaskSwitchContext+0x3e>
 80157a0:	68fb      	ldr	r3, [r7, #12]
 80157a2:	3b01      	subs	r3, #1
 80157a4:	60fb      	str	r3, [r7, #12]
 80157a6:	491b      	ldr	r1, [pc, #108]	; (8015814 <vTaskSwitchContext+0xb4>)
 80157a8:	68fa      	ldr	r2, [r7, #12]
 80157aa:	4613      	mov	r3, r2
 80157ac:	009b      	lsls	r3, r3, #2
 80157ae:	4413      	add	r3, r2
 80157b0:	009b      	lsls	r3, r3, #2
 80157b2:	440b      	add	r3, r1
 80157b4:	681b      	ldr	r3, [r3, #0]
 80157b6:	2b00      	cmp	r3, #0
 80157b8:	d0e4      	beq.n	8015784 <vTaskSwitchContext+0x24>
 80157ba:	68fa      	ldr	r2, [r7, #12]
 80157bc:	4613      	mov	r3, r2
 80157be:	009b      	lsls	r3, r3, #2
 80157c0:	4413      	add	r3, r2
 80157c2:	009b      	lsls	r3, r3, #2
 80157c4:	4a13      	ldr	r2, [pc, #76]	; (8015814 <vTaskSwitchContext+0xb4>)
 80157c6:	4413      	add	r3, r2
 80157c8:	60bb      	str	r3, [r7, #8]
 80157ca:	68bb      	ldr	r3, [r7, #8]
 80157cc:	685b      	ldr	r3, [r3, #4]
 80157ce:	685a      	ldr	r2, [r3, #4]
 80157d0:	68bb      	ldr	r3, [r7, #8]
 80157d2:	605a      	str	r2, [r3, #4]
 80157d4:	68bb      	ldr	r3, [r7, #8]
 80157d6:	685a      	ldr	r2, [r3, #4]
 80157d8:	68bb      	ldr	r3, [r7, #8]
 80157da:	3308      	adds	r3, #8
 80157dc:	429a      	cmp	r2, r3
 80157de:	d104      	bne.n	80157ea <vTaskSwitchContext+0x8a>
 80157e0:	68bb      	ldr	r3, [r7, #8]
 80157e2:	685b      	ldr	r3, [r3, #4]
 80157e4:	685a      	ldr	r2, [r3, #4]
 80157e6:	68bb      	ldr	r3, [r7, #8]
 80157e8:	605a      	str	r2, [r3, #4]
 80157ea:	68bb      	ldr	r3, [r7, #8]
 80157ec:	685b      	ldr	r3, [r3, #4]
 80157ee:	68db      	ldr	r3, [r3, #12]
 80157f0:	4a09      	ldr	r2, [pc, #36]	; (8015818 <vTaskSwitchContext+0xb8>)
 80157f2:	6013      	str	r3, [r2, #0]
 80157f4:	4a06      	ldr	r2, [pc, #24]	; (8015810 <vTaskSwitchContext+0xb0>)
 80157f6:	68fb      	ldr	r3, [r7, #12]
 80157f8:	6013      	str	r3, [r2, #0]
}
 80157fa:	bf00      	nop
 80157fc:	3714      	adds	r7, #20
 80157fe:	46bd      	mov	sp, r7
 8015800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015804:	4770      	bx	lr
 8015806:	bf00      	nop
 8015808:	200032f4 	.word	0x200032f4
 801580c:	200032e0 	.word	0x200032e0
 8015810:	200032d4 	.word	0x200032d4
 8015814:	20002dfc 	.word	0x20002dfc
 8015818:	20002df8 	.word	0x20002df8

0801581c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801581c:	b580      	push	{r7, lr}
 801581e:	b084      	sub	sp, #16
 8015820:	af00      	add	r7, sp, #0
 8015822:	6078      	str	r0, [r7, #4]
 8015824:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8015826:	687b      	ldr	r3, [r7, #4]
 8015828:	2b00      	cmp	r3, #0
 801582a:	d10a      	bne.n	8015842 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 801582c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015830:	f383 8811 	msr	BASEPRI, r3
 8015834:	f3bf 8f6f 	isb	sy
 8015838:	f3bf 8f4f 	dsb	sy
 801583c:	60fb      	str	r3, [r7, #12]
}
 801583e:	bf00      	nop
 8015840:	e7fe      	b.n	8015840 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8015842:	4b07      	ldr	r3, [pc, #28]	; (8015860 <vTaskPlaceOnEventList+0x44>)
 8015844:	681b      	ldr	r3, [r3, #0]
 8015846:	3318      	adds	r3, #24
 8015848:	4619      	mov	r1, r3
 801584a:	6878      	ldr	r0, [r7, #4]
 801584c:	f7fe fd9b 	bl	8014386 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8015850:	2101      	movs	r1, #1
 8015852:	6838      	ldr	r0, [r7, #0]
 8015854:	f000 fa82 	bl	8015d5c <prvAddCurrentTaskToDelayedList>
}
 8015858:	bf00      	nop
 801585a:	3710      	adds	r7, #16
 801585c:	46bd      	mov	sp, r7
 801585e:	bd80      	pop	{r7, pc}
 8015860:	20002df8 	.word	0x20002df8

08015864 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8015864:	b580      	push	{r7, lr}
 8015866:	b086      	sub	sp, #24
 8015868:	af00      	add	r7, sp, #0
 801586a:	60f8      	str	r0, [r7, #12]
 801586c:	60b9      	str	r1, [r7, #8]
 801586e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8015870:	68fb      	ldr	r3, [r7, #12]
 8015872:	2b00      	cmp	r3, #0
 8015874:	d10a      	bne.n	801588c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8015876:	f04f 0350 	mov.w	r3, #80	; 0x50
 801587a:	f383 8811 	msr	BASEPRI, r3
 801587e:	f3bf 8f6f 	isb	sy
 8015882:	f3bf 8f4f 	dsb	sy
 8015886:	617b      	str	r3, [r7, #20]
}
 8015888:	bf00      	nop
 801588a:	e7fe      	b.n	801588a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801588c:	4b0a      	ldr	r3, [pc, #40]	; (80158b8 <vTaskPlaceOnEventListRestricted+0x54>)
 801588e:	681b      	ldr	r3, [r3, #0]
 8015890:	3318      	adds	r3, #24
 8015892:	4619      	mov	r1, r3
 8015894:	68f8      	ldr	r0, [r7, #12]
 8015896:	f7fe fd52 	bl	801433e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 801589a:	687b      	ldr	r3, [r7, #4]
 801589c:	2b00      	cmp	r3, #0
 801589e:	d002      	beq.n	80158a6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80158a0:	f04f 33ff 	mov.w	r3, #4294967295
 80158a4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80158a6:	6879      	ldr	r1, [r7, #4]
 80158a8:	68b8      	ldr	r0, [r7, #8]
 80158aa:	f000 fa57 	bl	8015d5c <prvAddCurrentTaskToDelayedList>
	}
 80158ae:	bf00      	nop
 80158b0:	3718      	adds	r7, #24
 80158b2:	46bd      	mov	sp, r7
 80158b4:	bd80      	pop	{r7, pc}
 80158b6:	bf00      	nop
 80158b8:	20002df8 	.word	0x20002df8

080158bc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80158bc:	b580      	push	{r7, lr}
 80158be:	b086      	sub	sp, #24
 80158c0:	af00      	add	r7, sp, #0
 80158c2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80158c4:	687b      	ldr	r3, [r7, #4]
 80158c6:	68db      	ldr	r3, [r3, #12]
 80158c8:	68db      	ldr	r3, [r3, #12]
 80158ca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80158cc:	693b      	ldr	r3, [r7, #16]
 80158ce:	2b00      	cmp	r3, #0
 80158d0:	d10a      	bne.n	80158e8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80158d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80158d6:	f383 8811 	msr	BASEPRI, r3
 80158da:	f3bf 8f6f 	isb	sy
 80158de:	f3bf 8f4f 	dsb	sy
 80158e2:	60fb      	str	r3, [r7, #12]
}
 80158e4:	bf00      	nop
 80158e6:	e7fe      	b.n	80158e6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80158e8:	693b      	ldr	r3, [r7, #16]
 80158ea:	3318      	adds	r3, #24
 80158ec:	4618      	mov	r0, r3
 80158ee:	f7fe fd83 	bl	80143f8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80158f2:	4b1e      	ldr	r3, [pc, #120]	; (801596c <xTaskRemoveFromEventList+0xb0>)
 80158f4:	681b      	ldr	r3, [r3, #0]
 80158f6:	2b00      	cmp	r3, #0
 80158f8:	d11d      	bne.n	8015936 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80158fa:	693b      	ldr	r3, [r7, #16]
 80158fc:	3304      	adds	r3, #4
 80158fe:	4618      	mov	r0, r3
 8015900:	f7fe fd7a 	bl	80143f8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8015904:	693b      	ldr	r3, [r7, #16]
 8015906:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015908:	4b19      	ldr	r3, [pc, #100]	; (8015970 <xTaskRemoveFromEventList+0xb4>)
 801590a:	681b      	ldr	r3, [r3, #0]
 801590c:	429a      	cmp	r2, r3
 801590e:	d903      	bls.n	8015918 <xTaskRemoveFromEventList+0x5c>
 8015910:	693b      	ldr	r3, [r7, #16]
 8015912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015914:	4a16      	ldr	r2, [pc, #88]	; (8015970 <xTaskRemoveFromEventList+0xb4>)
 8015916:	6013      	str	r3, [r2, #0]
 8015918:	693b      	ldr	r3, [r7, #16]
 801591a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801591c:	4613      	mov	r3, r2
 801591e:	009b      	lsls	r3, r3, #2
 8015920:	4413      	add	r3, r2
 8015922:	009b      	lsls	r3, r3, #2
 8015924:	4a13      	ldr	r2, [pc, #76]	; (8015974 <xTaskRemoveFromEventList+0xb8>)
 8015926:	441a      	add	r2, r3
 8015928:	693b      	ldr	r3, [r7, #16]
 801592a:	3304      	adds	r3, #4
 801592c:	4619      	mov	r1, r3
 801592e:	4610      	mov	r0, r2
 8015930:	f7fe fd05 	bl	801433e <vListInsertEnd>
 8015934:	e005      	b.n	8015942 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8015936:	693b      	ldr	r3, [r7, #16]
 8015938:	3318      	adds	r3, #24
 801593a:	4619      	mov	r1, r3
 801593c:	480e      	ldr	r0, [pc, #56]	; (8015978 <xTaskRemoveFromEventList+0xbc>)
 801593e:	f7fe fcfe 	bl	801433e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8015942:	693b      	ldr	r3, [r7, #16]
 8015944:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015946:	4b0d      	ldr	r3, [pc, #52]	; (801597c <xTaskRemoveFromEventList+0xc0>)
 8015948:	681b      	ldr	r3, [r3, #0]
 801594a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801594c:	429a      	cmp	r2, r3
 801594e:	d905      	bls.n	801595c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8015950:	2301      	movs	r3, #1
 8015952:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8015954:	4b0a      	ldr	r3, [pc, #40]	; (8015980 <xTaskRemoveFromEventList+0xc4>)
 8015956:	2201      	movs	r2, #1
 8015958:	601a      	str	r2, [r3, #0]
 801595a:	e001      	b.n	8015960 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 801595c:	2300      	movs	r3, #0
 801595e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8015960:	697b      	ldr	r3, [r7, #20]
}
 8015962:	4618      	mov	r0, r3
 8015964:	3718      	adds	r7, #24
 8015966:	46bd      	mov	sp, r7
 8015968:	bd80      	pop	{r7, pc}
 801596a:	bf00      	nop
 801596c:	200032f4 	.word	0x200032f4
 8015970:	200032d4 	.word	0x200032d4
 8015974:	20002dfc 	.word	0x20002dfc
 8015978:	2000328c 	.word	0x2000328c
 801597c:	20002df8 	.word	0x20002df8
 8015980:	200032e0 	.word	0x200032e0

08015984 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8015984:	b480      	push	{r7}
 8015986:	b083      	sub	sp, #12
 8015988:	af00      	add	r7, sp, #0
 801598a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801598c:	4b06      	ldr	r3, [pc, #24]	; (80159a8 <vTaskInternalSetTimeOutState+0x24>)
 801598e:	681a      	ldr	r2, [r3, #0]
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8015994:	4b05      	ldr	r3, [pc, #20]	; (80159ac <vTaskInternalSetTimeOutState+0x28>)
 8015996:	681a      	ldr	r2, [r3, #0]
 8015998:	687b      	ldr	r3, [r7, #4]
 801599a:	605a      	str	r2, [r3, #4]
}
 801599c:	bf00      	nop
 801599e:	370c      	adds	r7, #12
 80159a0:	46bd      	mov	sp, r7
 80159a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159a6:	4770      	bx	lr
 80159a8:	200032e4 	.word	0x200032e4
 80159ac:	200032d0 	.word	0x200032d0

080159b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80159b0:	b580      	push	{r7, lr}
 80159b2:	b088      	sub	sp, #32
 80159b4:	af00      	add	r7, sp, #0
 80159b6:	6078      	str	r0, [r7, #4]
 80159b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80159ba:	687b      	ldr	r3, [r7, #4]
 80159bc:	2b00      	cmp	r3, #0
 80159be:	d10a      	bne.n	80159d6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80159c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80159c4:	f383 8811 	msr	BASEPRI, r3
 80159c8:	f3bf 8f6f 	isb	sy
 80159cc:	f3bf 8f4f 	dsb	sy
 80159d0:	613b      	str	r3, [r7, #16]
}
 80159d2:	bf00      	nop
 80159d4:	e7fe      	b.n	80159d4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80159d6:	683b      	ldr	r3, [r7, #0]
 80159d8:	2b00      	cmp	r3, #0
 80159da:	d10a      	bne.n	80159f2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80159dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80159e0:	f383 8811 	msr	BASEPRI, r3
 80159e4:	f3bf 8f6f 	isb	sy
 80159e8:	f3bf 8f4f 	dsb	sy
 80159ec:	60fb      	str	r3, [r7, #12]
}
 80159ee:	bf00      	nop
 80159f0:	e7fe      	b.n	80159f0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80159f2:	f000 fe47 	bl	8016684 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80159f6:	4b1d      	ldr	r3, [pc, #116]	; (8015a6c <xTaskCheckForTimeOut+0xbc>)
 80159f8:	681b      	ldr	r3, [r3, #0]
 80159fa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80159fc:	687b      	ldr	r3, [r7, #4]
 80159fe:	685b      	ldr	r3, [r3, #4]
 8015a00:	69ba      	ldr	r2, [r7, #24]
 8015a02:	1ad3      	subs	r3, r2, r3
 8015a04:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8015a06:	683b      	ldr	r3, [r7, #0]
 8015a08:	681b      	ldr	r3, [r3, #0]
 8015a0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015a0e:	d102      	bne.n	8015a16 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8015a10:	2300      	movs	r3, #0
 8015a12:	61fb      	str	r3, [r7, #28]
 8015a14:	e023      	b.n	8015a5e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8015a16:	687b      	ldr	r3, [r7, #4]
 8015a18:	681a      	ldr	r2, [r3, #0]
 8015a1a:	4b15      	ldr	r3, [pc, #84]	; (8015a70 <xTaskCheckForTimeOut+0xc0>)
 8015a1c:	681b      	ldr	r3, [r3, #0]
 8015a1e:	429a      	cmp	r2, r3
 8015a20:	d007      	beq.n	8015a32 <xTaskCheckForTimeOut+0x82>
 8015a22:	687b      	ldr	r3, [r7, #4]
 8015a24:	685b      	ldr	r3, [r3, #4]
 8015a26:	69ba      	ldr	r2, [r7, #24]
 8015a28:	429a      	cmp	r2, r3
 8015a2a:	d302      	bcc.n	8015a32 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8015a2c:	2301      	movs	r3, #1
 8015a2e:	61fb      	str	r3, [r7, #28]
 8015a30:	e015      	b.n	8015a5e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8015a32:	683b      	ldr	r3, [r7, #0]
 8015a34:	681b      	ldr	r3, [r3, #0]
 8015a36:	697a      	ldr	r2, [r7, #20]
 8015a38:	429a      	cmp	r2, r3
 8015a3a:	d20b      	bcs.n	8015a54 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8015a3c:	683b      	ldr	r3, [r7, #0]
 8015a3e:	681a      	ldr	r2, [r3, #0]
 8015a40:	697b      	ldr	r3, [r7, #20]
 8015a42:	1ad2      	subs	r2, r2, r3
 8015a44:	683b      	ldr	r3, [r7, #0]
 8015a46:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8015a48:	6878      	ldr	r0, [r7, #4]
 8015a4a:	f7ff ff9b 	bl	8015984 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8015a4e:	2300      	movs	r3, #0
 8015a50:	61fb      	str	r3, [r7, #28]
 8015a52:	e004      	b.n	8015a5e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8015a54:	683b      	ldr	r3, [r7, #0]
 8015a56:	2200      	movs	r2, #0
 8015a58:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8015a5a:	2301      	movs	r3, #1
 8015a5c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8015a5e:	f000 fe41 	bl	80166e4 <vPortExitCritical>

	return xReturn;
 8015a62:	69fb      	ldr	r3, [r7, #28]
}
 8015a64:	4618      	mov	r0, r3
 8015a66:	3720      	adds	r7, #32
 8015a68:	46bd      	mov	sp, r7
 8015a6a:	bd80      	pop	{r7, pc}
 8015a6c:	200032d0 	.word	0x200032d0
 8015a70:	200032e4 	.word	0x200032e4

08015a74 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8015a74:	b480      	push	{r7}
 8015a76:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8015a78:	4b03      	ldr	r3, [pc, #12]	; (8015a88 <vTaskMissedYield+0x14>)
 8015a7a:	2201      	movs	r2, #1
 8015a7c:	601a      	str	r2, [r3, #0]
}
 8015a7e:	bf00      	nop
 8015a80:	46bd      	mov	sp, r7
 8015a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a86:	4770      	bx	lr
 8015a88:	200032e0 	.word	0x200032e0

08015a8c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8015a8c:	b580      	push	{r7, lr}
 8015a8e:	b082      	sub	sp, #8
 8015a90:	af00      	add	r7, sp, #0
 8015a92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8015a94:	f000 f852 	bl	8015b3c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8015a98:	4b06      	ldr	r3, [pc, #24]	; (8015ab4 <prvIdleTask+0x28>)
 8015a9a:	681b      	ldr	r3, [r3, #0]
 8015a9c:	2b01      	cmp	r3, #1
 8015a9e:	d9f9      	bls.n	8015a94 <prvIdleTask+0x8>
			{
				taskYIELD();
 8015aa0:	4b05      	ldr	r3, [pc, #20]	; (8015ab8 <prvIdleTask+0x2c>)
 8015aa2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015aa6:	601a      	str	r2, [r3, #0]
 8015aa8:	f3bf 8f4f 	dsb	sy
 8015aac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8015ab0:	e7f0      	b.n	8015a94 <prvIdleTask+0x8>
 8015ab2:	bf00      	nop
 8015ab4:	20002dfc 	.word	0x20002dfc
 8015ab8:	e000ed04 	.word	0xe000ed04

08015abc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8015abc:	b580      	push	{r7, lr}
 8015abe:	b082      	sub	sp, #8
 8015ac0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8015ac2:	2300      	movs	r3, #0
 8015ac4:	607b      	str	r3, [r7, #4]
 8015ac6:	e00c      	b.n	8015ae2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8015ac8:	687a      	ldr	r2, [r7, #4]
 8015aca:	4613      	mov	r3, r2
 8015acc:	009b      	lsls	r3, r3, #2
 8015ace:	4413      	add	r3, r2
 8015ad0:	009b      	lsls	r3, r3, #2
 8015ad2:	4a12      	ldr	r2, [pc, #72]	; (8015b1c <prvInitialiseTaskLists+0x60>)
 8015ad4:	4413      	add	r3, r2
 8015ad6:	4618      	mov	r0, r3
 8015ad8:	f7fe fc04 	bl	80142e4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8015adc:	687b      	ldr	r3, [r7, #4]
 8015ade:	3301      	adds	r3, #1
 8015ae0:	607b      	str	r3, [r7, #4]
 8015ae2:	687b      	ldr	r3, [r7, #4]
 8015ae4:	2b37      	cmp	r3, #55	; 0x37
 8015ae6:	d9ef      	bls.n	8015ac8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8015ae8:	480d      	ldr	r0, [pc, #52]	; (8015b20 <prvInitialiseTaskLists+0x64>)
 8015aea:	f7fe fbfb 	bl	80142e4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8015aee:	480d      	ldr	r0, [pc, #52]	; (8015b24 <prvInitialiseTaskLists+0x68>)
 8015af0:	f7fe fbf8 	bl	80142e4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8015af4:	480c      	ldr	r0, [pc, #48]	; (8015b28 <prvInitialiseTaskLists+0x6c>)
 8015af6:	f7fe fbf5 	bl	80142e4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8015afa:	480c      	ldr	r0, [pc, #48]	; (8015b2c <prvInitialiseTaskLists+0x70>)
 8015afc:	f7fe fbf2 	bl	80142e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8015b00:	480b      	ldr	r0, [pc, #44]	; (8015b30 <prvInitialiseTaskLists+0x74>)
 8015b02:	f7fe fbef 	bl	80142e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8015b06:	4b0b      	ldr	r3, [pc, #44]	; (8015b34 <prvInitialiseTaskLists+0x78>)
 8015b08:	4a05      	ldr	r2, [pc, #20]	; (8015b20 <prvInitialiseTaskLists+0x64>)
 8015b0a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8015b0c:	4b0a      	ldr	r3, [pc, #40]	; (8015b38 <prvInitialiseTaskLists+0x7c>)
 8015b0e:	4a05      	ldr	r2, [pc, #20]	; (8015b24 <prvInitialiseTaskLists+0x68>)
 8015b10:	601a      	str	r2, [r3, #0]
}
 8015b12:	bf00      	nop
 8015b14:	3708      	adds	r7, #8
 8015b16:	46bd      	mov	sp, r7
 8015b18:	bd80      	pop	{r7, pc}
 8015b1a:	bf00      	nop
 8015b1c:	20002dfc 	.word	0x20002dfc
 8015b20:	2000325c 	.word	0x2000325c
 8015b24:	20003270 	.word	0x20003270
 8015b28:	2000328c 	.word	0x2000328c
 8015b2c:	200032a0 	.word	0x200032a0
 8015b30:	200032b8 	.word	0x200032b8
 8015b34:	20003284 	.word	0x20003284
 8015b38:	20003288 	.word	0x20003288

08015b3c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8015b3c:	b580      	push	{r7, lr}
 8015b3e:	b082      	sub	sp, #8
 8015b40:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8015b42:	e019      	b.n	8015b78 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8015b44:	f000 fd9e 	bl	8016684 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8015b48:	4b10      	ldr	r3, [pc, #64]	; (8015b8c <prvCheckTasksWaitingTermination+0x50>)
 8015b4a:	68db      	ldr	r3, [r3, #12]
 8015b4c:	68db      	ldr	r3, [r3, #12]
 8015b4e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015b50:	687b      	ldr	r3, [r7, #4]
 8015b52:	3304      	adds	r3, #4
 8015b54:	4618      	mov	r0, r3
 8015b56:	f7fe fc4f 	bl	80143f8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8015b5a:	4b0d      	ldr	r3, [pc, #52]	; (8015b90 <prvCheckTasksWaitingTermination+0x54>)
 8015b5c:	681b      	ldr	r3, [r3, #0]
 8015b5e:	3b01      	subs	r3, #1
 8015b60:	4a0b      	ldr	r2, [pc, #44]	; (8015b90 <prvCheckTasksWaitingTermination+0x54>)
 8015b62:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8015b64:	4b0b      	ldr	r3, [pc, #44]	; (8015b94 <prvCheckTasksWaitingTermination+0x58>)
 8015b66:	681b      	ldr	r3, [r3, #0]
 8015b68:	3b01      	subs	r3, #1
 8015b6a:	4a0a      	ldr	r2, [pc, #40]	; (8015b94 <prvCheckTasksWaitingTermination+0x58>)
 8015b6c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8015b6e:	f000 fdb9 	bl	80166e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8015b72:	6878      	ldr	r0, [r7, #4]
 8015b74:	f000 f810 	bl	8015b98 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8015b78:	4b06      	ldr	r3, [pc, #24]	; (8015b94 <prvCheckTasksWaitingTermination+0x58>)
 8015b7a:	681b      	ldr	r3, [r3, #0]
 8015b7c:	2b00      	cmp	r3, #0
 8015b7e:	d1e1      	bne.n	8015b44 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8015b80:	bf00      	nop
 8015b82:	bf00      	nop
 8015b84:	3708      	adds	r7, #8
 8015b86:	46bd      	mov	sp, r7
 8015b88:	bd80      	pop	{r7, pc}
 8015b8a:	bf00      	nop
 8015b8c:	200032a0 	.word	0x200032a0
 8015b90:	200032cc 	.word	0x200032cc
 8015b94:	200032b4 	.word	0x200032b4

08015b98 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8015b98:	b580      	push	{r7, lr}
 8015b9a:	b084      	sub	sp, #16
 8015b9c:	af00      	add	r7, sp, #0
 8015b9e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8015ba0:	687b      	ldr	r3, [r7, #4]
 8015ba2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8015ba6:	2b00      	cmp	r3, #0
 8015ba8:	d108      	bne.n	8015bbc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8015baa:	687b      	ldr	r3, [r7, #4]
 8015bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015bae:	4618      	mov	r0, r3
 8015bb0:	f000 fed0 	bl	8016954 <vPortFree>
				vPortFree( pxTCB );
 8015bb4:	6878      	ldr	r0, [r7, #4]
 8015bb6:	f000 fecd 	bl	8016954 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8015bba:	e018      	b.n	8015bee <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8015bbc:	687b      	ldr	r3, [r7, #4]
 8015bbe:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8015bc2:	2b01      	cmp	r3, #1
 8015bc4:	d103      	bne.n	8015bce <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8015bc6:	6878      	ldr	r0, [r7, #4]
 8015bc8:	f000 fec4 	bl	8016954 <vPortFree>
	}
 8015bcc:	e00f      	b.n	8015bee <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8015bce:	687b      	ldr	r3, [r7, #4]
 8015bd0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8015bd4:	2b02      	cmp	r3, #2
 8015bd6:	d00a      	beq.n	8015bee <prvDeleteTCB+0x56>
	__asm volatile
 8015bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015bdc:	f383 8811 	msr	BASEPRI, r3
 8015be0:	f3bf 8f6f 	isb	sy
 8015be4:	f3bf 8f4f 	dsb	sy
 8015be8:	60fb      	str	r3, [r7, #12]
}
 8015bea:	bf00      	nop
 8015bec:	e7fe      	b.n	8015bec <prvDeleteTCB+0x54>
	}
 8015bee:	bf00      	nop
 8015bf0:	3710      	adds	r7, #16
 8015bf2:	46bd      	mov	sp, r7
 8015bf4:	bd80      	pop	{r7, pc}
	...

08015bf8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8015bf8:	b480      	push	{r7}
 8015bfa:	b083      	sub	sp, #12
 8015bfc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015bfe:	4b0f      	ldr	r3, [pc, #60]	; (8015c3c <prvResetNextTaskUnblockTime+0x44>)
 8015c00:	681b      	ldr	r3, [r3, #0]
 8015c02:	681b      	ldr	r3, [r3, #0]
 8015c04:	2b00      	cmp	r3, #0
 8015c06:	d101      	bne.n	8015c0c <prvResetNextTaskUnblockTime+0x14>
 8015c08:	2301      	movs	r3, #1
 8015c0a:	e000      	b.n	8015c0e <prvResetNextTaskUnblockTime+0x16>
 8015c0c:	2300      	movs	r3, #0
 8015c0e:	2b00      	cmp	r3, #0
 8015c10:	d004      	beq.n	8015c1c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8015c12:	4b0b      	ldr	r3, [pc, #44]	; (8015c40 <prvResetNextTaskUnblockTime+0x48>)
 8015c14:	f04f 32ff 	mov.w	r2, #4294967295
 8015c18:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8015c1a:	e008      	b.n	8015c2e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8015c1c:	4b07      	ldr	r3, [pc, #28]	; (8015c3c <prvResetNextTaskUnblockTime+0x44>)
 8015c1e:	681b      	ldr	r3, [r3, #0]
 8015c20:	68db      	ldr	r3, [r3, #12]
 8015c22:	68db      	ldr	r3, [r3, #12]
 8015c24:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8015c26:	687b      	ldr	r3, [r7, #4]
 8015c28:	685b      	ldr	r3, [r3, #4]
 8015c2a:	4a05      	ldr	r2, [pc, #20]	; (8015c40 <prvResetNextTaskUnblockTime+0x48>)
 8015c2c:	6013      	str	r3, [r2, #0]
}
 8015c2e:	bf00      	nop
 8015c30:	370c      	adds	r7, #12
 8015c32:	46bd      	mov	sp, r7
 8015c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c38:	4770      	bx	lr
 8015c3a:	bf00      	nop
 8015c3c:	20003284 	.word	0x20003284
 8015c40:	200032ec 	.word	0x200032ec

08015c44 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8015c44:	b480      	push	{r7}
 8015c46:	b083      	sub	sp, #12
 8015c48:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8015c4a:	4b0b      	ldr	r3, [pc, #44]	; (8015c78 <xTaskGetSchedulerState+0x34>)
 8015c4c:	681b      	ldr	r3, [r3, #0]
 8015c4e:	2b00      	cmp	r3, #0
 8015c50:	d102      	bne.n	8015c58 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8015c52:	2301      	movs	r3, #1
 8015c54:	607b      	str	r3, [r7, #4]
 8015c56:	e008      	b.n	8015c6a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015c58:	4b08      	ldr	r3, [pc, #32]	; (8015c7c <xTaskGetSchedulerState+0x38>)
 8015c5a:	681b      	ldr	r3, [r3, #0]
 8015c5c:	2b00      	cmp	r3, #0
 8015c5e:	d102      	bne.n	8015c66 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8015c60:	2302      	movs	r3, #2
 8015c62:	607b      	str	r3, [r7, #4]
 8015c64:	e001      	b.n	8015c6a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8015c66:	2300      	movs	r3, #0
 8015c68:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8015c6a:	687b      	ldr	r3, [r7, #4]
	}
 8015c6c:	4618      	mov	r0, r3
 8015c6e:	370c      	adds	r7, #12
 8015c70:	46bd      	mov	sp, r7
 8015c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c76:	4770      	bx	lr
 8015c78:	200032d8 	.word	0x200032d8
 8015c7c:	200032f4 	.word	0x200032f4

08015c80 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8015c80:	b580      	push	{r7, lr}
 8015c82:	b086      	sub	sp, #24
 8015c84:	af00      	add	r7, sp, #0
 8015c86:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8015c88:	687b      	ldr	r3, [r7, #4]
 8015c8a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8015c8c:	2300      	movs	r3, #0
 8015c8e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8015c90:	687b      	ldr	r3, [r7, #4]
 8015c92:	2b00      	cmp	r3, #0
 8015c94:	d056      	beq.n	8015d44 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8015c96:	4b2e      	ldr	r3, [pc, #184]	; (8015d50 <xTaskPriorityDisinherit+0xd0>)
 8015c98:	681b      	ldr	r3, [r3, #0]
 8015c9a:	693a      	ldr	r2, [r7, #16]
 8015c9c:	429a      	cmp	r2, r3
 8015c9e:	d00a      	beq.n	8015cb6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8015ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015ca4:	f383 8811 	msr	BASEPRI, r3
 8015ca8:	f3bf 8f6f 	isb	sy
 8015cac:	f3bf 8f4f 	dsb	sy
 8015cb0:	60fb      	str	r3, [r7, #12]
}
 8015cb2:	bf00      	nop
 8015cb4:	e7fe      	b.n	8015cb4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8015cb6:	693b      	ldr	r3, [r7, #16]
 8015cb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8015cba:	2b00      	cmp	r3, #0
 8015cbc:	d10a      	bne.n	8015cd4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8015cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015cc2:	f383 8811 	msr	BASEPRI, r3
 8015cc6:	f3bf 8f6f 	isb	sy
 8015cca:	f3bf 8f4f 	dsb	sy
 8015cce:	60bb      	str	r3, [r7, #8]
}
 8015cd0:	bf00      	nop
 8015cd2:	e7fe      	b.n	8015cd2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8015cd4:	693b      	ldr	r3, [r7, #16]
 8015cd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8015cd8:	1e5a      	subs	r2, r3, #1
 8015cda:	693b      	ldr	r3, [r7, #16]
 8015cdc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8015cde:	693b      	ldr	r3, [r7, #16]
 8015ce0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015ce2:	693b      	ldr	r3, [r7, #16]
 8015ce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8015ce6:	429a      	cmp	r2, r3
 8015ce8:	d02c      	beq.n	8015d44 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8015cea:	693b      	ldr	r3, [r7, #16]
 8015cec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	d128      	bne.n	8015d44 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015cf2:	693b      	ldr	r3, [r7, #16]
 8015cf4:	3304      	adds	r3, #4
 8015cf6:	4618      	mov	r0, r3
 8015cf8:	f7fe fb7e 	bl	80143f8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8015cfc:	693b      	ldr	r3, [r7, #16]
 8015cfe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8015d00:	693b      	ldr	r3, [r7, #16]
 8015d02:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015d04:	693b      	ldr	r3, [r7, #16]
 8015d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015d08:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8015d0c:	693b      	ldr	r3, [r7, #16]
 8015d0e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8015d10:	693b      	ldr	r3, [r7, #16]
 8015d12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015d14:	4b0f      	ldr	r3, [pc, #60]	; (8015d54 <xTaskPriorityDisinherit+0xd4>)
 8015d16:	681b      	ldr	r3, [r3, #0]
 8015d18:	429a      	cmp	r2, r3
 8015d1a:	d903      	bls.n	8015d24 <xTaskPriorityDisinherit+0xa4>
 8015d1c:	693b      	ldr	r3, [r7, #16]
 8015d1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015d20:	4a0c      	ldr	r2, [pc, #48]	; (8015d54 <xTaskPriorityDisinherit+0xd4>)
 8015d22:	6013      	str	r3, [r2, #0]
 8015d24:	693b      	ldr	r3, [r7, #16]
 8015d26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015d28:	4613      	mov	r3, r2
 8015d2a:	009b      	lsls	r3, r3, #2
 8015d2c:	4413      	add	r3, r2
 8015d2e:	009b      	lsls	r3, r3, #2
 8015d30:	4a09      	ldr	r2, [pc, #36]	; (8015d58 <xTaskPriorityDisinherit+0xd8>)
 8015d32:	441a      	add	r2, r3
 8015d34:	693b      	ldr	r3, [r7, #16]
 8015d36:	3304      	adds	r3, #4
 8015d38:	4619      	mov	r1, r3
 8015d3a:	4610      	mov	r0, r2
 8015d3c:	f7fe faff 	bl	801433e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8015d40:	2301      	movs	r3, #1
 8015d42:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8015d44:	697b      	ldr	r3, [r7, #20]
	}
 8015d46:	4618      	mov	r0, r3
 8015d48:	3718      	adds	r7, #24
 8015d4a:	46bd      	mov	sp, r7
 8015d4c:	bd80      	pop	{r7, pc}
 8015d4e:	bf00      	nop
 8015d50:	20002df8 	.word	0x20002df8
 8015d54:	200032d4 	.word	0x200032d4
 8015d58:	20002dfc 	.word	0x20002dfc

08015d5c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8015d5c:	b580      	push	{r7, lr}
 8015d5e:	b084      	sub	sp, #16
 8015d60:	af00      	add	r7, sp, #0
 8015d62:	6078      	str	r0, [r7, #4]
 8015d64:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8015d66:	4b21      	ldr	r3, [pc, #132]	; (8015dec <prvAddCurrentTaskToDelayedList+0x90>)
 8015d68:	681b      	ldr	r3, [r3, #0]
 8015d6a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015d6c:	4b20      	ldr	r3, [pc, #128]	; (8015df0 <prvAddCurrentTaskToDelayedList+0x94>)
 8015d6e:	681b      	ldr	r3, [r3, #0]
 8015d70:	3304      	adds	r3, #4
 8015d72:	4618      	mov	r0, r3
 8015d74:	f7fe fb40 	bl	80143f8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8015d78:	687b      	ldr	r3, [r7, #4]
 8015d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015d7e:	d10a      	bne.n	8015d96 <prvAddCurrentTaskToDelayedList+0x3a>
 8015d80:	683b      	ldr	r3, [r7, #0]
 8015d82:	2b00      	cmp	r3, #0
 8015d84:	d007      	beq.n	8015d96 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015d86:	4b1a      	ldr	r3, [pc, #104]	; (8015df0 <prvAddCurrentTaskToDelayedList+0x94>)
 8015d88:	681b      	ldr	r3, [r3, #0]
 8015d8a:	3304      	adds	r3, #4
 8015d8c:	4619      	mov	r1, r3
 8015d8e:	4819      	ldr	r0, [pc, #100]	; (8015df4 <prvAddCurrentTaskToDelayedList+0x98>)
 8015d90:	f7fe fad5 	bl	801433e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8015d94:	e026      	b.n	8015de4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8015d96:	68fa      	ldr	r2, [r7, #12]
 8015d98:	687b      	ldr	r3, [r7, #4]
 8015d9a:	4413      	add	r3, r2
 8015d9c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8015d9e:	4b14      	ldr	r3, [pc, #80]	; (8015df0 <prvAddCurrentTaskToDelayedList+0x94>)
 8015da0:	681b      	ldr	r3, [r3, #0]
 8015da2:	68ba      	ldr	r2, [r7, #8]
 8015da4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8015da6:	68ba      	ldr	r2, [r7, #8]
 8015da8:	68fb      	ldr	r3, [r7, #12]
 8015daa:	429a      	cmp	r2, r3
 8015dac:	d209      	bcs.n	8015dc2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015dae:	4b12      	ldr	r3, [pc, #72]	; (8015df8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8015db0:	681a      	ldr	r2, [r3, #0]
 8015db2:	4b0f      	ldr	r3, [pc, #60]	; (8015df0 <prvAddCurrentTaskToDelayedList+0x94>)
 8015db4:	681b      	ldr	r3, [r3, #0]
 8015db6:	3304      	adds	r3, #4
 8015db8:	4619      	mov	r1, r3
 8015dba:	4610      	mov	r0, r2
 8015dbc:	f7fe fae3 	bl	8014386 <vListInsert>
}
 8015dc0:	e010      	b.n	8015de4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015dc2:	4b0e      	ldr	r3, [pc, #56]	; (8015dfc <prvAddCurrentTaskToDelayedList+0xa0>)
 8015dc4:	681a      	ldr	r2, [r3, #0]
 8015dc6:	4b0a      	ldr	r3, [pc, #40]	; (8015df0 <prvAddCurrentTaskToDelayedList+0x94>)
 8015dc8:	681b      	ldr	r3, [r3, #0]
 8015dca:	3304      	adds	r3, #4
 8015dcc:	4619      	mov	r1, r3
 8015dce:	4610      	mov	r0, r2
 8015dd0:	f7fe fad9 	bl	8014386 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8015dd4:	4b0a      	ldr	r3, [pc, #40]	; (8015e00 <prvAddCurrentTaskToDelayedList+0xa4>)
 8015dd6:	681b      	ldr	r3, [r3, #0]
 8015dd8:	68ba      	ldr	r2, [r7, #8]
 8015dda:	429a      	cmp	r2, r3
 8015ddc:	d202      	bcs.n	8015de4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8015dde:	4a08      	ldr	r2, [pc, #32]	; (8015e00 <prvAddCurrentTaskToDelayedList+0xa4>)
 8015de0:	68bb      	ldr	r3, [r7, #8]
 8015de2:	6013      	str	r3, [r2, #0]
}
 8015de4:	bf00      	nop
 8015de6:	3710      	adds	r7, #16
 8015de8:	46bd      	mov	sp, r7
 8015dea:	bd80      	pop	{r7, pc}
 8015dec:	200032d0 	.word	0x200032d0
 8015df0:	20002df8 	.word	0x20002df8
 8015df4:	200032b8 	.word	0x200032b8
 8015df8:	20003288 	.word	0x20003288
 8015dfc:	20003284 	.word	0x20003284
 8015e00:	200032ec 	.word	0x200032ec

08015e04 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8015e04:	b580      	push	{r7, lr}
 8015e06:	b08a      	sub	sp, #40	; 0x28
 8015e08:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8015e0a:	2300      	movs	r3, #0
 8015e0c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8015e0e:	f000 facb 	bl	80163a8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8015e12:	4b1c      	ldr	r3, [pc, #112]	; (8015e84 <xTimerCreateTimerTask+0x80>)
 8015e14:	681b      	ldr	r3, [r3, #0]
 8015e16:	2b00      	cmp	r3, #0
 8015e18:	d021      	beq.n	8015e5e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8015e1a:	2300      	movs	r3, #0
 8015e1c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8015e1e:	2300      	movs	r3, #0
 8015e20:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8015e22:	1d3a      	adds	r2, r7, #4
 8015e24:	f107 0108 	add.w	r1, r7, #8
 8015e28:	f107 030c 	add.w	r3, r7, #12
 8015e2c:	4618      	mov	r0, r3
 8015e2e:	f7fe fa3f 	bl	80142b0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8015e32:	6879      	ldr	r1, [r7, #4]
 8015e34:	68bb      	ldr	r3, [r7, #8]
 8015e36:	68fa      	ldr	r2, [r7, #12]
 8015e38:	9202      	str	r2, [sp, #8]
 8015e3a:	9301      	str	r3, [sp, #4]
 8015e3c:	2302      	movs	r3, #2
 8015e3e:	9300      	str	r3, [sp, #0]
 8015e40:	2300      	movs	r3, #0
 8015e42:	460a      	mov	r2, r1
 8015e44:	4910      	ldr	r1, [pc, #64]	; (8015e88 <xTimerCreateTimerTask+0x84>)
 8015e46:	4811      	ldr	r0, [pc, #68]	; (8015e8c <xTimerCreateTimerTask+0x88>)
 8015e48:	f7ff f8de 	bl	8015008 <xTaskCreateStatic>
 8015e4c:	4603      	mov	r3, r0
 8015e4e:	4a10      	ldr	r2, [pc, #64]	; (8015e90 <xTimerCreateTimerTask+0x8c>)
 8015e50:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8015e52:	4b0f      	ldr	r3, [pc, #60]	; (8015e90 <xTimerCreateTimerTask+0x8c>)
 8015e54:	681b      	ldr	r3, [r3, #0]
 8015e56:	2b00      	cmp	r3, #0
 8015e58:	d001      	beq.n	8015e5e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8015e5a:	2301      	movs	r3, #1
 8015e5c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8015e5e:	697b      	ldr	r3, [r7, #20]
 8015e60:	2b00      	cmp	r3, #0
 8015e62:	d10a      	bne.n	8015e7a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8015e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015e68:	f383 8811 	msr	BASEPRI, r3
 8015e6c:	f3bf 8f6f 	isb	sy
 8015e70:	f3bf 8f4f 	dsb	sy
 8015e74:	613b      	str	r3, [r7, #16]
}
 8015e76:	bf00      	nop
 8015e78:	e7fe      	b.n	8015e78 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8015e7a:	697b      	ldr	r3, [r7, #20]
}
 8015e7c:	4618      	mov	r0, r3
 8015e7e:	3718      	adds	r7, #24
 8015e80:	46bd      	mov	sp, r7
 8015e82:	bd80      	pop	{r7, pc}
 8015e84:	20003328 	.word	0x20003328
 8015e88:	08017d1c 	.word	0x08017d1c
 8015e8c:	08015fb1 	.word	0x08015fb1
 8015e90:	2000332c 	.word	0x2000332c

08015e94 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8015e94:	b580      	push	{r7, lr}
 8015e96:	b08a      	sub	sp, #40	; 0x28
 8015e98:	af00      	add	r7, sp, #0
 8015e9a:	60f8      	str	r0, [r7, #12]
 8015e9c:	60b9      	str	r1, [r7, #8]
 8015e9e:	607a      	str	r2, [r7, #4]
 8015ea0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8015ea2:	2300      	movs	r3, #0
 8015ea4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8015ea6:	68fb      	ldr	r3, [r7, #12]
 8015ea8:	2b00      	cmp	r3, #0
 8015eaa:	d10a      	bne.n	8015ec2 <xTimerGenericCommand+0x2e>
	__asm volatile
 8015eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015eb0:	f383 8811 	msr	BASEPRI, r3
 8015eb4:	f3bf 8f6f 	isb	sy
 8015eb8:	f3bf 8f4f 	dsb	sy
 8015ebc:	623b      	str	r3, [r7, #32]
}
 8015ebe:	bf00      	nop
 8015ec0:	e7fe      	b.n	8015ec0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8015ec2:	4b1a      	ldr	r3, [pc, #104]	; (8015f2c <xTimerGenericCommand+0x98>)
 8015ec4:	681b      	ldr	r3, [r3, #0]
 8015ec6:	2b00      	cmp	r3, #0
 8015ec8:	d02a      	beq.n	8015f20 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8015eca:	68bb      	ldr	r3, [r7, #8]
 8015ecc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8015ece:	687b      	ldr	r3, [r7, #4]
 8015ed0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8015ed2:	68fb      	ldr	r3, [r7, #12]
 8015ed4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8015ed6:	68bb      	ldr	r3, [r7, #8]
 8015ed8:	2b05      	cmp	r3, #5
 8015eda:	dc18      	bgt.n	8015f0e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8015edc:	f7ff feb2 	bl	8015c44 <xTaskGetSchedulerState>
 8015ee0:	4603      	mov	r3, r0
 8015ee2:	2b02      	cmp	r3, #2
 8015ee4:	d109      	bne.n	8015efa <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8015ee6:	4b11      	ldr	r3, [pc, #68]	; (8015f2c <xTimerGenericCommand+0x98>)
 8015ee8:	6818      	ldr	r0, [r3, #0]
 8015eea:	f107 0110 	add.w	r1, r7, #16
 8015eee:	2300      	movs	r3, #0
 8015ef0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015ef2:	f7fe fbeb 	bl	80146cc <xQueueGenericSend>
 8015ef6:	6278      	str	r0, [r7, #36]	; 0x24
 8015ef8:	e012      	b.n	8015f20 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8015efa:	4b0c      	ldr	r3, [pc, #48]	; (8015f2c <xTimerGenericCommand+0x98>)
 8015efc:	6818      	ldr	r0, [r3, #0]
 8015efe:	f107 0110 	add.w	r1, r7, #16
 8015f02:	2300      	movs	r3, #0
 8015f04:	2200      	movs	r2, #0
 8015f06:	f7fe fbe1 	bl	80146cc <xQueueGenericSend>
 8015f0a:	6278      	str	r0, [r7, #36]	; 0x24
 8015f0c:	e008      	b.n	8015f20 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8015f0e:	4b07      	ldr	r3, [pc, #28]	; (8015f2c <xTimerGenericCommand+0x98>)
 8015f10:	6818      	ldr	r0, [r3, #0]
 8015f12:	f107 0110 	add.w	r1, r7, #16
 8015f16:	2300      	movs	r3, #0
 8015f18:	683a      	ldr	r2, [r7, #0]
 8015f1a:	f7fe fcd5 	bl	80148c8 <xQueueGenericSendFromISR>
 8015f1e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8015f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8015f22:	4618      	mov	r0, r3
 8015f24:	3728      	adds	r7, #40	; 0x28
 8015f26:	46bd      	mov	sp, r7
 8015f28:	bd80      	pop	{r7, pc}
 8015f2a:	bf00      	nop
 8015f2c:	20003328 	.word	0x20003328

08015f30 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8015f30:	b580      	push	{r7, lr}
 8015f32:	b088      	sub	sp, #32
 8015f34:	af02      	add	r7, sp, #8
 8015f36:	6078      	str	r0, [r7, #4]
 8015f38:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8015f3a:	4b1c      	ldr	r3, [pc, #112]	; (8015fac <prvProcessExpiredTimer+0x7c>)
 8015f3c:	681b      	ldr	r3, [r3, #0]
 8015f3e:	68db      	ldr	r3, [r3, #12]
 8015f40:	68db      	ldr	r3, [r3, #12]
 8015f42:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015f44:	697b      	ldr	r3, [r7, #20]
 8015f46:	3304      	adds	r3, #4
 8015f48:	4618      	mov	r0, r3
 8015f4a:	f7fe fa55 	bl	80143f8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8015f4e:	697b      	ldr	r3, [r7, #20]
 8015f50:	69db      	ldr	r3, [r3, #28]
 8015f52:	2b01      	cmp	r3, #1
 8015f54:	d122      	bne.n	8015f9c <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8015f56:	697b      	ldr	r3, [r7, #20]
 8015f58:	699a      	ldr	r2, [r3, #24]
 8015f5a:	687b      	ldr	r3, [r7, #4]
 8015f5c:	18d1      	adds	r1, r2, r3
 8015f5e:	687b      	ldr	r3, [r7, #4]
 8015f60:	683a      	ldr	r2, [r7, #0]
 8015f62:	6978      	ldr	r0, [r7, #20]
 8015f64:	f000 f8c8 	bl	80160f8 <prvInsertTimerInActiveList>
 8015f68:	4603      	mov	r3, r0
 8015f6a:	2b00      	cmp	r3, #0
 8015f6c:	d016      	beq.n	8015f9c <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8015f6e:	2300      	movs	r3, #0
 8015f70:	9300      	str	r3, [sp, #0]
 8015f72:	2300      	movs	r3, #0
 8015f74:	687a      	ldr	r2, [r7, #4]
 8015f76:	2100      	movs	r1, #0
 8015f78:	6978      	ldr	r0, [r7, #20]
 8015f7a:	f7ff ff8b 	bl	8015e94 <xTimerGenericCommand>
 8015f7e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8015f80:	693b      	ldr	r3, [r7, #16]
 8015f82:	2b00      	cmp	r3, #0
 8015f84:	d10a      	bne.n	8015f9c <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8015f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015f8a:	f383 8811 	msr	BASEPRI, r3
 8015f8e:	f3bf 8f6f 	isb	sy
 8015f92:	f3bf 8f4f 	dsb	sy
 8015f96:	60fb      	str	r3, [r7, #12]
}
 8015f98:	bf00      	nop
 8015f9a:	e7fe      	b.n	8015f9a <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015f9c:	697b      	ldr	r3, [r7, #20]
 8015f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015fa0:	6978      	ldr	r0, [r7, #20]
 8015fa2:	4798      	blx	r3
}
 8015fa4:	bf00      	nop
 8015fa6:	3718      	adds	r7, #24
 8015fa8:	46bd      	mov	sp, r7
 8015faa:	bd80      	pop	{r7, pc}
 8015fac:	20003320 	.word	0x20003320

08015fb0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8015fb0:	b580      	push	{r7, lr}
 8015fb2:	b084      	sub	sp, #16
 8015fb4:	af00      	add	r7, sp, #0
 8015fb6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8015fb8:	f107 0308 	add.w	r3, r7, #8
 8015fbc:	4618      	mov	r0, r3
 8015fbe:	f000 f857 	bl	8016070 <prvGetNextExpireTime>
 8015fc2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8015fc4:	68bb      	ldr	r3, [r7, #8]
 8015fc6:	4619      	mov	r1, r3
 8015fc8:	68f8      	ldr	r0, [r7, #12]
 8015fca:	f000 f803 	bl	8015fd4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8015fce:	f000 f8d5 	bl	801617c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8015fd2:	e7f1      	b.n	8015fb8 <prvTimerTask+0x8>

08015fd4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8015fd4:	b580      	push	{r7, lr}
 8015fd6:	b084      	sub	sp, #16
 8015fd8:	af00      	add	r7, sp, #0
 8015fda:	6078      	str	r0, [r7, #4]
 8015fdc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8015fde:	f7ff fa45 	bl	801546c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8015fe2:	f107 0308 	add.w	r3, r7, #8
 8015fe6:	4618      	mov	r0, r3
 8015fe8:	f000 f866 	bl	80160b8 <prvSampleTimeNow>
 8015fec:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8015fee:	68bb      	ldr	r3, [r7, #8]
 8015ff0:	2b00      	cmp	r3, #0
 8015ff2:	d130      	bne.n	8016056 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8015ff4:	683b      	ldr	r3, [r7, #0]
 8015ff6:	2b00      	cmp	r3, #0
 8015ff8:	d10a      	bne.n	8016010 <prvProcessTimerOrBlockTask+0x3c>
 8015ffa:	687a      	ldr	r2, [r7, #4]
 8015ffc:	68fb      	ldr	r3, [r7, #12]
 8015ffe:	429a      	cmp	r2, r3
 8016000:	d806      	bhi.n	8016010 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8016002:	f7ff fa41 	bl	8015488 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8016006:	68f9      	ldr	r1, [r7, #12]
 8016008:	6878      	ldr	r0, [r7, #4]
 801600a:	f7ff ff91 	bl	8015f30 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801600e:	e024      	b.n	801605a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8016010:	683b      	ldr	r3, [r7, #0]
 8016012:	2b00      	cmp	r3, #0
 8016014:	d008      	beq.n	8016028 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8016016:	4b13      	ldr	r3, [pc, #76]	; (8016064 <prvProcessTimerOrBlockTask+0x90>)
 8016018:	681b      	ldr	r3, [r3, #0]
 801601a:	681b      	ldr	r3, [r3, #0]
 801601c:	2b00      	cmp	r3, #0
 801601e:	bf0c      	ite	eq
 8016020:	2301      	moveq	r3, #1
 8016022:	2300      	movne	r3, #0
 8016024:	b2db      	uxtb	r3, r3
 8016026:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8016028:	4b0f      	ldr	r3, [pc, #60]	; (8016068 <prvProcessTimerOrBlockTask+0x94>)
 801602a:	6818      	ldr	r0, [r3, #0]
 801602c:	687a      	ldr	r2, [r7, #4]
 801602e:	68fb      	ldr	r3, [r7, #12]
 8016030:	1ad3      	subs	r3, r2, r3
 8016032:	683a      	ldr	r2, [r7, #0]
 8016034:	4619      	mov	r1, r3
 8016036:	f7fe ffb3 	bl	8014fa0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801603a:	f7ff fa25 	bl	8015488 <xTaskResumeAll>
 801603e:	4603      	mov	r3, r0
 8016040:	2b00      	cmp	r3, #0
 8016042:	d10a      	bne.n	801605a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8016044:	4b09      	ldr	r3, [pc, #36]	; (801606c <prvProcessTimerOrBlockTask+0x98>)
 8016046:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801604a:	601a      	str	r2, [r3, #0]
 801604c:	f3bf 8f4f 	dsb	sy
 8016050:	f3bf 8f6f 	isb	sy
}
 8016054:	e001      	b.n	801605a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8016056:	f7ff fa17 	bl	8015488 <xTaskResumeAll>
}
 801605a:	bf00      	nop
 801605c:	3710      	adds	r7, #16
 801605e:	46bd      	mov	sp, r7
 8016060:	bd80      	pop	{r7, pc}
 8016062:	bf00      	nop
 8016064:	20003324 	.word	0x20003324
 8016068:	20003328 	.word	0x20003328
 801606c:	e000ed04 	.word	0xe000ed04

08016070 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8016070:	b480      	push	{r7}
 8016072:	b085      	sub	sp, #20
 8016074:	af00      	add	r7, sp, #0
 8016076:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8016078:	4b0e      	ldr	r3, [pc, #56]	; (80160b4 <prvGetNextExpireTime+0x44>)
 801607a:	681b      	ldr	r3, [r3, #0]
 801607c:	681b      	ldr	r3, [r3, #0]
 801607e:	2b00      	cmp	r3, #0
 8016080:	bf0c      	ite	eq
 8016082:	2301      	moveq	r3, #1
 8016084:	2300      	movne	r3, #0
 8016086:	b2db      	uxtb	r3, r3
 8016088:	461a      	mov	r2, r3
 801608a:	687b      	ldr	r3, [r7, #4]
 801608c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 801608e:	687b      	ldr	r3, [r7, #4]
 8016090:	681b      	ldr	r3, [r3, #0]
 8016092:	2b00      	cmp	r3, #0
 8016094:	d105      	bne.n	80160a2 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8016096:	4b07      	ldr	r3, [pc, #28]	; (80160b4 <prvGetNextExpireTime+0x44>)
 8016098:	681b      	ldr	r3, [r3, #0]
 801609a:	68db      	ldr	r3, [r3, #12]
 801609c:	681b      	ldr	r3, [r3, #0]
 801609e:	60fb      	str	r3, [r7, #12]
 80160a0:	e001      	b.n	80160a6 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80160a2:	2300      	movs	r3, #0
 80160a4:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80160a6:	68fb      	ldr	r3, [r7, #12]
}
 80160a8:	4618      	mov	r0, r3
 80160aa:	3714      	adds	r7, #20
 80160ac:	46bd      	mov	sp, r7
 80160ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160b2:	4770      	bx	lr
 80160b4:	20003320 	.word	0x20003320

080160b8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80160b8:	b580      	push	{r7, lr}
 80160ba:	b084      	sub	sp, #16
 80160bc:	af00      	add	r7, sp, #0
 80160be:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80160c0:	f7ff fa80 	bl	80155c4 <xTaskGetTickCount>
 80160c4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80160c6:	4b0b      	ldr	r3, [pc, #44]	; (80160f4 <prvSampleTimeNow+0x3c>)
 80160c8:	681b      	ldr	r3, [r3, #0]
 80160ca:	68fa      	ldr	r2, [r7, #12]
 80160cc:	429a      	cmp	r2, r3
 80160ce:	d205      	bcs.n	80160dc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80160d0:	f000 f908 	bl	80162e4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80160d4:	687b      	ldr	r3, [r7, #4]
 80160d6:	2201      	movs	r2, #1
 80160d8:	601a      	str	r2, [r3, #0]
 80160da:	e002      	b.n	80160e2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80160dc:	687b      	ldr	r3, [r7, #4]
 80160de:	2200      	movs	r2, #0
 80160e0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80160e2:	4a04      	ldr	r2, [pc, #16]	; (80160f4 <prvSampleTimeNow+0x3c>)
 80160e4:	68fb      	ldr	r3, [r7, #12]
 80160e6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80160e8:	68fb      	ldr	r3, [r7, #12]
}
 80160ea:	4618      	mov	r0, r3
 80160ec:	3710      	adds	r7, #16
 80160ee:	46bd      	mov	sp, r7
 80160f0:	bd80      	pop	{r7, pc}
 80160f2:	bf00      	nop
 80160f4:	20003330 	.word	0x20003330

080160f8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80160f8:	b580      	push	{r7, lr}
 80160fa:	b086      	sub	sp, #24
 80160fc:	af00      	add	r7, sp, #0
 80160fe:	60f8      	str	r0, [r7, #12]
 8016100:	60b9      	str	r1, [r7, #8]
 8016102:	607a      	str	r2, [r7, #4]
 8016104:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8016106:	2300      	movs	r3, #0
 8016108:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801610a:	68fb      	ldr	r3, [r7, #12]
 801610c:	68ba      	ldr	r2, [r7, #8]
 801610e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8016110:	68fb      	ldr	r3, [r7, #12]
 8016112:	68fa      	ldr	r2, [r7, #12]
 8016114:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8016116:	68ba      	ldr	r2, [r7, #8]
 8016118:	687b      	ldr	r3, [r7, #4]
 801611a:	429a      	cmp	r2, r3
 801611c:	d812      	bhi.n	8016144 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801611e:	687a      	ldr	r2, [r7, #4]
 8016120:	683b      	ldr	r3, [r7, #0]
 8016122:	1ad2      	subs	r2, r2, r3
 8016124:	68fb      	ldr	r3, [r7, #12]
 8016126:	699b      	ldr	r3, [r3, #24]
 8016128:	429a      	cmp	r2, r3
 801612a:	d302      	bcc.n	8016132 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 801612c:	2301      	movs	r3, #1
 801612e:	617b      	str	r3, [r7, #20]
 8016130:	e01b      	b.n	801616a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8016132:	4b10      	ldr	r3, [pc, #64]	; (8016174 <prvInsertTimerInActiveList+0x7c>)
 8016134:	681a      	ldr	r2, [r3, #0]
 8016136:	68fb      	ldr	r3, [r7, #12]
 8016138:	3304      	adds	r3, #4
 801613a:	4619      	mov	r1, r3
 801613c:	4610      	mov	r0, r2
 801613e:	f7fe f922 	bl	8014386 <vListInsert>
 8016142:	e012      	b.n	801616a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8016144:	687a      	ldr	r2, [r7, #4]
 8016146:	683b      	ldr	r3, [r7, #0]
 8016148:	429a      	cmp	r2, r3
 801614a:	d206      	bcs.n	801615a <prvInsertTimerInActiveList+0x62>
 801614c:	68ba      	ldr	r2, [r7, #8]
 801614e:	683b      	ldr	r3, [r7, #0]
 8016150:	429a      	cmp	r2, r3
 8016152:	d302      	bcc.n	801615a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8016154:	2301      	movs	r3, #1
 8016156:	617b      	str	r3, [r7, #20]
 8016158:	e007      	b.n	801616a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801615a:	4b07      	ldr	r3, [pc, #28]	; (8016178 <prvInsertTimerInActiveList+0x80>)
 801615c:	681a      	ldr	r2, [r3, #0]
 801615e:	68fb      	ldr	r3, [r7, #12]
 8016160:	3304      	adds	r3, #4
 8016162:	4619      	mov	r1, r3
 8016164:	4610      	mov	r0, r2
 8016166:	f7fe f90e 	bl	8014386 <vListInsert>
		}
	}

	return xProcessTimerNow;
 801616a:	697b      	ldr	r3, [r7, #20]
}
 801616c:	4618      	mov	r0, r3
 801616e:	3718      	adds	r7, #24
 8016170:	46bd      	mov	sp, r7
 8016172:	bd80      	pop	{r7, pc}
 8016174:	20003324 	.word	0x20003324
 8016178:	20003320 	.word	0x20003320

0801617c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 801617c:	b580      	push	{r7, lr}
 801617e:	b08e      	sub	sp, #56	; 0x38
 8016180:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8016182:	e09d      	b.n	80162c0 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8016184:	687b      	ldr	r3, [r7, #4]
 8016186:	2b00      	cmp	r3, #0
 8016188:	da18      	bge.n	80161bc <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801618a:	1d3b      	adds	r3, r7, #4
 801618c:	3304      	adds	r3, #4
 801618e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8016190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016192:	2b00      	cmp	r3, #0
 8016194:	d10a      	bne.n	80161ac <prvProcessReceivedCommands+0x30>
	__asm volatile
 8016196:	f04f 0350 	mov.w	r3, #80	; 0x50
 801619a:	f383 8811 	msr	BASEPRI, r3
 801619e:	f3bf 8f6f 	isb	sy
 80161a2:	f3bf 8f4f 	dsb	sy
 80161a6:	61fb      	str	r3, [r7, #28]
}
 80161a8:	bf00      	nop
 80161aa:	e7fe      	b.n	80161aa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80161ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80161ae:	681b      	ldr	r3, [r3, #0]
 80161b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80161b2:	6850      	ldr	r0, [r2, #4]
 80161b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80161b6:	6892      	ldr	r2, [r2, #8]
 80161b8:	4611      	mov	r1, r2
 80161ba:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80161bc:	687b      	ldr	r3, [r7, #4]
 80161be:	2b00      	cmp	r3, #0
 80161c0:	db7d      	blt.n	80162be <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80161c2:	68fb      	ldr	r3, [r7, #12]
 80161c4:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80161c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80161c8:	695b      	ldr	r3, [r3, #20]
 80161ca:	2b00      	cmp	r3, #0
 80161cc:	d004      	beq.n	80161d8 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80161ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80161d0:	3304      	adds	r3, #4
 80161d2:	4618      	mov	r0, r3
 80161d4:	f7fe f910 	bl	80143f8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80161d8:	463b      	mov	r3, r7
 80161da:	4618      	mov	r0, r3
 80161dc:	f7ff ff6c 	bl	80160b8 <prvSampleTimeNow>
 80161e0:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80161e2:	687b      	ldr	r3, [r7, #4]
 80161e4:	2b09      	cmp	r3, #9
 80161e6:	d86b      	bhi.n	80162c0 <prvProcessReceivedCommands+0x144>
 80161e8:	a201      	add	r2, pc, #4	; (adr r2, 80161f0 <prvProcessReceivedCommands+0x74>)
 80161ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80161ee:	bf00      	nop
 80161f0:	08016219 	.word	0x08016219
 80161f4:	08016219 	.word	0x08016219
 80161f8:	08016219 	.word	0x08016219
 80161fc:	080162c1 	.word	0x080162c1
 8016200:	08016275 	.word	0x08016275
 8016204:	080162ad 	.word	0x080162ad
 8016208:	08016219 	.word	0x08016219
 801620c:	08016219 	.word	0x08016219
 8016210:	080162c1 	.word	0x080162c1
 8016214:	08016275 	.word	0x08016275
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8016218:	68ba      	ldr	r2, [r7, #8]
 801621a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801621c:	699b      	ldr	r3, [r3, #24]
 801621e:	18d1      	adds	r1, r2, r3
 8016220:	68bb      	ldr	r3, [r7, #8]
 8016222:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016224:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016226:	f7ff ff67 	bl	80160f8 <prvInsertTimerInActiveList>
 801622a:	4603      	mov	r3, r0
 801622c:	2b00      	cmp	r3, #0
 801622e:	d047      	beq.n	80162c0 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8016230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016234:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016236:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8016238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801623a:	69db      	ldr	r3, [r3, #28]
 801623c:	2b01      	cmp	r3, #1
 801623e:	d13f      	bne.n	80162c0 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8016240:	68ba      	ldr	r2, [r7, #8]
 8016242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016244:	699b      	ldr	r3, [r3, #24]
 8016246:	441a      	add	r2, r3
 8016248:	2300      	movs	r3, #0
 801624a:	9300      	str	r3, [sp, #0]
 801624c:	2300      	movs	r3, #0
 801624e:	2100      	movs	r1, #0
 8016250:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016252:	f7ff fe1f 	bl	8015e94 <xTimerGenericCommand>
 8016256:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8016258:	6a3b      	ldr	r3, [r7, #32]
 801625a:	2b00      	cmp	r3, #0
 801625c:	d130      	bne.n	80162c0 <prvProcessReceivedCommands+0x144>
	__asm volatile
 801625e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016262:	f383 8811 	msr	BASEPRI, r3
 8016266:	f3bf 8f6f 	isb	sy
 801626a:	f3bf 8f4f 	dsb	sy
 801626e:	61bb      	str	r3, [r7, #24]
}
 8016270:	bf00      	nop
 8016272:	e7fe      	b.n	8016272 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8016274:	68ba      	ldr	r2, [r7, #8]
 8016276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016278:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801627a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801627c:	699b      	ldr	r3, [r3, #24]
 801627e:	2b00      	cmp	r3, #0
 8016280:	d10a      	bne.n	8016298 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8016282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016286:	f383 8811 	msr	BASEPRI, r3
 801628a:	f3bf 8f6f 	isb	sy
 801628e:	f3bf 8f4f 	dsb	sy
 8016292:	617b      	str	r3, [r7, #20]
}
 8016294:	bf00      	nop
 8016296:	e7fe      	b.n	8016296 <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8016298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801629a:	699a      	ldr	r2, [r3, #24]
 801629c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801629e:	18d1      	adds	r1, r2, r3
 80162a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80162a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80162a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80162a6:	f7ff ff27 	bl	80160f8 <prvInsertTimerInActiveList>
					break;
 80162aa:	e009      	b.n	80162c0 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80162ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80162ae:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80162b2:	2b00      	cmp	r3, #0
 80162b4:	d104      	bne.n	80162c0 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 80162b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80162b8:	f000 fb4c 	bl	8016954 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80162bc:	e000      	b.n	80162c0 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80162be:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80162c0:	4b07      	ldr	r3, [pc, #28]	; (80162e0 <prvProcessReceivedCommands+0x164>)
 80162c2:	681b      	ldr	r3, [r3, #0]
 80162c4:	1d39      	adds	r1, r7, #4
 80162c6:	2200      	movs	r2, #0
 80162c8:	4618      	mov	r0, r3
 80162ca:	f7fe fb95 	bl	80149f8 <xQueueReceive>
 80162ce:	4603      	mov	r3, r0
 80162d0:	2b00      	cmp	r3, #0
 80162d2:	f47f af57 	bne.w	8016184 <prvProcessReceivedCommands+0x8>
	}
}
 80162d6:	bf00      	nop
 80162d8:	bf00      	nop
 80162da:	3730      	adds	r7, #48	; 0x30
 80162dc:	46bd      	mov	sp, r7
 80162de:	bd80      	pop	{r7, pc}
 80162e0:	20003328 	.word	0x20003328

080162e4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80162e4:	b580      	push	{r7, lr}
 80162e6:	b088      	sub	sp, #32
 80162e8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80162ea:	e045      	b.n	8016378 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80162ec:	4b2c      	ldr	r3, [pc, #176]	; (80163a0 <prvSwitchTimerLists+0xbc>)
 80162ee:	681b      	ldr	r3, [r3, #0]
 80162f0:	68db      	ldr	r3, [r3, #12]
 80162f2:	681b      	ldr	r3, [r3, #0]
 80162f4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80162f6:	4b2a      	ldr	r3, [pc, #168]	; (80163a0 <prvSwitchTimerLists+0xbc>)
 80162f8:	681b      	ldr	r3, [r3, #0]
 80162fa:	68db      	ldr	r3, [r3, #12]
 80162fc:	68db      	ldr	r3, [r3, #12]
 80162fe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8016300:	68fb      	ldr	r3, [r7, #12]
 8016302:	3304      	adds	r3, #4
 8016304:	4618      	mov	r0, r3
 8016306:	f7fe f877 	bl	80143f8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801630a:	68fb      	ldr	r3, [r7, #12]
 801630c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801630e:	68f8      	ldr	r0, [r7, #12]
 8016310:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8016312:	68fb      	ldr	r3, [r7, #12]
 8016314:	69db      	ldr	r3, [r3, #28]
 8016316:	2b01      	cmp	r3, #1
 8016318:	d12e      	bne.n	8016378 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 801631a:	68fb      	ldr	r3, [r7, #12]
 801631c:	699b      	ldr	r3, [r3, #24]
 801631e:	693a      	ldr	r2, [r7, #16]
 8016320:	4413      	add	r3, r2
 8016322:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8016324:	68ba      	ldr	r2, [r7, #8]
 8016326:	693b      	ldr	r3, [r7, #16]
 8016328:	429a      	cmp	r2, r3
 801632a:	d90e      	bls.n	801634a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801632c:	68fb      	ldr	r3, [r7, #12]
 801632e:	68ba      	ldr	r2, [r7, #8]
 8016330:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8016332:	68fb      	ldr	r3, [r7, #12]
 8016334:	68fa      	ldr	r2, [r7, #12]
 8016336:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8016338:	4b19      	ldr	r3, [pc, #100]	; (80163a0 <prvSwitchTimerLists+0xbc>)
 801633a:	681a      	ldr	r2, [r3, #0]
 801633c:	68fb      	ldr	r3, [r7, #12]
 801633e:	3304      	adds	r3, #4
 8016340:	4619      	mov	r1, r3
 8016342:	4610      	mov	r0, r2
 8016344:	f7fe f81f 	bl	8014386 <vListInsert>
 8016348:	e016      	b.n	8016378 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801634a:	2300      	movs	r3, #0
 801634c:	9300      	str	r3, [sp, #0]
 801634e:	2300      	movs	r3, #0
 8016350:	693a      	ldr	r2, [r7, #16]
 8016352:	2100      	movs	r1, #0
 8016354:	68f8      	ldr	r0, [r7, #12]
 8016356:	f7ff fd9d 	bl	8015e94 <xTimerGenericCommand>
 801635a:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801635c:	687b      	ldr	r3, [r7, #4]
 801635e:	2b00      	cmp	r3, #0
 8016360:	d10a      	bne.n	8016378 <prvSwitchTimerLists+0x94>
	__asm volatile
 8016362:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016366:	f383 8811 	msr	BASEPRI, r3
 801636a:	f3bf 8f6f 	isb	sy
 801636e:	f3bf 8f4f 	dsb	sy
 8016372:	603b      	str	r3, [r7, #0]
}
 8016374:	bf00      	nop
 8016376:	e7fe      	b.n	8016376 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8016378:	4b09      	ldr	r3, [pc, #36]	; (80163a0 <prvSwitchTimerLists+0xbc>)
 801637a:	681b      	ldr	r3, [r3, #0]
 801637c:	681b      	ldr	r3, [r3, #0]
 801637e:	2b00      	cmp	r3, #0
 8016380:	d1b4      	bne.n	80162ec <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8016382:	4b07      	ldr	r3, [pc, #28]	; (80163a0 <prvSwitchTimerLists+0xbc>)
 8016384:	681b      	ldr	r3, [r3, #0]
 8016386:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8016388:	4b06      	ldr	r3, [pc, #24]	; (80163a4 <prvSwitchTimerLists+0xc0>)
 801638a:	681b      	ldr	r3, [r3, #0]
 801638c:	4a04      	ldr	r2, [pc, #16]	; (80163a0 <prvSwitchTimerLists+0xbc>)
 801638e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8016390:	4a04      	ldr	r2, [pc, #16]	; (80163a4 <prvSwitchTimerLists+0xc0>)
 8016392:	697b      	ldr	r3, [r7, #20]
 8016394:	6013      	str	r3, [r2, #0]
}
 8016396:	bf00      	nop
 8016398:	3718      	adds	r7, #24
 801639a:	46bd      	mov	sp, r7
 801639c:	bd80      	pop	{r7, pc}
 801639e:	bf00      	nop
 80163a0:	20003320 	.word	0x20003320
 80163a4:	20003324 	.word	0x20003324

080163a8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80163a8:	b580      	push	{r7, lr}
 80163aa:	b082      	sub	sp, #8
 80163ac:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80163ae:	f000 f969 	bl	8016684 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80163b2:	4b15      	ldr	r3, [pc, #84]	; (8016408 <prvCheckForValidListAndQueue+0x60>)
 80163b4:	681b      	ldr	r3, [r3, #0]
 80163b6:	2b00      	cmp	r3, #0
 80163b8:	d120      	bne.n	80163fc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80163ba:	4814      	ldr	r0, [pc, #80]	; (801640c <prvCheckForValidListAndQueue+0x64>)
 80163bc:	f7fd ff92 	bl	80142e4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80163c0:	4813      	ldr	r0, [pc, #76]	; (8016410 <prvCheckForValidListAndQueue+0x68>)
 80163c2:	f7fd ff8f 	bl	80142e4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80163c6:	4b13      	ldr	r3, [pc, #76]	; (8016414 <prvCheckForValidListAndQueue+0x6c>)
 80163c8:	4a10      	ldr	r2, [pc, #64]	; (801640c <prvCheckForValidListAndQueue+0x64>)
 80163ca:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80163cc:	4b12      	ldr	r3, [pc, #72]	; (8016418 <prvCheckForValidListAndQueue+0x70>)
 80163ce:	4a10      	ldr	r2, [pc, #64]	; (8016410 <prvCheckForValidListAndQueue+0x68>)
 80163d0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80163d2:	2300      	movs	r3, #0
 80163d4:	9300      	str	r3, [sp, #0]
 80163d6:	4b11      	ldr	r3, [pc, #68]	; (801641c <prvCheckForValidListAndQueue+0x74>)
 80163d8:	4a11      	ldr	r2, [pc, #68]	; (8016420 <prvCheckForValidListAndQueue+0x78>)
 80163da:	2110      	movs	r1, #16
 80163dc:	200a      	movs	r0, #10
 80163de:	f7fe f89d 	bl	801451c <xQueueGenericCreateStatic>
 80163e2:	4603      	mov	r3, r0
 80163e4:	4a08      	ldr	r2, [pc, #32]	; (8016408 <prvCheckForValidListAndQueue+0x60>)
 80163e6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80163e8:	4b07      	ldr	r3, [pc, #28]	; (8016408 <prvCheckForValidListAndQueue+0x60>)
 80163ea:	681b      	ldr	r3, [r3, #0]
 80163ec:	2b00      	cmp	r3, #0
 80163ee:	d005      	beq.n	80163fc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80163f0:	4b05      	ldr	r3, [pc, #20]	; (8016408 <prvCheckForValidListAndQueue+0x60>)
 80163f2:	681b      	ldr	r3, [r3, #0]
 80163f4:	490b      	ldr	r1, [pc, #44]	; (8016424 <prvCheckForValidListAndQueue+0x7c>)
 80163f6:	4618      	mov	r0, r3
 80163f8:	f7fe fda8 	bl	8014f4c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80163fc:	f000 f972 	bl	80166e4 <vPortExitCritical>
}
 8016400:	bf00      	nop
 8016402:	46bd      	mov	sp, r7
 8016404:	bd80      	pop	{r7, pc}
 8016406:	bf00      	nop
 8016408:	20003328 	.word	0x20003328
 801640c:	200032f8 	.word	0x200032f8
 8016410:	2000330c 	.word	0x2000330c
 8016414:	20003320 	.word	0x20003320
 8016418:	20003324 	.word	0x20003324
 801641c:	200033d4 	.word	0x200033d4
 8016420:	20003334 	.word	0x20003334
 8016424:	08017d24 	.word	0x08017d24

08016428 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8016428:	b480      	push	{r7}
 801642a:	b085      	sub	sp, #20
 801642c:	af00      	add	r7, sp, #0
 801642e:	60f8      	str	r0, [r7, #12]
 8016430:	60b9      	str	r1, [r7, #8]
 8016432:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8016434:	68fb      	ldr	r3, [r7, #12]
 8016436:	3b04      	subs	r3, #4
 8016438:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801643a:	68fb      	ldr	r3, [r7, #12]
 801643c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8016440:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016442:	68fb      	ldr	r3, [r7, #12]
 8016444:	3b04      	subs	r3, #4
 8016446:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8016448:	68bb      	ldr	r3, [r7, #8]
 801644a:	f023 0201 	bic.w	r2, r3, #1
 801644e:	68fb      	ldr	r3, [r7, #12]
 8016450:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016452:	68fb      	ldr	r3, [r7, #12]
 8016454:	3b04      	subs	r3, #4
 8016456:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8016458:	4a0c      	ldr	r2, [pc, #48]	; (801648c <pxPortInitialiseStack+0x64>)
 801645a:	68fb      	ldr	r3, [r7, #12]
 801645c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801645e:	68fb      	ldr	r3, [r7, #12]
 8016460:	3b14      	subs	r3, #20
 8016462:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016464:	687a      	ldr	r2, [r7, #4]
 8016466:	68fb      	ldr	r3, [r7, #12]
 8016468:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801646a:	68fb      	ldr	r3, [r7, #12]
 801646c:	3b04      	subs	r3, #4
 801646e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8016470:	68fb      	ldr	r3, [r7, #12]
 8016472:	f06f 0202 	mvn.w	r2, #2
 8016476:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8016478:	68fb      	ldr	r3, [r7, #12]
 801647a:	3b20      	subs	r3, #32
 801647c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801647e:	68fb      	ldr	r3, [r7, #12]
}
 8016480:	4618      	mov	r0, r3
 8016482:	3714      	adds	r7, #20
 8016484:	46bd      	mov	sp, r7
 8016486:	f85d 7b04 	ldr.w	r7, [sp], #4
 801648a:	4770      	bx	lr
 801648c:	08016491 	.word	0x08016491

08016490 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8016490:	b480      	push	{r7}
 8016492:	b085      	sub	sp, #20
 8016494:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8016496:	2300      	movs	r3, #0
 8016498:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801649a:	4b12      	ldr	r3, [pc, #72]	; (80164e4 <prvTaskExitError+0x54>)
 801649c:	681b      	ldr	r3, [r3, #0]
 801649e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80164a2:	d00a      	beq.n	80164ba <prvTaskExitError+0x2a>
	__asm volatile
 80164a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80164a8:	f383 8811 	msr	BASEPRI, r3
 80164ac:	f3bf 8f6f 	isb	sy
 80164b0:	f3bf 8f4f 	dsb	sy
 80164b4:	60fb      	str	r3, [r7, #12]
}
 80164b6:	bf00      	nop
 80164b8:	e7fe      	b.n	80164b8 <prvTaskExitError+0x28>
	__asm volatile
 80164ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80164be:	f383 8811 	msr	BASEPRI, r3
 80164c2:	f3bf 8f6f 	isb	sy
 80164c6:	f3bf 8f4f 	dsb	sy
 80164ca:	60bb      	str	r3, [r7, #8]
}
 80164cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80164ce:	bf00      	nop
 80164d0:	687b      	ldr	r3, [r7, #4]
 80164d2:	2b00      	cmp	r3, #0
 80164d4:	d0fc      	beq.n	80164d0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80164d6:	bf00      	nop
 80164d8:	bf00      	nop
 80164da:	3714      	adds	r7, #20
 80164dc:	46bd      	mov	sp, r7
 80164de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164e2:	4770      	bx	lr
 80164e4:	2000012c 	.word	0x2000012c
	...

080164f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80164f0:	4b07      	ldr	r3, [pc, #28]	; (8016510 <pxCurrentTCBConst2>)
 80164f2:	6819      	ldr	r1, [r3, #0]
 80164f4:	6808      	ldr	r0, [r1, #0]
 80164f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80164fa:	f380 8809 	msr	PSP, r0
 80164fe:	f3bf 8f6f 	isb	sy
 8016502:	f04f 0000 	mov.w	r0, #0
 8016506:	f380 8811 	msr	BASEPRI, r0
 801650a:	4770      	bx	lr
 801650c:	f3af 8000 	nop.w

08016510 <pxCurrentTCBConst2>:
 8016510:	20002df8 	.word	0x20002df8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8016514:	bf00      	nop
 8016516:	bf00      	nop

08016518 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8016518:	4808      	ldr	r0, [pc, #32]	; (801653c <prvPortStartFirstTask+0x24>)
 801651a:	6800      	ldr	r0, [r0, #0]
 801651c:	6800      	ldr	r0, [r0, #0]
 801651e:	f380 8808 	msr	MSP, r0
 8016522:	f04f 0000 	mov.w	r0, #0
 8016526:	f380 8814 	msr	CONTROL, r0
 801652a:	b662      	cpsie	i
 801652c:	b661      	cpsie	f
 801652e:	f3bf 8f4f 	dsb	sy
 8016532:	f3bf 8f6f 	isb	sy
 8016536:	df00      	svc	0
 8016538:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801653a:	bf00      	nop
 801653c:	e000ed08 	.word	0xe000ed08

08016540 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8016540:	b580      	push	{r7, lr}
 8016542:	b086      	sub	sp, #24
 8016544:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8016546:	4b46      	ldr	r3, [pc, #280]	; (8016660 <xPortStartScheduler+0x120>)
 8016548:	681b      	ldr	r3, [r3, #0]
 801654a:	4a46      	ldr	r2, [pc, #280]	; (8016664 <xPortStartScheduler+0x124>)
 801654c:	4293      	cmp	r3, r2
 801654e:	d10a      	bne.n	8016566 <xPortStartScheduler+0x26>
	__asm volatile
 8016550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016554:	f383 8811 	msr	BASEPRI, r3
 8016558:	f3bf 8f6f 	isb	sy
 801655c:	f3bf 8f4f 	dsb	sy
 8016560:	613b      	str	r3, [r7, #16]
}
 8016562:	bf00      	nop
 8016564:	e7fe      	b.n	8016564 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8016566:	4b3e      	ldr	r3, [pc, #248]	; (8016660 <xPortStartScheduler+0x120>)
 8016568:	681b      	ldr	r3, [r3, #0]
 801656a:	4a3f      	ldr	r2, [pc, #252]	; (8016668 <xPortStartScheduler+0x128>)
 801656c:	4293      	cmp	r3, r2
 801656e:	d10a      	bne.n	8016586 <xPortStartScheduler+0x46>
	__asm volatile
 8016570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016574:	f383 8811 	msr	BASEPRI, r3
 8016578:	f3bf 8f6f 	isb	sy
 801657c:	f3bf 8f4f 	dsb	sy
 8016580:	60fb      	str	r3, [r7, #12]
}
 8016582:	bf00      	nop
 8016584:	e7fe      	b.n	8016584 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8016586:	4b39      	ldr	r3, [pc, #228]	; (801666c <xPortStartScheduler+0x12c>)
 8016588:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801658a:	697b      	ldr	r3, [r7, #20]
 801658c:	781b      	ldrb	r3, [r3, #0]
 801658e:	b2db      	uxtb	r3, r3
 8016590:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016592:	697b      	ldr	r3, [r7, #20]
 8016594:	22ff      	movs	r2, #255	; 0xff
 8016596:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8016598:	697b      	ldr	r3, [r7, #20]
 801659a:	781b      	ldrb	r3, [r3, #0]
 801659c:	b2db      	uxtb	r3, r3
 801659e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80165a0:	78fb      	ldrb	r3, [r7, #3]
 80165a2:	b2db      	uxtb	r3, r3
 80165a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80165a8:	b2da      	uxtb	r2, r3
 80165aa:	4b31      	ldr	r3, [pc, #196]	; (8016670 <xPortStartScheduler+0x130>)
 80165ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80165ae:	4b31      	ldr	r3, [pc, #196]	; (8016674 <xPortStartScheduler+0x134>)
 80165b0:	2207      	movs	r2, #7
 80165b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80165b4:	e009      	b.n	80165ca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80165b6:	4b2f      	ldr	r3, [pc, #188]	; (8016674 <xPortStartScheduler+0x134>)
 80165b8:	681b      	ldr	r3, [r3, #0]
 80165ba:	3b01      	subs	r3, #1
 80165bc:	4a2d      	ldr	r2, [pc, #180]	; (8016674 <xPortStartScheduler+0x134>)
 80165be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80165c0:	78fb      	ldrb	r3, [r7, #3]
 80165c2:	b2db      	uxtb	r3, r3
 80165c4:	005b      	lsls	r3, r3, #1
 80165c6:	b2db      	uxtb	r3, r3
 80165c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80165ca:	78fb      	ldrb	r3, [r7, #3]
 80165cc:	b2db      	uxtb	r3, r3
 80165ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80165d2:	2b80      	cmp	r3, #128	; 0x80
 80165d4:	d0ef      	beq.n	80165b6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80165d6:	4b27      	ldr	r3, [pc, #156]	; (8016674 <xPortStartScheduler+0x134>)
 80165d8:	681b      	ldr	r3, [r3, #0]
 80165da:	f1c3 0307 	rsb	r3, r3, #7
 80165de:	2b04      	cmp	r3, #4
 80165e0:	d00a      	beq.n	80165f8 <xPortStartScheduler+0xb8>
	__asm volatile
 80165e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80165e6:	f383 8811 	msr	BASEPRI, r3
 80165ea:	f3bf 8f6f 	isb	sy
 80165ee:	f3bf 8f4f 	dsb	sy
 80165f2:	60bb      	str	r3, [r7, #8]
}
 80165f4:	bf00      	nop
 80165f6:	e7fe      	b.n	80165f6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80165f8:	4b1e      	ldr	r3, [pc, #120]	; (8016674 <xPortStartScheduler+0x134>)
 80165fa:	681b      	ldr	r3, [r3, #0]
 80165fc:	021b      	lsls	r3, r3, #8
 80165fe:	4a1d      	ldr	r2, [pc, #116]	; (8016674 <xPortStartScheduler+0x134>)
 8016600:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8016602:	4b1c      	ldr	r3, [pc, #112]	; (8016674 <xPortStartScheduler+0x134>)
 8016604:	681b      	ldr	r3, [r3, #0]
 8016606:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801660a:	4a1a      	ldr	r2, [pc, #104]	; (8016674 <xPortStartScheduler+0x134>)
 801660c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801660e:	687b      	ldr	r3, [r7, #4]
 8016610:	b2da      	uxtb	r2, r3
 8016612:	697b      	ldr	r3, [r7, #20]
 8016614:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8016616:	4b18      	ldr	r3, [pc, #96]	; (8016678 <xPortStartScheduler+0x138>)
 8016618:	681b      	ldr	r3, [r3, #0]
 801661a:	4a17      	ldr	r2, [pc, #92]	; (8016678 <xPortStartScheduler+0x138>)
 801661c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8016620:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8016622:	4b15      	ldr	r3, [pc, #84]	; (8016678 <xPortStartScheduler+0x138>)
 8016624:	681b      	ldr	r3, [r3, #0]
 8016626:	4a14      	ldr	r2, [pc, #80]	; (8016678 <xPortStartScheduler+0x138>)
 8016628:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801662c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801662e:	f000 f8dd 	bl	80167ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8016632:	4b12      	ldr	r3, [pc, #72]	; (801667c <xPortStartScheduler+0x13c>)
 8016634:	2200      	movs	r2, #0
 8016636:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8016638:	f000 f8fc 	bl	8016834 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801663c:	4b10      	ldr	r3, [pc, #64]	; (8016680 <xPortStartScheduler+0x140>)
 801663e:	681b      	ldr	r3, [r3, #0]
 8016640:	4a0f      	ldr	r2, [pc, #60]	; (8016680 <xPortStartScheduler+0x140>)
 8016642:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8016646:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8016648:	f7ff ff66 	bl	8016518 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801664c:	f7ff f888 	bl	8015760 <vTaskSwitchContext>
	prvTaskExitError();
 8016650:	f7ff ff1e 	bl	8016490 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8016654:	2300      	movs	r3, #0
}
 8016656:	4618      	mov	r0, r3
 8016658:	3718      	adds	r7, #24
 801665a:	46bd      	mov	sp, r7
 801665c:	bd80      	pop	{r7, pc}
 801665e:	bf00      	nop
 8016660:	e000ed00 	.word	0xe000ed00
 8016664:	410fc271 	.word	0x410fc271
 8016668:	410fc270 	.word	0x410fc270
 801666c:	e000e400 	.word	0xe000e400
 8016670:	20003424 	.word	0x20003424
 8016674:	20003428 	.word	0x20003428
 8016678:	e000ed20 	.word	0xe000ed20
 801667c:	2000012c 	.word	0x2000012c
 8016680:	e000ef34 	.word	0xe000ef34

08016684 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8016684:	b480      	push	{r7}
 8016686:	b083      	sub	sp, #12
 8016688:	af00      	add	r7, sp, #0
	__asm volatile
 801668a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801668e:	f383 8811 	msr	BASEPRI, r3
 8016692:	f3bf 8f6f 	isb	sy
 8016696:	f3bf 8f4f 	dsb	sy
 801669a:	607b      	str	r3, [r7, #4]
}
 801669c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801669e:	4b0f      	ldr	r3, [pc, #60]	; (80166dc <vPortEnterCritical+0x58>)
 80166a0:	681b      	ldr	r3, [r3, #0]
 80166a2:	3301      	adds	r3, #1
 80166a4:	4a0d      	ldr	r2, [pc, #52]	; (80166dc <vPortEnterCritical+0x58>)
 80166a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80166a8:	4b0c      	ldr	r3, [pc, #48]	; (80166dc <vPortEnterCritical+0x58>)
 80166aa:	681b      	ldr	r3, [r3, #0]
 80166ac:	2b01      	cmp	r3, #1
 80166ae:	d10f      	bne.n	80166d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80166b0:	4b0b      	ldr	r3, [pc, #44]	; (80166e0 <vPortEnterCritical+0x5c>)
 80166b2:	681b      	ldr	r3, [r3, #0]
 80166b4:	b2db      	uxtb	r3, r3
 80166b6:	2b00      	cmp	r3, #0
 80166b8:	d00a      	beq.n	80166d0 <vPortEnterCritical+0x4c>
	__asm volatile
 80166ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80166be:	f383 8811 	msr	BASEPRI, r3
 80166c2:	f3bf 8f6f 	isb	sy
 80166c6:	f3bf 8f4f 	dsb	sy
 80166ca:	603b      	str	r3, [r7, #0]
}
 80166cc:	bf00      	nop
 80166ce:	e7fe      	b.n	80166ce <vPortEnterCritical+0x4a>
	}
}
 80166d0:	bf00      	nop
 80166d2:	370c      	adds	r7, #12
 80166d4:	46bd      	mov	sp, r7
 80166d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166da:	4770      	bx	lr
 80166dc:	2000012c 	.word	0x2000012c
 80166e0:	e000ed04 	.word	0xe000ed04

080166e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80166e4:	b480      	push	{r7}
 80166e6:	b083      	sub	sp, #12
 80166e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80166ea:	4b12      	ldr	r3, [pc, #72]	; (8016734 <vPortExitCritical+0x50>)
 80166ec:	681b      	ldr	r3, [r3, #0]
 80166ee:	2b00      	cmp	r3, #0
 80166f0:	d10a      	bne.n	8016708 <vPortExitCritical+0x24>
	__asm volatile
 80166f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80166f6:	f383 8811 	msr	BASEPRI, r3
 80166fa:	f3bf 8f6f 	isb	sy
 80166fe:	f3bf 8f4f 	dsb	sy
 8016702:	607b      	str	r3, [r7, #4]
}
 8016704:	bf00      	nop
 8016706:	e7fe      	b.n	8016706 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8016708:	4b0a      	ldr	r3, [pc, #40]	; (8016734 <vPortExitCritical+0x50>)
 801670a:	681b      	ldr	r3, [r3, #0]
 801670c:	3b01      	subs	r3, #1
 801670e:	4a09      	ldr	r2, [pc, #36]	; (8016734 <vPortExitCritical+0x50>)
 8016710:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8016712:	4b08      	ldr	r3, [pc, #32]	; (8016734 <vPortExitCritical+0x50>)
 8016714:	681b      	ldr	r3, [r3, #0]
 8016716:	2b00      	cmp	r3, #0
 8016718:	d105      	bne.n	8016726 <vPortExitCritical+0x42>
 801671a:	2300      	movs	r3, #0
 801671c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801671e:	683b      	ldr	r3, [r7, #0]
 8016720:	f383 8811 	msr	BASEPRI, r3
}
 8016724:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8016726:	bf00      	nop
 8016728:	370c      	adds	r7, #12
 801672a:	46bd      	mov	sp, r7
 801672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016730:	4770      	bx	lr
 8016732:	bf00      	nop
 8016734:	2000012c 	.word	0x2000012c
	...

08016740 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8016740:	f3ef 8009 	mrs	r0, PSP
 8016744:	f3bf 8f6f 	isb	sy
 8016748:	4b15      	ldr	r3, [pc, #84]	; (80167a0 <pxCurrentTCBConst>)
 801674a:	681a      	ldr	r2, [r3, #0]
 801674c:	f01e 0f10 	tst.w	lr, #16
 8016750:	bf08      	it	eq
 8016752:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8016756:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801675a:	6010      	str	r0, [r2, #0]
 801675c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8016760:	f04f 0050 	mov.w	r0, #80	; 0x50
 8016764:	f380 8811 	msr	BASEPRI, r0
 8016768:	f3bf 8f4f 	dsb	sy
 801676c:	f3bf 8f6f 	isb	sy
 8016770:	f7fe fff6 	bl	8015760 <vTaskSwitchContext>
 8016774:	f04f 0000 	mov.w	r0, #0
 8016778:	f380 8811 	msr	BASEPRI, r0
 801677c:	bc09      	pop	{r0, r3}
 801677e:	6819      	ldr	r1, [r3, #0]
 8016780:	6808      	ldr	r0, [r1, #0]
 8016782:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016786:	f01e 0f10 	tst.w	lr, #16
 801678a:	bf08      	it	eq
 801678c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8016790:	f380 8809 	msr	PSP, r0
 8016794:	f3bf 8f6f 	isb	sy
 8016798:	4770      	bx	lr
 801679a:	bf00      	nop
 801679c:	f3af 8000 	nop.w

080167a0 <pxCurrentTCBConst>:
 80167a0:	20002df8 	.word	0x20002df8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80167a4:	bf00      	nop
 80167a6:	bf00      	nop

080167a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80167a8:	b580      	push	{r7, lr}
 80167aa:	b082      	sub	sp, #8
 80167ac:	af00      	add	r7, sp, #0
	__asm volatile
 80167ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80167b2:	f383 8811 	msr	BASEPRI, r3
 80167b6:	f3bf 8f6f 	isb	sy
 80167ba:	f3bf 8f4f 	dsb	sy
 80167be:	607b      	str	r3, [r7, #4]
}
 80167c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80167c2:	f7fe ff0f 	bl	80155e4 <xTaskIncrementTick>
 80167c6:	4603      	mov	r3, r0
 80167c8:	2b00      	cmp	r3, #0
 80167ca:	d003      	beq.n	80167d4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80167cc:	4b06      	ldr	r3, [pc, #24]	; (80167e8 <SysTick_Handler+0x40>)
 80167ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80167d2:	601a      	str	r2, [r3, #0]
 80167d4:	2300      	movs	r3, #0
 80167d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80167d8:	683b      	ldr	r3, [r7, #0]
 80167da:	f383 8811 	msr	BASEPRI, r3
}
 80167de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80167e0:	bf00      	nop
 80167e2:	3708      	adds	r7, #8
 80167e4:	46bd      	mov	sp, r7
 80167e6:	bd80      	pop	{r7, pc}
 80167e8:	e000ed04 	.word	0xe000ed04

080167ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80167ec:	b480      	push	{r7}
 80167ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80167f0:	4b0b      	ldr	r3, [pc, #44]	; (8016820 <vPortSetupTimerInterrupt+0x34>)
 80167f2:	2200      	movs	r2, #0
 80167f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80167f6:	4b0b      	ldr	r3, [pc, #44]	; (8016824 <vPortSetupTimerInterrupt+0x38>)
 80167f8:	2200      	movs	r2, #0
 80167fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80167fc:	4b0a      	ldr	r3, [pc, #40]	; (8016828 <vPortSetupTimerInterrupt+0x3c>)
 80167fe:	681b      	ldr	r3, [r3, #0]
 8016800:	4a0a      	ldr	r2, [pc, #40]	; (801682c <vPortSetupTimerInterrupt+0x40>)
 8016802:	fba2 2303 	umull	r2, r3, r2, r3
 8016806:	099b      	lsrs	r3, r3, #6
 8016808:	4a09      	ldr	r2, [pc, #36]	; (8016830 <vPortSetupTimerInterrupt+0x44>)
 801680a:	3b01      	subs	r3, #1
 801680c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801680e:	4b04      	ldr	r3, [pc, #16]	; (8016820 <vPortSetupTimerInterrupt+0x34>)
 8016810:	2207      	movs	r2, #7
 8016812:	601a      	str	r2, [r3, #0]
}
 8016814:	bf00      	nop
 8016816:	46bd      	mov	sp, r7
 8016818:	f85d 7b04 	ldr.w	r7, [sp], #4
 801681c:	4770      	bx	lr
 801681e:	bf00      	nop
 8016820:	e000e010 	.word	0xe000e010
 8016824:	e000e018 	.word	0xe000e018
 8016828:	20000010 	.word	0x20000010
 801682c:	10624dd3 	.word	0x10624dd3
 8016830:	e000e014 	.word	0xe000e014

08016834 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8016834:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8016844 <vPortEnableVFP+0x10>
 8016838:	6801      	ldr	r1, [r0, #0]
 801683a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801683e:	6001      	str	r1, [r0, #0]
 8016840:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8016842:	bf00      	nop
 8016844:	e000ed88 	.word	0xe000ed88

08016848 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8016848:	b480      	push	{r7}
 801684a:	b085      	sub	sp, #20
 801684c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801684e:	f3ef 8305 	mrs	r3, IPSR
 8016852:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8016854:	68fb      	ldr	r3, [r7, #12]
 8016856:	2b0f      	cmp	r3, #15
 8016858:	d914      	bls.n	8016884 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801685a:	4a17      	ldr	r2, [pc, #92]	; (80168b8 <vPortValidateInterruptPriority+0x70>)
 801685c:	68fb      	ldr	r3, [r7, #12]
 801685e:	4413      	add	r3, r2
 8016860:	781b      	ldrb	r3, [r3, #0]
 8016862:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8016864:	4b15      	ldr	r3, [pc, #84]	; (80168bc <vPortValidateInterruptPriority+0x74>)
 8016866:	781b      	ldrb	r3, [r3, #0]
 8016868:	7afa      	ldrb	r2, [r7, #11]
 801686a:	429a      	cmp	r2, r3
 801686c:	d20a      	bcs.n	8016884 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801686e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016872:	f383 8811 	msr	BASEPRI, r3
 8016876:	f3bf 8f6f 	isb	sy
 801687a:	f3bf 8f4f 	dsb	sy
 801687e:	607b      	str	r3, [r7, #4]
}
 8016880:	bf00      	nop
 8016882:	e7fe      	b.n	8016882 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8016884:	4b0e      	ldr	r3, [pc, #56]	; (80168c0 <vPortValidateInterruptPriority+0x78>)
 8016886:	681b      	ldr	r3, [r3, #0]
 8016888:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801688c:	4b0d      	ldr	r3, [pc, #52]	; (80168c4 <vPortValidateInterruptPriority+0x7c>)
 801688e:	681b      	ldr	r3, [r3, #0]
 8016890:	429a      	cmp	r2, r3
 8016892:	d90a      	bls.n	80168aa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8016894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016898:	f383 8811 	msr	BASEPRI, r3
 801689c:	f3bf 8f6f 	isb	sy
 80168a0:	f3bf 8f4f 	dsb	sy
 80168a4:	603b      	str	r3, [r7, #0]
}
 80168a6:	bf00      	nop
 80168a8:	e7fe      	b.n	80168a8 <vPortValidateInterruptPriority+0x60>
	}
 80168aa:	bf00      	nop
 80168ac:	3714      	adds	r7, #20
 80168ae:	46bd      	mov	sp, r7
 80168b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168b4:	4770      	bx	lr
 80168b6:	bf00      	nop
 80168b8:	e000e3f0 	.word	0xe000e3f0
 80168bc:	20003424 	.word	0x20003424
 80168c0:	e000ed0c 	.word	0xe000ed0c
 80168c4:	20003428 	.word	0x20003428

080168c8 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80168c8:	b580      	push	{r7, lr}
 80168ca:	b084      	sub	sp, #16
 80168cc:	af00      	add	r7, sp, #0
 80168ce:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
 80168d0:	2300      	movs	r3, #0
 80168d2:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 80168d4:	687b      	ldr	r3, [r7, #4]
 80168d6:	f003 0307 	and.w	r3, r3, #7
 80168da:	2b00      	cmp	r3, #0
 80168dc:	d004      	beq.n	80168e8 <pvPortMalloc+0x20>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80168de:	687b      	ldr	r3, [r7, #4]
 80168e0:	f023 0307 	bic.w	r3, r3, #7
 80168e4:	3308      	adds	r3, #8
 80168e6:	607b      	str	r3, [r7, #4]
		}
	}
	#endif

	vTaskSuspendAll();
 80168e8:	f7fe fdc0 	bl	801546c <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
 80168ec:	4b16      	ldr	r3, [pc, #88]	; (8016948 <pvPortMalloc+0x80>)
 80168ee:	681b      	ldr	r3, [r3, #0]
 80168f0:	2b00      	cmp	r3, #0
 80168f2:	d105      	bne.n	8016900 <pvPortMalloc+0x38>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80168f4:	4b15      	ldr	r3, [pc, #84]	; (801694c <pvPortMalloc+0x84>)
 80168f6:	f023 0307 	bic.w	r3, r3, #7
 80168fa:	461a      	mov	r2, r3
 80168fc:	4b12      	ldr	r3, [pc, #72]	; (8016948 <pvPortMalloc+0x80>)
 80168fe:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8016900:	4b13      	ldr	r3, [pc, #76]	; (8016950 <pvPortMalloc+0x88>)
 8016902:	681a      	ldr	r2, [r3, #0]
 8016904:	687b      	ldr	r3, [r7, #4]
 8016906:	4413      	add	r3, r2
 8016908:	f241 72f7 	movw	r2, #6135	; 0x17f7
 801690c:	4293      	cmp	r3, r2
 801690e:	d813      	bhi.n	8016938 <pvPortMalloc+0x70>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
 8016910:	4b0f      	ldr	r3, [pc, #60]	; (8016950 <pvPortMalloc+0x88>)
 8016912:	681a      	ldr	r2, [r3, #0]
 8016914:	687b      	ldr	r3, [r7, #4]
 8016916:	441a      	add	r2, r3
 8016918:	4b0d      	ldr	r3, [pc, #52]	; (8016950 <pvPortMalloc+0x88>)
 801691a:	681b      	ldr	r3, [r3, #0]
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 801691c:	429a      	cmp	r2, r3
 801691e:	d90b      	bls.n	8016938 <pvPortMalloc+0x70>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
 8016920:	4b09      	ldr	r3, [pc, #36]	; (8016948 <pvPortMalloc+0x80>)
 8016922:	681a      	ldr	r2, [r3, #0]
 8016924:	4b0a      	ldr	r3, [pc, #40]	; (8016950 <pvPortMalloc+0x88>)
 8016926:	681b      	ldr	r3, [r3, #0]
 8016928:	4413      	add	r3, r2
 801692a:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
 801692c:	4b08      	ldr	r3, [pc, #32]	; (8016950 <pvPortMalloc+0x88>)
 801692e:	681a      	ldr	r2, [r3, #0]
 8016930:	687b      	ldr	r3, [r7, #4]
 8016932:	4413      	add	r3, r2
 8016934:	4a06      	ldr	r2, [pc, #24]	; (8016950 <pvPortMalloc+0x88>)
 8016936:	6013      	str	r3, [r2, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8016938:	f7fe fda6 	bl	8015488 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 801693c:	68fb      	ldr	r3, [r7, #12]
}
 801693e:	4618      	mov	r0, r3
 8016940:	3710      	adds	r7, #16
 8016942:	46bd      	mov	sp, r7
 8016944:	bd80      	pop	{r7, pc}
 8016946:	bf00      	nop
 8016948:	20004c30 	.word	0x20004c30
 801694c:	20003434 	.word	0x20003434
 8016950:	20004c2c 	.word	0x20004c2c

08016954 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8016954:	b480      	push	{r7}
 8016956:	b085      	sub	sp, #20
 8016958:	af00      	add	r7, sp, #0
 801695a:	6078      	str	r0, [r7, #4]
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
 801695c:	687b      	ldr	r3, [r7, #4]
 801695e:	2b00      	cmp	r3, #0
 8016960:	d00a      	beq.n	8016978 <vPortFree+0x24>
	__asm volatile
 8016962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016966:	f383 8811 	msr	BASEPRI, r3
 801696a:	f3bf 8f6f 	isb	sy
 801696e:	f3bf 8f4f 	dsb	sy
 8016972:	60fb      	str	r3, [r7, #12]
}
 8016974:	bf00      	nop
 8016976:	e7fe      	b.n	8016976 <vPortFree+0x22>
}
 8016978:	bf00      	nop
 801697a:	3714      	adds	r7, #20
 801697c:	46bd      	mov	sp, r7
 801697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016982:	4770      	bx	lr

08016984 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016984:	b480      	push	{r7}
 8016986:	b083      	sub	sp, #12
 8016988:	af00      	add	r7, sp, #0
 801698a:	4603      	mov	r3, r0
 801698c:	6039      	str	r1, [r7, #0]
 801698e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8016990:	683b      	ldr	r3, [r7, #0]
 8016992:	2212      	movs	r2, #18
 8016994:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8016996:	4b03      	ldr	r3, [pc, #12]	; (80169a4 <USBD_FS_DeviceDescriptor+0x20>)
}
 8016998:	4618      	mov	r0, r3
 801699a:	370c      	adds	r7, #12
 801699c:	46bd      	mov	sp, r7
 801699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169a2:	4770      	bx	lr
 80169a4:	2000014c 	.word	0x2000014c

080169a8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80169a8:	b480      	push	{r7}
 80169aa:	b083      	sub	sp, #12
 80169ac:	af00      	add	r7, sp, #0
 80169ae:	4603      	mov	r3, r0
 80169b0:	6039      	str	r1, [r7, #0]
 80169b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80169b4:	683b      	ldr	r3, [r7, #0]
 80169b6:	2204      	movs	r2, #4
 80169b8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80169ba:	4b03      	ldr	r3, [pc, #12]	; (80169c8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80169bc:	4618      	mov	r0, r3
 80169be:	370c      	adds	r7, #12
 80169c0:	46bd      	mov	sp, r7
 80169c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169c6:	4770      	bx	lr
 80169c8:	20000160 	.word	0x20000160

080169cc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80169cc:	b580      	push	{r7, lr}
 80169ce:	b082      	sub	sp, #8
 80169d0:	af00      	add	r7, sp, #0
 80169d2:	4603      	mov	r3, r0
 80169d4:	6039      	str	r1, [r7, #0]
 80169d6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80169d8:	79fb      	ldrb	r3, [r7, #7]
 80169da:	2b00      	cmp	r3, #0
 80169dc:	d105      	bne.n	80169ea <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80169de:	683a      	ldr	r2, [r7, #0]
 80169e0:	4907      	ldr	r1, [pc, #28]	; (8016a00 <USBD_FS_ProductStrDescriptor+0x34>)
 80169e2:	4808      	ldr	r0, [pc, #32]	; (8016a04 <USBD_FS_ProductStrDescriptor+0x38>)
 80169e4:	f7fd f88d 	bl	8013b02 <USBD_GetString>
 80169e8:	e004      	b.n	80169f4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80169ea:	683a      	ldr	r2, [r7, #0]
 80169ec:	4904      	ldr	r1, [pc, #16]	; (8016a00 <USBD_FS_ProductStrDescriptor+0x34>)
 80169ee:	4805      	ldr	r0, [pc, #20]	; (8016a04 <USBD_FS_ProductStrDescriptor+0x38>)
 80169f0:	f7fd f887 	bl	8013b02 <USBD_GetString>
  }
  return USBD_StrDesc;
 80169f4:	4b02      	ldr	r3, [pc, #8]	; (8016a00 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80169f6:	4618      	mov	r0, r3
 80169f8:	3708      	adds	r7, #8
 80169fa:	46bd      	mov	sp, r7
 80169fc:	bd80      	pop	{r7, pc}
 80169fe:	bf00      	nop
 8016a00:	20004c34 	.word	0x20004c34
 8016a04:	08017d2c 	.word	0x08017d2c

08016a08 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016a08:	b580      	push	{r7, lr}
 8016a0a:	b082      	sub	sp, #8
 8016a0c:	af00      	add	r7, sp, #0
 8016a0e:	4603      	mov	r3, r0
 8016a10:	6039      	str	r1, [r7, #0]
 8016a12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8016a14:	683a      	ldr	r2, [r7, #0]
 8016a16:	4904      	ldr	r1, [pc, #16]	; (8016a28 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8016a18:	4804      	ldr	r0, [pc, #16]	; (8016a2c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8016a1a:	f7fd f872 	bl	8013b02 <USBD_GetString>
  return USBD_StrDesc;
 8016a1e:	4b02      	ldr	r3, [pc, #8]	; (8016a28 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8016a20:	4618      	mov	r0, r3
 8016a22:	3708      	adds	r7, #8
 8016a24:	46bd      	mov	sp, r7
 8016a26:	bd80      	pop	{r7, pc}
 8016a28:	20004c34 	.word	0x20004c34
 8016a2c:	08017d44 	.word	0x08017d44

08016a30 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016a30:	b580      	push	{r7, lr}
 8016a32:	b082      	sub	sp, #8
 8016a34:	af00      	add	r7, sp, #0
 8016a36:	4603      	mov	r3, r0
 8016a38:	6039      	str	r1, [r7, #0]
 8016a3a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8016a3c:	683b      	ldr	r3, [r7, #0]
 8016a3e:	221a      	movs	r2, #26
 8016a40:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8016a42:	f000 f843 	bl	8016acc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8016a46:	4b02      	ldr	r3, [pc, #8]	; (8016a50 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8016a48:	4618      	mov	r0, r3
 8016a4a:	3708      	adds	r7, #8
 8016a4c:	46bd      	mov	sp, r7
 8016a4e:	bd80      	pop	{r7, pc}
 8016a50:	20000164 	.word	0x20000164

08016a54 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016a54:	b580      	push	{r7, lr}
 8016a56:	b082      	sub	sp, #8
 8016a58:	af00      	add	r7, sp, #0
 8016a5a:	4603      	mov	r3, r0
 8016a5c:	6039      	str	r1, [r7, #0]
 8016a5e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8016a60:	79fb      	ldrb	r3, [r7, #7]
 8016a62:	2b00      	cmp	r3, #0
 8016a64:	d105      	bne.n	8016a72 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8016a66:	683a      	ldr	r2, [r7, #0]
 8016a68:	4907      	ldr	r1, [pc, #28]	; (8016a88 <USBD_FS_ConfigStrDescriptor+0x34>)
 8016a6a:	4808      	ldr	r0, [pc, #32]	; (8016a8c <USBD_FS_ConfigStrDescriptor+0x38>)
 8016a6c:	f7fd f849 	bl	8013b02 <USBD_GetString>
 8016a70:	e004      	b.n	8016a7c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8016a72:	683a      	ldr	r2, [r7, #0]
 8016a74:	4904      	ldr	r1, [pc, #16]	; (8016a88 <USBD_FS_ConfigStrDescriptor+0x34>)
 8016a76:	4805      	ldr	r0, [pc, #20]	; (8016a8c <USBD_FS_ConfigStrDescriptor+0x38>)
 8016a78:	f7fd f843 	bl	8013b02 <USBD_GetString>
  }
  return USBD_StrDesc;
 8016a7c:	4b02      	ldr	r3, [pc, #8]	; (8016a88 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8016a7e:	4618      	mov	r0, r3
 8016a80:	3708      	adds	r7, #8
 8016a82:	46bd      	mov	sp, r7
 8016a84:	bd80      	pop	{r7, pc}
 8016a86:	bf00      	nop
 8016a88:	20004c34 	.word	0x20004c34
 8016a8c:	08017d58 	.word	0x08017d58

08016a90 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016a90:	b580      	push	{r7, lr}
 8016a92:	b082      	sub	sp, #8
 8016a94:	af00      	add	r7, sp, #0
 8016a96:	4603      	mov	r3, r0
 8016a98:	6039      	str	r1, [r7, #0]
 8016a9a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8016a9c:	79fb      	ldrb	r3, [r7, #7]
 8016a9e:	2b00      	cmp	r3, #0
 8016aa0:	d105      	bne.n	8016aae <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8016aa2:	683a      	ldr	r2, [r7, #0]
 8016aa4:	4907      	ldr	r1, [pc, #28]	; (8016ac4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8016aa6:	4808      	ldr	r0, [pc, #32]	; (8016ac8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8016aa8:	f7fd f82b 	bl	8013b02 <USBD_GetString>
 8016aac:	e004      	b.n	8016ab8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8016aae:	683a      	ldr	r2, [r7, #0]
 8016ab0:	4904      	ldr	r1, [pc, #16]	; (8016ac4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8016ab2:	4805      	ldr	r0, [pc, #20]	; (8016ac8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8016ab4:	f7fd f825 	bl	8013b02 <USBD_GetString>
  }
  return USBD_StrDesc;
 8016ab8:	4b02      	ldr	r3, [pc, #8]	; (8016ac4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8016aba:	4618      	mov	r0, r3
 8016abc:	3708      	adds	r7, #8
 8016abe:	46bd      	mov	sp, r7
 8016ac0:	bd80      	pop	{r7, pc}
 8016ac2:	bf00      	nop
 8016ac4:	20004c34 	.word	0x20004c34
 8016ac8:	08017d64 	.word	0x08017d64

08016acc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8016acc:	b580      	push	{r7, lr}
 8016ace:	b084      	sub	sp, #16
 8016ad0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8016ad2:	4b0f      	ldr	r3, [pc, #60]	; (8016b10 <Get_SerialNum+0x44>)
 8016ad4:	681b      	ldr	r3, [r3, #0]
 8016ad6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8016ad8:	4b0e      	ldr	r3, [pc, #56]	; (8016b14 <Get_SerialNum+0x48>)
 8016ada:	681b      	ldr	r3, [r3, #0]
 8016adc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8016ade:	4b0e      	ldr	r3, [pc, #56]	; (8016b18 <Get_SerialNum+0x4c>)
 8016ae0:	681b      	ldr	r3, [r3, #0]
 8016ae2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8016ae4:	68fa      	ldr	r2, [r7, #12]
 8016ae6:	687b      	ldr	r3, [r7, #4]
 8016ae8:	4413      	add	r3, r2
 8016aea:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8016aec:	68fb      	ldr	r3, [r7, #12]
 8016aee:	2b00      	cmp	r3, #0
 8016af0:	d009      	beq.n	8016b06 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8016af2:	2208      	movs	r2, #8
 8016af4:	4909      	ldr	r1, [pc, #36]	; (8016b1c <Get_SerialNum+0x50>)
 8016af6:	68f8      	ldr	r0, [r7, #12]
 8016af8:	f000 f814 	bl	8016b24 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8016afc:	2204      	movs	r2, #4
 8016afe:	4908      	ldr	r1, [pc, #32]	; (8016b20 <Get_SerialNum+0x54>)
 8016b00:	68b8      	ldr	r0, [r7, #8]
 8016b02:	f000 f80f 	bl	8016b24 <IntToUnicode>
  }
}
 8016b06:	bf00      	nop
 8016b08:	3710      	adds	r7, #16
 8016b0a:	46bd      	mov	sp, r7
 8016b0c:	bd80      	pop	{r7, pc}
 8016b0e:	bf00      	nop
 8016b10:	1ffff7ac 	.word	0x1ffff7ac
 8016b14:	1ffff7b0 	.word	0x1ffff7b0
 8016b18:	1ffff7b4 	.word	0x1ffff7b4
 8016b1c:	20000166 	.word	0x20000166
 8016b20:	20000176 	.word	0x20000176

08016b24 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8016b24:	b480      	push	{r7}
 8016b26:	b087      	sub	sp, #28
 8016b28:	af00      	add	r7, sp, #0
 8016b2a:	60f8      	str	r0, [r7, #12]
 8016b2c:	60b9      	str	r1, [r7, #8]
 8016b2e:	4613      	mov	r3, r2
 8016b30:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8016b32:	2300      	movs	r3, #0
 8016b34:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8016b36:	2300      	movs	r3, #0
 8016b38:	75fb      	strb	r3, [r7, #23]
 8016b3a:	e027      	b.n	8016b8c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8016b3c:	68fb      	ldr	r3, [r7, #12]
 8016b3e:	0f1b      	lsrs	r3, r3, #28
 8016b40:	2b09      	cmp	r3, #9
 8016b42:	d80b      	bhi.n	8016b5c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8016b44:	68fb      	ldr	r3, [r7, #12]
 8016b46:	0f1b      	lsrs	r3, r3, #28
 8016b48:	b2da      	uxtb	r2, r3
 8016b4a:	7dfb      	ldrb	r3, [r7, #23]
 8016b4c:	005b      	lsls	r3, r3, #1
 8016b4e:	4619      	mov	r1, r3
 8016b50:	68bb      	ldr	r3, [r7, #8]
 8016b52:	440b      	add	r3, r1
 8016b54:	3230      	adds	r2, #48	; 0x30
 8016b56:	b2d2      	uxtb	r2, r2
 8016b58:	701a      	strb	r2, [r3, #0]
 8016b5a:	e00a      	b.n	8016b72 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8016b5c:	68fb      	ldr	r3, [r7, #12]
 8016b5e:	0f1b      	lsrs	r3, r3, #28
 8016b60:	b2da      	uxtb	r2, r3
 8016b62:	7dfb      	ldrb	r3, [r7, #23]
 8016b64:	005b      	lsls	r3, r3, #1
 8016b66:	4619      	mov	r1, r3
 8016b68:	68bb      	ldr	r3, [r7, #8]
 8016b6a:	440b      	add	r3, r1
 8016b6c:	3237      	adds	r2, #55	; 0x37
 8016b6e:	b2d2      	uxtb	r2, r2
 8016b70:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8016b72:	68fb      	ldr	r3, [r7, #12]
 8016b74:	011b      	lsls	r3, r3, #4
 8016b76:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8016b78:	7dfb      	ldrb	r3, [r7, #23]
 8016b7a:	005b      	lsls	r3, r3, #1
 8016b7c:	3301      	adds	r3, #1
 8016b7e:	68ba      	ldr	r2, [r7, #8]
 8016b80:	4413      	add	r3, r2
 8016b82:	2200      	movs	r2, #0
 8016b84:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8016b86:	7dfb      	ldrb	r3, [r7, #23]
 8016b88:	3301      	adds	r3, #1
 8016b8a:	75fb      	strb	r3, [r7, #23]
 8016b8c:	7dfa      	ldrb	r2, [r7, #23]
 8016b8e:	79fb      	ldrb	r3, [r7, #7]
 8016b90:	429a      	cmp	r2, r3
 8016b92:	d3d3      	bcc.n	8016b3c <IntToUnicode+0x18>
  }
}
 8016b94:	bf00      	nop
 8016b96:	bf00      	nop
 8016b98:	371c      	adds	r7, #28
 8016b9a:	46bd      	mov	sp, r7
 8016b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ba0:	4770      	bx	lr
	...

08016ba4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8016ba4:	b580      	push	{r7, lr}
 8016ba6:	b08a      	sub	sp, #40	; 0x28
 8016ba8:	af00      	add	r7, sp, #0
 8016baa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8016bac:	f107 0314 	add.w	r3, r7, #20
 8016bb0:	2200      	movs	r2, #0
 8016bb2:	601a      	str	r2, [r3, #0]
 8016bb4:	605a      	str	r2, [r3, #4]
 8016bb6:	609a      	str	r2, [r3, #8]
 8016bb8:	60da      	str	r2, [r3, #12]
 8016bba:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 8016bbc:	687b      	ldr	r3, [r7, #4]
 8016bbe:	681b      	ldr	r3, [r3, #0]
 8016bc0:	4a1f      	ldr	r2, [pc, #124]	; (8016c40 <HAL_PCD_MspInit+0x9c>)
 8016bc2:	4293      	cmp	r3, r2
 8016bc4:	d137      	bne.n	8016c36 <HAL_PCD_MspInit+0x92>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8016bc6:	4b1f      	ldr	r3, [pc, #124]	; (8016c44 <HAL_PCD_MspInit+0xa0>)
 8016bc8:	695b      	ldr	r3, [r3, #20]
 8016bca:	4a1e      	ldr	r2, [pc, #120]	; (8016c44 <HAL_PCD_MspInit+0xa0>)
 8016bcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8016bd0:	6153      	str	r3, [r2, #20]
 8016bd2:	4b1c      	ldr	r3, [pc, #112]	; (8016c44 <HAL_PCD_MspInit+0xa0>)
 8016bd4:	695b      	ldr	r3, [r3, #20]
 8016bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8016bda:	613b      	str	r3, [r7, #16]
 8016bdc:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8016bde:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8016be2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8016be4:	2302      	movs	r3, #2
 8016be6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016be8:	2300      	movs	r3, #0
 8016bea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8016bec:	2303      	movs	r3, #3
 8016bee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8016bf0:	230e      	movs	r3, #14
 8016bf2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8016bf4:	f107 0314 	add.w	r3, r7, #20
 8016bf8:	4619      	mov	r1, r3
 8016bfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8016bfe:	f7f4 f8ad 	bl	800ad5c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8016c02:	4b10      	ldr	r3, [pc, #64]	; (8016c44 <HAL_PCD_MspInit+0xa0>)
 8016c04:	69db      	ldr	r3, [r3, #28]
 8016c06:	4a0f      	ldr	r2, [pc, #60]	; (8016c44 <HAL_PCD_MspInit+0xa0>)
 8016c08:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8016c0c:	61d3      	str	r3, [r2, #28]
 8016c0e:	4b0d      	ldr	r3, [pc, #52]	; (8016c44 <HAL_PCD_MspInit+0xa0>)
 8016c10:	69db      	ldr	r3, [r3, #28]
 8016c12:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8016c16:	60fb      	str	r3, [r7, #12]
 8016c18:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    __HAL_REMAPINTERRUPT_USB_ENABLE();
 8016c1a:	4b0b      	ldr	r3, [pc, #44]	; (8016c48 <HAL_PCD_MspInit+0xa4>)
 8016c1c:	681b      	ldr	r3, [r3, #0]
 8016c1e:	4a0a      	ldr	r2, [pc, #40]	; (8016c48 <HAL_PCD_MspInit+0xa4>)
 8016c20:	f043 0320 	orr.w	r3, r3, #32
 8016c24:	6013      	str	r3, [r2, #0]
    HAL_NVIC_SetPriority(USB_LP_IRQn, 5, 0);
 8016c26:	2200      	movs	r2, #0
 8016c28:	2105      	movs	r1, #5
 8016c2a:	204b      	movs	r0, #75	; 0x4b
 8016c2c:	f7f3 fdce 	bl	800a7cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8016c30:	204b      	movs	r0, #75	; 0x4b
 8016c32:	f7f3 fde7 	bl	800a804 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8016c36:	bf00      	nop
 8016c38:	3728      	adds	r7, #40	; 0x28
 8016c3a:	46bd      	mov	sp, r7
 8016c3c:	bd80      	pop	{r7, pc}
 8016c3e:	bf00      	nop
 8016c40:	40005c00 	.word	0x40005c00
 8016c44:	40021000 	.word	0x40021000
 8016c48:	40010000 	.word	0x40010000

08016c4c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016c4c:	b580      	push	{r7, lr}
 8016c4e:	b082      	sub	sp, #8
 8016c50:	af00      	add	r7, sp, #0
 8016c52:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8016c54:	687b      	ldr	r3, [r7, #4]
 8016c56:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 8016c5a:	687b      	ldr	r3, [r7, #4]
 8016c5c:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8016c60:	4619      	mov	r1, r3
 8016c62:	4610      	mov	r0, r2
 8016c64:	f7fc f818 	bl	8012c98 <USBD_LL_SetupStage>
}
 8016c68:	bf00      	nop
 8016c6a:	3708      	adds	r7, #8
 8016c6c:	46bd      	mov	sp, r7
 8016c6e:	bd80      	pop	{r7, pc}

08016c70 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016c70:	b580      	push	{r7, lr}
 8016c72:	b082      	sub	sp, #8
 8016c74:	af00      	add	r7, sp, #0
 8016c76:	6078      	str	r0, [r7, #4]
 8016c78:	460b      	mov	r3, r1
 8016c7a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8016c7c:	687b      	ldr	r3, [r7, #4]
 8016c7e:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8016c82:	78fa      	ldrb	r2, [r7, #3]
 8016c84:	6879      	ldr	r1, [r7, #4]
 8016c86:	4613      	mov	r3, r2
 8016c88:	009b      	lsls	r3, r3, #2
 8016c8a:	4413      	add	r3, r2
 8016c8c:	00db      	lsls	r3, r3, #3
 8016c8e:	440b      	add	r3, r1
 8016c90:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8016c94:	681a      	ldr	r2, [r3, #0]
 8016c96:	78fb      	ldrb	r3, [r7, #3]
 8016c98:	4619      	mov	r1, r3
 8016c9a:	f7fc f84a 	bl	8012d32 <USBD_LL_DataOutStage>
}
 8016c9e:	bf00      	nop
 8016ca0:	3708      	adds	r7, #8
 8016ca2:	46bd      	mov	sp, r7
 8016ca4:	bd80      	pop	{r7, pc}

08016ca6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016ca6:	b580      	push	{r7, lr}
 8016ca8:	b082      	sub	sp, #8
 8016caa:	af00      	add	r7, sp, #0
 8016cac:	6078      	str	r0, [r7, #4]
 8016cae:	460b      	mov	r3, r1
 8016cb0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8016cb2:	687b      	ldr	r3, [r7, #4]
 8016cb4:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8016cb8:	78fa      	ldrb	r2, [r7, #3]
 8016cba:	6879      	ldr	r1, [r7, #4]
 8016cbc:	4613      	mov	r3, r2
 8016cbe:	009b      	lsls	r3, r3, #2
 8016cc0:	4413      	add	r3, r2
 8016cc2:	00db      	lsls	r3, r3, #3
 8016cc4:	440b      	add	r3, r1
 8016cc6:	333c      	adds	r3, #60	; 0x3c
 8016cc8:	681a      	ldr	r2, [r3, #0]
 8016cca:	78fb      	ldrb	r3, [r7, #3]
 8016ccc:	4619      	mov	r1, r3
 8016cce:	f7fc f8a1 	bl	8012e14 <USBD_LL_DataInStage>
}
 8016cd2:	bf00      	nop
 8016cd4:	3708      	adds	r7, #8
 8016cd6:	46bd      	mov	sp, r7
 8016cd8:	bd80      	pop	{r7, pc}

08016cda <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016cda:	b580      	push	{r7, lr}
 8016cdc:	b082      	sub	sp, #8
 8016cde:	af00      	add	r7, sp, #0
 8016ce0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8016ce2:	687b      	ldr	r3, [r7, #4]
 8016ce4:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8016ce8:	4618      	mov	r0, r3
 8016cea:	f7fc f9b4 	bl	8013056 <USBD_LL_SOF>
}
 8016cee:	bf00      	nop
 8016cf0:	3708      	adds	r7, #8
 8016cf2:	46bd      	mov	sp, r7
 8016cf4:	bd80      	pop	{r7, pc}

08016cf6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016cf6:	b580      	push	{r7, lr}
 8016cf8:	b084      	sub	sp, #16
 8016cfa:	af00      	add	r7, sp, #0
 8016cfc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8016cfe:	2301      	movs	r3, #1
 8016d00:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8016d02:	687b      	ldr	r3, [r7, #4]
 8016d04:	689b      	ldr	r3, [r3, #8]
 8016d06:	2b02      	cmp	r3, #2
 8016d08:	d001      	beq.n	8016d0e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8016d0a:	f7ec fe29 	bl	8003960 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8016d0e:	687b      	ldr	r3, [r7, #4]
 8016d10:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8016d14:	7bfa      	ldrb	r2, [r7, #15]
 8016d16:	4611      	mov	r1, r2
 8016d18:	4618      	mov	r0, r3
 8016d1a:	f7fc f961 	bl	8012fe0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8016d1e:	687b      	ldr	r3, [r7, #4]
 8016d20:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8016d24:	4618      	mov	r0, r3
 8016d26:	f7fc f91a 	bl	8012f5e <USBD_LL_Reset>
}
 8016d2a:	bf00      	nop
 8016d2c:	3710      	adds	r7, #16
 8016d2e:	46bd      	mov	sp, r7
 8016d30:	bd80      	pop	{r7, pc}
	...

08016d34 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016d34:	b580      	push	{r7, lr}
 8016d36:	b082      	sub	sp, #8
 8016d38:	af00      	add	r7, sp, #0
 8016d3a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8016d3c:	687b      	ldr	r3, [r7, #4]
 8016d3e:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8016d42:	4618      	mov	r0, r3
 8016d44:	f7fc f95c 	bl	8013000 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8016d48:	687b      	ldr	r3, [r7, #4]
 8016d4a:	699b      	ldr	r3, [r3, #24]
 8016d4c:	2b00      	cmp	r3, #0
 8016d4e:	d005      	beq.n	8016d5c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8016d50:	4b04      	ldr	r3, [pc, #16]	; (8016d64 <HAL_PCD_SuspendCallback+0x30>)
 8016d52:	691b      	ldr	r3, [r3, #16]
 8016d54:	4a03      	ldr	r2, [pc, #12]	; (8016d64 <HAL_PCD_SuspendCallback+0x30>)
 8016d56:	f043 0306 	orr.w	r3, r3, #6
 8016d5a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8016d5c:	bf00      	nop
 8016d5e:	3708      	adds	r7, #8
 8016d60:	46bd      	mov	sp, r7
 8016d62:	bd80      	pop	{r7, pc}
 8016d64:	e000ed00 	.word	0xe000ed00

08016d68 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016d68:	b580      	push	{r7, lr}
 8016d6a:	b082      	sub	sp, #8
 8016d6c:	af00      	add	r7, sp, #0
 8016d6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8016d70:	687b      	ldr	r3, [r7, #4]
 8016d72:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8016d76:	4618      	mov	r0, r3
 8016d78:	f7fc f957 	bl	801302a <USBD_LL_Resume>
}
 8016d7c:	bf00      	nop
 8016d7e:	3708      	adds	r7, #8
 8016d80:	46bd      	mov	sp, r7
 8016d82:	bd80      	pop	{r7, pc}

08016d84 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8016d84:	b580      	push	{r7, lr}
 8016d86:	b082      	sub	sp, #8
 8016d88:	af00      	add	r7, sp, #0
 8016d8a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8016d8c:	4a28      	ldr	r2, [pc, #160]	; (8016e30 <USBD_LL_Init+0xac>)
 8016d8e:	687b      	ldr	r3, [r7, #4]
 8016d90:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 8016d94:	687b      	ldr	r3, [r7, #4]
 8016d96:	4a26      	ldr	r2, [pc, #152]	; (8016e30 <USBD_LL_Init+0xac>)
 8016d98:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8016d9c:	4b24      	ldr	r3, [pc, #144]	; (8016e30 <USBD_LL_Init+0xac>)
 8016d9e:	4a25      	ldr	r2, [pc, #148]	; (8016e34 <USBD_LL_Init+0xb0>)
 8016da0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8016da2:	4b23      	ldr	r3, [pc, #140]	; (8016e30 <USBD_LL_Init+0xac>)
 8016da4:	2208      	movs	r2, #8
 8016da6:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8016da8:	4b21      	ldr	r3, [pc, #132]	; (8016e30 <USBD_LL_Init+0xac>)
 8016daa:	2202      	movs	r2, #2
 8016dac:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8016dae:	4b20      	ldr	r3, [pc, #128]	; (8016e30 <USBD_LL_Init+0xac>)
 8016db0:	2202      	movs	r2, #2
 8016db2:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8016db4:	4b1e      	ldr	r3, [pc, #120]	; (8016e30 <USBD_LL_Init+0xac>)
 8016db6:	2200      	movs	r2, #0
 8016db8:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8016dba:	4b1d      	ldr	r3, [pc, #116]	; (8016e30 <USBD_LL_Init+0xac>)
 8016dbc:	2200      	movs	r2, #0
 8016dbe:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8016dc0:	481b      	ldr	r0, [pc, #108]	; (8016e30 <USBD_LL_Init+0xac>)
 8016dc2:	f7f5 f934 	bl	800c02e <HAL_PCD_Init>
 8016dc6:	4603      	mov	r3, r0
 8016dc8:	2b00      	cmp	r3, #0
 8016dca:	d001      	beq.n	8016dd0 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8016dcc:	f7ec fdc8 	bl	8003960 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8016dd0:	687b      	ldr	r3, [r7, #4]
 8016dd2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8016dd6:	2318      	movs	r3, #24
 8016dd8:	2200      	movs	r2, #0
 8016dda:	2100      	movs	r1, #0
 8016ddc:	f7f6 fdcf 	bl	800d97e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8016de0:	687b      	ldr	r3, [r7, #4]
 8016de2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8016de6:	2358      	movs	r3, #88	; 0x58
 8016de8:	2200      	movs	r2, #0
 8016dea:	2180      	movs	r1, #128	; 0x80
 8016dec:	f7f6 fdc7 	bl	800d97e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8016df0:	687b      	ldr	r3, [r7, #4]
 8016df2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8016df6:	23c0      	movs	r3, #192	; 0xc0
 8016df8:	2200      	movs	r2, #0
 8016dfa:	2181      	movs	r1, #129	; 0x81
 8016dfc:	f7f6 fdbf 	bl	800d97e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8016e00:	687b      	ldr	r3, [r7, #4]
 8016e02:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8016e06:	f44f 7388 	mov.w	r3, #272	; 0x110
 8016e0a:	2200      	movs	r2, #0
 8016e0c:	2101      	movs	r1, #1
 8016e0e:	f7f6 fdb6 	bl	800d97e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8016e12:	687b      	ldr	r3, [r7, #4]
 8016e14:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8016e18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8016e1c:	2200      	movs	r2, #0
 8016e1e:	2182      	movs	r1, #130	; 0x82
 8016e20:	f7f6 fdad 	bl	800d97e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8016e24:	2300      	movs	r3, #0
}
 8016e26:	4618      	mov	r0, r3
 8016e28:	3708      	adds	r7, #8
 8016e2a:	46bd      	mov	sp, r7
 8016e2c:	bd80      	pop	{r7, pc}
 8016e2e:	bf00      	nop
 8016e30:	20004e34 	.word	0x20004e34
 8016e34:	40005c00 	.word	0x40005c00

08016e38 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8016e38:	b580      	push	{r7, lr}
 8016e3a:	b084      	sub	sp, #16
 8016e3c:	af00      	add	r7, sp, #0
 8016e3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016e40:	2300      	movs	r3, #0
 8016e42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016e44:	2300      	movs	r3, #0
 8016e46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8016e48:	687b      	ldr	r3, [r7, #4]
 8016e4a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8016e4e:	4618      	mov	r0, r3
 8016e50:	f7f5 f9cb 	bl	800c1ea <HAL_PCD_Start>
 8016e54:	4603      	mov	r3, r0
 8016e56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016e58:	7bfb      	ldrb	r3, [r7, #15]
 8016e5a:	4618      	mov	r0, r3
 8016e5c:	f000 f954 	bl	8017108 <USBD_Get_USB_Status>
 8016e60:	4603      	mov	r3, r0
 8016e62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016e64:	7bbb      	ldrb	r3, [r7, #14]
}
 8016e66:	4618      	mov	r0, r3
 8016e68:	3710      	adds	r7, #16
 8016e6a:	46bd      	mov	sp, r7
 8016e6c:	bd80      	pop	{r7, pc}

08016e6e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8016e6e:	b580      	push	{r7, lr}
 8016e70:	b084      	sub	sp, #16
 8016e72:	af00      	add	r7, sp, #0
 8016e74:	6078      	str	r0, [r7, #4]
 8016e76:	4608      	mov	r0, r1
 8016e78:	4611      	mov	r1, r2
 8016e7a:	461a      	mov	r2, r3
 8016e7c:	4603      	mov	r3, r0
 8016e7e:	70fb      	strb	r3, [r7, #3]
 8016e80:	460b      	mov	r3, r1
 8016e82:	70bb      	strb	r3, [r7, #2]
 8016e84:	4613      	mov	r3, r2
 8016e86:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016e88:	2300      	movs	r3, #0
 8016e8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016e8c:	2300      	movs	r3, #0
 8016e8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8016e90:	687b      	ldr	r3, [r7, #4]
 8016e92:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8016e96:	78bb      	ldrb	r3, [r7, #2]
 8016e98:	883a      	ldrh	r2, [r7, #0]
 8016e9a:	78f9      	ldrb	r1, [r7, #3]
 8016e9c:	f7f5 fae7 	bl	800c46e <HAL_PCD_EP_Open>
 8016ea0:	4603      	mov	r3, r0
 8016ea2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016ea4:	7bfb      	ldrb	r3, [r7, #15]
 8016ea6:	4618      	mov	r0, r3
 8016ea8:	f000 f92e 	bl	8017108 <USBD_Get_USB_Status>
 8016eac:	4603      	mov	r3, r0
 8016eae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016eb0:	7bbb      	ldrb	r3, [r7, #14]
}
 8016eb2:	4618      	mov	r0, r3
 8016eb4:	3710      	adds	r7, #16
 8016eb6:	46bd      	mov	sp, r7
 8016eb8:	bd80      	pop	{r7, pc}

08016eba <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016eba:	b580      	push	{r7, lr}
 8016ebc:	b084      	sub	sp, #16
 8016ebe:	af00      	add	r7, sp, #0
 8016ec0:	6078      	str	r0, [r7, #4]
 8016ec2:	460b      	mov	r3, r1
 8016ec4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016ec6:	2300      	movs	r3, #0
 8016ec8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016eca:	2300      	movs	r3, #0
 8016ecc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8016ece:	687b      	ldr	r3, [r7, #4]
 8016ed0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8016ed4:	78fa      	ldrb	r2, [r7, #3]
 8016ed6:	4611      	mov	r1, r2
 8016ed8:	4618      	mov	r0, r3
 8016eda:	f7f5 fb2e 	bl	800c53a <HAL_PCD_EP_Close>
 8016ede:	4603      	mov	r3, r0
 8016ee0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016ee2:	7bfb      	ldrb	r3, [r7, #15]
 8016ee4:	4618      	mov	r0, r3
 8016ee6:	f000 f90f 	bl	8017108 <USBD_Get_USB_Status>
 8016eea:	4603      	mov	r3, r0
 8016eec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016eee:	7bbb      	ldrb	r3, [r7, #14]
}
 8016ef0:	4618      	mov	r0, r3
 8016ef2:	3710      	adds	r7, #16
 8016ef4:	46bd      	mov	sp, r7
 8016ef6:	bd80      	pop	{r7, pc}

08016ef8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016ef8:	b580      	push	{r7, lr}
 8016efa:	b084      	sub	sp, #16
 8016efc:	af00      	add	r7, sp, #0
 8016efe:	6078      	str	r0, [r7, #4]
 8016f00:	460b      	mov	r3, r1
 8016f02:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016f04:	2300      	movs	r3, #0
 8016f06:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016f08:	2300      	movs	r3, #0
 8016f0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8016f0c:	687b      	ldr	r3, [r7, #4]
 8016f0e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8016f12:	78fa      	ldrb	r2, [r7, #3]
 8016f14:	4611      	mov	r1, r2
 8016f16:	4618      	mov	r0, r3
 8016f18:	f7f5 fbef 	bl	800c6fa <HAL_PCD_EP_SetStall>
 8016f1c:	4603      	mov	r3, r0
 8016f1e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016f20:	7bfb      	ldrb	r3, [r7, #15]
 8016f22:	4618      	mov	r0, r3
 8016f24:	f000 f8f0 	bl	8017108 <USBD_Get_USB_Status>
 8016f28:	4603      	mov	r3, r0
 8016f2a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016f2c:	7bbb      	ldrb	r3, [r7, #14]
}
 8016f2e:	4618      	mov	r0, r3
 8016f30:	3710      	adds	r7, #16
 8016f32:	46bd      	mov	sp, r7
 8016f34:	bd80      	pop	{r7, pc}

08016f36 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016f36:	b580      	push	{r7, lr}
 8016f38:	b084      	sub	sp, #16
 8016f3a:	af00      	add	r7, sp, #0
 8016f3c:	6078      	str	r0, [r7, #4]
 8016f3e:	460b      	mov	r3, r1
 8016f40:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016f42:	2300      	movs	r3, #0
 8016f44:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016f46:	2300      	movs	r3, #0
 8016f48:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8016f4a:	687b      	ldr	r3, [r7, #4]
 8016f4c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8016f50:	78fa      	ldrb	r2, [r7, #3]
 8016f52:	4611      	mov	r1, r2
 8016f54:	4618      	mov	r0, r3
 8016f56:	f7f5 fc22 	bl	800c79e <HAL_PCD_EP_ClrStall>
 8016f5a:	4603      	mov	r3, r0
 8016f5c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016f5e:	7bfb      	ldrb	r3, [r7, #15]
 8016f60:	4618      	mov	r0, r3
 8016f62:	f000 f8d1 	bl	8017108 <USBD_Get_USB_Status>
 8016f66:	4603      	mov	r3, r0
 8016f68:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016f6a:	7bbb      	ldrb	r3, [r7, #14]
}
 8016f6c:	4618      	mov	r0, r3
 8016f6e:	3710      	adds	r7, #16
 8016f70:	46bd      	mov	sp, r7
 8016f72:	bd80      	pop	{r7, pc}

08016f74 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016f74:	b480      	push	{r7}
 8016f76:	b085      	sub	sp, #20
 8016f78:	af00      	add	r7, sp, #0
 8016f7a:	6078      	str	r0, [r7, #4]
 8016f7c:	460b      	mov	r3, r1
 8016f7e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8016f80:	687b      	ldr	r3, [r7, #4]
 8016f82:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8016f86:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8016f88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016f8c:	2b00      	cmp	r3, #0
 8016f8e:	da0c      	bge.n	8016faa <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8016f90:	78fb      	ldrb	r3, [r7, #3]
 8016f92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8016f96:	68f9      	ldr	r1, [r7, #12]
 8016f98:	1c5a      	adds	r2, r3, #1
 8016f9a:	4613      	mov	r3, r2
 8016f9c:	009b      	lsls	r3, r3, #2
 8016f9e:	4413      	add	r3, r2
 8016fa0:	00db      	lsls	r3, r3, #3
 8016fa2:	440b      	add	r3, r1
 8016fa4:	3302      	adds	r3, #2
 8016fa6:	781b      	ldrb	r3, [r3, #0]
 8016fa8:	e00b      	b.n	8016fc2 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8016faa:	78fb      	ldrb	r3, [r7, #3]
 8016fac:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016fb0:	68f9      	ldr	r1, [r7, #12]
 8016fb2:	4613      	mov	r3, r2
 8016fb4:	009b      	lsls	r3, r3, #2
 8016fb6:	4413      	add	r3, r2
 8016fb8:	00db      	lsls	r3, r3, #3
 8016fba:	440b      	add	r3, r1
 8016fbc:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8016fc0:	781b      	ldrb	r3, [r3, #0]
  }
}
 8016fc2:	4618      	mov	r0, r3
 8016fc4:	3714      	adds	r7, #20
 8016fc6:	46bd      	mov	sp, r7
 8016fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fcc:	4770      	bx	lr

08016fce <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8016fce:	b580      	push	{r7, lr}
 8016fd0:	b084      	sub	sp, #16
 8016fd2:	af00      	add	r7, sp, #0
 8016fd4:	6078      	str	r0, [r7, #4]
 8016fd6:	460b      	mov	r3, r1
 8016fd8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016fda:	2300      	movs	r3, #0
 8016fdc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016fde:	2300      	movs	r3, #0
 8016fe0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8016fe2:	687b      	ldr	r3, [r7, #4]
 8016fe4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8016fe8:	78fa      	ldrb	r2, [r7, #3]
 8016fea:	4611      	mov	r1, r2
 8016fec:	4618      	mov	r0, r3
 8016fee:	f7f5 fa19 	bl	800c424 <HAL_PCD_SetAddress>
 8016ff2:	4603      	mov	r3, r0
 8016ff4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016ff6:	7bfb      	ldrb	r3, [r7, #15]
 8016ff8:	4618      	mov	r0, r3
 8016ffa:	f000 f885 	bl	8017108 <USBD_Get_USB_Status>
 8016ffe:	4603      	mov	r3, r0
 8017000:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017002:	7bbb      	ldrb	r3, [r7, #14]
}
 8017004:	4618      	mov	r0, r3
 8017006:	3710      	adds	r7, #16
 8017008:	46bd      	mov	sp, r7
 801700a:	bd80      	pop	{r7, pc}

0801700c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 801700c:	b580      	push	{r7, lr}
 801700e:	b086      	sub	sp, #24
 8017010:	af00      	add	r7, sp, #0
 8017012:	60f8      	str	r0, [r7, #12]
 8017014:	607a      	str	r2, [r7, #4]
 8017016:	461a      	mov	r2, r3
 8017018:	460b      	mov	r3, r1
 801701a:	72fb      	strb	r3, [r7, #11]
 801701c:	4613      	mov	r3, r2
 801701e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017020:	2300      	movs	r3, #0
 8017022:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017024:	2300      	movs	r3, #0
 8017026:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8017028:	68fb      	ldr	r3, [r7, #12]
 801702a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801702e:	893b      	ldrh	r3, [r7, #8]
 8017030:	7af9      	ldrb	r1, [r7, #11]
 8017032:	687a      	ldr	r2, [r7, #4]
 8017034:	f7f5 fb1e 	bl	800c674 <HAL_PCD_EP_Transmit>
 8017038:	4603      	mov	r3, r0
 801703a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801703c:	7dfb      	ldrb	r3, [r7, #23]
 801703e:	4618      	mov	r0, r3
 8017040:	f000 f862 	bl	8017108 <USBD_Get_USB_Status>
 8017044:	4603      	mov	r3, r0
 8017046:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017048:	7dbb      	ldrb	r3, [r7, #22]
}
 801704a:	4618      	mov	r0, r3
 801704c:	3718      	adds	r7, #24
 801704e:	46bd      	mov	sp, r7
 8017050:	bd80      	pop	{r7, pc}

08017052 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8017052:	b580      	push	{r7, lr}
 8017054:	b086      	sub	sp, #24
 8017056:	af00      	add	r7, sp, #0
 8017058:	60f8      	str	r0, [r7, #12]
 801705a:	607a      	str	r2, [r7, #4]
 801705c:	461a      	mov	r2, r3
 801705e:	460b      	mov	r3, r1
 8017060:	72fb      	strb	r3, [r7, #11]
 8017062:	4613      	mov	r3, r2
 8017064:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017066:	2300      	movs	r3, #0
 8017068:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801706a:	2300      	movs	r3, #0
 801706c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801706e:	68fb      	ldr	r3, [r7, #12]
 8017070:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8017074:	893b      	ldrh	r3, [r7, #8]
 8017076:	7af9      	ldrb	r1, [r7, #11]
 8017078:	687a      	ldr	r2, [r7, #4]
 801707a:	f7f5 faa6 	bl	800c5ca <HAL_PCD_EP_Receive>
 801707e:	4603      	mov	r3, r0
 8017080:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017082:	7dfb      	ldrb	r3, [r7, #23]
 8017084:	4618      	mov	r0, r3
 8017086:	f000 f83f 	bl	8017108 <USBD_Get_USB_Status>
 801708a:	4603      	mov	r3, r0
 801708c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801708e:	7dbb      	ldrb	r3, [r7, #22]
}
 8017090:	4618      	mov	r0, r3
 8017092:	3718      	adds	r7, #24
 8017094:	46bd      	mov	sp, r7
 8017096:	bd80      	pop	{r7, pc}

08017098 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017098:	b580      	push	{r7, lr}
 801709a:	b082      	sub	sp, #8
 801709c:	af00      	add	r7, sp, #0
 801709e:	6078      	str	r0, [r7, #4]
 80170a0:	460b      	mov	r3, r1
 80170a2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80170a4:	687b      	ldr	r3, [r7, #4]
 80170a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80170aa:	78fa      	ldrb	r2, [r7, #3]
 80170ac:	4611      	mov	r1, r2
 80170ae:	4618      	mov	r0, r3
 80170b0:	f7f5 fac8 	bl	800c644 <HAL_PCD_EP_GetRxCount>
 80170b4:	4603      	mov	r3, r0
}
 80170b6:	4618      	mov	r0, r3
 80170b8:	3708      	adds	r7, #8
 80170ba:	46bd      	mov	sp, r7
 80170bc:	bd80      	pop	{r7, pc}
	...

080170c0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80170c0:	b480      	push	{r7}
 80170c2:	b083      	sub	sp, #12
 80170c4:	af00      	add	r7, sp, #0
 80170c6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80170c8:	4b03      	ldr	r3, [pc, #12]	; (80170d8 <USBD_static_malloc+0x18>)
}
 80170ca:	4618      	mov	r0, r3
 80170cc:	370c      	adds	r7, #12
 80170ce:	46bd      	mov	sp, r7
 80170d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170d4:	4770      	bx	lr
 80170d6:	bf00      	nop
 80170d8:	20005120 	.word	0x20005120

080170dc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80170dc:	b480      	push	{r7}
 80170de:	b083      	sub	sp, #12
 80170e0:	af00      	add	r7, sp, #0
 80170e2:	6078      	str	r0, [r7, #4]

}
 80170e4:	bf00      	nop
 80170e6:	370c      	adds	r7, #12
 80170e8:	46bd      	mov	sp, r7
 80170ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170ee:	4770      	bx	lr

080170f0 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80170f0:	b480      	push	{r7}
 80170f2:	b083      	sub	sp, #12
 80170f4:	af00      	add	r7, sp, #0
 80170f6:	6078      	str	r0, [r7, #4]
 80170f8:	460b      	mov	r3, r1
 80170fa:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 80170fc:	bf00      	nop
 80170fe:	370c      	adds	r7, #12
 8017100:	46bd      	mov	sp, r7
 8017102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017106:	4770      	bx	lr

08017108 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017108:	b480      	push	{r7}
 801710a:	b085      	sub	sp, #20
 801710c:	af00      	add	r7, sp, #0
 801710e:	4603      	mov	r3, r0
 8017110:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017112:	2300      	movs	r3, #0
 8017114:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017116:	79fb      	ldrb	r3, [r7, #7]
 8017118:	2b03      	cmp	r3, #3
 801711a:	d817      	bhi.n	801714c <USBD_Get_USB_Status+0x44>
 801711c:	a201      	add	r2, pc, #4	; (adr r2, 8017124 <USBD_Get_USB_Status+0x1c>)
 801711e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017122:	bf00      	nop
 8017124:	08017135 	.word	0x08017135
 8017128:	0801713b 	.word	0x0801713b
 801712c:	08017141 	.word	0x08017141
 8017130:	08017147 	.word	0x08017147
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017134:	2300      	movs	r3, #0
 8017136:	73fb      	strb	r3, [r7, #15]
    break;
 8017138:	e00b      	b.n	8017152 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801713a:	2302      	movs	r3, #2
 801713c:	73fb      	strb	r3, [r7, #15]
    break;
 801713e:	e008      	b.n	8017152 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017140:	2301      	movs	r3, #1
 8017142:	73fb      	strb	r3, [r7, #15]
    break;
 8017144:	e005      	b.n	8017152 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017146:	2302      	movs	r3, #2
 8017148:	73fb      	strb	r3, [r7, #15]
    break;
 801714a:	e002      	b.n	8017152 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801714c:	2302      	movs	r3, #2
 801714e:	73fb      	strb	r3, [r7, #15]
    break;
 8017150:	bf00      	nop
  }
  return usb_status;
 8017152:	7bfb      	ldrb	r3, [r7, #15]
}
 8017154:	4618      	mov	r0, r3
 8017156:	3714      	adds	r7, #20
 8017158:	46bd      	mov	sp, r7
 801715a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801715e:	4770      	bx	lr

08017160 <__errno>:
 8017160:	4b01      	ldr	r3, [pc, #4]	; (8017168 <__errno+0x8>)
 8017162:	6818      	ldr	r0, [r3, #0]
 8017164:	4770      	bx	lr
 8017166:	bf00      	nop
 8017168:	20000180 	.word	0x20000180

0801716c <__libc_init_array>:
 801716c:	b570      	push	{r4, r5, r6, lr}
 801716e:	4d0d      	ldr	r5, [pc, #52]	; (80171a4 <__libc_init_array+0x38>)
 8017170:	4c0d      	ldr	r4, [pc, #52]	; (80171a8 <__libc_init_array+0x3c>)
 8017172:	1b64      	subs	r4, r4, r5
 8017174:	10a4      	asrs	r4, r4, #2
 8017176:	2600      	movs	r6, #0
 8017178:	42a6      	cmp	r6, r4
 801717a:	d109      	bne.n	8017190 <__libc_init_array+0x24>
 801717c:	4d0b      	ldr	r5, [pc, #44]	; (80171ac <__libc_init_array+0x40>)
 801717e:	4c0c      	ldr	r4, [pc, #48]	; (80171b0 <__libc_init_array+0x44>)
 8017180:	f000 fd2c 	bl	8017bdc <_init>
 8017184:	1b64      	subs	r4, r4, r5
 8017186:	10a4      	asrs	r4, r4, #2
 8017188:	2600      	movs	r6, #0
 801718a:	42a6      	cmp	r6, r4
 801718c:	d105      	bne.n	801719a <__libc_init_array+0x2e>
 801718e:	bd70      	pop	{r4, r5, r6, pc}
 8017190:	f855 3b04 	ldr.w	r3, [r5], #4
 8017194:	4798      	blx	r3
 8017196:	3601      	adds	r6, #1
 8017198:	e7ee      	b.n	8017178 <__libc_init_array+0xc>
 801719a:	f855 3b04 	ldr.w	r3, [r5], #4
 801719e:	4798      	blx	r3
 80171a0:	3601      	adds	r6, #1
 80171a2:	e7f2      	b.n	801718a <__libc_init_array+0x1e>
 80171a4:	080183dc 	.word	0x080183dc
 80171a8:	080183dc 	.word	0x080183dc
 80171ac:	080183dc 	.word	0x080183dc
 80171b0:	080183e0 	.word	0x080183e0

080171b4 <memcpy>:
 80171b4:	440a      	add	r2, r1
 80171b6:	4291      	cmp	r1, r2
 80171b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80171bc:	d100      	bne.n	80171c0 <memcpy+0xc>
 80171be:	4770      	bx	lr
 80171c0:	b510      	push	{r4, lr}
 80171c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80171c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80171ca:	4291      	cmp	r1, r2
 80171cc:	d1f9      	bne.n	80171c2 <memcpy+0xe>
 80171ce:	bd10      	pop	{r4, pc}

080171d0 <memset>:
 80171d0:	4402      	add	r2, r0
 80171d2:	4603      	mov	r3, r0
 80171d4:	4293      	cmp	r3, r2
 80171d6:	d100      	bne.n	80171da <memset+0xa>
 80171d8:	4770      	bx	lr
 80171da:	f803 1b01 	strb.w	r1, [r3], #1
 80171de:	e7f9      	b.n	80171d4 <memset+0x4>

080171e0 <_puts_r>:
 80171e0:	b570      	push	{r4, r5, r6, lr}
 80171e2:	460e      	mov	r6, r1
 80171e4:	4605      	mov	r5, r0
 80171e6:	b118      	cbz	r0, 80171f0 <_puts_r+0x10>
 80171e8:	6983      	ldr	r3, [r0, #24]
 80171ea:	b90b      	cbnz	r3, 80171f0 <_puts_r+0x10>
 80171ec:	f000 fa48 	bl	8017680 <__sinit>
 80171f0:	69ab      	ldr	r3, [r5, #24]
 80171f2:	68ac      	ldr	r4, [r5, #8]
 80171f4:	b913      	cbnz	r3, 80171fc <_puts_r+0x1c>
 80171f6:	4628      	mov	r0, r5
 80171f8:	f000 fa42 	bl	8017680 <__sinit>
 80171fc:	4b2c      	ldr	r3, [pc, #176]	; (80172b0 <_puts_r+0xd0>)
 80171fe:	429c      	cmp	r4, r3
 8017200:	d120      	bne.n	8017244 <_puts_r+0x64>
 8017202:	686c      	ldr	r4, [r5, #4]
 8017204:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017206:	07db      	lsls	r3, r3, #31
 8017208:	d405      	bmi.n	8017216 <_puts_r+0x36>
 801720a:	89a3      	ldrh	r3, [r4, #12]
 801720c:	0598      	lsls	r0, r3, #22
 801720e:	d402      	bmi.n	8017216 <_puts_r+0x36>
 8017210:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017212:	f000 fad3 	bl	80177bc <__retarget_lock_acquire_recursive>
 8017216:	89a3      	ldrh	r3, [r4, #12]
 8017218:	0719      	lsls	r1, r3, #28
 801721a:	d51d      	bpl.n	8017258 <_puts_r+0x78>
 801721c:	6923      	ldr	r3, [r4, #16]
 801721e:	b1db      	cbz	r3, 8017258 <_puts_r+0x78>
 8017220:	3e01      	subs	r6, #1
 8017222:	68a3      	ldr	r3, [r4, #8]
 8017224:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8017228:	3b01      	subs	r3, #1
 801722a:	60a3      	str	r3, [r4, #8]
 801722c:	bb39      	cbnz	r1, 801727e <_puts_r+0x9e>
 801722e:	2b00      	cmp	r3, #0
 8017230:	da38      	bge.n	80172a4 <_puts_r+0xc4>
 8017232:	4622      	mov	r2, r4
 8017234:	210a      	movs	r1, #10
 8017236:	4628      	mov	r0, r5
 8017238:	f000 f848 	bl	80172cc <__swbuf_r>
 801723c:	3001      	adds	r0, #1
 801723e:	d011      	beq.n	8017264 <_puts_r+0x84>
 8017240:	250a      	movs	r5, #10
 8017242:	e011      	b.n	8017268 <_puts_r+0x88>
 8017244:	4b1b      	ldr	r3, [pc, #108]	; (80172b4 <_puts_r+0xd4>)
 8017246:	429c      	cmp	r4, r3
 8017248:	d101      	bne.n	801724e <_puts_r+0x6e>
 801724a:	68ac      	ldr	r4, [r5, #8]
 801724c:	e7da      	b.n	8017204 <_puts_r+0x24>
 801724e:	4b1a      	ldr	r3, [pc, #104]	; (80172b8 <_puts_r+0xd8>)
 8017250:	429c      	cmp	r4, r3
 8017252:	bf08      	it	eq
 8017254:	68ec      	ldreq	r4, [r5, #12]
 8017256:	e7d5      	b.n	8017204 <_puts_r+0x24>
 8017258:	4621      	mov	r1, r4
 801725a:	4628      	mov	r0, r5
 801725c:	f000 f888 	bl	8017370 <__swsetup_r>
 8017260:	2800      	cmp	r0, #0
 8017262:	d0dd      	beq.n	8017220 <_puts_r+0x40>
 8017264:	f04f 35ff 	mov.w	r5, #4294967295
 8017268:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801726a:	07da      	lsls	r2, r3, #31
 801726c:	d405      	bmi.n	801727a <_puts_r+0x9a>
 801726e:	89a3      	ldrh	r3, [r4, #12]
 8017270:	059b      	lsls	r3, r3, #22
 8017272:	d402      	bmi.n	801727a <_puts_r+0x9a>
 8017274:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017276:	f000 faa2 	bl	80177be <__retarget_lock_release_recursive>
 801727a:	4628      	mov	r0, r5
 801727c:	bd70      	pop	{r4, r5, r6, pc}
 801727e:	2b00      	cmp	r3, #0
 8017280:	da04      	bge.n	801728c <_puts_r+0xac>
 8017282:	69a2      	ldr	r2, [r4, #24]
 8017284:	429a      	cmp	r2, r3
 8017286:	dc06      	bgt.n	8017296 <_puts_r+0xb6>
 8017288:	290a      	cmp	r1, #10
 801728a:	d004      	beq.n	8017296 <_puts_r+0xb6>
 801728c:	6823      	ldr	r3, [r4, #0]
 801728e:	1c5a      	adds	r2, r3, #1
 8017290:	6022      	str	r2, [r4, #0]
 8017292:	7019      	strb	r1, [r3, #0]
 8017294:	e7c5      	b.n	8017222 <_puts_r+0x42>
 8017296:	4622      	mov	r2, r4
 8017298:	4628      	mov	r0, r5
 801729a:	f000 f817 	bl	80172cc <__swbuf_r>
 801729e:	3001      	adds	r0, #1
 80172a0:	d1bf      	bne.n	8017222 <_puts_r+0x42>
 80172a2:	e7df      	b.n	8017264 <_puts_r+0x84>
 80172a4:	6823      	ldr	r3, [r4, #0]
 80172a6:	250a      	movs	r5, #10
 80172a8:	1c5a      	adds	r2, r3, #1
 80172aa:	6022      	str	r2, [r4, #0]
 80172ac:	701d      	strb	r5, [r3, #0]
 80172ae:	e7db      	b.n	8017268 <_puts_r+0x88>
 80172b0:	0801839c 	.word	0x0801839c
 80172b4:	080183bc 	.word	0x080183bc
 80172b8:	0801837c 	.word	0x0801837c

080172bc <puts>:
 80172bc:	4b02      	ldr	r3, [pc, #8]	; (80172c8 <puts+0xc>)
 80172be:	4601      	mov	r1, r0
 80172c0:	6818      	ldr	r0, [r3, #0]
 80172c2:	f7ff bf8d 	b.w	80171e0 <_puts_r>
 80172c6:	bf00      	nop
 80172c8:	20000180 	.word	0x20000180

080172cc <__swbuf_r>:
 80172cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80172ce:	460e      	mov	r6, r1
 80172d0:	4614      	mov	r4, r2
 80172d2:	4605      	mov	r5, r0
 80172d4:	b118      	cbz	r0, 80172de <__swbuf_r+0x12>
 80172d6:	6983      	ldr	r3, [r0, #24]
 80172d8:	b90b      	cbnz	r3, 80172de <__swbuf_r+0x12>
 80172da:	f000 f9d1 	bl	8017680 <__sinit>
 80172de:	4b21      	ldr	r3, [pc, #132]	; (8017364 <__swbuf_r+0x98>)
 80172e0:	429c      	cmp	r4, r3
 80172e2:	d12b      	bne.n	801733c <__swbuf_r+0x70>
 80172e4:	686c      	ldr	r4, [r5, #4]
 80172e6:	69a3      	ldr	r3, [r4, #24]
 80172e8:	60a3      	str	r3, [r4, #8]
 80172ea:	89a3      	ldrh	r3, [r4, #12]
 80172ec:	071a      	lsls	r2, r3, #28
 80172ee:	d52f      	bpl.n	8017350 <__swbuf_r+0x84>
 80172f0:	6923      	ldr	r3, [r4, #16]
 80172f2:	b36b      	cbz	r3, 8017350 <__swbuf_r+0x84>
 80172f4:	6923      	ldr	r3, [r4, #16]
 80172f6:	6820      	ldr	r0, [r4, #0]
 80172f8:	1ac0      	subs	r0, r0, r3
 80172fa:	6963      	ldr	r3, [r4, #20]
 80172fc:	b2f6      	uxtb	r6, r6
 80172fe:	4283      	cmp	r3, r0
 8017300:	4637      	mov	r7, r6
 8017302:	dc04      	bgt.n	801730e <__swbuf_r+0x42>
 8017304:	4621      	mov	r1, r4
 8017306:	4628      	mov	r0, r5
 8017308:	f000 f926 	bl	8017558 <_fflush_r>
 801730c:	bb30      	cbnz	r0, 801735c <__swbuf_r+0x90>
 801730e:	68a3      	ldr	r3, [r4, #8]
 8017310:	3b01      	subs	r3, #1
 8017312:	60a3      	str	r3, [r4, #8]
 8017314:	6823      	ldr	r3, [r4, #0]
 8017316:	1c5a      	adds	r2, r3, #1
 8017318:	6022      	str	r2, [r4, #0]
 801731a:	701e      	strb	r6, [r3, #0]
 801731c:	6963      	ldr	r3, [r4, #20]
 801731e:	3001      	adds	r0, #1
 8017320:	4283      	cmp	r3, r0
 8017322:	d004      	beq.n	801732e <__swbuf_r+0x62>
 8017324:	89a3      	ldrh	r3, [r4, #12]
 8017326:	07db      	lsls	r3, r3, #31
 8017328:	d506      	bpl.n	8017338 <__swbuf_r+0x6c>
 801732a:	2e0a      	cmp	r6, #10
 801732c:	d104      	bne.n	8017338 <__swbuf_r+0x6c>
 801732e:	4621      	mov	r1, r4
 8017330:	4628      	mov	r0, r5
 8017332:	f000 f911 	bl	8017558 <_fflush_r>
 8017336:	b988      	cbnz	r0, 801735c <__swbuf_r+0x90>
 8017338:	4638      	mov	r0, r7
 801733a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801733c:	4b0a      	ldr	r3, [pc, #40]	; (8017368 <__swbuf_r+0x9c>)
 801733e:	429c      	cmp	r4, r3
 8017340:	d101      	bne.n	8017346 <__swbuf_r+0x7a>
 8017342:	68ac      	ldr	r4, [r5, #8]
 8017344:	e7cf      	b.n	80172e6 <__swbuf_r+0x1a>
 8017346:	4b09      	ldr	r3, [pc, #36]	; (801736c <__swbuf_r+0xa0>)
 8017348:	429c      	cmp	r4, r3
 801734a:	bf08      	it	eq
 801734c:	68ec      	ldreq	r4, [r5, #12]
 801734e:	e7ca      	b.n	80172e6 <__swbuf_r+0x1a>
 8017350:	4621      	mov	r1, r4
 8017352:	4628      	mov	r0, r5
 8017354:	f000 f80c 	bl	8017370 <__swsetup_r>
 8017358:	2800      	cmp	r0, #0
 801735a:	d0cb      	beq.n	80172f4 <__swbuf_r+0x28>
 801735c:	f04f 37ff 	mov.w	r7, #4294967295
 8017360:	e7ea      	b.n	8017338 <__swbuf_r+0x6c>
 8017362:	bf00      	nop
 8017364:	0801839c 	.word	0x0801839c
 8017368:	080183bc 	.word	0x080183bc
 801736c:	0801837c 	.word	0x0801837c

08017370 <__swsetup_r>:
 8017370:	4b32      	ldr	r3, [pc, #200]	; (801743c <__swsetup_r+0xcc>)
 8017372:	b570      	push	{r4, r5, r6, lr}
 8017374:	681d      	ldr	r5, [r3, #0]
 8017376:	4606      	mov	r6, r0
 8017378:	460c      	mov	r4, r1
 801737a:	b125      	cbz	r5, 8017386 <__swsetup_r+0x16>
 801737c:	69ab      	ldr	r3, [r5, #24]
 801737e:	b913      	cbnz	r3, 8017386 <__swsetup_r+0x16>
 8017380:	4628      	mov	r0, r5
 8017382:	f000 f97d 	bl	8017680 <__sinit>
 8017386:	4b2e      	ldr	r3, [pc, #184]	; (8017440 <__swsetup_r+0xd0>)
 8017388:	429c      	cmp	r4, r3
 801738a:	d10f      	bne.n	80173ac <__swsetup_r+0x3c>
 801738c:	686c      	ldr	r4, [r5, #4]
 801738e:	89a3      	ldrh	r3, [r4, #12]
 8017390:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8017394:	0719      	lsls	r1, r3, #28
 8017396:	d42c      	bmi.n	80173f2 <__swsetup_r+0x82>
 8017398:	06dd      	lsls	r5, r3, #27
 801739a:	d411      	bmi.n	80173c0 <__swsetup_r+0x50>
 801739c:	2309      	movs	r3, #9
 801739e:	6033      	str	r3, [r6, #0]
 80173a0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80173a4:	81a3      	strh	r3, [r4, #12]
 80173a6:	f04f 30ff 	mov.w	r0, #4294967295
 80173aa:	e03e      	b.n	801742a <__swsetup_r+0xba>
 80173ac:	4b25      	ldr	r3, [pc, #148]	; (8017444 <__swsetup_r+0xd4>)
 80173ae:	429c      	cmp	r4, r3
 80173b0:	d101      	bne.n	80173b6 <__swsetup_r+0x46>
 80173b2:	68ac      	ldr	r4, [r5, #8]
 80173b4:	e7eb      	b.n	801738e <__swsetup_r+0x1e>
 80173b6:	4b24      	ldr	r3, [pc, #144]	; (8017448 <__swsetup_r+0xd8>)
 80173b8:	429c      	cmp	r4, r3
 80173ba:	bf08      	it	eq
 80173bc:	68ec      	ldreq	r4, [r5, #12]
 80173be:	e7e6      	b.n	801738e <__swsetup_r+0x1e>
 80173c0:	0758      	lsls	r0, r3, #29
 80173c2:	d512      	bpl.n	80173ea <__swsetup_r+0x7a>
 80173c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80173c6:	b141      	cbz	r1, 80173da <__swsetup_r+0x6a>
 80173c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80173cc:	4299      	cmp	r1, r3
 80173ce:	d002      	beq.n	80173d6 <__swsetup_r+0x66>
 80173d0:	4630      	mov	r0, r6
 80173d2:	f000 fa5b 	bl	801788c <_free_r>
 80173d6:	2300      	movs	r3, #0
 80173d8:	6363      	str	r3, [r4, #52]	; 0x34
 80173da:	89a3      	ldrh	r3, [r4, #12]
 80173dc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80173e0:	81a3      	strh	r3, [r4, #12]
 80173e2:	2300      	movs	r3, #0
 80173e4:	6063      	str	r3, [r4, #4]
 80173e6:	6923      	ldr	r3, [r4, #16]
 80173e8:	6023      	str	r3, [r4, #0]
 80173ea:	89a3      	ldrh	r3, [r4, #12]
 80173ec:	f043 0308 	orr.w	r3, r3, #8
 80173f0:	81a3      	strh	r3, [r4, #12]
 80173f2:	6923      	ldr	r3, [r4, #16]
 80173f4:	b94b      	cbnz	r3, 801740a <__swsetup_r+0x9a>
 80173f6:	89a3      	ldrh	r3, [r4, #12]
 80173f8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80173fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017400:	d003      	beq.n	801740a <__swsetup_r+0x9a>
 8017402:	4621      	mov	r1, r4
 8017404:	4630      	mov	r0, r6
 8017406:	f000 fa01 	bl	801780c <__smakebuf_r>
 801740a:	89a0      	ldrh	r0, [r4, #12]
 801740c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8017410:	f010 0301 	ands.w	r3, r0, #1
 8017414:	d00a      	beq.n	801742c <__swsetup_r+0xbc>
 8017416:	2300      	movs	r3, #0
 8017418:	60a3      	str	r3, [r4, #8]
 801741a:	6963      	ldr	r3, [r4, #20]
 801741c:	425b      	negs	r3, r3
 801741e:	61a3      	str	r3, [r4, #24]
 8017420:	6923      	ldr	r3, [r4, #16]
 8017422:	b943      	cbnz	r3, 8017436 <__swsetup_r+0xc6>
 8017424:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8017428:	d1ba      	bne.n	80173a0 <__swsetup_r+0x30>
 801742a:	bd70      	pop	{r4, r5, r6, pc}
 801742c:	0781      	lsls	r1, r0, #30
 801742e:	bf58      	it	pl
 8017430:	6963      	ldrpl	r3, [r4, #20]
 8017432:	60a3      	str	r3, [r4, #8]
 8017434:	e7f4      	b.n	8017420 <__swsetup_r+0xb0>
 8017436:	2000      	movs	r0, #0
 8017438:	e7f7      	b.n	801742a <__swsetup_r+0xba>
 801743a:	bf00      	nop
 801743c:	20000180 	.word	0x20000180
 8017440:	0801839c 	.word	0x0801839c
 8017444:	080183bc 	.word	0x080183bc
 8017448:	0801837c 	.word	0x0801837c

0801744c <__sflush_r>:
 801744c:	898a      	ldrh	r2, [r1, #12]
 801744e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017452:	4605      	mov	r5, r0
 8017454:	0710      	lsls	r0, r2, #28
 8017456:	460c      	mov	r4, r1
 8017458:	d458      	bmi.n	801750c <__sflush_r+0xc0>
 801745a:	684b      	ldr	r3, [r1, #4]
 801745c:	2b00      	cmp	r3, #0
 801745e:	dc05      	bgt.n	801746c <__sflush_r+0x20>
 8017460:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8017462:	2b00      	cmp	r3, #0
 8017464:	dc02      	bgt.n	801746c <__sflush_r+0x20>
 8017466:	2000      	movs	r0, #0
 8017468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801746c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801746e:	2e00      	cmp	r6, #0
 8017470:	d0f9      	beq.n	8017466 <__sflush_r+0x1a>
 8017472:	2300      	movs	r3, #0
 8017474:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8017478:	682f      	ldr	r7, [r5, #0]
 801747a:	602b      	str	r3, [r5, #0]
 801747c:	d032      	beq.n	80174e4 <__sflush_r+0x98>
 801747e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8017480:	89a3      	ldrh	r3, [r4, #12]
 8017482:	075a      	lsls	r2, r3, #29
 8017484:	d505      	bpl.n	8017492 <__sflush_r+0x46>
 8017486:	6863      	ldr	r3, [r4, #4]
 8017488:	1ac0      	subs	r0, r0, r3
 801748a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801748c:	b10b      	cbz	r3, 8017492 <__sflush_r+0x46>
 801748e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8017490:	1ac0      	subs	r0, r0, r3
 8017492:	2300      	movs	r3, #0
 8017494:	4602      	mov	r2, r0
 8017496:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8017498:	6a21      	ldr	r1, [r4, #32]
 801749a:	4628      	mov	r0, r5
 801749c:	47b0      	blx	r6
 801749e:	1c43      	adds	r3, r0, #1
 80174a0:	89a3      	ldrh	r3, [r4, #12]
 80174a2:	d106      	bne.n	80174b2 <__sflush_r+0x66>
 80174a4:	6829      	ldr	r1, [r5, #0]
 80174a6:	291d      	cmp	r1, #29
 80174a8:	d82c      	bhi.n	8017504 <__sflush_r+0xb8>
 80174aa:	4a2a      	ldr	r2, [pc, #168]	; (8017554 <__sflush_r+0x108>)
 80174ac:	40ca      	lsrs	r2, r1
 80174ae:	07d6      	lsls	r6, r2, #31
 80174b0:	d528      	bpl.n	8017504 <__sflush_r+0xb8>
 80174b2:	2200      	movs	r2, #0
 80174b4:	6062      	str	r2, [r4, #4]
 80174b6:	04d9      	lsls	r1, r3, #19
 80174b8:	6922      	ldr	r2, [r4, #16]
 80174ba:	6022      	str	r2, [r4, #0]
 80174bc:	d504      	bpl.n	80174c8 <__sflush_r+0x7c>
 80174be:	1c42      	adds	r2, r0, #1
 80174c0:	d101      	bne.n	80174c6 <__sflush_r+0x7a>
 80174c2:	682b      	ldr	r3, [r5, #0]
 80174c4:	b903      	cbnz	r3, 80174c8 <__sflush_r+0x7c>
 80174c6:	6560      	str	r0, [r4, #84]	; 0x54
 80174c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80174ca:	602f      	str	r7, [r5, #0]
 80174cc:	2900      	cmp	r1, #0
 80174ce:	d0ca      	beq.n	8017466 <__sflush_r+0x1a>
 80174d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80174d4:	4299      	cmp	r1, r3
 80174d6:	d002      	beq.n	80174de <__sflush_r+0x92>
 80174d8:	4628      	mov	r0, r5
 80174da:	f000 f9d7 	bl	801788c <_free_r>
 80174de:	2000      	movs	r0, #0
 80174e0:	6360      	str	r0, [r4, #52]	; 0x34
 80174e2:	e7c1      	b.n	8017468 <__sflush_r+0x1c>
 80174e4:	6a21      	ldr	r1, [r4, #32]
 80174e6:	2301      	movs	r3, #1
 80174e8:	4628      	mov	r0, r5
 80174ea:	47b0      	blx	r6
 80174ec:	1c41      	adds	r1, r0, #1
 80174ee:	d1c7      	bne.n	8017480 <__sflush_r+0x34>
 80174f0:	682b      	ldr	r3, [r5, #0]
 80174f2:	2b00      	cmp	r3, #0
 80174f4:	d0c4      	beq.n	8017480 <__sflush_r+0x34>
 80174f6:	2b1d      	cmp	r3, #29
 80174f8:	d001      	beq.n	80174fe <__sflush_r+0xb2>
 80174fa:	2b16      	cmp	r3, #22
 80174fc:	d101      	bne.n	8017502 <__sflush_r+0xb6>
 80174fe:	602f      	str	r7, [r5, #0]
 8017500:	e7b1      	b.n	8017466 <__sflush_r+0x1a>
 8017502:	89a3      	ldrh	r3, [r4, #12]
 8017504:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017508:	81a3      	strh	r3, [r4, #12]
 801750a:	e7ad      	b.n	8017468 <__sflush_r+0x1c>
 801750c:	690f      	ldr	r7, [r1, #16]
 801750e:	2f00      	cmp	r7, #0
 8017510:	d0a9      	beq.n	8017466 <__sflush_r+0x1a>
 8017512:	0793      	lsls	r3, r2, #30
 8017514:	680e      	ldr	r6, [r1, #0]
 8017516:	bf08      	it	eq
 8017518:	694b      	ldreq	r3, [r1, #20]
 801751a:	600f      	str	r7, [r1, #0]
 801751c:	bf18      	it	ne
 801751e:	2300      	movne	r3, #0
 8017520:	eba6 0807 	sub.w	r8, r6, r7
 8017524:	608b      	str	r3, [r1, #8]
 8017526:	f1b8 0f00 	cmp.w	r8, #0
 801752a:	dd9c      	ble.n	8017466 <__sflush_r+0x1a>
 801752c:	6a21      	ldr	r1, [r4, #32]
 801752e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8017530:	4643      	mov	r3, r8
 8017532:	463a      	mov	r2, r7
 8017534:	4628      	mov	r0, r5
 8017536:	47b0      	blx	r6
 8017538:	2800      	cmp	r0, #0
 801753a:	dc06      	bgt.n	801754a <__sflush_r+0xfe>
 801753c:	89a3      	ldrh	r3, [r4, #12]
 801753e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017542:	81a3      	strh	r3, [r4, #12]
 8017544:	f04f 30ff 	mov.w	r0, #4294967295
 8017548:	e78e      	b.n	8017468 <__sflush_r+0x1c>
 801754a:	4407      	add	r7, r0
 801754c:	eba8 0800 	sub.w	r8, r8, r0
 8017550:	e7e9      	b.n	8017526 <__sflush_r+0xda>
 8017552:	bf00      	nop
 8017554:	20400001 	.word	0x20400001

08017558 <_fflush_r>:
 8017558:	b538      	push	{r3, r4, r5, lr}
 801755a:	690b      	ldr	r3, [r1, #16]
 801755c:	4605      	mov	r5, r0
 801755e:	460c      	mov	r4, r1
 8017560:	b913      	cbnz	r3, 8017568 <_fflush_r+0x10>
 8017562:	2500      	movs	r5, #0
 8017564:	4628      	mov	r0, r5
 8017566:	bd38      	pop	{r3, r4, r5, pc}
 8017568:	b118      	cbz	r0, 8017572 <_fflush_r+0x1a>
 801756a:	6983      	ldr	r3, [r0, #24]
 801756c:	b90b      	cbnz	r3, 8017572 <_fflush_r+0x1a>
 801756e:	f000 f887 	bl	8017680 <__sinit>
 8017572:	4b14      	ldr	r3, [pc, #80]	; (80175c4 <_fflush_r+0x6c>)
 8017574:	429c      	cmp	r4, r3
 8017576:	d11b      	bne.n	80175b0 <_fflush_r+0x58>
 8017578:	686c      	ldr	r4, [r5, #4]
 801757a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801757e:	2b00      	cmp	r3, #0
 8017580:	d0ef      	beq.n	8017562 <_fflush_r+0xa>
 8017582:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8017584:	07d0      	lsls	r0, r2, #31
 8017586:	d404      	bmi.n	8017592 <_fflush_r+0x3a>
 8017588:	0599      	lsls	r1, r3, #22
 801758a:	d402      	bmi.n	8017592 <_fflush_r+0x3a>
 801758c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801758e:	f000 f915 	bl	80177bc <__retarget_lock_acquire_recursive>
 8017592:	4628      	mov	r0, r5
 8017594:	4621      	mov	r1, r4
 8017596:	f7ff ff59 	bl	801744c <__sflush_r>
 801759a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801759c:	07da      	lsls	r2, r3, #31
 801759e:	4605      	mov	r5, r0
 80175a0:	d4e0      	bmi.n	8017564 <_fflush_r+0xc>
 80175a2:	89a3      	ldrh	r3, [r4, #12]
 80175a4:	059b      	lsls	r3, r3, #22
 80175a6:	d4dd      	bmi.n	8017564 <_fflush_r+0xc>
 80175a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80175aa:	f000 f908 	bl	80177be <__retarget_lock_release_recursive>
 80175ae:	e7d9      	b.n	8017564 <_fflush_r+0xc>
 80175b0:	4b05      	ldr	r3, [pc, #20]	; (80175c8 <_fflush_r+0x70>)
 80175b2:	429c      	cmp	r4, r3
 80175b4:	d101      	bne.n	80175ba <_fflush_r+0x62>
 80175b6:	68ac      	ldr	r4, [r5, #8]
 80175b8:	e7df      	b.n	801757a <_fflush_r+0x22>
 80175ba:	4b04      	ldr	r3, [pc, #16]	; (80175cc <_fflush_r+0x74>)
 80175bc:	429c      	cmp	r4, r3
 80175be:	bf08      	it	eq
 80175c0:	68ec      	ldreq	r4, [r5, #12]
 80175c2:	e7da      	b.n	801757a <_fflush_r+0x22>
 80175c4:	0801839c 	.word	0x0801839c
 80175c8:	080183bc 	.word	0x080183bc
 80175cc:	0801837c 	.word	0x0801837c

080175d0 <std>:
 80175d0:	2300      	movs	r3, #0
 80175d2:	b510      	push	{r4, lr}
 80175d4:	4604      	mov	r4, r0
 80175d6:	e9c0 3300 	strd	r3, r3, [r0]
 80175da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80175de:	6083      	str	r3, [r0, #8]
 80175e0:	8181      	strh	r1, [r0, #12]
 80175e2:	6643      	str	r3, [r0, #100]	; 0x64
 80175e4:	81c2      	strh	r2, [r0, #14]
 80175e6:	6183      	str	r3, [r0, #24]
 80175e8:	4619      	mov	r1, r3
 80175ea:	2208      	movs	r2, #8
 80175ec:	305c      	adds	r0, #92	; 0x5c
 80175ee:	f7ff fdef 	bl	80171d0 <memset>
 80175f2:	4b05      	ldr	r3, [pc, #20]	; (8017608 <std+0x38>)
 80175f4:	6263      	str	r3, [r4, #36]	; 0x24
 80175f6:	4b05      	ldr	r3, [pc, #20]	; (801760c <std+0x3c>)
 80175f8:	62a3      	str	r3, [r4, #40]	; 0x28
 80175fa:	4b05      	ldr	r3, [pc, #20]	; (8017610 <std+0x40>)
 80175fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80175fe:	4b05      	ldr	r3, [pc, #20]	; (8017614 <std+0x44>)
 8017600:	6224      	str	r4, [r4, #32]
 8017602:	6323      	str	r3, [r4, #48]	; 0x30
 8017604:	bd10      	pop	{r4, pc}
 8017606:	bf00      	nop
 8017608:	08017a6d 	.word	0x08017a6d
 801760c:	08017a8f 	.word	0x08017a8f
 8017610:	08017ac7 	.word	0x08017ac7
 8017614:	08017aeb 	.word	0x08017aeb

08017618 <_cleanup_r>:
 8017618:	4901      	ldr	r1, [pc, #4]	; (8017620 <_cleanup_r+0x8>)
 801761a:	f000 b8af 	b.w	801777c <_fwalk_reent>
 801761e:	bf00      	nop
 8017620:	08017559 	.word	0x08017559

08017624 <__sfmoreglue>:
 8017624:	b570      	push	{r4, r5, r6, lr}
 8017626:	2268      	movs	r2, #104	; 0x68
 8017628:	1e4d      	subs	r5, r1, #1
 801762a:	4355      	muls	r5, r2
 801762c:	460e      	mov	r6, r1
 801762e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8017632:	f000 f997 	bl	8017964 <_malloc_r>
 8017636:	4604      	mov	r4, r0
 8017638:	b140      	cbz	r0, 801764c <__sfmoreglue+0x28>
 801763a:	2100      	movs	r1, #0
 801763c:	e9c0 1600 	strd	r1, r6, [r0]
 8017640:	300c      	adds	r0, #12
 8017642:	60a0      	str	r0, [r4, #8]
 8017644:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8017648:	f7ff fdc2 	bl	80171d0 <memset>
 801764c:	4620      	mov	r0, r4
 801764e:	bd70      	pop	{r4, r5, r6, pc}

08017650 <__sfp_lock_acquire>:
 8017650:	4801      	ldr	r0, [pc, #4]	; (8017658 <__sfp_lock_acquire+0x8>)
 8017652:	f000 b8b3 	b.w	80177bc <__retarget_lock_acquire_recursive>
 8017656:	bf00      	nop
 8017658:	20005341 	.word	0x20005341

0801765c <__sfp_lock_release>:
 801765c:	4801      	ldr	r0, [pc, #4]	; (8017664 <__sfp_lock_release+0x8>)
 801765e:	f000 b8ae 	b.w	80177be <__retarget_lock_release_recursive>
 8017662:	bf00      	nop
 8017664:	20005341 	.word	0x20005341

08017668 <__sinit_lock_acquire>:
 8017668:	4801      	ldr	r0, [pc, #4]	; (8017670 <__sinit_lock_acquire+0x8>)
 801766a:	f000 b8a7 	b.w	80177bc <__retarget_lock_acquire_recursive>
 801766e:	bf00      	nop
 8017670:	20005342 	.word	0x20005342

08017674 <__sinit_lock_release>:
 8017674:	4801      	ldr	r0, [pc, #4]	; (801767c <__sinit_lock_release+0x8>)
 8017676:	f000 b8a2 	b.w	80177be <__retarget_lock_release_recursive>
 801767a:	bf00      	nop
 801767c:	20005342 	.word	0x20005342

08017680 <__sinit>:
 8017680:	b510      	push	{r4, lr}
 8017682:	4604      	mov	r4, r0
 8017684:	f7ff fff0 	bl	8017668 <__sinit_lock_acquire>
 8017688:	69a3      	ldr	r3, [r4, #24]
 801768a:	b11b      	cbz	r3, 8017694 <__sinit+0x14>
 801768c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017690:	f7ff bff0 	b.w	8017674 <__sinit_lock_release>
 8017694:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8017698:	6523      	str	r3, [r4, #80]	; 0x50
 801769a:	4b13      	ldr	r3, [pc, #76]	; (80176e8 <__sinit+0x68>)
 801769c:	4a13      	ldr	r2, [pc, #76]	; (80176ec <__sinit+0x6c>)
 801769e:	681b      	ldr	r3, [r3, #0]
 80176a0:	62a2      	str	r2, [r4, #40]	; 0x28
 80176a2:	42a3      	cmp	r3, r4
 80176a4:	bf04      	itt	eq
 80176a6:	2301      	moveq	r3, #1
 80176a8:	61a3      	streq	r3, [r4, #24]
 80176aa:	4620      	mov	r0, r4
 80176ac:	f000 f820 	bl	80176f0 <__sfp>
 80176b0:	6060      	str	r0, [r4, #4]
 80176b2:	4620      	mov	r0, r4
 80176b4:	f000 f81c 	bl	80176f0 <__sfp>
 80176b8:	60a0      	str	r0, [r4, #8]
 80176ba:	4620      	mov	r0, r4
 80176bc:	f000 f818 	bl	80176f0 <__sfp>
 80176c0:	2200      	movs	r2, #0
 80176c2:	60e0      	str	r0, [r4, #12]
 80176c4:	2104      	movs	r1, #4
 80176c6:	6860      	ldr	r0, [r4, #4]
 80176c8:	f7ff ff82 	bl	80175d0 <std>
 80176cc:	68a0      	ldr	r0, [r4, #8]
 80176ce:	2201      	movs	r2, #1
 80176d0:	2109      	movs	r1, #9
 80176d2:	f7ff ff7d 	bl	80175d0 <std>
 80176d6:	68e0      	ldr	r0, [r4, #12]
 80176d8:	2202      	movs	r2, #2
 80176da:	2112      	movs	r1, #18
 80176dc:	f7ff ff78 	bl	80175d0 <std>
 80176e0:	2301      	movs	r3, #1
 80176e2:	61a3      	str	r3, [r4, #24]
 80176e4:	e7d2      	b.n	801768c <__sinit+0xc>
 80176e6:	bf00      	nop
 80176e8:	08018378 	.word	0x08018378
 80176ec:	08017619 	.word	0x08017619

080176f0 <__sfp>:
 80176f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80176f2:	4607      	mov	r7, r0
 80176f4:	f7ff ffac 	bl	8017650 <__sfp_lock_acquire>
 80176f8:	4b1e      	ldr	r3, [pc, #120]	; (8017774 <__sfp+0x84>)
 80176fa:	681e      	ldr	r6, [r3, #0]
 80176fc:	69b3      	ldr	r3, [r6, #24]
 80176fe:	b913      	cbnz	r3, 8017706 <__sfp+0x16>
 8017700:	4630      	mov	r0, r6
 8017702:	f7ff ffbd 	bl	8017680 <__sinit>
 8017706:	3648      	adds	r6, #72	; 0x48
 8017708:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801770c:	3b01      	subs	r3, #1
 801770e:	d503      	bpl.n	8017718 <__sfp+0x28>
 8017710:	6833      	ldr	r3, [r6, #0]
 8017712:	b30b      	cbz	r3, 8017758 <__sfp+0x68>
 8017714:	6836      	ldr	r6, [r6, #0]
 8017716:	e7f7      	b.n	8017708 <__sfp+0x18>
 8017718:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801771c:	b9d5      	cbnz	r5, 8017754 <__sfp+0x64>
 801771e:	4b16      	ldr	r3, [pc, #88]	; (8017778 <__sfp+0x88>)
 8017720:	60e3      	str	r3, [r4, #12]
 8017722:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8017726:	6665      	str	r5, [r4, #100]	; 0x64
 8017728:	f000 f847 	bl	80177ba <__retarget_lock_init_recursive>
 801772c:	f7ff ff96 	bl	801765c <__sfp_lock_release>
 8017730:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8017734:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8017738:	6025      	str	r5, [r4, #0]
 801773a:	61a5      	str	r5, [r4, #24]
 801773c:	2208      	movs	r2, #8
 801773e:	4629      	mov	r1, r5
 8017740:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8017744:	f7ff fd44 	bl	80171d0 <memset>
 8017748:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801774c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8017750:	4620      	mov	r0, r4
 8017752:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017754:	3468      	adds	r4, #104	; 0x68
 8017756:	e7d9      	b.n	801770c <__sfp+0x1c>
 8017758:	2104      	movs	r1, #4
 801775a:	4638      	mov	r0, r7
 801775c:	f7ff ff62 	bl	8017624 <__sfmoreglue>
 8017760:	4604      	mov	r4, r0
 8017762:	6030      	str	r0, [r6, #0]
 8017764:	2800      	cmp	r0, #0
 8017766:	d1d5      	bne.n	8017714 <__sfp+0x24>
 8017768:	f7ff ff78 	bl	801765c <__sfp_lock_release>
 801776c:	230c      	movs	r3, #12
 801776e:	603b      	str	r3, [r7, #0]
 8017770:	e7ee      	b.n	8017750 <__sfp+0x60>
 8017772:	bf00      	nop
 8017774:	08018378 	.word	0x08018378
 8017778:	ffff0001 	.word	0xffff0001

0801777c <_fwalk_reent>:
 801777c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017780:	4606      	mov	r6, r0
 8017782:	4688      	mov	r8, r1
 8017784:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8017788:	2700      	movs	r7, #0
 801778a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801778e:	f1b9 0901 	subs.w	r9, r9, #1
 8017792:	d505      	bpl.n	80177a0 <_fwalk_reent+0x24>
 8017794:	6824      	ldr	r4, [r4, #0]
 8017796:	2c00      	cmp	r4, #0
 8017798:	d1f7      	bne.n	801778a <_fwalk_reent+0xe>
 801779a:	4638      	mov	r0, r7
 801779c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80177a0:	89ab      	ldrh	r3, [r5, #12]
 80177a2:	2b01      	cmp	r3, #1
 80177a4:	d907      	bls.n	80177b6 <_fwalk_reent+0x3a>
 80177a6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80177aa:	3301      	adds	r3, #1
 80177ac:	d003      	beq.n	80177b6 <_fwalk_reent+0x3a>
 80177ae:	4629      	mov	r1, r5
 80177b0:	4630      	mov	r0, r6
 80177b2:	47c0      	blx	r8
 80177b4:	4307      	orrs	r7, r0
 80177b6:	3568      	adds	r5, #104	; 0x68
 80177b8:	e7e9      	b.n	801778e <_fwalk_reent+0x12>

080177ba <__retarget_lock_init_recursive>:
 80177ba:	4770      	bx	lr

080177bc <__retarget_lock_acquire_recursive>:
 80177bc:	4770      	bx	lr

080177be <__retarget_lock_release_recursive>:
 80177be:	4770      	bx	lr

080177c0 <__swhatbuf_r>:
 80177c0:	b570      	push	{r4, r5, r6, lr}
 80177c2:	460e      	mov	r6, r1
 80177c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80177c8:	2900      	cmp	r1, #0
 80177ca:	b096      	sub	sp, #88	; 0x58
 80177cc:	4614      	mov	r4, r2
 80177ce:	461d      	mov	r5, r3
 80177d0:	da08      	bge.n	80177e4 <__swhatbuf_r+0x24>
 80177d2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80177d6:	2200      	movs	r2, #0
 80177d8:	602a      	str	r2, [r5, #0]
 80177da:	061a      	lsls	r2, r3, #24
 80177dc:	d410      	bmi.n	8017800 <__swhatbuf_r+0x40>
 80177de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80177e2:	e00e      	b.n	8017802 <__swhatbuf_r+0x42>
 80177e4:	466a      	mov	r2, sp
 80177e6:	f000 f9a7 	bl	8017b38 <_fstat_r>
 80177ea:	2800      	cmp	r0, #0
 80177ec:	dbf1      	blt.n	80177d2 <__swhatbuf_r+0x12>
 80177ee:	9a01      	ldr	r2, [sp, #4]
 80177f0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80177f4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80177f8:	425a      	negs	r2, r3
 80177fa:	415a      	adcs	r2, r3
 80177fc:	602a      	str	r2, [r5, #0]
 80177fe:	e7ee      	b.n	80177de <__swhatbuf_r+0x1e>
 8017800:	2340      	movs	r3, #64	; 0x40
 8017802:	2000      	movs	r0, #0
 8017804:	6023      	str	r3, [r4, #0]
 8017806:	b016      	add	sp, #88	; 0x58
 8017808:	bd70      	pop	{r4, r5, r6, pc}
	...

0801780c <__smakebuf_r>:
 801780c:	898b      	ldrh	r3, [r1, #12]
 801780e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8017810:	079d      	lsls	r5, r3, #30
 8017812:	4606      	mov	r6, r0
 8017814:	460c      	mov	r4, r1
 8017816:	d507      	bpl.n	8017828 <__smakebuf_r+0x1c>
 8017818:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801781c:	6023      	str	r3, [r4, #0]
 801781e:	6123      	str	r3, [r4, #16]
 8017820:	2301      	movs	r3, #1
 8017822:	6163      	str	r3, [r4, #20]
 8017824:	b002      	add	sp, #8
 8017826:	bd70      	pop	{r4, r5, r6, pc}
 8017828:	ab01      	add	r3, sp, #4
 801782a:	466a      	mov	r2, sp
 801782c:	f7ff ffc8 	bl	80177c0 <__swhatbuf_r>
 8017830:	9900      	ldr	r1, [sp, #0]
 8017832:	4605      	mov	r5, r0
 8017834:	4630      	mov	r0, r6
 8017836:	f000 f895 	bl	8017964 <_malloc_r>
 801783a:	b948      	cbnz	r0, 8017850 <__smakebuf_r+0x44>
 801783c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017840:	059a      	lsls	r2, r3, #22
 8017842:	d4ef      	bmi.n	8017824 <__smakebuf_r+0x18>
 8017844:	f023 0303 	bic.w	r3, r3, #3
 8017848:	f043 0302 	orr.w	r3, r3, #2
 801784c:	81a3      	strh	r3, [r4, #12]
 801784e:	e7e3      	b.n	8017818 <__smakebuf_r+0xc>
 8017850:	4b0d      	ldr	r3, [pc, #52]	; (8017888 <__smakebuf_r+0x7c>)
 8017852:	62b3      	str	r3, [r6, #40]	; 0x28
 8017854:	89a3      	ldrh	r3, [r4, #12]
 8017856:	6020      	str	r0, [r4, #0]
 8017858:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801785c:	81a3      	strh	r3, [r4, #12]
 801785e:	9b00      	ldr	r3, [sp, #0]
 8017860:	6163      	str	r3, [r4, #20]
 8017862:	9b01      	ldr	r3, [sp, #4]
 8017864:	6120      	str	r0, [r4, #16]
 8017866:	b15b      	cbz	r3, 8017880 <__smakebuf_r+0x74>
 8017868:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801786c:	4630      	mov	r0, r6
 801786e:	f000 f975 	bl	8017b5c <_isatty_r>
 8017872:	b128      	cbz	r0, 8017880 <__smakebuf_r+0x74>
 8017874:	89a3      	ldrh	r3, [r4, #12]
 8017876:	f023 0303 	bic.w	r3, r3, #3
 801787a:	f043 0301 	orr.w	r3, r3, #1
 801787e:	81a3      	strh	r3, [r4, #12]
 8017880:	89a0      	ldrh	r0, [r4, #12]
 8017882:	4305      	orrs	r5, r0
 8017884:	81a5      	strh	r5, [r4, #12]
 8017886:	e7cd      	b.n	8017824 <__smakebuf_r+0x18>
 8017888:	08017619 	.word	0x08017619

0801788c <_free_r>:
 801788c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801788e:	2900      	cmp	r1, #0
 8017890:	d044      	beq.n	801791c <_free_r+0x90>
 8017892:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017896:	9001      	str	r0, [sp, #4]
 8017898:	2b00      	cmp	r3, #0
 801789a:	f1a1 0404 	sub.w	r4, r1, #4
 801789e:	bfb8      	it	lt
 80178a0:	18e4      	addlt	r4, r4, r3
 80178a2:	f000 f97d 	bl	8017ba0 <__malloc_lock>
 80178a6:	4a1e      	ldr	r2, [pc, #120]	; (8017920 <_free_r+0x94>)
 80178a8:	9801      	ldr	r0, [sp, #4]
 80178aa:	6813      	ldr	r3, [r2, #0]
 80178ac:	b933      	cbnz	r3, 80178bc <_free_r+0x30>
 80178ae:	6063      	str	r3, [r4, #4]
 80178b0:	6014      	str	r4, [r2, #0]
 80178b2:	b003      	add	sp, #12
 80178b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80178b8:	f000 b978 	b.w	8017bac <__malloc_unlock>
 80178bc:	42a3      	cmp	r3, r4
 80178be:	d908      	bls.n	80178d2 <_free_r+0x46>
 80178c0:	6825      	ldr	r5, [r4, #0]
 80178c2:	1961      	adds	r1, r4, r5
 80178c4:	428b      	cmp	r3, r1
 80178c6:	bf01      	itttt	eq
 80178c8:	6819      	ldreq	r1, [r3, #0]
 80178ca:	685b      	ldreq	r3, [r3, #4]
 80178cc:	1949      	addeq	r1, r1, r5
 80178ce:	6021      	streq	r1, [r4, #0]
 80178d0:	e7ed      	b.n	80178ae <_free_r+0x22>
 80178d2:	461a      	mov	r2, r3
 80178d4:	685b      	ldr	r3, [r3, #4]
 80178d6:	b10b      	cbz	r3, 80178dc <_free_r+0x50>
 80178d8:	42a3      	cmp	r3, r4
 80178da:	d9fa      	bls.n	80178d2 <_free_r+0x46>
 80178dc:	6811      	ldr	r1, [r2, #0]
 80178de:	1855      	adds	r5, r2, r1
 80178e0:	42a5      	cmp	r5, r4
 80178e2:	d10b      	bne.n	80178fc <_free_r+0x70>
 80178e4:	6824      	ldr	r4, [r4, #0]
 80178e6:	4421      	add	r1, r4
 80178e8:	1854      	adds	r4, r2, r1
 80178ea:	42a3      	cmp	r3, r4
 80178ec:	6011      	str	r1, [r2, #0]
 80178ee:	d1e0      	bne.n	80178b2 <_free_r+0x26>
 80178f0:	681c      	ldr	r4, [r3, #0]
 80178f2:	685b      	ldr	r3, [r3, #4]
 80178f4:	6053      	str	r3, [r2, #4]
 80178f6:	4421      	add	r1, r4
 80178f8:	6011      	str	r1, [r2, #0]
 80178fa:	e7da      	b.n	80178b2 <_free_r+0x26>
 80178fc:	d902      	bls.n	8017904 <_free_r+0x78>
 80178fe:	230c      	movs	r3, #12
 8017900:	6003      	str	r3, [r0, #0]
 8017902:	e7d6      	b.n	80178b2 <_free_r+0x26>
 8017904:	6825      	ldr	r5, [r4, #0]
 8017906:	1961      	adds	r1, r4, r5
 8017908:	428b      	cmp	r3, r1
 801790a:	bf04      	itt	eq
 801790c:	6819      	ldreq	r1, [r3, #0]
 801790e:	685b      	ldreq	r3, [r3, #4]
 8017910:	6063      	str	r3, [r4, #4]
 8017912:	bf04      	itt	eq
 8017914:	1949      	addeq	r1, r1, r5
 8017916:	6021      	streq	r1, [r4, #0]
 8017918:	6054      	str	r4, [r2, #4]
 801791a:	e7ca      	b.n	80178b2 <_free_r+0x26>
 801791c:	b003      	add	sp, #12
 801791e:	bd30      	pop	{r4, r5, pc}
 8017920:	20005344 	.word	0x20005344

08017924 <sbrk_aligned>:
 8017924:	b570      	push	{r4, r5, r6, lr}
 8017926:	4e0e      	ldr	r6, [pc, #56]	; (8017960 <sbrk_aligned+0x3c>)
 8017928:	460c      	mov	r4, r1
 801792a:	6831      	ldr	r1, [r6, #0]
 801792c:	4605      	mov	r5, r0
 801792e:	b911      	cbnz	r1, 8017936 <sbrk_aligned+0x12>
 8017930:	f000 f88c 	bl	8017a4c <_sbrk_r>
 8017934:	6030      	str	r0, [r6, #0]
 8017936:	4621      	mov	r1, r4
 8017938:	4628      	mov	r0, r5
 801793a:	f000 f887 	bl	8017a4c <_sbrk_r>
 801793e:	1c43      	adds	r3, r0, #1
 8017940:	d00a      	beq.n	8017958 <sbrk_aligned+0x34>
 8017942:	1cc4      	adds	r4, r0, #3
 8017944:	f024 0403 	bic.w	r4, r4, #3
 8017948:	42a0      	cmp	r0, r4
 801794a:	d007      	beq.n	801795c <sbrk_aligned+0x38>
 801794c:	1a21      	subs	r1, r4, r0
 801794e:	4628      	mov	r0, r5
 8017950:	f000 f87c 	bl	8017a4c <_sbrk_r>
 8017954:	3001      	adds	r0, #1
 8017956:	d101      	bne.n	801795c <sbrk_aligned+0x38>
 8017958:	f04f 34ff 	mov.w	r4, #4294967295
 801795c:	4620      	mov	r0, r4
 801795e:	bd70      	pop	{r4, r5, r6, pc}
 8017960:	20005348 	.word	0x20005348

08017964 <_malloc_r>:
 8017964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017968:	1ccd      	adds	r5, r1, #3
 801796a:	f025 0503 	bic.w	r5, r5, #3
 801796e:	3508      	adds	r5, #8
 8017970:	2d0c      	cmp	r5, #12
 8017972:	bf38      	it	cc
 8017974:	250c      	movcc	r5, #12
 8017976:	2d00      	cmp	r5, #0
 8017978:	4607      	mov	r7, r0
 801797a:	db01      	blt.n	8017980 <_malloc_r+0x1c>
 801797c:	42a9      	cmp	r1, r5
 801797e:	d905      	bls.n	801798c <_malloc_r+0x28>
 8017980:	230c      	movs	r3, #12
 8017982:	603b      	str	r3, [r7, #0]
 8017984:	2600      	movs	r6, #0
 8017986:	4630      	mov	r0, r6
 8017988:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801798c:	4e2e      	ldr	r6, [pc, #184]	; (8017a48 <_malloc_r+0xe4>)
 801798e:	f000 f907 	bl	8017ba0 <__malloc_lock>
 8017992:	6833      	ldr	r3, [r6, #0]
 8017994:	461c      	mov	r4, r3
 8017996:	bb34      	cbnz	r4, 80179e6 <_malloc_r+0x82>
 8017998:	4629      	mov	r1, r5
 801799a:	4638      	mov	r0, r7
 801799c:	f7ff ffc2 	bl	8017924 <sbrk_aligned>
 80179a0:	1c43      	adds	r3, r0, #1
 80179a2:	4604      	mov	r4, r0
 80179a4:	d14d      	bne.n	8017a42 <_malloc_r+0xde>
 80179a6:	6834      	ldr	r4, [r6, #0]
 80179a8:	4626      	mov	r6, r4
 80179aa:	2e00      	cmp	r6, #0
 80179ac:	d140      	bne.n	8017a30 <_malloc_r+0xcc>
 80179ae:	6823      	ldr	r3, [r4, #0]
 80179b0:	4631      	mov	r1, r6
 80179b2:	4638      	mov	r0, r7
 80179b4:	eb04 0803 	add.w	r8, r4, r3
 80179b8:	f000 f848 	bl	8017a4c <_sbrk_r>
 80179bc:	4580      	cmp	r8, r0
 80179be:	d13a      	bne.n	8017a36 <_malloc_r+0xd2>
 80179c0:	6821      	ldr	r1, [r4, #0]
 80179c2:	3503      	adds	r5, #3
 80179c4:	1a6d      	subs	r5, r5, r1
 80179c6:	f025 0503 	bic.w	r5, r5, #3
 80179ca:	3508      	adds	r5, #8
 80179cc:	2d0c      	cmp	r5, #12
 80179ce:	bf38      	it	cc
 80179d0:	250c      	movcc	r5, #12
 80179d2:	4629      	mov	r1, r5
 80179d4:	4638      	mov	r0, r7
 80179d6:	f7ff ffa5 	bl	8017924 <sbrk_aligned>
 80179da:	3001      	adds	r0, #1
 80179dc:	d02b      	beq.n	8017a36 <_malloc_r+0xd2>
 80179de:	6823      	ldr	r3, [r4, #0]
 80179e0:	442b      	add	r3, r5
 80179e2:	6023      	str	r3, [r4, #0]
 80179e4:	e00e      	b.n	8017a04 <_malloc_r+0xa0>
 80179e6:	6822      	ldr	r2, [r4, #0]
 80179e8:	1b52      	subs	r2, r2, r5
 80179ea:	d41e      	bmi.n	8017a2a <_malloc_r+0xc6>
 80179ec:	2a0b      	cmp	r2, #11
 80179ee:	d916      	bls.n	8017a1e <_malloc_r+0xba>
 80179f0:	1961      	adds	r1, r4, r5
 80179f2:	42a3      	cmp	r3, r4
 80179f4:	6025      	str	r5, [r4, #0]
 80179f6:	bf18      	it	ne
 80179f8:	6059      	strne	r1, [r3, #4]
 80179fa:	6863      	ldr	r3, [r4, #4]
 80179fc:	bf08      	it	eq
 80179fe:	6031      	streq	r1, [r6, #0]
 8017a00:	5162      	str	r2, [r4, r5]
 8017a02:	604b      	str	r3, [r1, #4]
 8017a04:	4638      	mov	r0, r7
 8017a06:	f104 060b 	add.w	r6, r4, #11
 8017a0a:	f000 f8cf 	bl	8017bac <__malloc_unlock>
 8017a0e:	f026 0607 	bic.w	r6, r6, #7
 8017a12:	1d23      	adds	r3, r4, #4
 8017a14:	1af2      	subs	r2, r6, r3
 8017a16:	d0b6      	beq.n	8017986 <_malloc_r+0x22>
 8017a18:	1b9b      	subs	r3, r3, r6
 8017a1a:	50a3      	str	r3, [r4, r2]
 8017a1c:	e7b3      	b.n	8017986 <_malloc_r+0x22>
 8017a1e:	6862      	ldr	r2, [r4, #4]
 8017a20:	42a3      	cmp	r3, r4
 8017a22:	bf0c      	ite	eq
 8017a24:	6032      	streq	r2, [r6, #0]
 8017a26:	605a      	strne	r2, [r3, #4]
 8017a28:	e7ec      	b.n	8017a04 <_malloc_r+0xa0>
 8017a2a:	4623      	mov	r3, r4
 8017a2c:	6864      	ldr	r4, [r4, #4]
 8017a2e:	e7b2      	b.n	8017996 <_malloc_r+0x32>
 8017a30:	4634      	mov	r4, r6
 8017a32:	6876      	ldr	r6, [r6, #4]
 8017a34:	e7b9      	b.n	80179aa <_malloc_r+0x46>
 8017a36:	230c      	movs	r3, #12
 8017a38:	603b      	str	r3, [r7, #0]
 8017a3a:	4638      	mov	r0, r7
 8017a3c:	f000 f8b6 	bl	8017bac <__malloc_unlock>
 8017a40:	e7a1      	b.n	8017986 <_malloc_r+0x22>
 8017a42:	6025      	str	r5, [r4, #0]
 8017a44:	e7de      	b.n	8017a04 <_malloc_r+0xa0>
 8017a46:	bf00      	nop
 8017a48:	20005344 	.word	0x20005344

08017a4c <_sbrk_r>:
 8017a4c:	b538      	push	{r3, r4, r5, lr}
 8017a4e:	4d06      	ldr	r5, [pc, #24]	; (8017a68 <_sbrk_r+0x1c>)
 8017a50:	2300      	movs	r3, #0
 8017a52:	4604      	mov	r4, r0
 8017a54:	4608      	mov	r0, r1
 8017a56:	602b      	str	r3, [r5, #0]
 8017a58:	f7ef f834 	bl	8006ac4 <_sbrk>
 8017a5c:	1c43      	adds	r3, r0, #1
 8017a5e:	d102      	bne.n	8017a66 <_sbrk_r+0x1a>
 8017a60:	682b      	ldr	r3, [r5, #0]
 8017a62:	b103      	cbz	r3, 8017a66 <_sbrk_r+0x1a>
 8017a64:	6023      	str	r3, [r4, #0]
 8017a66:	bd38      	pop	{r3, r4, r5, pc}
 8017a68:	2000534c 	.word	0x2000534c

08017a6c <__sread>:
 8017a6c:	b510      	push	{r4, lr}
 8017a6e:	460c      	mov	r4, r1
 8017a70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017a74:	f000 f8a0 	bl	8017bb8 <_read_r>
 8017a78:	2800      	cmp	r0, #0
 8017a7a:	bfab      	itete	ge
 8017a7c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8017a7e:	89a3      	ldrhlt	r3, [r4, #12]
 8017a80:	181b      	addge	r3, r3, r0
 8017a82:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8017a86:	bfac      	ite	ge
 8017a88:	6563      	strge	r3, [r4, #84]	; 0x54
 8017a8a:	81a3      	strhlt	r3, [r4, #12]
 8017a8c:	bd10      	pop	{r4, pc}

08017a8e <__swrite>:
 8017a8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017a92:	461f      	mov	r7, r3
 8017a94:	898b      	ldrh	r3, [r1, #12]
 8017a96:	05db      	lsls	r3, r3, #23
 8017a98:	4605      	mov	r5, r0
 8017a9a:	460c      	mov	r4, r1
 8017a9c:	4616      	mov	r6, r2
 8017a9e:	d505      	bpl.n	8017aac <__swrite+0x1e>
 8017aa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017aa4:	2302      	movs	r3, #2
 8017aa6:	2200      	movs	r2, #0
 8017aa8:	f000 f868 	bl	8017b7c <_lseek_r>
 8017aac:	89a3      	ldrh	r3, [r4, #12]
 8017aae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017ab2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8017ab6:	81a3      	strh	r3, [r4, #12]
 8017ab8:	4632      	mov	r2, r6
 8017aba:	463b      	mov	r3, r7
 8017abc:	4628      	mov	r0, r5
 8017abe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017ac2:	f000 b817 	b.w	8017af4 <_write_r>

08017ac6 <__sseek>:
 8017ac6:	b510      	push	{r4, lr}
 8017ac8:	460c      	mov	r4, r1
 8017aca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017ace:	f000 f855 	bl	8017b7c <_lseek_r>
 8017ad2:	1c43      	adds	r3, r0, #1
 8017ad4:	89a3      	ldrh	r3, [r4, #12]
 8017ad6:	bf15      	itete	ne
 8017ad8:	6560      	strne	r0, [r4, #84]	; 0x54
 8017ada:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8017ade:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8017ae2:	81a3      	strheq	r3, [r4, #12]
 8017ae4:	bf18      	it	ne
 8017ae6:	81a3      	strhne	r3, [r4, #12]
 8017ae8:	bd10      	pop	{r4, pc}

08017aea <__sclose>:
 8017aea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017aee:	f000 b813 	b.w	8017b18 <_close_r>
	...

08017af4 <_write_r>:
 8017af4:	b538      	push	{r3, r4, r5, lr}
 8017af6:	4d07      	ldr	r5, [pc, #28]	; (8017b14 <_write_r+0x20>)
 8017af8:	4604      	mov	r4, r0
 8017afa:	4608      	mov	r0, r1
 8017afc:	4611      	mov	r1, r2
 8017afe:	2200      	movs	r2, #0
 8017b00:	602a      	str	r2, [r5, #0]
 8017b02:	461a      	mov	r2, r3
 8017b04:	f7eb f89e 	bl	8002c44 <_write>
 8017b08:	1c43      	adds	r3, r0, #1
 8017b0a:	d102      	bne.n	8017b12 <_write_r+0x1e>
 8017b0c:	682b      	ldr	r3, [r5, #0]
 8017b0e:	b103      	cbz	r3, 8017b12 <_write_r+0x1e>
 8017b10:	6023      	str	r3, [r4, #0]
 8017b12:	bd38      	pop	{r3, r4, r5, pc}
 8017b14:	2000534c 	.word	0x2000534c

08017b18 <_close_r>:
 8017b18:	b538      	push	{r3, r4, r5, lr}
 8017b1a:	4d06      	ldr	r5, [pc, #24]	; (8017b34 <_close_r+0x1c>)
 8017b1c:	2300      	movs	r3, #0
 8017b1e:	4604      	mov	r4, r0
 8017b20:	4608      	mov	r0, r1
 8017b22:	602b      	str	r3, [r5, #0]
 8017b24:	f7ee ff99 	bl	8006a5a <_close>
 8017b28:	1c43      	adds	r3, r0, #1
 8017b2a:	d102      	bne.n	8017b32 <_close_r+0x1a>
 8017b2c:	682b      	ldr	r3, [r5, #0]
 8017b2e:	b103      	cbz	r3, 8017b32 <_close_r+0x1a>
 8017b30:	6023      	str	r3, [r4, #0]
 8017b32:	bd38      	pop	{r3, r4, r5, pc}
 8017b34:	2000534c 	.word	0x2000534c

08017b38 <_fstat_r>:
 8017b38:	b538      	push	{r3, r4, r5, lr}
 8017b3a:	4d07      	ldr	r5, [pc, #28]	; (8017b58 <_fstat_r+0x20>)
 8017b3c:	2300      	movs	r3, #0
 8017b3e:	4604      	mov	r4, r0
 8017b40:	4608      	mov	r0, r1
 8017b42:	4611      	mov	r1, r2
 8017b44:	602b      	str	r3, [r5, #0]
 8017b46:	f7ee ff94 	bl	8006a72 <_fstat>
 8017b4a:	1c43      	adds	r3, r0, #1
 8017b4c:	d102      	bne.n	8017b54 <_fstat_r+0x1c>
 8017b4e:	682b      	ldr	r3, [r5, #0]
 8017b50:	b103      	cbz	r3, 8017b54 <_fstat_r+0x1c>
 8017b52:	6023      	str	r3, [r4, #0]
 8017b54:	bd38      	pop	{r3, r4, r5, pc}
 8017b56:	bf00      	nop
 8017b58:	2000534c 	.word	0x2000534c

08017b5c <_isatty_r>:
 8017b5c:	b538      	push	{r3, r4, r5, lr}
 8017b5e:	4d06      	ldr	r5, [pc, #24]	; (8017b78 <_isatty_r+0x1c>)
 8017b60:	2300      	movs	r3, #0
 8017b62:	4604      	mov	r4, r0
 8017b64:	4608      	mov	r0, r1
 8017b66:	602b      	str	r3, [r5, #0]
 8017b68:	f7ee ff93 	bl	8006a92 <_isatty>
 8017b6c:	1c43      	adds	r3, r0, #1
 8017b6e:	d102      	bne.n	8017b76 <_isatty_r+0x1a>
 8017b70:	682b      	ldr	r3, [r5, #0]
 8017b72:	b103      	cbz	r3, 8017b76 <_isatty_r+0x1a>
 8017b74:	6023      	str	r3, [r4, #0]
 8017b76:	bd38      	pop	{r3, r4, r5, pc}
 8017b78:	2000534c 	.word	0x2000534c

08017b7c <_lseek_r>:
 8017b7c:	b538      	push	{r3, r4, r5, lr}
 8017b7e:	4d07      	ldr	r5, [pc, #28]	; (8017b9c <_lseek_r+0x20>)
 8017b80:	4604      	mov	r4, r0
 8017b82:	4608      	mov	r0, r1
 8017b84:	4611      	mov	r1, r2
 8017b86:	2200      	movs	r2, #0
 8017b88:	602a      	str	r2, [r5, #0]
 8017b8a:	461a      	mov	r2, r3
 8017b8c:	f7ee ff8c 	bl	8006aa8 <_lseek>
 8017b90:	1c43      	adds	r3, r0, #1
 8017b92:	d102      	bne.n	8017b9a <_lseek_r+0x1e>
 8017b94:	682b      	ldr	r3, [r5, #0]
 8017b96:	b103      	cbz	r3, 8017b9a <_lseek_r+0x1e>
 8017b98:	6023      	str	r3, [r4, #0]
 8017b9a:	bd38      	pop	{r3, r4, r5, pc}
 8017b9c:	2000534c 	.word	0x2000534c

08017ba0 <__malloc_lock>:
 8017ba0:	4801      	ldr	r0, [pc, #4]	; (8017ba8 <__malloc_lock+0x8>)
 8017ba2:	f7ff be0b 	b.w	80177bc <__retarget_lock_acquire_recursive>
 8017ba6:	bf00      	nop
 8017ba8:	20005340 	.word	0x20005340

08017bac <__malloc_unlock>:
 8017bac:	4801      	ldr	r0, [pc, #4]	; (8017bb4 <__malloc_unlock+0x8>)
 8017bae:	f7ff be06 	b.w	80177be <__retarget_lock_release_recursive>
 8017bb2:	bf00      	nop
 8017bb4:	20005340 	.word	0x20005340

08017bb8 <_read_r>:
 8017bb8:	b538      	push	{r3, r4, r5, lr}
 8017bba:	4d07      	ldr	r5, [pc, #28]	; (8017bd8 <_read_r+0x20>)
 8017bbc:	4604      	mov	r4, r0
 8017bbe:	4608      	mov	r0, r1
 8017bc0:	4611      	mov	r1, r2
 8017bc2:	2200      	movs	r2, #0
 8017bc4:	602a      	str	r2, [r5, #0]
 8017bc6:	461a      	mov	r2, r3
 8017bc8:	f7ee ff2a 	bl	8006a20 <_read>
 8017bcc:	1c43      	adds	r3, r0, #1
 8017bce:	d102      	bne.n	8017bd6 <_read_r+0x1e>
 8017bd0:	682b      	ldr	r3, [r5, #0]
 8017bd2:	b103      	cbz	r3, 8017bd6 <_read_r+0x1e>
 8017bd4:	6023      	str	r3, [r4, #0]
 8017bd6:	bd38      	pop	{r3, r4, r5, pc}
 8017bd8:	2000534c 	.word	0x2000534c

08017bdc <_init>:
 8017bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017bde:	bf00      	nop
 8017be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017be2:	bc08      	pop	{r3}
 8017be4:	469e      	mov	lr, r3
 8017be6:	4770      	bx	lr

08017be8 <_fini>:
 8017be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017bea:	bf00      	nop
 8017bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017bee:	bc08      	pop	{r3}
 8017bf0:	469e      	mov	lr, r3
 8017bf2:	4770      	bx	lr
