# Markdown source migrated to TOML document store.
# This file is generated by migrate_markdown_corpus_to_toml.py.

[document]
id = "DOC-0118"
source_path = "docs/engineering/DATASHEET_V2.md"
title = "Metamaterial Warp Chip: Validation Datasheet (Simulated)"
kind = "manual_source"
status = "active"
migration_priority = "high"
generated = false
source_sha256 = "19ae86c26f88084e7f4cc071c68f3f6ff8f20506c2816290c278ecd0dca290d7"
source_line_count = 38
source_size_bytes = 1777
content_sha256 = "19ae86c26f88084e7f4cc071c68f3f6ff8f20506c2816290c278ecd0dca290d7"
migrated_at = "deterministic"
capture_mode = "raw_markdown_capture"
authoritative = false
content_format = "markdown"
content_markdown = """
# Metamaterial Warp Chip: Validation Datasheet (Simulated)

**Part Number:** GEMINI-WARP-X10
**Date:** 2026-01-31
**Status:** Pre-Production Validation

## 1. Electrical Specifications (Simulated via TMM)
| Parameter | Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| **Frequency Range** | X-Band | 8.0 | 10.0 | 12.0 | GHz |
| **Effective Index** | @ 10 GHz | 70.0 | 75.4 | 80.0 | - |
| **Compression Ratio** | vs Fiber | 45 | 51 | 55 | - |
| **Insertion Loss** | Unmatched | - | 15.0 | 20.0 | dB |
| **Return Loss** | With Taper | 15 | 20 | - | dB |

## 2. Thermal Specifications (Simulated)
| Parameter | Condition | Limit | Typ | Unit |
| :--- | :--- | :--- | :--- | :--- |
| **Max Input Power** | CW | 2.0 | 1.0 | W |
| **Junction Temp** | @ 1W | 120 | 85 | C |
| **Thermal Resistance** | Junction-to-Case | - | 60 | C/W |

## 3. Mechanical & Environmental
*   **Dimensions:** 10.0 x 10.0 x 0.55 mm
*   **Connector:** SMA Female (Field Replaceable)
*   **Operating Temp:** -40 to +85 C
*   **RoHS:** Compliant (Au, Si, Al, Rogers). *Note: Indium gasket requires exemption.*

## 4. Design Rationale & Scalability
*   **Interconnects:** Uses a Klopfenstein Taper (Ridge Waveguide) to match the high-impedance waveguide ($Z_{TE} \\approx 500\\Omega$) to the low-impedance metamaterial ($Z_{eff} \\approx 10\\Omega$ due to high $\\epsilon$).
*   **Scalability:** Process uses standard 4-inch wafer MEMS tools. Throughput: 20 wafers/day = ~800 chips/day.
*   **Stress Testing:**
    *   **Thermal Shock:** Simulated -40C to 120C ramp. Rogers substrate CTE match to Al housing is critical. Use Graphite pad (EYG-S091210) to absorb strain.

## 5. Certification Plan
*   **FCC Part 15:** Class A (Industrial).
*   **Safety:** UL 94 V-0 (Flammability).

"""
