

================================================================
== Vitis HLS Report for 'decode'
================================================================
* Date:           Fri Jun  2 20:35:45 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fetching_decoding_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.184 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     88|    -|
|Register         |        -|    -|      39|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      39|     90|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |ap_condition_128  |        or|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  14|          3|    1|          3|
    |ap_phi_mux_d_i_imm_write_assign_phi_fu_146_p12  |  37|          7|   20|        140|
    |d_i_type_write_assign_reg_92                    |  37|          7|    3|         21|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  88|         17|   24|        164|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   2|   0|    2|          0|
    |d_i_type_write_assign_reg_92  |   3|   0|    3|          0|
    |d_imm_inst_20_reg_353         |   1|   0|    1|          0|
    |d_imm_inst_7_reg_348          |   1|   0|    1|          0|
    |instruction_read_reg_335      |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  39|   0|   39|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|        decode|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|        decode|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|        decode|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|        decode|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|        decode|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|        decode|  return value|
|ap_return_0  |  out|    3|  ap_ctrl_hs|        decode|  return value|
|ap_return_1  |  out|   20|  ap_ctrl_hs|        decode|  return value|
|instruction  |   in|   32|     ap_none|   instruction|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

