I only uploaded some of the significant files since the of the IP work is done in the Quartus Platform Designer. 
In summary this Lab synthesis the NIOS 2 processors with PIO IP to asscess data from the 10 switches and writes the data to the 7 segment displays with a bcd_to_7seg decoder.
