#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Feb 27 10:13:18 2022
# Process ID: 29860
# Current directory: D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26252 D:\downloads\neuralNetwork-master\neuralNetwork-master\Tut-6\myProject1\myProject1.xpr
# Log file: D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/vivado.log
# Journal file: D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1\vivado.jou
# Running On: AbhishekPC, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 17018 MB
#-----------------------------------------------------------
start_gui
open_project D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-5/myProject1' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.gen/sources_1', nor could it be found using path 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-5/myProject1/myProject1.gen/sources_1'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1571.211 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun Feb 27 10:14:28 2022] Launched synth_1...
Run output will be captured here: D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_0.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_1.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_10.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_11.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_12.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_13.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_14.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_15.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_16.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_17.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_18.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_19.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_2.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_20.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_21.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_22.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_23.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_24.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_25.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_26.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_27.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_28.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_29.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_3.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_4.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_5.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_6.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_7.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_8.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_1_9.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_0.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_1.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_10.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_11.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_12.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_13.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_14.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_15.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_16.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_17.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_18.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_19.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_2.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_20.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_21.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_22.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_23.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_24.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_25.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_26.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_27.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_28.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_29.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_3.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_4.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_5.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_6.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_7.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_8.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_2_9.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_0.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_1.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_2.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_3.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_4.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_5.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_6.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_7.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_8.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_3_9.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_0.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_1.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_2.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_3.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_4.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_5.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_6.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_7.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_8.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/b_4_9.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/sigContent.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_0.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_1.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_10.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_11.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_12.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_13.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_14.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_15.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_16.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_17.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_18.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_19.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_2.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_20.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_21.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_22.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_23.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_24.mif'
INFO: [SIM-utils-43] Exported 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/w_1_25.mif'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/Layer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/Layer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/Layer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/Layer_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/Sig_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sig_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/Weight_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Weight_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/axi_lite_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/maxFinder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxFinder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/zynet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zyNet
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/tb/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1571.211 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_awaddr' [D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/tb/top_sim.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_awprot' [D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/tb/top_sim.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_araddr' [D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/tb/top_sim.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_arprot' [D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/tb/top_sim.v:85]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'radd' [D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/neuron.v:172]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 1 for port 'i_valid' [D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/zynet.v:378]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/Layer_1.v" Line 1. Module Layer_1(sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/Layer_2.v" Line 1. Module Layer_2(numWeight=30,layerNum=2,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/Layer_3.v" Line 1. Module Layer_3(NN=10,numWeight=30,layerNum=3,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/Layer_4.v" Line 1. Module Layer_4(NN=10,numWeight=10,layerNum=4,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/Layer_1.v" Line 1. Module Layer_1(sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/Layer_2.v" Line 1. Module Layer_2(numWeight=30,layerNum=2,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/Layer_3.v" Line 1. Module Layer_3(NN=10,numWeight=30,layerNum=3,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/Layer_4.v" Line 1. Module Layer_4(NN=10,numWeight=10,layerNum=4,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_lite_wrapper_default
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.neuron(layerNo=1,weightIntWidth=...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=1,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=2,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=3,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=4,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,weig...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=5,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=6,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=7,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=8,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=9,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=10,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=11,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=12,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=13,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=14,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=15,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=16,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=17,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=18,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=19,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=20,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=21,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=22,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=23,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=24,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=25,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=26,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=27,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=28,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=29,wei...
Compiling module xil_defaultlib.Layer_1(sigmoidSize=5)
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,numWeight=30,we...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,layer...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=9,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=10,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=11,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=12,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=13,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=14,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=15,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=16,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=17,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=18,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=19,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=20,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=21,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=22,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=23,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=24,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=25,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=26,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=27,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=28,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=29,num...
Compiling module xil_defaultlib.Layer_2(numWeight=30,layerNum=2,...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,numWeight=30,we...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,layer...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=9,numW...
Compiling module xil_defaultlib.Layer_3(NN=10,numWeight=30,layer...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,numWeight=10,we...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,layer...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=9,numW...
Compiling module xil_defaultlib.Layer_4(NN=10,numWeight=10,layer...
Compiling module xil_defaultlib.maxFinder
Compiling module xil_defaultlib.zyNet
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1571.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Configuration completed                      0 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 1571.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_awaddr' [D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/tb/top_sim.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_awprot' [D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/tb/top_sim.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_araddr' [D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/tb/top_sim.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_arprot' [D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/tb/top_sim.v:85]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'radd' [D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/neuron.v:172]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 1 for port 'i_valid' [D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/src/fpga/rtl/zynet.v:378]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/downloads/neuralNetwork-master/neuralNetwork-master/Tut-6/myProject1/myProject1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Configuration completed                      0 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1571.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 27 10:25:56 2022...
