v 20060906 1
P 100 3700 400 3700 1 0 0
{
T 300 3750 5 8 1 1 0 6 1
pinnumber=25
T 300 3650 5 8 0 1 0 8 1
pinseq=1
T 450 3700 9 8 1 1 0 0 1
pinlabel=DATA0
T 450 3700 5 8 0 1 0 2 1
pintype=in
}
P 100 3300 300 3300 1 0 0
{
T 300 3350 5 8 1 1 0 6 1
pinnumber=26
T 300 3250 5 8 0 1 0 8 1
pinseq=2
T 450 3300 9 8 1 1 0 0 1
pinlabel=_nCONFIG_
T 450 3300 5 8 0 1 0 2 1
pintype=in
}
V 350 3300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 2900 400 2900 1 0 0
{
T 300 2950 5 8 1 1 0 6 1
pinnumber=36
T 300 2850 5 8 0 1 0 8 1
pinseq=3
T 450 2900 9 8 1 1 0 0 1
pinlabel=DCLK
T 450 2900 5 8 0 1 0 2 1
pintype=io
}
P 100 2500 400 2500 1 0 0
{
T 300 2550 5 8 1 1 0 6 1
pinnumber=145
T 300 2450 5 8 0 1 0 8 1
pinseq=4
T 450 2500 9 8 1 1 0 0 1
pinlabel=CONF\_DONE
T 450 2500 5 8 0 1 0 2 1
pintype=io
}
P 100 2100 300 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=146
T 300 2050 5 8 0 1 0 8 1
pinseq=5
T 450 2100 9 8 1 1 0 0 1
pinlabel=_nSTATUS_
T 450 2100 5 8 0 1 0 2 1
pintype=io
}
V 350 2100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 1700 300 1700 1 0 0
{
T 300 1750 5 8 1 1 0 6 1
pinnumber=32
T 300 1650 5 8 0 1 0 8 1
pinseq=6
T 450 1700 9 8 1 1 0 0 1
pinlabel=_nCEO_
T 450 1700 5 8 0 1 0 2 1
pintype=out
}
V 350 1700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 1300 300 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=33
T 300 1250 5 8 0 1 0 8 1
pinseq=7
T 450 1300 9 8 1 1 0 0 1
pinlabel=_nCE_
T 450 1300 5 8 0 1 0 2 1
pintype=in
}
V 350 1300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=34
T 300 850 5 8 0 1 0 8 1
pinseq=8
T 450 900 9 8 1 1 0 0 1
pinlabel=MSEL0
T 450 900 5 8 0 1 0 2 1
pintype=in
}
P 100 500 400 500 1 0 0
{
T 300 550 5 8 1 1 0 6 1
pinnumber=35
T 300 450 5 8 0 1 0 8 1
pinseq=9
T 450 500 9 8 1 1 0 0 1
pinlabel=MSEL1
T 450 500 5 8 0 1 0 2 1
pintype=in
}
P 2500 3700 2200 3700 1 0 0
{
T 2300 3750 5 8 1 1 0 0 1
pinnumber=1
T 2300 3650 5 8 0 1 0 2 1
pinseq=10
T 2150 3700 9 8 1 1 0 6 1
pinlabel=INIT\_DONE/IO
T 2150 3700 5 8 0 1 0 8 1
pintype=io
}
P 2500 3300 2200 3300 1 0 0
{
T 2300 3350 5 8 1 1 0 0 1
pinnumber=3
T 2300 3250 5 8 0 1 0 2 1
pinseq=11
T 2150 3300 9 8 1 1 0 6 1
pinlabel=CLKUSR/IO
T 2150 3300 5 8 0 1 0 8 1
pintype=io
}
P 2500 2900 2200 2900 1 0 0
{
T 2300 2950 5 8 1 1 0 0 1
pinnumber=24
T 2300 2850 5 8 0 1 0 2 1
pinseq=12
T 2150 2900 9 8 1 1 0 6 1
pinlabel=_nCSO_/IO
T 2150 2900 5 8 0 1 0 8 1
pintype=io
}
P 2500 2500 2200 2500 1 0 0
{
T 2300 2550 5 8 1 1 0 0 1
pinnumber=37
T 2300 2450 5 8 0 1 0 2 1
pinseq=13
T 2150 2500 9 8 1 1 0 6 1
pinlabel=ASDO/IO
T 2150 2500 5 8 0 1 0 8 1
pintype=io
}
P 2500 2100 2200 2100 1 0 0
{
T 2300 2150 5 8 1 1 0 0 1
pinnumber=239
T 2300 2050 5 8 0 1 0 2 1
pinseq=14
T 2150 2100 9 8 1 1 0 6 1
pinlabel=DEV\_OE/IO
T 2150 2100 5 8 0 1 0 8 1
pintype=io
}
P 2500 1700 2200 1700 1 0 0
{
T 2300 1750 5 8 1 1 0 0 1
pinnumber=240
T 2300 1650 5 8 0 1 0 2 1
pinseq=15
T 2150 1700 9 8 1 1 0 6 1
pinlabel=_DEV\CLRn_/IO
T 2150 1700 5 8 0 1 0 8 1
pintype=io
}
B 400 100 1800 4000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2200 4200 8 10 1 1 0 6 1
refdes=U?
T 400 4200 9 10 1 0 0 0 1
EP1C12-PQ240-CFG
T 400 4400 5 10 0 0 0 0 1
device=EP1C12-PQ240
T 400 4600 5 10 0 0 0 0 1
footprint=PQ240
T 400 4800 5 10 0 0 0 0 1
author=mettus
T 400 5000 5 10 0 0 0 0 1
documentation=NA
T 400 5200 5 10 0 0 0 0 1
description=Altera Cyclone EP1C12
T 400 5400 5 10 0 0 0 0 1
numslots=0
T 400 5600 5 10 0 0 0 0 1
comment=Part 2 of 9
