<stg><name>runge_kutta_45_Pipeline_k_inner</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="177" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %sum_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:2 %n_113_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %n_113

]]></Node>
<StgValue><ssdm name="n_113_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %add_ln883_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %add_ln883

]]></Node>
<StgValue><ssdm name="add_ln883_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:4 %i_814_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i_814

]]></Node>
<StgValue><ssdm name="i_814_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="177" op_1_bw="177">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i177 0, i177 %sum_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body188

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body188:0 %j_1 = load i3 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body188:1 %icmp_ln198 = icmp_eq  i3 %j_1, i3 %i_814_read

]]></Node>
<StgValue><ssdm name="icmp_ln198"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body188:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body188:3 %add_ln198 = add i3 %j_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln198"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body188:4 %br_ln198 = br i1 %icmp_ln198, void %for.body188.split, void %for.end201.exitStub

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="3">
<![CDATA[
for.body188.split:1 %zext_ln883 = zext i3 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln883"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body188.split:2 %add_ln883_1 = add i5 %add_ln883_read, i5 %zext_ln883

]]></Node>
<StgValue><ssdm name="add_ln883_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="5">
<![CDATA[
for.body188.split:3 %zext_ln883_1 = zext i5 %add_ln883_1

]]></Node>
<StgValue><ssdm name="zext_ln883_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body188.split:4 %A_addr = getelementptr i60 %A, i64 0, i64 %zext_ln883_1

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.body188.split:5 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
for.body188.split:6 %tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="4">
<![CDATA[
for.body188.split:7 %zext_ln883_2 = zext i4 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln883_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="3">
<![CDATA[
for.body188.split:8 %zext_ln883_3 = zext i3 %n_113_read

]]></Node>
<StgValue><ssdm name="zext_ln883_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body188.split:9 %newFirst = sub i6 %zext_ln883_3, i6 %zext_ln883_2

]]></Node>
<StgValue><ssdm name="newFirst"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body188.split:10 %newSecond = add i6 %tmp_s, i6 %newFirst

]]></Node>
<StgValue><ssdm name="newSecond"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="6">
<![CDATA[
for.body188.split:11 %zext_ln883_4 = zext i6 %newSecond

]]></Node>
<StgValue><ssdm name="zext_ln883_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body188.split:12 %k_V_addr = getelementptr i85 %k_V, i64 0, i64 %zext_ln883_4

]]></Node>
<StgValue><ssdm name="k_V_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="60" op_0_bw="5">
<![CDATA[
for.body188.split:15 %A_load = load i5 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="85" op_0_bw="6">
<![CDATA[
for.body188.split:18 %k_V_load = load i6 %k_V_addr

]]></Node>
<StgValue><ssdm name="k_V_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body188.split:23 %store_ln198 = store i3 %add_ln198, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="177" op_0_bw="177" op_1_bw="0">
<![CDATA[
for.end201.exitStub:0 %sum_V_load = load i177 %sum_V

]]></Node>
<StgValue><ssdm name="sum_V_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="177" op_2_bw="177">
<![CDATA[
for.end201.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i177P0A, i177 %sum_V_1_0_out, i177 %sum_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
for.end201.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="177" op_0_bw="177" op_1_bw="0">
<![CDATA[
for.body188.split:0 %sum_V_load_1 = load i177 %sum_V

]]></Node>
<StgValue><ssdm name="sum_V_load_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body188.split:13 %specpipeline_ln200 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln200"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body188.split:14 %specloopname_ln198 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln198"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="60" op_0_bw="5">
<![CDATA[
for.body188.split:15 %A_load = load i5 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="115" op_0_bw="115" op_1_bw="60" op_2_bw="55">
<![CDATA[
for.body188.split:16 %shl_ln884_s = bitconcatenate i115 @_ssdm_op_BitConcatenate.i115.i60.i55, i60 %A_load, i55 0

]]></Node>
<StgValue><ssdm name="shl_ln884_s"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="177" op_0_bw="115">
<![CDATA[
for.body188.split:17 %sext_ln883 = sext i115 %shl_ln884_s

]]></Node>
<StgValue><ssdm name="sext_ln883"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="85" op_0_bw="6">
<![CDATA[
for.body188.split:18 %k_V_load = load i6 %k_V_addr

]]></Node>
<StgValue><ssdm name="k_V_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="140" op_0_bw="140" op_1_bw="85" op_2_bw="55">
<![CDATA[
for.body188.split:19 %shl_ln884_1 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %k_V_load, i55 0

]]></Node>
<StgValue><ssdm name="shl_ln884_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="177" op_0_bw="140">
<![CDATA[
for.body188.split:20 %sext_ln202 = sext i140 %shl_ln884_1

]]></Node>
<StgValue><ssdm name="sext_ln202"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="177" op_3_bw="177">
<![CDATA[
for.body188.split:21 %sum_V_1 = call i177 @macply, i177 %sum_V_load_1, i177 %sext_ln883, i177 %sext_ln202

]]></Node>
<StgValue><ssdm name="sum_V_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="177" op_1_bw="177" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body188.split:22 %store_ln198 = store i177 %sum_V_1, i177 %sum_V

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
for.body188.split:24 %br_ln198 = br void %for.body188

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
