<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Led_Don_Sang_Chay.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Led_Don_Sang_Chay_05Hz.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="Led_Don_Sang_Chay_05Hz.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Led_Don_Sang_Chay_05Hz.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Led_Don_Sang_Chay_05Hz.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="Led_Don_Sang_Chay_05Hz.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Led_Don_Sang_Chay_05Hz.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Led_Don_Sang_Chay_05Hz.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Led_Don_Sang_Chay_05Hz.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Led_Don_Sang_Chay_05Hz.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Led_Don_Sang_Chay_05Hz.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Led_Don_Sang_Chay_05Hz.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Led_Don_Sang_Chay_05Hz.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Led_Don_Sang_Chay_05Hz.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Led_Don_Sang_Chay_05Hz.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Led_Don_Sang_Chay_05Hz.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Led_Don_Sang_Chay_05Hz.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Led_Don_Sang_Chay_05Hz.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Led_Don_Sang_Chay_05Hz.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Led_Don_Sang_Chay_05Hz.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Led_Don_Sang_Chay_05Hz.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Led_Don_Sang_Chay_05Hz.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Led_Don_Sang_Chay_05Hz.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Led_Don_Sang_Chay_05Hz.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Led_Don_Sang_Chay_05Hz_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Led_Don_Sang_Chay_05Hz_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Led_Don_Sang_Chay_05Hz_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Led_Don_Sang_Chay_05Hz_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Led_Don_Sang_Chay_05Hz_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Led_Don_Sang_Chay_05Hz_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Led_Don_Sang_Chay_05Hz_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Led_Don_Sang_Chay_05Hz_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Led_Don_Sang_Chay_05Hz_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Led_Don_Sang_Chay_05Hz_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Led_Don_Sang_Chay_05Hz_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Led_Don_Sang_Chay_05Hz_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Led_Don_Sang_Chay_05Hz_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Led_Don_Sang_Chay_05Hz_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Led_Don_Sang_Chay_05Hz_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Testbench_Led_Don_Sang_Chay_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Testbench_Led_Don_Sang_Chay_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Testbench_Led_Don_Sang_Chay_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Testbench_Led_Don_Sang_Chay_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1759502477" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1759502477">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759502477" xil_pn:in_ck="3731018056596192797" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1759502477">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay.v"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.v"/>
      <outfile xil_pn:name="Testbench_Led_Don_Sang_Chay.v"/>
      <outfile xil_pn:name="TickGen.v"/>
    </transform>
    <transform xil_pn:end_ts="1759502481" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-49318648789402761" xil_pn:start_ts="1759502481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759502481" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2411206476769055879" xil_pn:start_ts="1759502481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759502481" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8331824924423701574" xil_pn:start_ts="1759502481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759502481" xil_pn:in_ck="3731018056596192797" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1759502481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay.v"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.v"/>
      <outfile xil_pn:name="Testbench_Led_Don_Sang_Chay.v"/>
      <outfile xil_pn:name="TickGen.v"/>
    </transform>
    <transform xil_pn:end_ts="1759502483" xil_pn:in_ck="3731018056596192797" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5263478028272295695" xil_pn:start_ts="1759502481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Testbench_Led_Don_Sang_Chay_beh.prj"/>
      <outfile xil_pn:name="Testbench_Led_Don_Sang_Chay_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1759502483" xil_pn:in_ck="-187425642645442193" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8625837307504246962" xil_pn:start_ts="1759502483">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Testbench_Led_Don_Sang_Chay_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1759502205" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1759502205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759502205" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7190926782804886624" xil_pn:start_ts="1759502205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759502205" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8331824924423701574" xil_pn:start_ts="1759502205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759502205" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1759502205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759502205" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4153410883149830366" xil_pn:start_ts="1759502205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759502205" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1759502205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759502205" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1618285863769183536" xil_pn:start_ts="1759502205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759502213" xil_pn:in_ck="-4876243085159047207" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3638883251251043495" xil_pn:start_ts="1759502205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.lso"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.ngc"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.ngr"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.prj"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.stx"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.syr"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.xst"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1759460903" xil_pn:in_ck="-6629245149160894637" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3072281766670679927" xil_pn:start_ts="1759460903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759460907" xil_pn:in_ck="-2423973197766348896" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5387672335514597431" xil_pn:start_ts="1759460903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.bld"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.ngd"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1759460911" xil_pn:in_ck="-8644409538083371295" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1759460907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.pcf"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz_map.map"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz_map.mrp"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz_map.ncd"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz_map.ngm"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz_map.xrpt"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz_summary.xml"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1759460921" xil_pn:in_ck="5024853270739796666" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1759460911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.ncd"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.pad"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.par"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.ptwx"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.unroutes"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.xpi"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz_pad.csv"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz_pad.txt"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1759460925" xil_pn:in_ck="-6629245149160902262" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1759460921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.bgn"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.bit"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.drc"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1759461013" xil_pn:in_ck="-6629245149160915116" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="1890673188639090495" xil_pn:start_ts="1759461013">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1759460921" xil_pn:in_ck="796448140543314269" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1759460919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.twr"/>
      <outfile xil_pn:name="Led_Don_Sang_Chay_05Hz.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
