 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : enigma_part2
Version: R-2020.09-SP5
Date   : Tue Nov  9 20:33:04 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: srstn (input port clocked by clk)
  Endpoint: clk_gate_rotorA_table_reg_42_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  enigma_part2       35000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.50       4.50 r
  srstn (in)                                              0.00       4.50 r
  U6841/Y (INVX32_HVT)                                    0.01       4.51 f
  U6842/Y (INVX16_HVT)                                    0.01       4.53 r
  U8050/Y (AND2X1_HVT)                                    0.07       4.60 r
  U14171/Y (AND3X1_HVT)                                   0.12       4.71 r
  U14172/Y (AND3X1_HVT)                                   0.15       4.86 r
  U14227/Y (AND2X1_HVT)                                   0.11       4.97 r
  U14228/Y (AO22X1_HVT)                                   0.10       5.08 r
  clk_gate_rotorA_table_reg_42_/EN (SNPS_CLOCK_GATE_HIGH_enigma_part2_mydesign_101)
                                                          0.00       5.08 r
  clk_gate_rotorA_table_reg_42_/latch/D (LATCHX1_HVT)     0.00       5.08 r
  data arrival time                                                  5.08

  clock clk' (rise edge)                                  4.50       4.50
  clock network delay (ideal)                             0.00       4.50
  clk_gate_rotorA_table_reg_42_/latch/CLK (LATCHX1_HVT)
                                                          0.00       4.50 r
  time borrowed from endpoint                             0.58       5.08
  data required time                                                 5.08
  --------------------------------------------------------------------------
  data required time                                                 5.08
  data arrival time                                                 -5.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                4.50   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         4.39   
  actual time borrow                                      0.58   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: clk_gate_rotorA_table_reg_43_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  enigma_part2       35000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.50       4.50 r
  srstn (in)                                              0.00       4.50 r
  U6841/Y (INVX32_HVT)                                    0.01       4.51 f
  U6842/Y (INVX16_HVT)                                    0.01       4.53 r
  U8050/Y (AND2X1_HVT)                                    0.07       4.60 r
  U14171/Y (AND3X1_HVT)                                   0.12       4.71 r
  U14172/Y (AND3X1_HVT)                                   0.15       4.86 r
  U14227/Y (AND2X1_HVT)                                   0.11       4.97 r
  U14229/Y (AO22X1_HVT)                                   0.10       5.08 r
  clk_gate_rotorA_table_reg_43_/EN (SNPS_CLOCK_GATE_HIGH_enigma_part2_mydesign_100)
                                                          0.00       5.08 r
  clk_gate_rotorA_table_reg_43_/latch/D (LATCHX1_HVT)     0.00       5.08 r
  data arrival time                                                  5.08

  clock clk' (rise edge)                                  4.50       4.50
  clock network delay (ideal)                             0.00       4.50
  clk_gate_rotorA_table_reg_43_/latch/CLK (LATCHX1_HVT)
                                                          0.00       4.50 r
  time borrowed from endpoint                             0.58       5.08
  data required time                                                 5.08
  --------------------------------------------------------------------------
  data required time                                                 5.08
  data arrival time                                                 -5.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                4.50   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         4.39   
  actual time borrow                                      0.58   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: clk_gate_rotorA_table_reg_58_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  enigma_part2       35000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.50       4.50 r
  srstn (in)                                              0.00       4.50 r
  U6841/Y (INVX32_HVT)                                    0.01       4.51 f
  U6842/Y (INVX16_HVT)                                    0.01       4.53 r
  U8050/Y (AND2X1_HVT)                                    0.07       4.60 r
  U14171/Y (AND3X1_HVT)                                   0.12       4.71 r
  U14172/Y (AND3X1_HVT)                                   0.15       4.86 r
  U14227/Y (AND2X1_HVT)                                   0.11       4.97 r
  U14248/Y (AO22X1_HVT)                                   0.10       5.08 r
  clk_gate_rotorA_table_reg_58_/EN (SNPS_CLOCK_GATE_HIGH_enigma_part2_mydesign_85)
                                                          0.00       5.08 r
  clk_gate_rotorA_table_reg_58_/latch/D (LATCHX1_HVT)     0.00       5.08 r
  data arrival time                                                  5.08

  clock clk' (rise edge)                                  4.50       4.50
  clock network delay (ideal)                             0.00       4.50
  clk_gate_rotorA_table_reg_58_/latch/CLK (LATCHX1_HVT)
                                                          0.00       4.50 r
  time borrowed from endpoint                             0.58       5.08
  data required time                                                 5.08
  --------------------------------------------------------------------------
  data required time                                                 5.08
  data arrival time                                                 -5.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                4.50   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         4.39   
  actual time borrow                                      0.58   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: clk_gate_rotorA_table_reg_59_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  enigma_part2       35000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.50       4.50 r
  srstn (in)                                              0.00       4.50 r
  U6841/Y (INVX32_HVT)                                    0.01       4.51 f
  U6842/Y (INVX16_HVT)                                    0.01       4.53 r
  U8050/Y (AND2X1_HVT)                                    0.07       4.60 r
  U14171/Y (AND3X1_HVT)                                   0.12       4.71 r
  U14172/Y (AND3X1_HVT)                                   0.15       4.86 r
  U14227/Y (AND2X1_HVT)                                   0.11       4.97 r
  U14249/Y (AO22X1_HVT)                                   0.10       5.08 r
  clk_gate_rotorA_table_reg_59_/EN (SNPS_CLOCK_GATE_HIGH_enigma_part2_mydesign_84)
                                                          0.00       5.08 r
  clk_gate_rotorA_table_reg_59_/latch/D (LATCHX1_HVT)     0.00       5.08 r
  data arrival time                                                  5.08

  clock clk' (rise edge)                                  4.50       4.50
  clock network delay (ideal)                             0.00       4.50
  clk_gate_rotorA_table_reg_59_/latch/CLK (LATCHX1_HVT)
                                                          0.00       4.50 r
  time borrowed from endpoint                             0.58       5.08
  data required time                                                 5.08
  --------------------------------------------------------------------------
  data required time                                                 5.08
  data arrival time                                                 -5.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                4.50   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         4.39   
  actual time borrow                                      0.58   
  --------------------------------------------------------------


1
