--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 440 paths analyzed, 141 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.715ns.
--------------------------------------------------------------------------------
Slack:                  15.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.553ns (Levels of Logic = 0)
  Clock Path Skew:      -0.127ns (0.600 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y29.SR      net (fanout=10)       3.606   M_reset_cond_out
    SLICE_X18Y29.CLK     Tsrck                 0.429   adderInput/M_state_changer_q[26]
                                                       adderInput/M_state_changer_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.553ns (0.947ns logic, 3.606ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  15.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.543ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.594 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y26.SR      net (fanout=10)       3.596   M_reset_cond_out
    SLICE_X18Y26.CLK     Tsrck                 0.429   adderInput/M_state_changer_q[15]
                                                       adderInput/M_state_changer_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.543ns (0.947ns logic, 3.596ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  15.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.542ns (Levels of Logic = 0)
  Clock Path Skew:      -0.127ns (0.600 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y29.SR      net (fanout=10)       3.606   M_reset_cond_out
    SLICE_X18Y29.CLK     Tsrck                 0.418   adderInput/M_state_changer_q[26]
                                                       adderInput/M_state_changer_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.542ns (0.936ns logic, 3.606ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  15.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.532ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.594 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y26.SR      net (fanout=10)       3.596   M_reset_cond_out
    SLICE_X18Y26.CLK     Tsrck                 0.418   adderInput/M_state_changer_q[15]
                                                       adderInput/M_state_changer_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.532ns (0.936ns logic, 3.596ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  15.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.519ns (Levels of Logic = 0)
  Clock Path Skew:      -0.127ns (0.600 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y29.SR      net (fanout=10)       3.606   M_reset_cond_out
    SLICE_X18Y29.CLK     Tsrck                 0.395   adderInput/M_state_changer_q[26]
                                                       adderInput/M_state_changer_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.519ns (0.913ns logic, 3.606ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  15.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.509ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.594 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y26.SR      net (fanout=10)       3.596   M_reset_cond_out
    SLICE_X18Y26.CLK     Tsrck                 0.395   adderInput/M_state_changer_q[15]
                                                       adderInput/M_state_changer_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.509ns (0.913ns logic, 3.596ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  15.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.495ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.594 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y26.SR      net (fanout=10)       3.596   M_reset_cond_out
    SLICE_X18Y26.CLK     Tsrck                 0.381   adderInput/M_state_changer_q[15]
                                                       adderInput/M_state_changer_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.495ns (0.899ns logic, 3.596ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  15.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.366ns (Levels of Logic = 0)
  Clock Path Skew:      -0.128ns (0.599 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y28.SR      net (fanout=10)       3.419   M_reset_cond_out
    SLICE_X18Y28.CLK     Tsrck                 0.429   adderInput/M_state_changer_q[23]
                                                       adderInput/M_state_changer_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.366ns (0.947ns logic, 3.419ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  15.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.356ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.591 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y25.SR      net (fanout=10)       3.409   M_reset_cond_out
    SLICE_X18Y25.CLK     Tsrck                 0.429   adderInput/M_state_changer_q[11]
                                                       adderInput/M_state_changer_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.356ns (0.947ns logic, 3.409ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  15.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.355ns (Levels of Logic = 0)
  Clock Path Skew:      -0.128ns (0.599 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y28.SR      net (fanout=10)       3.419   M_reset_cond_out
    SLICE_X18Y28.CLK     Tsrck                 0.418   adderInput/M_state_changer_q[23]
                                                       adderInput/M_state_changer_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (0.936ns logic, 3.419ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  15.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.345ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.591 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y25.SR      net (fanout=10)       3.409   M_reset_cond_out
    SLICE_X18Y25.CLK     Tsrck                 0.418   adderInput/M_state_changer_q[11]
                                                       adderInput/M_state_changer_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.345ns (0.936ns logic, 3.409ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  15.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 0)
  Clock Path Skew:      -0.128ns (0.599 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y28.SR      net (fanout=10)       3.419   M_reset_cond_out
    SLICE_X18Y28.CLK     Tsrck                 0.395   adderInput/M_state_changer_q[23]
                                                       adderInput/M_state_changer_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (0.913ns logic, 3.419ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  15.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.322ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.591 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y25.SR      net (fanout=10)       3.409   M_reset_cond_out
    SLICE_X18Y25.CLK     Tsrck                 0.395   adderInput/M_state_changer_q[11]
                                                       adderInput/M_state_changer_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.322ns (0.913ns logic, 3.409ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  15.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.318ns (Levels of Logic = 0)
  Clock Path Skew:      -0.128ns (0.599 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y28.SR      net (fanout=10)       3.419   M_reset_cond_out
    SLICE_X18Y28.CLK     Tsrck                 0.381   adderInput/M_state_changer_q[23]
                                                       adderInput/M_state_changer_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (0.899ns logic, 3.419ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  15.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.308ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.591 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y25.SR      net (fanout=10)       3.409   M_reset_cond_out
    SLICE_X18Y25.CLK     Tsrck                 0.381   adderInput/M_state_changer_q[11]
                                                       adderInput/M_state_changer_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.308ns (0.899ns logic, 3.409ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  15.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.172ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.597 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y27.SR      net (fanout=10)       3.225   M_reset_cond_out
    SLICE_X18Y27.CLK     Tsrck                 0.429   adderInput/M_state_changer_q[19]
                                                       adderInput/M_state_changer_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.172ns (0.947ns logic, 3.225ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  15.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.162ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.589 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y24.SR      net (fanout=10)       3.215   M_reset_cond_out
    SLICE_X18Y24.CLK     Tsrck                 0.429   adderInput/M_state_changer_q[7]
                                                       adderInput/M_state_changer_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.162ns (0.947ns logic, 3.215ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  15.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.161ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.597 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y27.SR      net (fanout=10)       3.225   M_reset_cond_out
    SLICE_X18Y27.CLK     Tsrck                 0.418   adderInput/M_state_changer_q[19]
                                                       adderInput/M_state_changer_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.161ns (0.936ns logic, 3.225ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  15.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.151ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.589 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y24.SR      net (fanout=10)       3.215   M_reset_cond_out
    SLICE_X18Y24.CLK     Tsrck                 0.418   adderInput/M_state_changer_q[7]
                                                       adderInput/M_state_changer_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (0.936ns logic, 3.215ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  15.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.138ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.597 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y27.SR      net (fanout=10)       3.225   M_reset_cond_out
    SLICE_X18Y27.CLK     Tsrck                 0.395   adderInput/M_state_changer_q[19]
                                                       adderInput/M_state_changer_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (0.913ns logic, 3.225ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.128ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.589 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y24.SR      net (fanout=10)       3.215   M_reset_cond_out
    SLICE_X18Y24.CLK     Tsrck                 0.395   adderInput/M_state_changer_q[7]
                                                       adderInput/M_state_changer_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.128ns (0.913ns logic, 3.215ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.124ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.597 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y27.SR      net (fanout=10)       3.225   M_reset_cond_out
    SLICE_X18Y27.CLK     Tsrck                 0.381   adderInput/M_state_changer_q[19]
                                                       adderInput/M_state_changer_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.124ns (0.899ns logic, 3.225ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  15.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.114ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.589 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y24.SR      net (fanout=10)       3.215   M_reset_cond_out
    SLICE_X18Y24.CLK     Tsrck                 0.381   adderInput/M_state_changer_q[7]
                                                       adderInput/M_state_changer_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.114ns (0.899ns logic, 3.215ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  15.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.934ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.589 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y23.SR      net (fanout=10)       2.987   M_reset_cond_out
    SLICE_X18Y23.CLK     Tsrck                 0.429   adderInput/M_state_changer_q[3]
                                                       adderInput/M_state_changer_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.934ns (0.947ns logic, 2.987ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  15.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.923ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.589 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y23.SR      net (fanout=10)       2.987   M_reset_cond_out
    SLICE_X18Y23.CLK     Tsrck                 0.418   adderInput/M_state_changer_q[3]
                                                       adderInput/M_state_changer_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.923ns (0.936ns logic, 2.987ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  15.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.589 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y23.SR      net (fanout=10)       2.987   M_reset_cond_out
    SLICE_X18Y23.CLK     Tsrck                 0.395   adderInput/M_state_changer_q[3]
                                                       adderInput/M_state_changer_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (0.913ns logic, 2.987ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  15.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.886ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.589 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y23.SR      net (fanout=10)       2.987   M_reset_cond_out
    SLICE_X18Y23.CLK     Tsrck                 0.381   adderInput/M_state_changer_q[3]
                                                       adderInput/M_state_changer_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.886ns (0.899ns logic, 2.987ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  16.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adderInput/M_state_changer_q_26 (FF)
  Destination:          adderInput/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.753ns (Levels of Logic = 2)
  Clock Path Skew:      0.014ns (0.638 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adderInput/M_state_changer_q_26 to adderInput/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.CQ      Tcko                  0.476   adderInput/M_state_changer_q[26]
                                                       adderInput/M_state_changer_q_26
    SLICE_X5Y16.C1       net (fanout=6)        2.411   adderInput/M_state_changer_q[26]
    SLICE_X5Y16.C        Tilo                  0.259   M_adderInput_ci
                                                       adderInput/edge_detector/out1
    SLICE_X5Y16.D5       net (fanout=1)        0.234   adderInput/M_edge_detector_out
    SLICE_X5Y16.CLK      Tas                   0.373   M_adderInput_ci
                                                       adderInput/M_state_q_FSM_FFd2-In1
                                                       adderInput/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.753ns (1.108ns logic, 2.645ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  16.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adderInput/M_state_changer_q_26 (FF)
  Destination:          adderInput/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.021ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.637 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adderInput/M_state_changer_q_26 to adderInput/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.CQ      Tcko                  0.476   adderInput/M_state_changer_q[26]
                                                       adderInput/M_state_changer_q_26
    SLICE_X5Y17.A4       net (fanout=6)        2.172   adderInput/M_state_changer_q[26]
    SLICE_X5Y17.CLK      Tas                   0.373   M_state_q_FSM_FFd4
                                                       adderInput/M_state_q_FSM_FFd1-In2
                                                       adderInput/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.021ns (0.849ns logic, 2.172ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  16.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adderInput/M_state_changer_q_26 (FF)
  Destination:          adderInput/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.998ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.637 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adderInput/M_state_changer_q_26 to adderInput/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.CQ      Tcko                  0.476   adderInput/M_state_changer_q[26]
                                                       adderInput/M_state_changer_q_26
    SLICE_X4Y17.A4       net (fanout=6)        2.183   adderInput/M_state_changer_q[26]
    SLICE_X4Y17.CLK      Tas                   0.339   M_adderInput_b
                                                       adderInput/M_state_q_FSM_FFd3-In
                                                       adderInput/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.998ns (0.815ns logic, 2.183ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_adderInput_b/CLK
  Logical resource: adderInput/M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[3]/CLK
  Logical resource: adderInput/M_state_changer_q_0/CK
  Location pin: SLICE_X18Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[3]/CLK
  Logical resource: adderInput/M_state_changer_q_1/CK
  Location pin: SLICE_X18Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[3]/CLK
  Logical resource: adderInput/M_state_changer_q_2/CK
  Location pin: SLICE_X18Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[3]/CLK
  Logical resource: adderInput/M_state_changer_q_3/CK
  Location pin: SLICE_X18Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[7]/CLK
  Logical resource: adderInput/M_state_changer_q_4/CK
  Location pin: SLICE_X18Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[7]/CLK
  Logical resource: adderInput/M_state_changer_q_5/CK
  Location pin: SLICE_X18Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[7]/CLK
  Logical resource: adderInput/M_state_changer_q_6/CK
  Location pin: SLICE_X18Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[7]/CLK
  Logical resource: adderInput/M_state_changer_q_7/CK
  Location pin: SLICE_X18Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[11]/CLK
  Logical resource: adderInput/M_state_changer_q_8/CK
  Location pin: SLICE_X18Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[11]/CLK
  Logical resource: adderInput/M_state_changer_q_9/CK
  Location pin: SLICE_X18Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[11]/CLK
  Logical resource: adderInput/M_state_changer_q_10/CK
  Location pin: SLICE_X18Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[11]/CLK
  Logical resource: adderInput/M_state_changer_q_11/CK
  Location pin: SLICE_X18Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[15]/CLK
  Logical resource: adderInput/M_state_changer_q_12/CK
  Location pin: SLICE_X18Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[15]/CLK
  Logical resource: adderInput/M_state_changer_q_13/CK
  Location pin: SLICE_X18Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[15]/CLK
  Logical resource: adderInput/M_state_changer_q_14/CK
  Location pin: SLICE_X18Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[15]/CLK
  Logical resource: adderInput/M_state_changer_q_15/CK
  Location pin: SLICE_X18Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[19]/CLK
  Logical resource: adderInput/M_state_changer_q_16/CK
  Location pin: SLICE_X18Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[19]/CLK
  Logical resource: adderInput/M_state_changer_q_17/CK
  Location pin: SLICE_X18Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[19]/CLK
  Logical resource: adderInput/M_state_changer_q_18/CK
  Location pin: SLICE_X18Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[19]/CLK
  Logical resource: adderInput/M_state_changer_q_19/CK
  Location pin: SLICE_X18Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[23]/CLK
  Logical resource: adderInput/M_state_changer_q_20/CK
  Location pin: SLICE_X18Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[23]/CLK
  Logical resource: adderInput/M_state_changer_q_21/CK
  Location pin: SLICE_X18Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[23]/CLK
  Logical resource: adderInput/M_state_changer_q_22/CK
  Location pin: SLICE_X18Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[23]/CLK
  Logical resource: adderInput/M_state_changer_q_23/CK
  Location pin: SLICE_X18Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[26]/CLK
  Logical resource: adderInput/M_state_changer_q_24/CK
  Location pin: SLICE_X18Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[26]/CLK
  Logical resource: adderInput/M_state_changer_q_25/CK
  Location pin: SLICE_X18Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[26]/CLK
  Logical resource: adderInput/M_state_changer_q_26/CK
  Location pin: SLICE_X18Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.715|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 440 paths, 0 nets, and 91 connections

Design statistics:
   Minimum period:   4.715ns{1}   (Maximum frequency: 212.089MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct  2 21:53:17 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 398 MB



