
---------- Begin Simulation Statistics ----------
final_tick                                 2352955000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65314                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868812                       # Number of bytes of host memory used
host_op_rate                                    67530                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.31                       # Real time elapsed on the host
host_tick_rate                              153679557                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1033929                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002353                       # Number of seconds simulated
sim_ticks                                  2352955000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.494781                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   86395                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                88615                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2331                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            114736                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                620                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1678                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1058                       # Number of indirect misses.
system.cpu.branchPred.lookups                  123490                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2930                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          212                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    301057                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   300741                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1806                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     102118                       # Number of branches committed
system.cpu.commit.bw_lim_events                 44696                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           82532                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000217                       # Number of instructions committed
system.cpu.commit.committedOps                1034146                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4621753                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.223756                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.061385                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4309656     93.25%     93.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       120132      2.60%     95.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        36462      0.79%     96.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        39858      0.86%     97.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        26769      0.58%     98.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        20327      0.44%     98.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        11734      0.25%     98.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12119      0.26%     99.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        44696      0.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4621753                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1944                       # Number of function calls committed.
system.cpu.commit.int_insts                    938116                       # Number of committed integer instructions.
system.cpu.commit.loads                         14759                       # Number of loads committed
system.cpu.commit.membars                         100                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           396501     38.34%     38.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             174      0.02%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              4      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           2813      0.27%     38.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult          2810      0.27%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            15      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             52      0.01%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           14759      1.43%     40.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         616942     59.66%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1034146                       # Class of committed instruction
system.cpu.commit.refs                         631701                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     28978                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1033929                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.705912                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.705912                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               4376839                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   555                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                83308                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1143288                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    87832                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    126224                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3065                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1902                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 39703                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      123490                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    177623                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4413188                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1532                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1160315                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            96                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    7210                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.026241                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             216690                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              89945                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.246565                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4633663                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.259837                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.287260                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4414888     95.28%     95.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    10518      0.23%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8660      0.19%     95.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    64985      1.40%     97.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     4878      0.11%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    17901      0.39%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     7620      0.16%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     7237      0.16%     97.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    96976      2.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4633663                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         4386                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit          208                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         4813                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage          3917                       # number of prefetches that crossed the page
system.cpu.idleCycles                           72249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2136                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   110363                       # Number of branches executed
system.cpu.iew.exec_nop                           287                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.236354                       # Inst execution rate
system.cpu.iew.exec_refs                       675780                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     656505                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9261                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 19317                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                198                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               624                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               658951                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1121371                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 19275                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3135                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1112260                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                741826                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3065                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                740989                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         46649                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              468                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          557                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4558                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        42009                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             28                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1761                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            375                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    832116                       # num instructions consuming a value
system.cpu.iew.wb_count                       1089416                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.337667                       # average fanout of values written-back
system.cpu.iew.wb_producers                    280978                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.231499                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1109997                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2366362                       # number of integer regfile reads
system.cpu.int_regfile_writes                  342175                       # number of integer regfile writes
system.cpu.ipc                               0.212499                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.212499                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                19      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                431803     38.71%     38.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  180      0.02%     38.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    25      0.00%     38.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   5      0.00%     38.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     38.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                3046      0.27%     39.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               3040      0.27%     39.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     39.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     39.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 21      0.00%     39.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     39.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     39.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     39.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     39.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  58      0.01%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     39.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                19851      1.78%     41.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              657293     58.93%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1115395                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       89971                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.080663                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1986      2.21%      2.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    12      0.01%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    398      0.44%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 87572     97.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1173845                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            6891924                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1058778                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1173902                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1120886                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1115395                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 198                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           87155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               518                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             36                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        76309                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4633663                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.240716                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.024347                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4296495     92.72%     92.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              106854      2.31%     95.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               44227      0.95%     95.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               27997      0.60%     96.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               36955      0.80%     97.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               64169      1.38%     98.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               38964      0.84%     99.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               10369      0.22%     99.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                7633      0.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4633663                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.237020                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  31502                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              63018                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        30638                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             34364                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                47                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              397                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                19317                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              658951                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1095385                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6031                       # number of misc regfile writes
system.cpu.numCycles                          4705912                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  750361                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                605959                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     40                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   108685                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2800719                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1130290                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              673602                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    144355                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                3601839                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3065                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3608345                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    67643                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          2389499                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          18852                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                642                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    285040                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            203                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            31782                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      5677550                       # The number of ROB reads
system.cpu.rob.rob_writes                     2245307                       # The number of ROB writes
system.cpu.timesIdled                            1357                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    31025                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    6175                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41932                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        116889                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        75827                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          256                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       152938                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            256                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                989                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41216                       # Transaction distribution
system.membus.trans_dist::CleanEvict              716                       # Transaction distribution
system.membus.trans_dist::ReadExReq             73861                       # Transaction distribution
system.membus.trans_dist::ReadExResp            73860                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           989                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           107                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       191738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 191738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7428160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7428160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74957                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74957    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74957                       # Request fanout histogram
system.membus.reqLayer0.occupancy           299360000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          389577750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2352955000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3132                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       114310                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2633                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1072                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            73872                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           73868                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2889                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          243                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          107                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          107                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       221634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                230045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       353408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9421120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9774528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           42188                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2637824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           119299                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002213                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046990                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 119035     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    264      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             119299                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          152529943                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         111220499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4333500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2352955000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1099                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  134                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher          918                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2151                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1099                       # number of overall hits
system.l2.overall_hits::.cpu.data                 134                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher          918                       # number of overall hits
system.l2.overall_hits::total                    2151                       # number of overall hits
system.l2.demand_misses::.cpu.inst                872                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              73981                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74853                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               872                       # number of overall misses
system.l2.overall_misses::.cpu.data             73981                       # number of overall misses
system.l2.overall_misses::total                 74853                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67909500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   7017009000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7084918500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67909500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   7017009000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7084918500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1971                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74115                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher          918                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                77004                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1971                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74115                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher          918                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               77004                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.442415                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998192                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.972066                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.442415                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998192                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.972066                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77877.866972                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94848.799016                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94651.096148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77877.866972                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94848.799016                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94651.096148                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               41216                       # number of writebacks
system.l2.writebacks::total                     41216                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           872                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         73981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74853                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          872                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        73981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74853                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59189500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6277239000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6336428500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59189500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6277239000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6336428500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.442415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.972066                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.442415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.972066                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67877.866972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84849.339695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84651.630529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67877.866972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84849.339695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84651.630529                       # average overall mshr miss latency
system.l2.replacements                          42188                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        73094                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73094                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        73094                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73094                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2626                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2626                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2626                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2626                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           73864                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               73864                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7007020000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7007020000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         73872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             73872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94863.803747                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94863.803747                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        73864                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          73864                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6268420000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6268420000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84864.345283                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84864.345283                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1099                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher          918                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2017                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          872                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              872                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67909500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67909500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1971                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher          918                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.442415                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.301835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77877.866972                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77877.866972                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          872                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          872                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59189500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59189500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.442415                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.301835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67877.866972                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67877.866972                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9989000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9989000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.481481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.481481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85376.068376                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85376.068376                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8819000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8819000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.481481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.481481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75376.068376                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75376.068376                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          107                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             107                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          107                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          107                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2023000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2023000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18906.542056                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18906.542056                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2352955000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26036.976627                       # Cycle average of tags in use
system.l2.tags.total_refs                      152819                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74956                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.038783                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.933516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       308.978442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25691.064669                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.784029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.794585                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2624                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        26204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3663                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1298396                       # Number of tag accesses
system.l2.tags.data_accesses                  1298396                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2352955000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          55808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4734528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4790336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        55808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2637824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2637824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           73977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41216                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          23718261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2012162579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2035880839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     23718261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23718261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1121068614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1121068614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1121068614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         23718261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2012162579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3156949453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     73978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000171048500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2558                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2558                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              172366                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              38708                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74850                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41216                       # Number of write requests accepted
system.mem_ctrls.readBursts                     74850                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2580                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1798044750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  374250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3201482250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24021.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42771.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    63161                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34515                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 74850                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41216                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   23521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   18311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    404.389782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   285.085966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.993090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3016     16.43%     16.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3384     18.43%     34.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3436     18.72%     53.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1750      9.53%     63.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1451      7.90%     71.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1721      9.37%     80.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1867     10.17%     90.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          185      1.01%     91.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1549      8.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18359                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.259187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.436629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    633.675667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2557     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2558                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.103987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.095198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.571908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2446     95.62%     95.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      1.60%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               20      0.78%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               38      1.49%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.16%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.31%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2558                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4790400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2636416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4790400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2637824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2035.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1120.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2035.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1121.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2352941500                       # Total gap between requests
system.mem_ctrls.avgGap                      20272.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        55808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4734592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2636416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 23718260.655218653381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2012189778.385051965714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1120470217.237473726273                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        73978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23295750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3178186500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37586596500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26715.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42961.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    911941.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             68187000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             36223275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           264172860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          105626700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     185621280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1027014030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         38680800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1725525945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        733.344218                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     89176000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     78520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2185259000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             62960520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             33449130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           270256140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          109405980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     185621280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        957552690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         97174560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1716420300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        729.474342                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    241850750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     78520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2032584250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2352955000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       175093                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           175093                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       175093                       # number of overall hits
system.cpu.icache.overall_hits::total          175093                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2530                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2530                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2530                       # number of overall misses
system.cpu.icache.overall_misses::total          2530                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    103765998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    103765998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    103765998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    103765998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       177623                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       177623                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       177623                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       177623                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014244                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014244                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014244                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014244                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41014.228458                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41014.228458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41014.228458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41014.228458                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          892                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.875000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches               363                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         2633                       # number of writebacks
system.cpu.icache.writebacks::total              2633                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          559                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          559                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          559                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          559                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1971                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1971                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1971                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher          918                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2889                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     83286999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     83286999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     83286999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     11040556                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     94327555                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011097                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016265                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42256.214612                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42256.214612                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42256.214612                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12026.749455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32650.590170                       # average overall mshr miss latency
system.cpu.icache.replacements                   2633                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       175093                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          175093                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2530                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2530                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    103765998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    103765998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       177623                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       177623                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014244                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014244                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41014.228458                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41014.228458                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          559                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          559                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1971                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1971                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     83286999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     83286999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42256.214612                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42256.214612                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher          918                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total          918                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     11040556                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     11040556                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12026.749455                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12026.749455                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2352955000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2352955000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.602917                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              177982                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2889                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             61.606784                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   192.756243                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    61.846675                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.752954                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.241589                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994543                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           63                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          193                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.246094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            358135                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           358135                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2352955000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2352955000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2352955000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2352955000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2352955000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       474593                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           474593                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       474657                       # number of overall hits
system.cpu.dcache.overall_hits::total          474657                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       159508                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         159508                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       159513                       # number of overall misses
system.cpu.dcache.overall_misses::total        159513                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9880113255                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9880113255                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9880113255                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9880113255                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       634101                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       634101                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       634170                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       634170                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.251550                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.251550                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.251530                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.251530                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61941.176963                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61941.176963                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61939.235391                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61939.235391                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3131431                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             47057                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.545487                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73094                       # number of writebacks
system.cpu.dcache.writebacks::total             73094                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        85292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        85292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        85292                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        85292                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        74216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74221                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74221                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7209442618                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7209442618                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7209874618                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7209874618                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.117041                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.117041                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.117036                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.117036                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 97141.352512                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 97141.352512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 97140.628906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 97140.628906                       # average overall mshr miss latency
system.cpu.dcache.replacements                  73194                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        16806                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           16806                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24273500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24273500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        17274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        17274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027093                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027093                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51866.452991                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51866.452991                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          231                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          231                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          237                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11243000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11243000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013720                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013720                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47438.818565                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47438.818565                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       457767                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         457767                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       158939                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       158939                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9852634805                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9852634805                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       616706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       616706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.257722                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.257722                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61990.038977                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61990.038977                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        85061                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        85061                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        73878                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        73878                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7195095668                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7195095668                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.119795                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.119795                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 97391.587049                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97391.587049                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       432000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       432000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        86400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        86400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3204950                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3204950                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31732.178218                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31732.178218                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3103950                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3103950                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30732.178218                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30732.178218                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          130                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          130                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       111500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       111500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       111500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       111500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       110500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       110500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007634                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007634                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       110500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       110500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2352955000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           993.612890                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              549105                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             74218                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.398542                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   993.612890                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.970325                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.970325                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1343020                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1343020                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2352955000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2352955000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
