;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 7/30/2019 2:17:18 PM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EF60  	GOTO        192
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF00  	GOTO        0
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xD7F3      	BRA         0
_UART1_Write:
;__Lib_UART_c67d67.c,63 :: 		
;__Lib_UART_c67d67.c,64 :: 		
L_UART1_Write3:
0x001C	0xB2AC      	BTFSC       TXSTA, 1 
0x001E	0xD002      	BRA         L_UART1_Write4
;__Lib_UART_c67d67.c,65 :: 		
0x0020	0x0000      	NOP
0x0022	0xD7FC      	BRA         L_UART1_Write3
L_UART1_Write4:
;__Lib_UART_c67d67.c,66 :: 		
0x0024	0xFFADC02F  	MOVFF       FARG_UART1_Write_data_, TXREG
;__Lib_UART_c67d67.c,67 :: 		
L_end_UART1_Write:
0x0028	0x0012      	RETURN      0
; end of _UART1_Write
_UART1_Write_Text:
;__Lib_UART_c67d67.c,71 :: 		
;__Lib_UART_c67d67.c,72 :: 		
0x002A	0x6A2E      	CLRF        UART1_Write_Text_counter_L0 
;__Lib_UART_c67d67.c,74 :: 		
0x002C	0xFFE9C02B  	MOVFF       FARG_UART1_Write_Text_uart_text, FSR0L
0x0030	0xFFEAC02C  	MOVFF       FARG_UART1_Write_Text_uart_text+1, FSR0H
0x0034	0xF02DCFEE  	MOVFF       POSTINC0, UART1_Write_Text_data__L0
;__Lib_UART_c67d67.c,75 :: 		
L_UART1_Write_Text5:
0x0038	0x502D      	MOVF        UART1_Write_Text_data__L0, 0 
0x003A	0x0A00      	XORLW       0
0x003C	0xE00D      	BZ          L_UART1_Write_Text6
;__Lib_UART_c67d67.c,76 :: 		
0x003E	0xF02FC02D  	MOVFF       UART1_Write_Text_data__L0, FARG_UART1_Write_data_
0x0042	0xDFEC      	RCALL       _UART1_Write
;__Lib_UART_c67d67.c,77 :: 		
0x0044	0x2A2E      	INCF        UART1_Write_Text_counter_L0, 1 
;__Lib_UART_c67d67.c,78 :: 		
0x0046	0x502E      	MOVF        UART1_Write_Text_counter_L0, 0 
0x0048	0x242B      	ADDWF       FARG_UART1_Write_Text_uart_text, 0 
0x004A	0x6EE9      	MOVWF       FSR0L 
0x004C	0x0E00      	MOVLW       0
0x004E	0x202C      	ADDWFC      FARG_UART1_Write_Text_uart_text+1, 0 
0x0050	0x6EEA      	MOVWF       FSR0L+1 
0x0052	0xF02DCFEE  	MOVFF       POSTINC0, UART1_Write_Text_data__L0
;__Lib_UART_c67d67.c,79 :: 		
0x0056	0xD7F0      	BRA         L_UART1_Write_Text5
L_UART1_Write_Text6:
;__Lib_UART_c67d67.c,80 :: 		
L_end_UART1_Write_Text:
0x0058	0x0012      	RETURN      0
; end of _UART1_Write_Text
_UART1_Init:
;__Lib_UART_c67d67.c,20 :: 		
;__Lib_UART_c67d67.c,23 :: 		
0x005A	0x0E1C      	MOVLW       _UART1_Write
0x005C	0x6E27      	MOVWF       _UART_Wr_Ptr 
0x005E	0x0E00      	MOVLW       hi_addr(_UART1_Write)
0x0060	0x6E28      	MOVWF       _UART_Wr_Ptr+1 
0x0062	0x0E2F      	MOVLW       FARG_UART1_Write_data_
0x0064	0x6E29      	MOVWF       _UART_Wr_Ptr+2 
0x0066	0x0E00      	MOVLW       hi_addr(FARG_UART1_Write_data_)
0x0068	0x6E2A      	MOVWF       _UART_Wr_Ptr+3 
;__Lib_UART_c67d67.c,24 :: 		
0x006A	0x0EFF      	MOVLW       _UART1_Read
0x006C	0x6E23      	MOVWF       _UART_Rd_Ptr 
0x006E	0x0EFF      	MOVLW       hi_addr(_UART1_Read)
0x0070	0x6E24      	MOVWF       _UART_Rd_Ptr+1 
0x0072	0x0E00      	MOVLW       0
0x0074	0x6E25      	MOVWF       _UART_Rd_Ptr+2 
0x0076	0x0E00      	MOVLW       0
0x0078	0x6E26      	MOVWF       _UART_Rd_Ptr+3 
;__Lib_UART_c67d67.c,25 :: 		
0x007A	0x0EFF      	MOVLW       _UART1_Data_Ready
0x007C	0x6E1B      	MOVWF       _UART_Rdy_Ptr 
0x007E	0x0EFF      	MOVLW       hi_addr(_UART1_Data_Ready)
0x0080	0x6E1C      	MOVWF       _UART_Rdy_Ptr+1 
0x0082	0x0E00      	MOVLW       0
0x0084	0x6E1D      	MOVWF       _UART_Rdy_Ptr+2 
0x0086	0x0E00      	MOVLW       0
0x0088	0x6E1E      	MOVWF       _UART_Rdy_Ptr+3 
;__Lib_UART_c67d67.c,26 :: 		
0x008A	0x0EFF      	MOVLW       _UART1_Tx_Idle
0x008C	0x6E1F      	MOVWF       _UART_Tx_Idle_Ptr 
0x008E	0x0EFF      	MOVLW       hi_addr(_UART1_Tx_Idle)
0x0090	0x6E20      	MOVWF       _UART_Tx_Idle_Ptr+1 
0x0092	0x0E00      	MOVLW       0
0x0094	0x6E21      	MOVWF       _UART_Tx_Idle_Ptr+2 
0x0096	0x0E00      	MOVLW       0
0x0098	0x6E22      	MOVWF       _UART_Tx_Idle_Ptr+3 
;__Lib_UART_c67d67.c,28 :: 		
0x009A	0x8AAC      	BSF         TXSTA, 5 
;__Lib_UART_c67d67.c,29 :: 		
0x009C	0x0E90      	MOVLW       144
0x009E	0x6EAB      	MOVWF       RCSTA 
;__Lib_UART_c67d67.c,30 :: 		
0x00A0	0x8E94      	BSF         TRISC7_bit, BitPos(TRISC7_bit+0) 
;__Lib_UART_c67d67.c,31 :: 		
0x00A2	0x9C94      	BCF         TRISC6_bit, BitPos(TRISC6_bit+0) 
;__Lib_UART_c67d67.c,33 :: 		
L_UART1_Init0:
0x00A4	0xAA9E      	BTFSS       PIR1, 5 
0x00A6	0xD003      	BRA         L_UART1_Init1
;__Lib_UART_c67d67.c,34 :: 		
0x00A8	0xF000CFAE  	MOVFF       RCREG, R0
0x00AC	0xD7FB      	BRA         L_UART1_Init0
L_UART1_Init1:
;__Lib_UART_c67d67.c,35 :: 		
L_end_UART1_Init:
0x00AE	0x0012      	RETURN      0
; end of _UART1_Init
___CC2DW:
;__Lib_System.c,21 :: 		
;__Lib_System.c,23 :: 		
_CC2DL_Loop1:
;__Lib_System.c,24 :: 		
0x00B0	0x0009      	TBLRD*+
;__Lib_System.c,25 :: 		
0x00B2	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System.c,26 :: 		
0x00B6	0x0600      	DECF        R0, 1, 0
;__Lib_System.c,27 :: 		
0x00B8	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System.c,28 :: 		
0x00BA	0x0601      	DECF        R1, 1, 0
;__Lib_System.c,29 :: 		
0x00BC	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System.c,31 :: 		
L_end___CC2DW:
0x00BE	0x0012      	RETURN      0
; end of ___CC2DW
_main:
0x00C0	0x0E48      	MOVLW       72
0x00C2	0x6E15      	MOVWF       ?lstr1_USART_test 
0x00C4	0x0E65      	MOVLW       101
0x00C6	0x6E16      	MOVWF       22 
0x00C8	0x0E6C      	MOVLW       108
0x00CA	0x6E17      	MOVWF       23 
0x00CC	0x0E6C      	MOVLW       108
0x00CE	0x6E18      	MOVWF       24 
0x00D0	0x0E6F      	MOVLW       111
0x00D2	0x6E19      	MOVWF       25 
0x00D4	0x6A1A      	CLRF        26 
;USART_test.c,1 :: 		void main() {
;USART_test.c,3 :: 		OSCCON = 0b01110000;  // bit7: device enters SLEEP on sleep instruction[0]
0x00D6	0x0E70      	MOVLW       112
0x00D8	0x6ED3      	MOVWF       OSCCON 
;USART_test.c,9 :: 		OSCTUNE = 0b00000000; // bit7:  device clock derived from the MFINTOSC or HFINTOSC source
0x00DA	0x6A9B      	CLRF        OSCTUNE 
;USART_test.c,13 :: 		UART1_Init(19200);
0x00DC	0x86B8      	BSF         BAUDCON, 3, 0
0x00DE	0x6AB0      	CLRF        SPBRGH 
0x00E0	0x0ECF      	MOVLW       207
0x00E2	0x6EAF      	MOVWF       SPBRG 
0x00E4	0x84AC      	BSF         TXSTA, 2, 0
0x00E6	0xDFB9      	RCALL       _UART1_Init
;USART_test.c,15 :: 		while(1){
L_main0:
;USART_test.c,16 :: 		UART1_Write_Text("Hello");
0x00E8	0x0E15      	MOVLW       ?lstr1_USART_test
0x00EA	0x6E2B      	MOVWF       FARG_UART1_Write_Text_uart_text 
0x00EC	0x0E00      	MOVLW       hi_addr(?lstr1_USART_test)
0x00EE	0x6E2C      	MOVWF       FARG_UART1_Write_Text_uart_text+1 
0x00F0	0xDF9C      	RCALL       _UART1_Write_Text
;USART_test.c,17 :: 		Delay_ms(1000);
0x00F2	0x0E15      	MOVLW       21
0x00F4	0x6E0B      	MOVWF       R11, 0
0x00F6	0x0E4B      	MOVLW       75
0x00F8	0x6E0C      	MOVWF       R12, 0
0x00FA	0x0EBE      	MOVLW       190
0x00FC	0x6E0D      	MOVWF       R13, 0
L_main2:
0x00FE	0x2E0D      	DECFSZ      R13, 1, 0
0x0100	0xD7FE      	BRA         L_main2
0x0102	0x2E0C      	DECFSZ      R12, 1, 0
0x0104	0xD7FC      	BRA         L_main2
0x0106	0x2E0B      	DECFSZ      R11, 1, 0
0x0108	0xD7FA      	BRA         L_main2
0x010A	0x0000      	NOP
;USART_test.c,18 :: 		UART1_Write(13);
0x010C	0x0E0D      	MOVLW       13
0x010E	0x6E2F      	MOVWF       FARG_UART1_Write_data_ 
0x0110	0xDF85      	RCALL       _UART1_Write
;USART_test.c,19 :: 		}
0x0112	0xD7EA      	BRA         L_main0
;USART_test.c,20 :: 		}
L_end_main:
0x0114	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x001C      [14]    _UART1_Write
0x002A      [48]    _UART1_Write_Text
0x005A      [86]    _UART1_Init
0x00B0      [16]    ___CC2DW
0x00C0      [86]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    UART1_Init_tmp_L0
0x0000       [1]    R0
0x0000       [1]    UART2_Init_tmp_L0
0x0001       [1]    UART1_Read___tmp_UART1_Read_L0
0x0001       [1]    UART2_Read___tmp_UART2_Read_L0
0x0001       [1]    R1
0x0002       [1]    R2
0x0003       [1]    R3
0x0004       [1]    R4
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [6]    ?lstr1_USART_test
0x001B       [4]    _UART_Rdy_Ptr
0x001F       [4]    _UART_Tx_Idle_Ptr
0x0023       [4]    _UART_Rd_Ptr
0x0027       [4]    _UART_Wr_Ptr
0x002B       [2]    FARG_UART1_Write_Text_uart_text
0x002D       [1]    UART1_Write_Text_data__L0
0x002E       [1]    UART1_Write_Text_counter_L0
0x002F       [1]    FARG_UART1_Write_data_
0x0F94       [0]    TRISC7_bit
0x0F94       [0]    TRISC6_bit
0x0F9B       [1]    OSCTUNE
0x0F9E       [1]    PIR1
0x0FAB       [1]    RCSTA
0x0FAC       [1]    TXSTA
0x0FAD       [1]    TXREG
0x0FAE       [1]    RCREG
0x0FAF       [1]    SPBRG
0x0FB0       [1]    SPBRGH
0x0FB8       [1]    BAUDCON
0x0FD3       [1]    OSCCON
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
