#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Oct  3 02:01:56 2020
# Process ID: 12224
# Current directory: F:/Spider/VLSIProjRISCV/Git/VLSI/RV32IM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11512 F:\Spider\VLSIProjRISCV\Git\VLSI\RV32IM\RV32IM.xpr
# Log file: F:/Spider/VLSIProjRISCV/Git/VLSI/RV32IM/vivado.log
# Journal file: F:/Spider/VLSIProjRISCV/Git/VLSI/RV32IM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Spider/VLSIProjRISCV/Git/VLSI/RV32IM/RV32IM.xpr
launch_simulation
source ALU_Module.tcl
close_sim
launch_simulation
source ALU_Module.tcl
close_sim
create_run synth_2 -flow {Vivado Synthesis 2018}
launch_runs synth_2 -jobs 2
wait_on_run synth_2
set_property simulator_language Verilog [current_project]
update_ip_catalog
reset_run synth_2
close_project
open_project F:/Spider/VLSIProjRISCV/Git/VLSI/RV32IM/RV32IM.xpr
launch_simulation
launch_simulation
source ALU_Module.tcl
close_sim
launch_simulation
source ALU_Module.tcl
close_sim
