$date
  Mon Mar 04 11:01:20 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux4x1_tb $end
$var reg 1 ! i0 $end
$var reg 1 " i1 $end
$var reg 1 # i2 $end
$var reg 1 $ i3 $end
$var reg 1 % s0 $end
$var reg 1 & s1 $end
$var reg 1 ' out1 $end
$scope module uut $end
$var reg 1 ( i0 $end
$var reg 1 ) i1 $end
$var reg 1 * i2 $end
$var reg 1 + i3 $end
$var reg 1 , out1 $end
$var reg 1 - s0 $end
$var reg 1 . s1 $end
$var reg 1 / w0 $end
$var reg 1 0 w1 $end
$var reg 1 1 w2 $end
$var reg 1 2 w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
#100000000
1!
1"
1#
1'
1(
1)
1*
1,
1/
#120000000
1%
1-
0/
10
#140000000
0%
1&
0-
1.
00
11
#160000000
1%
0'
0,
1-
01
#180000000
