// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_fst_c.h"
#include "Vsimu_top__Syms.h"


void Vsimu_top___024root__traceInitSub0(Vsimu_top___024root* vlSelf, VerilatedFst* tracep) VL_ATTR_COLD;
void Vsimu_top___024root__traceInitSub1(Vsimu_top___024root* vlSelf, VerilatedFst* tracep) VL_ATTR_COLD;

void Vsimu_top___024root__traceInitTop(Vsimu_top___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vsimu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    {
        Vsimu_top___024root__traceInitSub0(vlSelf, tracep);
        Vsimu_top___024root__traceInitSub1(vlSelf, tracep);
    }
}

void Vsimu_top___024root__traceInitSub0(Vsimu_top___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vsimu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+8752,"aclk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"aresetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8754,"enable_delay",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8755,"random_seed",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 22,0);
        tracep->declBit(c+8756,"ram_ren",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8757,"ram_raddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8758,"ram_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8759,"ram_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8760,"ram_waddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8761,"ram_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8762,"debug0_wb_pc",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8763,"debug0_wb_rf_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8764,"debug0_wb_rf_wnum",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+8765,"debug0_wb_rf_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8766,"num_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8767,"open_trace",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8768,"num_monitor",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8769,"confreg_uart_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8770,"write_uart_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8771,"uart_ctr_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
        tracep->declBit(c+8775,"uart_rx",-1,FST_VD_INOUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8776,"uart_tx",-1,FST_VD_INOUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8777,"led",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+8778,"led_rg0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8779,"led_rg1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8780,"num_csn",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8781,"num_a_g",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+8782,"btn_key_col",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8783,"btn_key_row",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8784,"btn_step",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8801,"simu_top DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top BUS_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top CPU_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top aclk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top aresetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8754,"simu_top enable_delay",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8755,"simu_top random_seed",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 22,0);
        tracep->declBit(c+8756,"simu_top ram_ren",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8757,"simu_top ram_raddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8758,"simu_top ram_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8759,"simu_top ram_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8760,"simu_top ram_waddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8761,"simu_top ram_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8762,"simu_top debug0_wb_pc",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8763,"simu_top debug0_wb_rf_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8764,"simu_top debug0_wb_rf_wnum",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+8765,"simu_top debug0_wb_rf_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8766,"simu_top num_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8767,"simu_top open_trace",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8768,"simu_top num_monitor",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8769,"simu_top confreg_uart_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8770,"simu_top write_uart_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+8771,"simu_top uart_ctr_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
        tracep->declBit(c+8775,"simu_top uart_rx",-1,FST_VD_INOUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8776,"simu_top uart_tx",-1,FST_VD_INOUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8777,"simu_top led",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+8778,"simu_top led_rg0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8779,"simu_top led_rg1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8780,"simu_top num_csn",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8781,"simu_top num_a_g",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+8785,"simu_top switch",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8782,"simu_top btn_key_col",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8783,"simu_top btn_key_row",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8784,"simu_top btn_step",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8801,"simu_top soc BUS_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc CPU_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8753,"simu_top soc aresetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8752,"simu_top soc aclk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8754,"simu_top soc enable_delay",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8755,"simu_top soc random_seed",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 22,0);
        tracep->declBus(c+8762,"simu_top soc debug0_wb_pc",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8765,"simu_top soc debug0_wb_rf_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8763,"simu_top soc debug0_wb_rf_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8764,"simu_top soc debug0_wb_rf_wnum",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+8777,"simu_top soc led",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+8778,"simu_top soc led_rg0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8779,"simu_top soc led_rg1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8780,"simu_top soc num_csn",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8781,"simu_top soc num_a_g",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+8785,"simu_top soc switch",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8782,"simu_top soc btn_key_col",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8783,"simu_top soc btn_key_row",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8784,"simu_top soc btn_step",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8757,"simu_top soc sram_raddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8758,"simu_top soc sram_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8756,"simu_top soc sram_ren",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8760,"simu_top soc sram_waddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8761,"simu_top soc sram_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8759,"simu_top soc sram_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+8775,"simu_top soc UART_RX",-1,FST_VD_INOUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8776,"simu_top soc UART_TX",-1,FST_VD_INOUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc cpu_awid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11,"simu_top soc cpu_awaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12,"simu_top soc cpu_awlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13,"simu_top soc cpu_awsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc cpu_awburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc cpu_awlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc cpu_awcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc cpu_awprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+14,"simu_top soc cpu_awvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8786,"simu_top soc cpu_awready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc cpu_wid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+15,"simu_top soc cpu_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+16,"simu_top soc cpu_wstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+17,"simu_top soc cpu_wlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+18,"simu_top soc cpu_wvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8787,"simu_top soc cpu_wready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+19,"simu_top soc cpu_bid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+20,"simu_top soc cpu_bresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+7925,"simu_top soc cpu_bvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+21,"simu_top soc cpu_bready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+22,"simu_top soc cpu_arid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+23,"simu_top soc cpu_araddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+24,"simu_top soc cpu_arlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+25,"simu_top soc cpu_arsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc cpu_arburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc cpu_arlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc cpu_arcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc cpu_arprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+26,"simu_top soc cpu_arvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7926,"simu_top soc cpu_arready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+27,"simu_top soc cpu_rid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7927,"simu_top soc cpu_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+28,"simu_top soc cpu_rresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+29,"simu_top soc cpu_rlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7928,"simu_top soc cpu_rvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+30,"simu_top soc cpu_rready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc m0_awid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11,"simu_top soc m0_awaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12,"simu_top soc m0_awlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13,"simu_top soc m0_awsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc m0_awburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc m0_awlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc m0_awcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc m0_awprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7929,"simu_top soc m0_awvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+31,"simu_top soc m0_awready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc m0_wid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+15,"simu_top soc m0_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+16,"simu_top soc m0_wstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+17,"simu_top soc m0_wlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7930,"simu_top soc m0_wvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+32,"simu_top soc m0_wready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+19,"simu_top soc m0_bid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+20,"simu_top soc m0_bresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+33,"simu_top soc m0_bvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7931,"simu_top soc m0_bready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+22,"simu_top soc m0_arid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+23,"simu_top soc m0_araddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+24,"simu_top soc m0_arlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+25,"simu_top soc m0_arsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc m0_arburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc m0_arlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc m0_arcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc m0_arprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7932,"simu_top soc m0_arvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+34,"simu_top soc m0_arready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+27,"simu_top soc m0_rid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7927,"simu_top soc m0_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+28,"simu_top soc m0_rresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+29,"simu_top soc m0_rlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+35,"simu_top soc m0_rvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7933,"simu_top soc m0_rready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc s0_awid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11,"simu_top soc s0_awaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12,"simu_top soc s0_awlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13,"simu_top soc s0_awsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc s0_awburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc s0_awlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc s0_awcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc s0_awprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7934,"simu_top soc s0_awvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+36,"simu_top soc s0_awready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc s0_wid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+15,"simu_top soc s0_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+16,"simu_top soc s0_wstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+17,"simu_top soc s0_wlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7935,"simu_top soc s0_wvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+37,"simu_top soc s0_wready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+38,"simu_top soc s0_bid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8804,"simu_top soc s0_bresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+39,"simu_top soc s0_bvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7936,"simu_top soc s0_bready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+22,"simu_top soc s0_arid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+23,"simu_top soc s0_araddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+24,"simu_top soc s0_arlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+25,"simu_top soc s0_arsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc s0_arburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc s0_arlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc s0_arcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc s0_arprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7937,"simu_top soc s0_arvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+40,"simu_top soc s0_arready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+41,"simu_top soc s0_rid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8758,"simu_top soc s0_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8804,"simu_top soc s0_rresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+42,"simu_top soc s0_rlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+43,"simu_top soc s0_rvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7938,"simu_top soc s0_rready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc conf_s_awid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11,"simu_top soc conf_s_awaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12,"simu_top soc conf_s_awlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13,"simu_top soc conf_s_awsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc conf_s_awburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc conf_s_awlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc conf_s_awcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc conf_s_awprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7939,"simu_top soc conf_s_awvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+44,"simu_top soc conf_s_awready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc conf_s_wid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+15,"simu_top soc conf_s_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+16,"simu_top soc conf_s_wstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+17,"simu_top soc conf_s_wlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7940,"simu_top soc conf_s_wvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+45,"simu_top soc conf_s_wready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+46,"simu_top soc conf_s_bid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8804,"simu_top soc conf_s_bresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+47,"simu_top soc conf_s_bvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7941,"simu_top soc conf_s_bready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+22,"simu_top soc conf_s_arid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+23,"simu_top soc conf_s_araddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+24,"simu_top soc conf_s_arlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+25,"simu_top soc conf_s_arsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc conf_s_arburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc conf_s_arlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc conf_s_arcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc conf_s_arprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7942,"simu_top soc conf_s_arvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+48,"simu_top soc conf_s_arready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+49,"simu_top soc conf_s_rid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+50,"simu_top soc conf_s_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8804,"simu_top soc conf_s_rresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+51,"simu_top soc conf_s_rlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+52,"simu_top soc conf_s_rvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7943,"simu_top soc conf_s_rready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc apb_s_awid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11,"simu_top soc apb_s_awaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12,"simu_top soc apb_s_awlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13,"simu_top soc apb_s_awsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc apb_s_awburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc apb_s_awlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc apb_s_awcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc apb_s_awprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7944,"simu_top soc apb_s_awvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+53,"simu_top soc apb_s_awready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc apb_s_wid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+15,"simu_top soc apb_s_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+16,"simu_top soc apb_s_wstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+17,"simu_top soc apb_s_wlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7945,"simu_top soc apb_s_wvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+54,"simu_top soc apb_s_wready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+55,"simu_top soc apb_s_bid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8804,"simu_top soc apb_s_bresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+56,"simu_top soc apb_s_bvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7946,"simu_top soc apb_s_bready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+22,"simu_top soc apb_s_arid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+23,"simu_top soc apb_s_araddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+24,"simu_top soc apb_s_arlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+25,"simu_top soc apb_s_arsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc apb_s_arburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc apb_s_arlock",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc apb_s_arcache",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc apb_s_arprot",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7947,"simu_top soc apb_s_arvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+57,"simu_top soc apb_s_arready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+58,"simu_top soc apb_s_rid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+59,"simu_top soc apb_s_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8804,"simu_top soc apb_s_rresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+60,"simu_top soc apb_s_rlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+61,"simu_top soc apb_s_rvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7948,"simu_top soc apb_s_rready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+62,"simu_top soc conf_s_ram_raddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+50,"simu_top soc conf_s_ram_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7949,"simu_top soc conf_s_ram_ren",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+63,"simu_top soc conf_s_ram_waddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+64,"simu_top soc conf_s_ram_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7950,"simu_top soc conf_s_ram_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+65,"simu_top soc interrupt",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8788,"simu_top soc reset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8752,"simu_top soc timer_clk",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc UART_CTS",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+66,"simu_top soc UART_RTS",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+67,"simu_top soc UART_DTR",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc UART_DSR",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8808,"simu_top soc UART_RI",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc UART_DCD",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+68,"simu_top soc uart0_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+69,"simu_top soc uart0_txd_o",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8776,"simu_top soc uart0_txd_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+70,"simu_top soc uart0_txd_oe",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+71,"simu_top soc uart0_rxd_o",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8775,"simu_top soc uart0_rxd_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+72,"simu_top soc uart0_rxd_oe",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+66,"simu_top soc uart0_rts_o",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc uart0_cts_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc uart0_dsr_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc uart0_dcd_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+67,"simu_top soc uart0_dtr_o",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8808,"simu_top soc uart0_ri_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8801,"simu_top soc cpu TLBNUM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top soc cpu aclk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc cpu aresetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+65,"simu_top soc cpu intrpt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+22,"simu_top soc cpu arid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+23,"simu_top soc cpu araddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+73,"simu_top soc cpu arlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+25,"simu_top soc cpu arsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc cpu arburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc cpu arlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc cpu arcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc cpu arprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+26,"simu_top soc cpu arvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7926,"simu_top soc cpu arready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+27,"simu_top soc cpu rid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7927,"simu_top soc cpu rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+28,"simu_top soc cpu rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+29,"simu_top soc cpu rlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7928,"simu_top soc cpu rvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+30,"simu_top soc cpu rready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc cpu awid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11,"simu_top soc cpu awaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+74,"simu_top soc cpu awlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13,"simu_top soc cpu awsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc cpu awburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc cpu awlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc cpu awcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc cpu awprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+14,"simu_top soc cpu awvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8786,"simu_top soc cpu awready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc cpu wid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+15,"simu_top soc cpu wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+16,"simu_top soc cpu wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+17,"simu_top soc cpu wlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+18,"simu_top soc cpu wvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8787,"simu_top soc cpu wready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+19,"simu_top soc cpu bid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+20,"simu_top soc cpu bresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+7925,"simu_top soc cpu bvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+21,"simu_top soc cpu bready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu break_point",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu infor_flag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8809,"simu_top soc cpu reg_num",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+75,"simu_top soc cpu ws_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7951,"simu_top soc cpu rf_rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8762,"simu_top soc cpu debug0_wb_pc",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+76,"simu_top soc cpu debug0_wb_rf_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8764,"simu_top soc cpu debug0_wb_rf_wnum",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+8765,"simu_top soc cpu debug0_wb_rf_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+77,"simu_top soc cpu debug0_wb_inst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7952,"simu_top soc cpu id_allowin",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7953,"simu_top soc cpu exe_allowin",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7954,"simu_top soc cpu mem_allowin",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu wb_allowin",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7955,"simu_top soc cpu if_to_id_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7956,"simu_top soc cpu id_to_exe_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7957,"simu_top soc cpu exe_to_mem_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7958,"simu_top soc cpu mem_to_wb_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7808,"simu_top soc cpu if_to_id_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 67,0);
        tracep->declQuad(c+7959,"simu_top soc cpu id_to_if_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 33,0);
        tracep->declArray(c+7811,"simu_top soc cpu id_to_exe_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 253,0);
        tracep->declArray(c+7961,"simu_top soc cpu exe_to_mem_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 299,0);
        tracep->declArray(c+7971,"simu_top soc cpu mem_to_wb_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 101,0);
        tracep->declArray(c+78,"simu_top soc cpu wb_to_id_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 70,0);
        tracep->declQuad(c+7975,"simu_top soc cpu exe_to_id_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 40,0);
        tracep->declArray(c+7977,"simu_top soc cpu mem_to_id_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 71,0);
        tracep->declArray(c+7980,"simu_top soc cpu mem_to_csr_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 253,0);
        tracep->declArray(c+7988,"simu_top soc cpu csr_to_mem_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 221,0);
        tracep->declArray(c+7995,"simu_top soc cpu csr_to_if_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 128,0);
        tracep->declQuad(c+81,"simu_top soc cpu mem_to_if_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 36,0);
        tracep->declQuad(c+8000,"simu_top soc cpu csr_to_exe_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 51,0);
        tracep->declQuad(c+8002,"simu_top soc cpu exe_to_tlb_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 35,0);
        tracep->declArray(c+8004,"simu_top soc cpu tlb_to_mem_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 88,0);
        tracep->declArray(c+8007,"simu_top soc cpu mem_to_tlb_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 99,0);
        tracep->declQuad(c+8011,"simu_top soc cpu tlb_to_if_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 37,0);
        tracep->declBus(c+8013,"simu_top soc cpu if_to_tlb_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 29,0);
        tracep->declQuad(c+8014,"simu_top soc cpu tlb_to_exe_bus",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 37,0);
        tracep->declBit(c+8016,"simu_top soc cpu inst_sram_req",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu inst_sram_wr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8805,"simu_top soc cpu inst_sram_wstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8811,"simu_top soc cpu inst_sram_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8017,"simu_top soc cpu inst_sram_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8812,"simu_top soc cpu inst_sram_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8018,"simu_top soc cpu inst_sram_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+83,"simu_top soc cpu inst_sram_addr_ok",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8019,"simu_top soc cpu inst_sram_data_ok",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8020,"simu_top soc cpu data_sram_req",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8021,"simu_top soc cpu data_sram_wr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8022,"simu_top soc cpu data_sram_wstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+84,"simu_top soc cpu data_sram_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8023,"simu_top soc cpu data_sram_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+85,"simu_top soc cpu data_sram_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8024,"simu_top soc cpu data_sram_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8025,"simu_top soc cpu data_sram_addr_ok",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7819,"simu_top soc cpu data_sram_data_ok",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8026,"simu_top soc cpu inst_mat",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+86,"simu_top soc cpu has_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+87,"simu_top soc cpu mem_to_id_flush_excp_ertn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+88+i*1,"simu_top soc cpu regs",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 31,0);}}
        tracep->declBit(c+87,"simu_top soc cpu mem_to_exe_flush_excp_ertn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8027,"simu_top soc cpu data_mat",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+120,"simu_top soc cpu icacop_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+121,"simu_top soc cpu dcacop_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+122,"simu_top soc cpu cacop_mode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+123,"simu_top soc cpu icacop_ok",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+124,"simu_top soc cpu dcacop_ok",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+125,"simu_top soc cpu excp_flush",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+126,"simu_top soc cpu ertn_flush",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+127,"simu_top soc cpu ecode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+128,"simu_top soc cpu tlbfill_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8028,"simu_top soc cpu rand_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+8029,"simu_top soc cpu csrRAdd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
        tracep->declBit(c+8030,"simu_top soc cpu csrWen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8031,"simu_top soc cpu csrWAdd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
        tracep->declBus(c+8032,"simu_top soc cpu csrWData",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8033,"simu_top soc cpu excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8034,"simu_top soc cpu ertn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8035,"simu_top soc cpu subcode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
        tracep->declBus(c+8036,"simu_top soc cpu code",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+8037,"simu_top soc cpu era",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8038,"simu_top soc cpu badv_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8039,"simu_top soc cpu excpAboutAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8040,"simu_top soc cpu asid_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBus(c+8041,"simu_top soc cpu vppn_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
        tracep->declBus(c+8042,"simu_top soc cpu tlbelo0_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8043,"simu_top soc cpu tlbelo1_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8044,"simu_top soc cpu index_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+8045,"simu_top soc cpu ps_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+8046,"simu_top soc cpu e_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8047,"simu_top soc cpu tlb_rd_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8048,"simu_top soc cpu tlb_srch_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8049,"simu_top soc cpu tlb_addr_excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8050,"simu_top soc cpu tlbr_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8051,"simu_top soc cpu llbitWen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8052,"simu_top soc cpu llbitWData",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+129,"simu_top soc cpu vppn_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
        tracep->declBus(c+130,"simu_top soc cpu asid_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBit(c+131,"simu_top soc cpu crmd_da",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+132,"simu_top soc cpu crmd_pg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+133,"simu_top soc cpu dmw0_vseg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+134,"simu_top soc cpu dmw1_vseg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+135,"simu_top soc cpu dmw0_pseg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+136,"simu_top soc cpu dmw1_pseg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+137,"simu_top soc cpu dmw0_plv0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+138,"simu_top soc cpu dmw0_plv3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+139,"simu_top soc cpu dmw1_plv0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+140,"simu_top soc cpu dmw1_plv3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8053,"simu_top soc cpu cur_plv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+141,"simu_top soc cpu crmd_datm",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+142,"simu_top soc cpu dmw0_mat",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+143,"simu_top soc cpu dmw1_mat",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+144,"simu_top soc cpu llbit_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8054,"simu_top soc cpu csrRData",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+145,"simu_top soc cpu tid_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declQuad(c+146,"simu_top soc cpu timer_64_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+148,"simu_top soc cpu index_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+149,"simu_top soc cpu e_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+150,"simu_top soc cpu ps_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+151,"simu_top soc cpu tlbelo0_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+152,"simu_top soc cpu tlbelo1_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+153,"simu_top soc cpu era_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+154,"simu_top soc cpu eentry_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+155,"simu_top soc cpu tlbenrty_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+156,"simu_top soc cpu crmd_datf",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+157,"simu_top soc cpu csr_crmd_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+158,"simu_top soc cpu csr_prmd_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+159,"simu_top soc cpu csr_ectl_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+160,"simu_top soc cpu csr_estat_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+153,"simu_top soc cpu csr_era_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+161,"simu_top soc cpu csr_badv_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+154,"simu_top soc cpu csr_eentry_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+162,"simu_top soc cpu csr_tlbidx_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+163,"simu_top soc cpu csr_tlbehi_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+151,"simu_top soc cpu csr_tlbelo0_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+152,"simu_top soc cpu csr_tlbelo1_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+164,"simu_top soc cpu csr_asid_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+165,"simu_top soc cpu csr_save0_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+166,"simu_top soc cpu csr_save1_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+167,"simu_top soc cpu csr_save2_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+168,"simu_top soc cpu csr_save3_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+145,"simu_top soc cpu csr_tid_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+169,"simu_top soc cpu csr_tcfg_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+170,"simu_top soc cpu csr_tval_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+171,"simu_top soc cpu csr_ticlr_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+172,"simu_top soc cpu csr_llbctl_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+155,"simu_top soc cpu csr_tlbrentry_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+173,"simu_top soc cpu csr_dmw0_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+174,"simu_top soc cpu csr_dmw1_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+175,"simu_top soc cpu csr_pgdl_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+176,"simu_top soc cpu csr_pgdh_diff_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8055,"simu_top soc cpu s1_vppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
        tracep->declBus(c+8056,"simu_top soc cpu s1_asid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBit(c+8057,"simu_top soc cpu s1_va_bit12",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8058,"simu_top soc cpu invtlb_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8059,"simu_top soc cpu op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+7820,"simu_top soc cpu r_e",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7821,"simu_top soc cpu r_vppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
        tracep->declBus(c+7822,"simu_top soc cpu r_ps",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+7823,"simu_top soc cpu r_asid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBit(c+7824,"simu_top soc cpu r_g",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7825,"simu_top soc cpu r_ppn0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+7826,"simu_top soc cpu r_plv0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7827,"simu_top soc cpu r_mat0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+7828,"simu_top soc cpu r_d0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7829,"simu_top soc cpu r_v0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7830,"simu_top soc cpu r_ppn1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+7831,"simu_top soc cpu r_plv1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7832,"simu_top soc cpu r_mat1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+7833,"simu_top soc cpu r_d1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7834,"simu_top soc cpu r_v1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8060,"simu_top soc cpu s1_findex",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+8061,"simu_top soc cpu s1_found",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8062,"simu_top soc cpu r_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+8063,"simu_top soc cpu we",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8064,"simu_top soc cpu w_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+8065,"simu_top soc cpu w_e",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8066,"simu_top soc cpu w_vppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
        tracep->declBus(c+8067,"simu_top soc cpu w_ps",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+8068,"simu_top soc cpu w_asid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBit(c+8069,"simu_top soc cpu w_g",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8070,"simu_top soc cpu w_ppn0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8071,"simu_top soc cpu w_plv0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8072,"simu_top soc cpu w_mat0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8073,"simu_top soc cpu w_d0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8074,"simu_top soc cpu w_v0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8075,"simu_top soc cpu w_ppn1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8076,"simu_top soc cpu w_plv1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8077,"simu_top soc cpu w_mat1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8078,"simu_top soc cpu w_d1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8079,"simu_top soc cpu w_v1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8080,"simu_top soc cpu s0_found",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8081,"simu_top soc cpu s0_ppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8082,"simu_top soc cpu s0_ps",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+8083,"simu_top soc cpu s0_plv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8084,"simu_top soc cpu s0_mat",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8085,"simu_top soc cpu s0_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8086,"simu_top soc cpu s0_v",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8087,"simu_top soc cpu s0_findex",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+8088,"simu_top soc cpu s0_vppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
        tracep->declBit(c+8089,"simu_top soc cpu s0_va_12bit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8090,"simu_top soc cpu s0_asid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBus(c+8091,"simu_top soc cpu s1_ppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8092,"simu_top soc cpu s1_ps",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+8093,"simu_top soc cpu s1_plv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8094,"simu_top soc cpu s1_mat",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8095,"simu_top soc cpu s1_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8096,"simu_top soc cpu s1_v",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+177,"simu_top soc cpu inst_rd_req",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+178,"simu_top soc cpu inst_rd_type",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+179,"simu_top soc cpu inst_rd_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7835,"simu_top soc cpu inst_rd_rdy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+180,"simu_top soc cpu inst_ret_last",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7927,"simu_top soc cpu inst_ret_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8097,"simu_top soc cpu inst_ret_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+181,"simu_top soc cpu data_rd_req",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+182,"simu_top soc cpu data_rd_type",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+183,"simu_top soc cpu data_rd_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8098,"simu_top soc cpu data_rd_rdy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+184,"simu_top soc cpu data_ret_last",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7927,"simu_top soc cpu data_ret_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8099,"simu_top soc cpu data_ret_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+185,"simu_top soc cpu data_wr_req",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+182,"simu_top soc cpu data_wr_type",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+186,"simu_top soc cpu data_wr_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+187,"simu_top soc cpu data_wr_wstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declArray(c+188,"simu_top soc cpu data_wr_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
        tracep->declBit(c+192,"simu_top soc cpu data_wr_rdy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7836,"simu_top soc cpu ws_valid_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+193,"simu_top soc cpu cnt_inst_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8100,"simu_top soc cpu timer_64_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+194,"simu_top soc cpu inst_ld_en_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+195,"simu_top soc cpu ld_paddr_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+196,"simu_top soc cpu ld_vaddr_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+197,"simu_top soc cpu inst_st_en_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+195,"simu_top soc cpu st_paddr_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+196,"simu_top soc cpu st_vaddr_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+198,"simu_top soc cpu st_data_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+199,"simu_top soc cpu csr_rstat_en_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7837,"simu_top soc cpu csr_data_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7836,"simu_top soc cpu inst_valid_diff",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+200,"simu_top soc cpu cmt_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+201,"simu_top soc cpu cmt_cnt_inst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+202,"simu_top soc cpu cmt_timer_64",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBus(c+204,"simu_top soc cpu cmt_inst_ld_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+205,"simu_top soc cpu cmt_ld_paddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+206,"simu_top soc cpu cmt_ld_vaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+207,"simu_top soc cpu cmt_inst_st_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+208,"simu_top soc cpu cmt_st_paddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+209,"simu_top soc cpu cmt_st_vaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+210,"simu_top soc cpu cmt_st_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+211,"simu_top soc cpu cmt_csr_rstat_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+212,"simu_top soc cpu cmt_csr_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+213,"simu_top soc cpu cmt_wen",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+214,"simu_top soc cpu cmt_wdest",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+215,"simu_top soc cpu cmt_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+216,"simu_top soc cpu cmt_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+217,"simu_top soc cpu cmt_inst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+218,"simu_top soc cpu cmt_excp_flush",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+219,"simu_top soc cpu cmt_ertn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+220,"simu_top soc cpu cmt_csr_ecode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+221,"simu_top soc cpu cmt_tlbfill_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+222,"simu_top soc cpu cmt_rand_index",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+223,"simu_top soc cpu trap",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+224,"simu_top soc cpu trap_code",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declQuad(c+225,"simu_top soc cpu cycleCnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declQuad(c+227,"simu_top soc cpu instrCnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBit(c+8752,"simu_top soc cpu u_if_stage clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc cpu u_if_stage resetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7952,"simu_top soc cpu u_if_stage id_allowin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7955,"simu_top soc cpu u_if_stage if_to_id_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7808,"simu_top soc cpu u_if_stage if_to_id_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 67,0);
        tracep->declQuad(c+7959,"simu_top soc cpu u_if_stage id_to_if_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 33,0);
        tracep->declArray(c+7995,"simu_top soc cpu u_if_stage csr_to_if_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 128,0);
        tracep->declQuad(c+81,"simu_top soc cpu u_if_stage mem_to_if_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 36,0);
        tracep->declQuad(c+8011,"simu_top soc cpu u_if_stage tlb_to_if_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 37,0);
        tracep->declBus(c+8013,"simu_top soc cpu u_if_stage if_to_tlb_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 29,0);
        tracep->declBit(c+86,"simu_top soc cpu u_if_stage has_int",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8016,"simu_top soc cpu u_if_stage inst_sram_req",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_if_stage inst_sram_wr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8805,"simu_top soc cpu u_if_stage inst_sram_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8811,"simu_top soc cpu u_if_stage inst_sram_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8017,"simu_top soc cpu u_if_stage inst_sram_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8812,"simu_top soc cpu u_if_stage inst_sram_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8018,"simu_top soc cpu u_if_stage inst_sram_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+83,"simu_top soc cpu u_if_stage inst_sram_addr_ok",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8019,"simu_top soc cpu u_if_stage inst_sram_data_ok",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8026,"simu_top soc cpu u_if_stage inst_mat",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+229,"simu_top soc cpu u_if_stage if_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8102,"simu_top soc cpu u_if_stage if_ready_go",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8103,"simu_top soc cpu u_if_stage if_allowin",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8104,"simu_top soc cpu u_if_stage preIf_to_if_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8105,"simu_top soc cpu u_if_stage preIF_ready_go",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+230,"simu_top soc cpu u_if_stage seq_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8106,"simu_top soc cpu u_if_stage nextpc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7838,"simu_top soc cpu u_if_stage br_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8107,"simu_top soc cpu u_if_stage br_taken",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7839,"simu_top soc cpu u_if_stage br_target",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+231,"simu_top soc cpu u_if_stage excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+232,"simu_top soc cpu u_if_stage ertn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+233,"simu_top soc cpu u_if_stage tlb_excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+234,"simu_top soc cpu u_if_stage refetch",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+235,"simu_top soc cpu u_if_stage idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+236,"simu_top soc cpu u_if_stage refetch_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8108,"simu_top soc cpu u_if_stage era",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8109,"simu_top soc cpu u_if_stage eentry_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8110,"simu_top soc cpu u_if_stage tlbenrty_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8111,"simu_top soc cpu u_if_stage asid_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBit(c+8112,"simu_top soc cpu u_if_stage crmd_da",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8113,"simu_top soc cpu u_if_stage crmd_pg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8114,"simu_top soc cpu u_if_stage dmw0_vseg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8115,"simu_top soc cpu u_if_stage dmw1_vseg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8116,"simu_top soc cpu u_if_stage dmw0_pseg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8117,"simu_top soc cpu u_if_stage dmw1_pseg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+8118,"simu_top soc cpu u_if_stage dmw0_plv0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8119,"simu_top soc cpu u_if_stage dmw0_plv3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8120,"simu_top soc cpu u_if_stage dmw1_plv0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8121,"simu_top soc cpu u_if_stage dmw1_plv3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8122,"simu_top soc cpu u_if_stage dmw0_mat",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8123,"simu_top soc cpu u_if_stage dmw1_mat",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8124,"simu_top soc cpu u_if_stage cur_plv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8125,"simu_top soc cpu u_if_stage crmd_dataF",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8126,"simu_top soc cpu u_if_stage s0_found",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8127,"simu_top soc cpu u_if_stage s0_ppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8128,"simu_top soc cpu u_if_stage s0_ps",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+8129,"simu_top soc cpu u_if_stage s0_plv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8130,"simu_top soc cpu u_if_stage s0_mat",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8131,"simu_top soc cpu u_if_stage s0_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8132,"simu_top soc cpu u_if_stage s0_v",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8133,"simu_top soc cpu u_if_stage s0_findex",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+7840,"simu_top soc cpu u_if_stage if_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+237,"simu_top soc cpu u_if_stage if_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+238,"simu_top soc cpu u_if_stage if_ADEF_EXCP",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+239,"simu_top soc cpu u_if_stage if_tlbr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+240,"simu_top soc cpu u_if_stage if_ppi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+241,"simu_top soc cpu u_if_stage if_pif",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+242,"simu_top soc cpu u_if_stage if_reflush",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+243,"simu_top soc cpu u_if_stage if_reflush_r",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8134,"simu_top soc cpu u_if_stage ADEF_EXCP",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8135,"simu_top soc cpu u_if_stage TLBR",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8136,"simu_top soc cpu u_if_stage PPI",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8137,"simu_top soc cpu u_if_stage PIF",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+244,"simu_top soc cpu u_if_stage inst_sram_rdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+245,"simu_top soc cpu u_if_stage inst_sram_rdata_r_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+246,"simu_top soc cpu u_if_stage mem_to_if_bus_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 36,0);
        tracep->declBit(c+248,"simu_top soc cpu u_if_stage mem_to_if_bus_r_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+249,"simu_top soc cpu u_if_stage id_to_if_bus_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 33,0);
        tracep->declBit(c+251,"simu_top soc cpu u_if_stage id_to_if_bus_r_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+252,"simu_top soc cpu u_if_stage bd_done",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+253,"simu_top soc cpu u_if_stage excp_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+254,"simu_top soc cpu u_if_stage idle_lock",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8138,"simu_top soc cpu u_if_stage s0_vppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
        tracep->declBit(c+8139,"simu_top soc cpu u_if_stage s0_va_12bit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8140,"simu_top soc cpu u_if_stage dmw_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8141,"simu_top soc cpu u_if_stage dmw_select",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8142,"simu_top soc cpu u_if_stage tlb_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top soc cpu u_id_stage clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc cpu u_id_stage resetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7952,"simu_top soc cpu u_id_stage id_allowin",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7955,"simu_top soc cpu u_id_stage if_to_id_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7808,"simu_top soc cpu u_id_stage if_to_id_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 67,0);
        tracep->declBit(c+7953,"simu_top soc cpu u_id_stage exe_allowin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7956,"simu_top soc cpu u_id_stage id_to_exe_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7811,"simu_top soc cpu u_id_stage id_to_exe_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 253,0);
        tracep->declQuad(c+7959,"simu_top soc cpu u_id_stage id_to_if_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 33,0);
        tracep->declQuad(c+7975,"simu_top soc cpu u_id_stage exe_to_id_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
        tracep->declArray(c+7977,"simu_top soc cpu u_id_stage mem_to_id_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 71,0);
        tracep->declArray(c+78,"simu_top soc cpu u_id_stage wb_to_id_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 70,0);
        tracep->declBit(c+87,"simu_top soc cpu u_id_stage mem_to_id_flush_excp_ertn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+86,"simu_top soc cpu u_id_stage has_int",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_id_stage infor_flag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8809,"simu_top soc cpu u_id_stage reg_num",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+7951,"simu_top soc cpu u_id_stage debug_rf_rdata1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+255+i*1,"simu_top soc cpu u_id_stage rf_to_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 31,0);}}
        tracep->declBit(c+287,"simu_top soc cpu u_id_stage id_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8143,"simu_top soc cpu u_id_stage id_ready_go",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+288,"simu_top soc cpu u_id_stage id_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 67,0);
        tracep->declBit(c+8144,"simu_top soc cpu u_id_stage br_taken",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8145,"simu_top soc cpu u_id_stage br_cancel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7841,"simu_top soc cpu u_id_stage br_taken_cancel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+291,"simu_top soc cpu u_id_stage br_cancel_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+292,"simu_top soc cpu u_id_stage br_cancel_r_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+293,"simu_top soc cpu u_id_stage id_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+294,"simu_top soc cpu u_id_stage id_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+295,"simu_top soc cpu u_id_stage id_ADEF_EXCP",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+296,"simu_top soc cpu u_id_stage id_tlbr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+297,"simu_top soc cpu u_id_stage id_pif",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+298,"simu_top soc cpu u_id_stage id_ppi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8146,"simu_top soc cpu u_id_stage exe_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8147,"simu_top soc cpu u_id_stage exe_regW",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8148,"simu_top soc cpu u_id_stage exe_res_from_mem",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8149,"simu_top soc cpu u_id_stage exe_regWAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+8150,"simu_top soc cpu u_id_stage exe_regWData",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8151,"simu_top soc cpu u_id_stage exe_exist_csrR",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8152,"simu_top soc cpu u_id_stage mem_ready_go",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8153,"simu_top soc cpu u_id_stage mem_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8154,"simu_top soc cpu u_id_stage mem_regW",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8155,"simu_top soc cpu u_id_stage mem_regWAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+8156,"simu_top soc cpu u_id_stage mem_regWData",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8157,"simu_top soc cpu u_id_stage mem_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+299,"simu_top soc cpu u_id_stage wb_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+300,"simu_top soc cpu u_id_stage wb_regW",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+301,"simu_top soc cpu u_id_stage wb_regWAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+302,"simu_top soc cpu u_id_stage wb_regWData",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+303,"simu_top soc cpu u_id_stage wb_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+304,"simu_top soc cpu u_id_stage op_31_26",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+305,"simu_top soc cpu u_id_stage op_25_22",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+306,"simu_top soc cpu u_id_stage op_21_20",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+307,"simu_top soc cpu u_id_stage op_19_15",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+308,"simu_top soc cpu u_id_stage rd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+309,"simu_top soc cpu u_id_stage rj",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+310,"simu_top soc cpu u_id_stage rk",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+311,"simu_top soc cpu u_id_stage i12",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBus(c+312,"simu_top soc cpu u_id_stage i14",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
        tracep->declBus(c+313,"simu_top soc cpu u_id_stage i20",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+314,"simu_top soc cpu u_id_stage i16",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+315,"simu_top soc cpu u_id_stage i26",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 25,0);
        tracep->declQuad(c+316,"simu_top soc cpu u_id_stage op_31_26_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+318,"simu_top soc cpu u_id_stage op_25_22_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+319,"simu_top soc cpu u_id_stage op_21_20_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+320,"simu_top soc cpu u_id_stage op_19_15_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+321,"simu_top soc cpu u_id_stage inst_rdcntid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+322,"simu_top soc cpu u_id_stage inst_rdcntvl",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+323,"simu_top soc cpu u_id_stage inst_rdcntvh",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+324,"simu_top soc cpu u_id_stage inst_add",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+325,"simu_top soc cpu u_id_stage inst_sub",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+326,"simu_top soc cpu u_id_stage inst_slt",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+327,"simu_top soc cpu u_id_stage inst_sltu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+328,"simu_top soc cpu u_id_stage inst_nor",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+329,"simu_top soc cpu u_id_stage inst_and",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+330,"simu_top soc cpu u_id_stage inst_or",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+331,"simu_top soc cpu u_id_stage inst_xor",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+332,"simu_top soc cpu u_id_stage inst_orn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+333,"simu_top soc cpu u_id_stage inst_andn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+334,"simu_top soc cpu u_id_stage inst_sll",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+335,"simu_top soc cpu u_id_stage inst_srl",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+336,"simu_top soc cpu u_id_stage inst_sra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+337,"simu_top soc cpu u_id_stage inst_mul",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+338,"simu_top soc cpu u_id_stage inst_mulh",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+339,"simu_top soc cpu u_id_stage inst_mulhu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+340,"simu_top soc cpu u_id_stage inst_div",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+341,"simu_top soc cpu u_id_stage inst_mod",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+342,"simu_top soc cpu u_id_stage inst_divu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+343,"simu_top soc cpu u_id_stage inst_modu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+344,"simu_top soc cpu u_id_stage inst_break",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+345,"simu_top soc cpu u_id_stage inst_syscall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+346,"simu_top soc cpu u_id_stage inst_slli",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+347,"simu_top soc cpu u_id_stage inst_srli",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+348,"simu_top soc cpu u_id_stage inst_srai",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+349,"simu_top soc cpu u_id_stage inst_slti",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+350,"simu_top soc cpu u_id_stage inst_sltui",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+351,"simu_top soc cpu u_id_stage inst_addi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+352,"simu_top soc cpu u_id_stage inst_andi",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+353,"simu_top soc cpu u_id_stage inst_ori",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+354,"simu_top soc cpu u_id_stage inst_xori",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+355,"simu_top soc cpu u_id_stage inst_csrrd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+356,"simu_top soc cpu u_id_stage inst_csrwr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+357,"simu_top soc cpu u_id_stage inst_csrxchg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+358,"simu_top soc cpu u_id_stage inst_cacop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+359,"simu_top soc cpu u_id_stage inst_tlbsrch",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+360,"simu_top soc cpu u_id_stage inst_tlbrd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+361,"simu_top soc cpu u_id_stage inst_tlbwr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+362,"simu_top soc cpu u_id_stage inst_tlbfill",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+363,"simu_top soc cpu u_id_stage inst_ertn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+364,"simu_top soc cpu u_id_stage inst_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+365,"simu_top soc cpu u_id_stage inst_invtlb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+366,"simu_top soc cpu u_id_stage inst_pcaddu12i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+367,"simu_top soc cpu u_id_stage inst_ll",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+368,"simu_top soc cpu u_id_stage inst_sc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+369,"simu_top soc cpu u_id_stage inst_ld_b",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+370,"simu_top soc cpu u_id_stage inst_ld_h",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+371,"simu_top soc cpu u_id_stage inst_ld_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+372,"simu_top soc cpu u_id_stage inst_st_b",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+373,"simu_top soc cpu u_id_stage inst_st_h",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+374,"simu_top soc cpu u_id_stage inst_st_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+375,"simu_top soc cpu u_id_stage inst_ld_bu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+376,"simu_top soc cpu u_id_stage inst_ld_hu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+377,"simu_top soc cpu u_id_stage inst_jirl",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+378,"simu_top soc cpu u_id_stage inst_b",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+379,"simu_top soc cpu u_id_stage inst_bl",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+380,"simu_top soc cpu u_id_stage inst_beq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+381,"simu_top soc cpu u_id_stage inst_bne",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+382,"simu_top soc cpu u_id_stage inst_lu12i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+383,"simu_top soc cpu u_id_stage inst_blt",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+384,"simu_top soc cpu u_id_stage inst_bge",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+385,"simu_top soc cpu u_id_stage inst_bltu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+386,"simu_top soc cpu u_id_stage inst_bgeu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+387,"simu_top soc cpu u_id_stage alu_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
        tracep->declBit(c+388,"simu_top soc cpu u_id_stage res_from_mem",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+389,"simu_top soc cpu u_id_stage src_reg_is_rd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+390,"simu_top soc cpu u_id_stage src1_is_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+391,"simu_top soc cpu u_id_stage src2_is_imm",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+392,"simu_top soc cpu u_id_stage src2_is_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+379,"simu_top soc cpu u_id_stage dst_is_r1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+321,"simu_top soc cpu u_id_stage dst_is_rj",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+393,"simu_top soc cpu u_id_stage id_memW",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+394,"simu_top soc cpu u_id_stage id_regW",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+395,"simu_top soc cpu u_id_stage need_ui5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+396,"simu_top soc cpu u_id_stage need_ui12",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+397,"simu_top soc cpu u_id_stage need_si12",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+398,"simu_top soc cpu u_id_stage need_si14",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+399,"simu_top soc cpu u_id_stage need_si16",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+400,"simu_top soc cpu u_id_stage need_si20",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+401,"simu_top soc cpu u_id_stage need_si26",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+402,"simu_top soc cpu u_id_stage need_rj",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+403,"simu_top soc cpu u_id_stage need_rkd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+404,"simu_top soc cpu u_id_stage imm",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+405,"simu_top soc cpu u_id_stage br_offs",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+406,"simu_top soc cpu u_id_stage jirl_offs",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+407,"simu_top soc cpu u_id_stage regAddrA",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+408,"simu_top soc cpu u_id_stage regAddrB",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+409,"simu_top soc cpu u_id_stage regDataA",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+410,"simu_top soc cpu u_id_stage regDataB",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+411,"simu_top soc cpu u_id_stage id_regWAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+7951,"simu_top soc cpu u_id_stage forwardDataA",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8158,"simu_top soc cpu u_id_stage forwardDataB",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8159,"simu_top soc cpu u_id_stage load_delay",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7842,"simu_top soc cpu u_id_stage DataA",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7843,"simu_top soc cpu u_id_stage DataB",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7951,"simu_top soc cpu u_id_stage ltA",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8160,"simu_top soc cpu u_id_stage ltB",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8810,"simu_top soc cpu u_id_stage cin",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8161,"simu_top soc cpu u_id_stage ltResult",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8162,"simu_top soc cpu u_id_stage cout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7844,"simu_top soc cpu u_id_stage br_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7845,"simu_top soc cpu u_id_stage br_target",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8163,"simu_top soc cpu u_id_stage rj_eq_rd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8164,"simu_top soc cpu u_id_stage rj_lt_rd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8165,"simu_top soc cpu u_id_stage rj_ltu_rd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+412,"simu_top soc cpu u_id_stage div_signed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+413,"simu_top soc cpu u_id_stage mul_signed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+414,"simu_top soc cpu u_id_stage div",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+415,"simu_top soc cpu u_id_stage aluMD_resSelect",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+416,"simu_top soc cpu u_id_stage memINS_rec",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+417,"simu_top soc cpu u_id_stage load_sign",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+312,"simu_top soc cpu u_id_stage csr_num",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
        tracep->declBus(c+418,"simu_top soc cpu u_id_stage csr_instRec",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+7846,"simu_top soc cpu u_id_stage csr_delay",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+419,"simu_top soc cpu u_id_stage inst_ine",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+345,"simu_top soc cpu u_id_stage SYS_EXCP",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+344,"simu_top soc cpu u_id_stage BRK_EXCP",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+420,"simu_top soc cpu u_id_stage INE_EXCP",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+363,"simu_top soc cpu u_id_stage id_ertn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+421,"simu_top soc cpu u_id_stage id_excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+422,"simu_top soc cpu u_id_stage excp_num",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
        tracep->declBus(c+423,"simu_top soc cpu u_id_stage rdcnt_REC",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+7847,"simu_top soc cpu u_id_stage mem_data_ok_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+424,"simu_top soc cpu u_id_stage tlb_ins_rec",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+425,"simu_top soc cpu u_id_stage inst_ld_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+426,"simu_top soc cpu u_id_stage inst_st_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+427,"simu_top soc cpu u_id_stage inst_csr_rstat_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+304,"simu_top soc cpu u_id_stage u_dec0 in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declQuad(c+316,"simu_top soc cpu u_id_stage u_dec0 out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+305,"simu_top soc cpu u_id_stage u_dec1 in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+318,"simu_top soc cpu u_id_stage u_dec1 out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+306,"simu_top soc cpu u_id_stage u_dec2 in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+319,"simu_top soc cpu u_id_stage u_dec2 out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+307,"simu_top soc cpu u_id_stage u_dec3 in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+320,"simu_top soc cpu u_id_stage u_dec3 out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top soc cpu u_id_stage u_regfile clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+407,"simu_top soc cpu u_id_stage u_regfile raddr1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+409,"simu_top soc cpu u_id_stage u_regfile rdata1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+408,"simu_top soc cpu u_id_stage u_regfile raddr2",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+410,"simu_top soc cpu u_id_stage u_regfile rdata2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+300,"simu_top soc cpu u_id_stage u_regfile we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+301,"simu_top soc cpu u_id_stage u_regfile waddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+302,"simu_top soc cpu u_id_stage u_regfile wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+428+i*1,"simu_top soc cpu u_id_stage u_regfile rf_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, true,(i+0), 31,0);}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+460+i*1,"simu_top soc cpu u_id_stage u_regfile rf",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        tracep->declBit(c+8752,"simu_top soc cpu u_exe_stage clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc cpu u_exe_stage resetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7953,"simu_top soc cpu u_exe_stage exe_allowin",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7956,"simu_top soc cpu u_exe_stage id_to_exe_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7811,"simu_top soc cpu u_exe_stage id_to_exe_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 253,0);
        tracep->declBit(c+7954,"simu_top soc cpu u_exe_stage mem_allowin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7957,"simu_top soc cpu u_exe_stage exe_to_mem_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7961,"simu_top soc cpu u_exe_stage exe_to_mem_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 299,0);
        tracep->declQuad(c+7975,"simu_top soc cpu u_exe_stage exe_to_id_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
        tracep->declBit(c+87,"simu_top soc cpu u_exe_stage mem_to_exe_flush_excp_ertn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8000,"simu_top soc cpu u_exe_stage csr_to_exe_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 51,0);
        tracep->declQuad(c+8002,"simu_top soc cpu u_exe_stage exe_to_tlb_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
        tracep->declQuad(c+8014,"simu_top soc cpu u_exe_stage tlb_to_exe_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 37,0);
        tracep->declBit(c+8020,"simu_top soc cpu u_exe_stage data_sram_req",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8021,"simu_top soc cpu u_exe_stage data_sram_wr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8022,"simu_top soc cpu u_exe_stage data_sram_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+84,"simu_top soc cpu u_exe_stage data_sram_size",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8023,"simu_top soc cpu u_exe_stage data_sram_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+85,"simu_top soc cpu u_exe_stage data_sram_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8025,"simu_top soc cpu u_exe_stage data_sram_addr_ok",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8027,"simu_top soc cpu u_exe_stage data_mat",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+120,"simu_top soc cpu u_exe_stage icacop_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+121,"simu_top soc cpu u_exe_stage dcacop_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+122,"simu_top soc cpu u_exe_stage cacop_mode",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+492,"simu_top soc cpu u_exe_stage cacop_ok",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+493,"simu_top soc cpu u_exe_stage exe_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8166,"simu_top soc cpu u_exe_stage exe_ready_go",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+494,"simu_top soc cpu u_exe_stage exe_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 253,0);
        tracep->declBus(c+502,"simu_top soc cpu u_exe_stage alu_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 11,0);
        tracep->declBit(c+503,"simu_top soc cpu u_exe_stage res_from_mem",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+504,"simu_top soc cpu u_exe_stage exe_regW_temp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+505,"simu_top soc cpu u_exe_stage exe_memW_temp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+506,"simu_top soc cpu u_exe_stage exe_regWAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+507,"simu_top soc cpu u_exe_stage DataA",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+508,"simu_top soc cpu u_exe_stage forwardDataB",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+509,"simu_top soc cpu u_exe_stage DataB",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+510,"simu_top soc cpu u_exe_stage div_signed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+511,"simu_top soc cpu u_exe_stage mul_signed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+512,"simu_top soc cpu u_exe_stage div",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+513,"simu_top soc cpu u_exe_stage aluMD_resSelect",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+514,"simu_top soc cpu u_exe_stage memINS_rec",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+515,"simu_top soc cpu u_exe_stage csr_num",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
        tracep->declBus(c+516,"simu_top soc cpu u_exe_stage csr_instRec",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+517,"simu_top soc cpu u_exe_stage exe_ertn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+518,"simu_top soc cpu u_exe_stage exe_excp_temp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+519,"simu_top soc cpu u_exe_stage load_sign",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+520,"simu_top soc cpu u_exe_stage excp_num_temp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
        tracep->declBus(c+521,"simu_top soc cpu u_exe_stage rdcnt_REC",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+522,"simu_top soc cpu u_exe_stage code",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+523,"simu_top soc cpu u_exe_stage tlb_ins_rec",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+524,"simu_top soc cpu u_exe_stage inst_cacop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+525,"simu_top soc cpu u_exe_stage inst_ll",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+526,"simu_top soc cpu u_exe_stage inst_sc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+527,"simu_top soc cpu u_exe_stage exe_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+528,"simu_top soc cpu u_exe_stage exe_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+529,"simu_top soc cpu u_exe_stage inst_ld_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+530,"simu_top soc cpu u_exe_stage inst_st_en_temp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+531,"simu_top soc cpu u_exe_stage inst_csr_rstat_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+532,"simu_top soc cpu u_exe_stage inst_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8167,"simu_top soc cpu u_exe_stage exe_memW",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8168,"simu_top soc cpu u_exe_stage vppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
        tracep->declBus(c+8169,"simu_top soc cpu u_exe_stage asid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBit(c+8170,"simu_top soc cpu u_exe_stage crmd_da",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8171,"simu_top soc cpu u_exe_stage crmd_pg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8172,"simu_top soc cpu u_exe_stage dmw0_vseg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8173,"simu_top soc cpu u_exe_stage dmw1_vseg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8174,"simu_top soc cpu u_exe_stage dmw0_pseg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8175,"simu_top soc cpu u_exe_stage dmw1_pseg",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+8176,"simu_top soc cpu u_exe_stage dmw0_plv0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8177,"simu_top soc cpu u_exe_stage dmw0_plv3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8178,"simu_top soc cpu u_exe_stage dmw1_plv0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8179,"simu_top soc cpu u_exe_stage dmw1_plv3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8180,"simu_top soc cpu u_exe_stage cur_plv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8181,"simu_top soc cpu u_exe_stage crmd_datm",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8182,"simu_top soc cpu u_exe_stage dmw0_mat",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8183,"simu_top soc cpu u_exe_stage dmw1_mat",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8184,"simu_top soc cpu u_exe_stage llbit_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8185,"simu_top soc cpu u_exe_stage s1_found",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8186,"simu_top soc cpu u_exe_stage s1_ppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8187,"simu_top soc cpu u_exe_stage s1_ps",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+8188,"simu_top soc cpu u_exe_stage s1_plv",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8189,"simu_top soc cpu u_exe_stage s1_mat",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8190,"simu_top soc cpu u_exe_stage s1_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8191,"simu_top soc cpu u_exe_stage s1_v",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8192,"simu_top soc cpu u_exe_stage s1_findex",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+533,"simu_top soc cpu u_exe_stage exe_aluResult",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declQuad(c+8193,"simu_top soc cpu u_exe_stage exe_mulResult",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+534,"simu_top soc cpu u_exe_stage s",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+535,"simu_top soc cpu u_exe_stage r",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+536,"simu_top soc cpu u_exe_stage complete_delay",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+537,"simu_top soc cpu u_exe_stage divisor_is_zero_o",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+538,"simu_top soc cpu u_exe_stage div_start_ready_o",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+539,"simu_top soc cpu u_exe_stage div_finish_ready_i",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+540,"simu_top soc cpu u_exe_stage cacop_load",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+541,"simu_top soc cpu u_exe_stage ALE_EXCP",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8195,"simu_top soc cpu u_exe_stage TLBR",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8196,"simu_top soc cpu u_exe_stage PIL",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8197,"simu_top soc cpu u_exe_stage PIS",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8198,"simu_top soc cpu u_exe_stage PPI",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8199,"simu_top soc cpu u_exe_stage PME",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8200,"simu_top soc cpu u_exe_stage exe_regW",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8201,"simu_top soc cpu u_exe_stage exe_excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7848,"simu_top soc cpu u_exe_stage excp_num",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
        tracep->declBit(c+542,"simu_top soc cpu u_exe_stage invtlb_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7849,"simu_top soc cpu u_exe_stage s1_vppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
        tracep->declBus(c+7850,"simu_top soc cpu u_exe_stage s1_asid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBit(c+543,"simu_top soc cpu u_exe_stage s1_va_bit12",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7851,"simu_top soc cpu u_exe_stage tlb_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7852,"simu_top soc cpu u_exe_stage dmw_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8202,"simu_top soc cpu u_exe_stage dmw_select",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8203,"simu_top soc cpu u_exe_stage exe_finalResult",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7853,"simu_top soc cpu u_exe_stage inst_st_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+544,"simu_top soc cpu u_exe_stage exist_csrR",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+545,"simu_top soc cpu u_exe_stage u_alu alu_op",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
        tracep->declBus(c+507,"simu_top soc cpu u_exe_stage u_alu alu_src1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+509,"simu_top soc cpu u_exe_stage u_alu alu_src2",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+533,"simu_top soc cpu u_exe_stage u_alu alu_result",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+546,"simu_top soc cpu u_exe_stage u_alu op_add",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+547,"simu_top soc cpu u_exe_stage u_alu op_sub",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+548,"simu_top soc cpu u_exe_stage u_alu op_slt",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+549,"simu_top soc cpu u_exe_stage u_alu op_sltu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+550,"simu_top soc cpu u_exe_stage u_alu op_and",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+551,"simu_top soc cpu u_exe_stage u_alu op_nor",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+552,"simu_top soc cpu u_exe_stage u_alu op_or",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+553,"simu_top soc cpu u_exe_stage u_alu op_xor",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+554,"simu_top soc cpu u_exe_stage u_alu op_sll",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+555,"simu_top soc cpu u_exe_stage u_alu op_srl",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+556,"simu_top soc cpu u_exe_stage u_alu op_sra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+557,"simu_top soc cpu u_exe_stage u_alu op_lui",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+558,"simu_top soc cpu u_exe_stage u_alu op_andn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+559,"simu_top soc cpu u_exe_stage u_alu op_orn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+560,"simu_top soc cpu u_exe_stage u_alu add_sub_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+561,"simu_top soc cpu u_exe_stage u_alu slt_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+562,"simu_top soc cpu u_exe_stage u_alu sltu_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+563,"simu_top soc cpu u_exe_stage u_alu and_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+564,"simu_top soc cpu u_exe_stage u_alu andn_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+565,"simu_top soc cpu u_exe_stage u_alu orn_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+566,"simu_top soc cpu u_exe_stage u_alu nor_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+567,"simu_top soc cpu u_exe_stage u_alu or_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+568,"simu_top soc cpu u_exe_stage u_alu xor_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+509,"simu_top soc cpu u_exe_stage u_alu lui_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+569,"simu_top soc cpu u_exe_stage u_alu sll_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declQuad(c+570,"simu_top soc cpu u_exe_stage u_alu sr64_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+572,"simu_top soc cpu u_exe_stage u_alu sr_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+507,"simu_top soc cpu u_exe_stage u_alu adder_a",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+573,"simu_top soc cpu u_exe_stage u_alu adder_b",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+574,"simu_top soc cpu u_exe_stage u_alu adder_cin",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+560,"simu_top soc cpu u_exe_stage u_alu adder_result",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+575,"simu_top soc cpu u_exe_stage u_alu adder_cout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8752,"simu_top soc cpu u_exe_stage u_mul mul_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8204,"simu_top soc cpu u_exe_stage u_mul resetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+511,"simu_top soc cpu u_exe_stage u_mul mul_signed",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+507,"simu_top soc cpu u_exe_stage u_mul x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+509,"simu_top soc cpu u_exe_stage u_mul y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declQuad(c+8193,"simu_top soc cpu u_exe_stage u_mul result",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+576,"simu_top soc cpu u_exe_stage u_mul CalX",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+578,"simu_top soc cpu u_exe_stage u_mul CalY",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
        tracep->declBus(c+580,"simu_top soc cpu u_exe_stage u_mul Carry",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 16,0);
        {int i; for (i=0; i<17; i++) {
                tracep->declQuad(c+581+i*2,"simu_top soc cpu u_exe_stage u_mul BoothRes",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 63,0);}}
        {int i; for (i=0; i<17; i++) {
                tracep->declQuad(c+8205+i*2,"simu_top soc cpu u_exe_stage u_mul SecStageBoothRes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 63,0);}}
        tracep->declBus(c+8239,"simu_top soc cpu u_exe_stage u_mul p",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
        tracep->declQuad(c+8240,"simu_top soc cpu u_exe_stage u_mul COut",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8242,"simu_top soc cpu u_exe_stage u_mul SOut",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
        {int i; for (i=0; i<5; i++) {
                tracep->declQuad(c+8244+i*2,"simu_top soc cpu u_exe_stage u_mul firSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 63,0);}}
        {int i; for (i=0; i<5; i++) {
                tracep->declQuad(c+8254+i*2,"simu_top soc cpu u_exe_stage u_mul firC",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 63,0);}}
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+8264+i*2,"simu_top soc cpu u_exe_stage u_mul secSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 63,0);}}
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+8272+i*2,"simu_top soc cpu u_exe_stage u_mul secC",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 63,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+8280+i*2,"simu_top soc cpu u_exe_stage u_mul thiSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 63,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+8284+i*2,"simu_top soc cpu u_exe_stage u_mul thiC",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 63,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+8288+i*2,"simu_top soc cpu u_exe_stage u_mul forSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 63,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+8292+i*2,"simu_top soc cpu u_exe_stage u_mul forC",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 63,0);}}
        tracep->declQuad(c+8296,"simu_top soc cpu u_exe_stage u_mul fifSig",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8298,"simu_top soc cpu u_exe_stage u_mul fifC",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+615,"simu_top soc cpu u_exe_stage u_mul fir y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declQuad(c+576,"simu_top soc cpu u_exe_stage u_mul fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+616,"simu_top soc cpu u_exe_stage u_mul fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+618,"simu_top soc cpu u_exe_stage u_mul fir Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+622,"simu_top soc cpu u_exe_stage u_mul fir uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+623,"simu_top soc cpu u_exe_stage u_mul fir uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_mul fir uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+624,"simu_top soc cpu u_exe_stage u_mul fir fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_mul fir fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu u_exe_stage u_mul fir fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+624,"simu_top soc cpu u_exe_stage u_mul fir fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+625,"simu_top soc cpu u_exe_stage u_mul fir fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+626,"simu_top soc cpu u_exe_stage u_mul fir fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+627,"simu_top soc cpu u_exe_stage u_mul fir gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+628,"simu_top soc cpu u_exe_stage u_mul fir gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+629,"simu_top soc cpu u_exe_stage u_mul fir gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+627,"simu_top soc cpu u_exe_stage u_mul fir gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+630,"simu_top soc cpu u_exe_stage u_mul fir gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+631,"simu_top soc cpu u_exe_stage u_mul fir gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+632,"simu_top soc cpu u_exe_stage u_mul fir gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+633,"simu_top soc cpu u_exe_stage u_mul fir gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+634,"simu_top soc cpu u_exe_stage u_mul fir gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+632,"simu_top soc cpu u_exe_stage u_mul fir gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+635,"simu_top soc cpu u_exe_stage u_mul fir gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+636,"simu_top soc cpu u_exe_stage u_mul fir gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+637,"simu_top soc cpu u_exe_stage u_mul fir gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+638,"simu_top soc cpu u_exe_stage u_mul fir gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+639,"simu_top soc cpu u_exe_stage u_mul fir gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+637,"simu_top soc cpu u_exe_stage u_mul fir gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+640,"simu_top soc cpu u_exe_stage u_mul fir gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+641,"simu_top soc cpu u_exe_stage u_mul fir gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+642,"simu_top soc cpu u_exe_stage u_mul fir gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+643,"simu_top soc cpu u_exe_stage u_mul fir gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+644,"simu_top soc cpu u_exe_stage u_mul fir gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+642,"simu_top soc cpu u_exe_stage u_mul fir gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+645,"simu_top soc cpu u_exe_stage u_mul fir gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+646,"simu_top soc cpu u_exe_stage u_mul fir gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+647,"simu_top soc cpu u_exe_stage u_mul fir gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+648,"simu_top soc cpu u_exe_stage u_mul fir gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+649,"simu_top soc cpu u_exe_stage u_mul fir gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+647,"simu_top soc cpu u_exe_stage u_mul fir gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+650,"simu_top soc cpu u_exe_stage u_mul fir gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+651,"simu_top soc cpu u_exe_stage u_mul fir gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+652,"simu_top soc cpu u_exe_stage u_mul fir gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+653,"simu_top soc cpu u_exe_stage u_mul fir gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+654,"simu_top soc cpu u_exe_stage u_mul fir gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+652,"simu_top soc cpu u_exe_stage u_mul fir gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+655,"simu_top soc cpu u_exe_stage u_mul fir gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+656,"simu_top soc cpu u_exe_stage u_mul fir gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+657,"simu_top soc cpu u_exe_stage u_mul fir gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+658,"simu_top soc cpu u_exe_stage u_mul fir gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+659,"simu_top soc cpu u_exe_stage u_mul fir gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+657,"simu_top soc cpu u_exe_stage u_mul fir gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+660,"simu_top soc cpu u_exe_stage u_mul fir gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+661,"simu_top soc cpu u_exe_stage u_mul fir gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+662,"simu_top soc cpu u_exe_stage u_mul fir gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+663,"simu_top soc cpu u_exe_stage u_mul fir gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+664,"simu_top soc cpu u_exe_stage u_mul fir gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+662,"simu_top soc cpu u_exe_stage u_mul fir gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+665,"simu_top soc cpu u_exe_stage u_mul fir gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+666,"simu_top soc cpu u_exe_stage u_mul fir gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+667,"simu_top soc cpu u_exe_stage u_mul fir gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+668,"simu_top soc cpu u_exe_stage u_mul fir gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+669,"simu_top soc cpu u_exe_stage u_mul fir gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+667,"simu_top soc cpu u_exe_stage u_mul fir gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+670,"simu_top soc cpu u_exe_stage u_mul fir gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+671,"simu_top soc cpu u_exe_stage u_mul fir gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+672,"simu_top soc cpu u_exe_stage u_mul fir gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+673,"simu_top soc cpu u_exe_stage u_mul fir gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+674,"simu_top soc cpu u_exe_stage u_mul fir gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+672,"simu_top soc cpu u_exe_stage u_mul fir gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+675,"simu_top soc cpu u_exe_stage u_mul fir gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+676,"simu_top soc cpu u_exe_stage u_mul fir gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+677,"simu_top soc cpu u_exe_stage u_mul fir gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+678,"simu_top soc cpu u_exe_stage u_mul fir gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+679,"simu_top soc cpu u_exe_stage u_mul fir gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+677,"simu_top soc cpu u_exe_stage u_mul fir gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+680,"simu_top soc cpu u_exe_stage u_mul fir gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+681,"simu_top soc cpu u_exe_stage u_mul fir gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+682,"simu_top soc cpu u_exe_stage u_mul fir gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+683,"simu_top soc cpu u_exe_stage u_mul fir gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+684,"simu_top soc cpu u_exe_stage u_mul fir gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+682,"simu_top soc cpu u_exe_stage u_mul fir gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+685,"simu_top soc cpu u_exe_stage u_mul fir gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+686,"simu_top soc cpu u_exe_stage u_mul fir gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+687,"simu_top soc cpu u_exe_stage u_mul fir gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+688,"simu_top soc cpu u_exe_stage u_mul fir gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+689,"simu_top soc cpu u_exe_stage u_mul fir gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+687,"simu_top soc cpu u_exe_stage u_mul fir gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+690,"simu_top soc cpu u_exe_stage u_mul fir gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+691,"simu_top soc cpu u_exe_stage u_mul fir gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+692,"simu_top soc cpu u_exe_stage u_mul fir gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+693,"simu_top soc cpu u_exe_stage u_mul fir gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+694,"simu_top soc cpu u_exe_stage u_mul fir gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+692,"simu_top soc cpu u_exe_stage u_mul fir gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+695,"simu_top soc cpu u_exe_stage u_mul fir gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+696,"simu_top soc cpu u_exe_stage u_mul fir gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+697,"simu_top soc cpu u_exe_stage u_mul fir gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+698,"simu_top soc cpu u_exe_stage u_mul fir gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+699,"simu_top soc cpu u_exe_stage u_mul fir gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+697,"simu_top soc cpu u_exe_stage u_mul fir gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+700,"simu_top soc cpu u_exe_stage u_mul fir gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+701,"simu_top soc cpu u_exe_stage u_mul fir gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+702,"simu_top soc cpu u_exe_stage u_mul fir gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+703,"simu_top soc cpu u_exe_stage u_mul fir gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+704,"simu_top soc cpu u_exe_stage u_mul fir gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+702,"simu_top soc cpu u_exe_stage u_mul fir gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+705,"simu_top soc cpu u_exe_stage u_mul fir gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+706,"simu_top soc cpu u_exe_stage u_mul fir gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+707,"simu_top soc cpu u_exe_stage u_mul fir gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+708,"simu_top soc cpu u_exe_stage u_mul fir gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+709,"simu_top soc cpu u_exe_stage u_mul fir gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+707,"simu_top soc cpu u_exe_stage u_mul fir gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+710,"simu_top soc cpu u_exe_stage u_mul fir gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+711,"simu_top soc cpu u_exe_stage u_mul fir gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+712,"simu_top soc cpu u_exe_stage u_mul fir gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+713,"simu_top soc cpu u_exe_stage u_mul fir gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+714,"simu_top soc cpu u_exe_stage u_mul fir gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+712,"simu_top soc cpu u_exe_stage u_mul fir gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+715,"simu_top soc cpu u_exe_stage u_mul fir gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+716,"simu_top soc cpu u_exe_stage u_mul fir gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+717,"simu_top soc cpu u_exe_stage u_mul fir gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+718,"simu_top soc cpu u_exe_stage u_mul fir gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+719,"simu_top soc cpu u_exe_stage u_mul fir gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+717,"simu_top soc cpu u_exe_stage u_mul fir gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+720,"simu_top soc cpu u_exe_stage u_mul fir gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+721,"simu_top soc cpu u_exe_stage u_mul fir gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+722,"simu_top soc cpu u_exe_stage u_mul fir gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+723,"simu_top soc cpu u_exe_stage u_mul fir gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+724,"simu_top soc cpu u_exe_stage u_mul fir gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+722,"simu_top soc cpu u_exe_stage u_mul fir gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+725,"simu_top soc cpu u_exe_stage u_mul fir gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+726,"simu_top soc cpu u_exe_stage u_mul fir gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+727,"simu_top soc cpu u_exe_stage u_mul fir gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+728,"simu_top soc cpu u_exe_stage u_mul fir gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+729,"simu_top soc cpu u_exe_stage u_mul fir gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+727,"simu_top soc cpu u_exe_stage u_mul fir gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+730,"simu_top soc cpu u_exe_stage u_mul fir gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+731,"simu_top soc cpu u_exe_stage u_mul fir gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+732,"simu_top soc cpu u_exe_stage u_mul fir gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+733,"simu_top soc cpu u_exe_stage u_mul fir gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+734,"simu_top soc cpu u_exe_stage u_mul fir gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+732,"simu_top soc cpu u_exe_stage u_mul fir gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+735,"simu_top soc cpu u_exe_stage u_mul fir gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+736,"simu_top soc cpu u_exe_stage u_mul fir gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+737,"simu_top soc cpu u_exe_stage u_mul fir gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+738,"simu_top soc cpu u_exe_stage u_mul fir gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+739,"simu_top soc cpu u_exe_stage u_mul fir gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+737,"simu_top soc cpu u_exe_stage u_mul fir gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+740,"simu_top soc cpu u_exe_stage u_mul fir gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+741,"simu_top soc cpu u_exe_stage u_mul fir gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+742,"simu_top soc cpu u_exe_stage u_mul fir gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+743,"simu_top soc cpu u_exe_stage u_mul fir gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+744,"simu_top soc cpu u_exe_stage u_mul fir gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+742,"simu_top soc cpu u_exe_stage u_mul fir gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+745,"simu_top soc cpu u_exe_stage u_mul fir gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+746,"simu_top soc cpu u_exe_stage u_mul fir gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+747,"simu_top soc cpu u_exe_stage u_mul fir gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+748,"simu_top soc cpu u_exe_stage u_mul fir gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+749,"simu_top soc cpu u_exe_stage u_mul fir gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+747,"simu_top soc cpu u_exe_stage u_mul fir gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+750,"simu_top soc cpu u_exe_stage u_mul fir gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+751,"simu_top soc cpu u_exe_stage u_mul fir gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+752,"simu_top soc cpu u_exe_stage u_mul fir gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+753,"simu_top soc cpu u_exe_stage u_mul fir gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+754,"simu_top soc cpu u_exe_stage u_mul fir gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+752,"simu_top soc cpu u_exe_stage u_mul fir gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+755,"simu_top soc cpu u_exe_stage u_mul fir gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+756,"simu_top soc cpu u_exe_stage u_mul fir gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+757,"simu_top soc cpu u_exe_stage u_mul fir gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+758,"simu_top soc cpu u_exe_stage u_mul fir gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+759,"simu_top soc cpu u_exe_stage u_mul fir gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+757,"simu_top soc cpu u_exe_stage u_mul fir gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+760,"simu_top soc cpu u_exe_stage u_mul fir gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+761,"simu_top soc cpu u_exe_stage u_mul fir gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+762,"simu_top soc cpu u_exe_stage u_mul fir gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+763,"simu_top soc cpu u_exe_stage u_mul fir gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+764,"simu_top soc cpu u_exe_stage u_mul fir gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+762,"simu_top soc cpu u_exe_stage u_mul fir gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+765,"simu_top soc cpu u_exe_stage u_mul fir gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+766,"simu_top soc cpu u_exe_stage u_mul fir gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+767,"simu_top soc cpu u_exe_stage u_mul fir gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+768,"simu_top soc cpu u_exe_stage u_mul fir gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+769,"simu_top soc cpu u_exe_stage u_mul fir gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+767,"simu_top soc cpu u_exe_stage u_mul fir gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+770,"simu_top soc cpu u_exe_stage u_mul fir gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+771,"simu_top soc cpu u_exe_stage u_mul fir gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+772,"simu_top soc cpu u_exe_stage u_mul fir gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+773,"simu_top soc cpu u_exe_stage u_mul fir gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+774,"simu_top soc cpu u_exe_stage u_mul fir gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+772,"simu_top soc cpu u_exe_stage u_mul fir gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+775,"simu_top soc cpu u_exe_stage u_mul fir gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+776,"simu_top soc cpu u_exe_stage u_mul fir gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+777,"simu_top soc cpu u_exe_stage u_mul fir gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+778,"simu_top soc cpu u_exe_stage u_mul fir gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+779,"simu_top soc cpu u_exe_stage u_mul fir gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+777,"simu_top soc cpu u_exe_stage u_mul fir gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+780,"simu_top soc cpu u_exe_stage u_mul fir gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+781,"simu_top soc cpu u_exe_stage u_mul fir gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+782,"simu_top soc cpu u_exe_stage u_mul fir gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+783,"simu_top soc cpu u_exe_stage u_mul fir gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+784,"simu_top soc cpu u_exe_stage u_mul fir gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+782,"simu_top soc cpu u_exe_stage u_mul fir gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+785,"simu_top soc cpu u_exe_stage u_mul fir gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+786,"simu_top soc cpu u_exe_stage u_mul fir gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+787,"simu_top soc cpu u_exe_stage u_mul fir gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+788,"simu_top soc cpu u_exe_stage u_mul fir gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+789,"simu_top soc cpu u_exe_stage u_mul fir gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+787,"simu_top soc cpu u_exe_stage u_mul fir gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+790,"simu_top soc cpu u_exe_stage u_mul fir gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+791,"simu_top soc cpu u_exe_stage u_mul fir gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+792,"simu_top soc cpu u_exe_stage u_mul fir gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+793,"simu_top soc cpu u_exe_stage u_mul fir gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+794,"simu_top soc cpu u_exe_stage u_mul fir gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+792,"simu_top soc cpu u_exe_stage u_mul fir gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+795,"simu_top soc cpu u_exe_stage u_mul fir gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+796,"simu_top soc cpu u_exe_stage u_mul fir gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+797,"simu_top soc cpu u_exe_stage u_mul fir gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+798,"simu_top soc cpu u_exe_stage u_mul fir gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+799,"simu_top soc cpu u_exe_stage u_mul fir gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+797,"simu_top soc cpu u_exe_stage u_mul fir gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+800,"simu_top soc cpu u_exe_stage u_mul fir gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+801,"simu_top soc cpu u_exe_stage u_mul fir gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+802,"simu_top soc cpu u_exe_stage u_mul fir gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+803,"simu_top soc cpu u_exe_stage u_mul fir gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+804,"simu_top soc cpu u_exe_stage u_mul fir gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+802,"simu_top soc cpu u_exe_stage u_mul fir gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+805,"simu_top soc cpu u_exe_stage u_mul fir gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+806,"simu_top soc cpu u_exe_stage u_mul fir gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+807,"simu_top soc cpu u_exe_stage u_mul fir gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+808,"simu_top soc cpu u_exe_stage u_mul fir gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+809,"simu_top soc cpu u_exe_stage u_mul fir gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+807,"simu_top soc cpu u_exe_stage u_mul fir gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+810,"simu_top soc cpu u_exe_stage u_mul fir gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+811,"simu_top soc cpu u_exe_stage u_mul fir gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+812,"simu_top soc cpu u_exe_stage u_mul fir gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+813,"simu_top soc cpu u_exe_stage u_mul fir gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+814,"simu_top soc cpu u_exe_stage u_mul fir gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+812,"simu_top soc cpu u_exe_stage u_mul fir gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+815,"simu_top soc cpu u_exe_stage u_mul fir gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+816,"simu_top soc cpu u_exe_stage u_mul fir gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+817,"simu_top soc cpu u_exe_stage u_mul fir gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+818,"simu_top soc cpu u_exe_stage u_mul fir gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+819,"simu_top soc cpu u_exe_stage u_mul fir gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+817,"simu_top soc cpu u_exe_stage u_mul fir gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+820,"simu_top soc cpu u_exe_stage u_mul fir gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+821,"simu_top soc cpu u_exe_stage u_mul fir gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+822,"simu_top soc cpu u_exe_stage u_mul fir gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+823,"simu_top soc cpu u_exe_stage u_mul fir gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+824,"simu_top soc cpu u_exe_stage u_mul fir gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+822,"simu_top soc cpu u_exe_stage u_mul fir gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+825,"simu_top soc cpu u_exe_stage u_mul fir gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+826,"simu_top soc cpu u_exe_stage u_mul fir gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+827,"simu_top soc cpu u_exe_stage u_mul fir gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+828,"simu_top soc cpu u_exe_stage u_mul fir gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+829,"simu_top soc cpu u_exe_stage u_mul fir gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+827,"simu_top soc cpu u_exe_stage u_mul fir gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+830,"simu_top soc cpu u_exe_stage u_mul fir gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+831,"simu_top soc cpu u_exe_stage u_mul fir gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+832,"simu_top soc cpu u_exe_stage u_mul fir gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+833,"simu_top soc cpu u_exe_stage u_mul fir gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+834,"simu_top soc cpu u_exe_stage u_mul fir gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+832,"simu_top soc cpu u_exe_stage u_mul fir gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+835,"simu_top soc cpu u_exe_stage u_mul fir gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+836,"simu_top soc cpu u_exe_stage u_mul fir gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+837,"simu_top soc cpu u_exe_stage u_mul fir gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+838,"simu_top soc cpu u_exe_stage u_mul fir gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+839,"simu_top soc cpu u_exe_stage u_mul fir gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+837,"simu_top soc cpu u_exe_stage u_mul fir gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+840,"simu_top soc cpu u_exe_stage u_mul fir gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+841,"simu_top soc cpu u_exe_stage u_mul fir gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+842,"simu_top soc cpu u_exe_stage u_mul fir gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+843,"simu_top soc cpu u_exe_stage u_mul fir gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+844,"simu_top soc cpu u_exe_stage u_mul fir gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+842,"simu_top soc cpu u_exe_stage u_mul fir gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+845,"simu_top soc cpu u_exe_stage u_mul fir gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+846,"simu_top soc cpu u_exe_stage u_mul fir gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+847,"simu_top soc cpu u_exe_stage u_mul fir gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+848,"simu_top soc cpu u_exe_stage u_mul fir gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+849,"simu_top soc cpu u_exe_stage u_mul fir gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+847,"simu_top soc cpu u_exe_stage u_mul fir gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+850,"simu_top soc cpu u_exe_stage u_mul fir gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+851,"simu_top soc cpu u_exe_stage u_mul fir gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+852,"simu_top soc cpu u_exe_stage u_mul fir gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+853,"simu_top soc cpu u_exe_stage u_mul fir gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+854,"simu_top soc cpu u_exe_stage u_mul fir gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+852,"simu_top soc cpu u_exe_stage u_mul fir gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+855,"simu_top soc cpu u_exe_stage u_mul fir gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+856,"simu_top soc cpu u_exe_stage u_mul fir gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+857,"simu_top soc cpu u_exe_stage u_mul fir gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+858,"simu_top soc cpu u_exe_stage u_mul fir gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+859,"simu_top soc cpu u_exe_stage u_mul fir gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+857,"simu_top soc cpu u_exe_stage u_mul fir gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+860,"simu_top soc cpu u_exe_stage u_mul fir gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+861,"simu_top soc cpu u_exe_stage u_mul fir gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+862,"simu_top soc cpu u_exe_stage u_mul fir gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+863,"simu_top soc cpu u_exe_stage u_mul fir gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+864,"simu_top soc cpu u_exe_stage u_mul fir gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+862,"simu_top soc cpu u_exe_stage u_mul fir gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+865,"simu_top soc cpu u_exe_stage u_mul fir gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+866,"simu_top soc cpu u_exe_stage u_mul fir gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+867,"simu_top soc cpu u_exe_stage u_mul fir gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+868,"simu_top soc cpu u_exe_stage u_mul fir gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+869,"simu_top soc cpu u_exe_stage u_mul fir gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+867,"simu_top soc cpu u_exe_stage u_mul fir gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+870,"simu_top soc cpu u_exe_stage u_mul fir gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+871,"simu_top soc cpu u_exe_stage u_mul fir gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+872,"simu_top soc cpu u_exe_stage u_mul fir gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+873,"simu_top soc cpu u_exe_stage u_mul fir gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+874,"simu_top soc cpu u_exe_stage u_mul fir gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+872,"simu_top soc cpu u_exe_stage u_mul fir gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+875,"simu_top soc cpu u_exe_stage u_mul fir gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+876,"simu_top soc cpu u_exe_stage u_mul fir gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+877,"simu_top soc cpu u_exe_stage u_mul fir gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+878,"simu_top soc cpu u_exe_stage u_mul fir gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+879,"simu_top soc cpu u_exe_stage u_mul fir gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+877,"simu_top soc cpu u_exe_stage u_mul fir gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+880,"simu_top soc cpu u_exe_stage u_mul fir gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+881,"simu_top soc cpu u_exe_stage u_mul fir gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+882,"simu_top soc cpu u_exe_stage u_mul fir gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+883,"simu_top soc cpu u_exe_stage u_mul fir gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+884,"simu_top soc cpu u_exe_stage u_mul fir gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+882,"simu_top soc cpu u_exe_stage u_mul fir gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+885,"simu_top soc cpu u_exe_stage u_mul fir gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+886,"simu_top soc cpu u_exe_stage u_mul fir gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+887,"simu_top soc cpu u_exe_stage u_mul fir gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+888,"simu_top soc cpu u_exe_stage u_mul fir gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+889,"simu_top soc cpu u_exe_stage u_mul fir gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+887,"simu_top soc cpu u_exe_stage u_mul fir gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+890,"simu_top soc cpu u_exe_stage u_mul fir gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+891,"simu_top soc cpu u_exe_stage u_mul fir gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+892,"simu_top soc cpu u_exe_stage u_mul fir gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+893,"simu_top soc cpu u_exe_stage u_mul fir gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+894,"simu_top soc cpu u_exe_stage u_mul fir gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+892,"simu_top soc cpu u_exe_stage u_mul fir gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+895,"simu_top soc cpu u_exe_stage u_mul fir gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+896,"simu_top soc cpu u_exe_stage u_mul fir gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+897,"simu_top soc cpu u_exe_stage u_mul fir gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+898,"simu_top soc cpu u_exe_stage u_mul fir gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+899,"simu_top soc cpu u_exe_stage u_mul fir gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+897,"simu_top soc cpu u_exe_stage u_mul fir gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+900,"simu_top soc cpu u_exe_stage u_mul fir gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+901,"simu_top soc cpu u_exe_stage u_mul fir gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+902,"simu_top soc cpu u_exe_stage u_mul fir gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+903,"simu_top soc cpu u_exe_stage u_mul fir gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+904,"simu_top soc cpu u_exe_stage u_mul fir gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+902,"simu_top soc cpu u_exe_stage u_mul fir gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+905,"simu_top soc cpu u_exe_stage u_mul fir gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+906,"simu_top soc cpu u_exe_stage u_mul fir gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+907,"simu_top soc cpu u_exe_stage u_mul fir gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+908,"simu_top soc cpu u_exe_stage u_mul fir gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+909,"simu_top soc cpu u_exe_stage u_mul fir gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+907,"simu_top soc cpu u_exe_stage u_mul fir gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+910,"simu_top soc cpu u_exe_stage u_mul fir gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+911,"simu_top soc cpu u_exe_stage u_mul fir gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+912,"simu_top soc cpu u_exe_stage u_mul fir gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+913,"simu_top soc cpu u_exe_stage u_mul fir gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+914,"simu_top soc cpu u_exe_stage u_mul fir gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+912,"simu_top soc cpu u_exe_stage u_mul fir gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+915,"simu_top soc cpu u_exe_stage u_mul fir gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+916,"simu_top soc cpu u_exe_stage u_mul fir gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+917,"simu_top soc cpu u_exe_stage u_mul fir gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+918,"simu_top soc cpu u_exe_stage u_mul fir gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+919,"simu_top soc cpu u_exe_stage u_mul fir gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+917,"simu_top soc cpu u_exe_stage u_mul fir gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+920,"simu_top soc cpu u_exe_stage u_mul fir gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+921,"simu_top soc cpu u_exe_stage u_mul fir gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+922,"simu_top soc cpu u_exe_stage u_mul fir gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+923,"simu_top soc cpu u_exe_stage u_mul fir gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+924,"simu_top soc cpu u_exe_stage u_mul fir gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+922,"simu_top soc cpu u_exe_stage u_mul fir gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+925,"simu_top soc cpu u_exe_stage u_mul fir gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+926,"simu_top soc cpu u_exe_stage u_mul fir gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+927,"simu_top soc cpu u_exe_stage u_mul fir gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+928,"simu_top soc cpu u_exe_stage u_mul fir gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+929,"simu_top soc cpu u_exe_stage u_mul fir gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+927,"simu_top soc cpu u_exe_stage u_mul fir gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+930,"simu_top soc cpu u_exe_stage u_mul fir gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+931,"simu_top soc cpu u_exe_stage u_mul fir gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+932,"simu_top soc cpu u_exe_stage u_mul fir gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+933,"simu_top soc cpu u_exe_stage u_mul fir gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+934,"simu_top soc cpu u_exe_stage u_mul fir gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+932,"simu_top soc cpu u_exe_stage u_mul fir gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+935,"simu_top soc cpu u_exe_stage u_mul fir gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+936,"simu_top soc cpu u_exe_stage u_mul fir gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+619,"simu_top soc cpu u_exe_stage u_mul fir gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+620,"simu_top soc cpu u_exe_stage u_mul fir gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+621,"simu_top soc cpu u_exe_stage u_mul fir gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+937,"simu_top soc cpu u_exe_stage u_mul fir gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+938,"simu_top soc cpu u_exe_stage u_mul fir gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+939,"simu_top soc cpu u_exe_stage u_mul fir gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+937,"simu_top soc cpu u_exe_stage u_mul fir gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+940,"simu_top soc cpu u_exe_stage u_mul fir gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+941,"simu_top soc cpu u_exe_stage u_mul fir gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+942,"simu_top soc cpu u_exe_stage u_mul las y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declQuad(c+943,"simu_top soc cpu u_exe_stage u_mul las InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+945,"simu_top soc cpu u_exe_stage u_mul las OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+947,"simu_top soc cpu u_exe_stage u_mul las Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+951,"simu_top soc cpu u_exe_stage u_mul las uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+952,"simu_top soc cpu u_exe_stage u_mul las uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+953,"simu_top soc cpu u_exe_stage u_mul las uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+954,"simu_top soc cpu u_exe_stage u_mul las fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_mul las fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu u_exe_stage u_mul las fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+954,"simu_top soc cpu u_exe_stage u_mul las fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+955,"simu_top soc cpu u_exe_stage u_mul las fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+956,"simu_top soc cpu u_exe_stage u_mul las fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+957,"simu_top soc cpu u_exe_stage u_mul las gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+958,"simu_top soc cpu u_exe_stage u_mul las gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+959,"simu_top soc cpu u_exe_stage u_mul las gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+957,"simu_top soc cpu u_exe_stage u_mul las gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+960,"simu_top soc cpu u_exe_stage u_mul las gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+961,"simu_top soc cpu u_exe_stage u_mul las gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+962,"simu_top soc cpu u_exe_stage u_mul las gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+963,"simu_top soc cpu u_exe_stage u_mul las gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+964,"simu_top soc cpu u_exe_stage u_mul las gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+962,"simu_top soc cpu u_exe_stage u_mul las gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+965,"simu_top soc cpu u_exe_stage u_mul las gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+966,"simu_top soc cpu u_exe_stage u_mul las gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+967,"simu_top soc cpu u_exe_stage u_mul las gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+968,"simu_top soc cpu u_exe_stage u_mul las gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+969,"simu_top soc cpu u_exe_stage u_mul las gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+967,"simu_top soc cpu u_exe_stage u_mul las gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+970,"simu_top soc cpu u_exe_stage u_mul las gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+971,"simu_top soc cpu u_exe_stage u_mul las gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+972,"simu_top soc cpu u_exe_stage u_mul las gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+973,"simu_top soc cpu u_exe_stage u_mul las gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+974,"simu_top soc cpu u_exe_stage u_mul las gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+972,"simu_top soc cpu u_exe_stage u_mul las gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+975,"simu_top soc cpu u_exe_stage u_mul las gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+976,"simu_top soc cpu u_exe_stage u_mul las gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+977,"simu_top soc cpu u_exe_stage u_mul las gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+978,"simu_top soc cpu u_exe_stage u_mul las gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+979,"simu_top soc cpu u_exe_stage u_mul las gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+977,"simu_top soc cpu u_exe_stage u_mul las gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+980,"simu_top soc cpu u_exe_stage u_mul las gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+981,"simu_top soc cpu u_exe_stage u_mul las gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+982,"simu_top soc cpu u_exe_stage u_mul las gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+983,"simu_top soc cpu u_exe_stage u_mul las gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+984,"simu_top soc cpu u_exe_stage u_mul las gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+982,"simu_top soc cpu u_exe_stage u_mul las gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+985,"simu_top soc cpu u_exe_stage u_mul las gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+986,"simu_top soc cpu u_exe_stage u_mul las gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+987,"simu_top soc cpu u_exe_stage u_mul las gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+988,"simu_top soc cpu u_exe_stage u_mul las gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+989,"simu_top soc cpu u_exe_stage u_mul las gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+987,"simu_top soc cpu u_exe_stage u_mul las gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+990,"simu_top soc cpu u_exe_stage u_mul las gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+991,"simu_top soc cpu u_exe_stage u_mul las gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+992,"simu_top soc cpu u_exe_stage u_mul las gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+993,"simu_top soc cpu u_exe_stage u_mul las gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+994,"simu_top soc cpu u_exe_stage u_mul las gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+992,"simu_top soc cpu u_exe_stage u_mul las gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+995,"simu_top soc cpu u_exe_stage u_mul las gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+996,"simu_top soc cpu u_exe_stage u_mul las gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+997,"simu_top soc cpu u_exe_stage u_mul las gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+998,"simu_top soc cpu u_exe_stage u_mul las gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+999,"simu_top soc cpu u_exe_stage u_mul las gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+997,"simu_top soc cpu u_exe_stage u_mul las gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1000,"simu_top soc cpu u_exe_stage u_mul las gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1001,"simu_top soc cpu u_exe_stage u_mul las gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1002,"simu_top soc cpu u_exe_stage u_mul las gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1003,"simu_top soc cpu u_exe_stage u_mul las gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1004,"simu_top soc cpu u_exe_stage u_mul las gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1002,"simu_top soc cpu u_exe_stage u_mul las gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1005,"simu_top soc cpu u_exe_stage u_mul las gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1006,"simu_top soc cpu u_exe_stage u_mul las gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1007,"simu_top soc cpu u_exe_stage u_mul las gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1008,"simu_top soc cpu u_exe_stage u_mul las gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1009,"simu_top soc cpu u_exe_stage u_mul las gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1007,"simu_top soc cpu u_exe_stage u_mul las gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1010,"simu_top soc cpu u_exe_stage u_mul las gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1011,"simu_top soc cpu u_exe_stage u_mul las gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1012,"simu_top soc cpu u_exe_stage u_mul las gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1013,"simu_top soc cpu u_exe_stage u_mul las gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1014,"simu_top soc cpu u_exe_stage u_mul las gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1012,"simu_top soc cpu u_exe_stage u_mul las gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1015,"simu_top soc cpu u_exe_stage u_mul las gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1016,"simu_top soc cpu u_exe_stage u_mul las gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1017,"simu_top soc cpu u_exe_stage u_mul las gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1018,"simu_top soc cpu u_exe_stage u_mul las gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1019,"simu_top soc cpu u_exe_stage u_mul las gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1017,"simu_top soc cpu u_exe_stage u_mul las gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1020,"simu_top soc cpu u_exe_stage u_mul las gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1021,"simu_top soc cpu u_exe_stage u_mul las gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1022,"simu_top soc cpu u_exe_stage u_mul las gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1023,"simu_top soc cpu u_exe_stage u_mul las gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1024,"simu_top soc cpu u_exe_stage u_mul las gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1022,"simu_top soc cpu u_exe_stage u_mul las gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1025,"simu_top soc cpu u_exe_stage u_mul las gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1026,"simu_top soc cpu u_exe_stage u_mul las gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1027,"simu_top soc cpu u_exe_stage u_mul las gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1028,"simu_top soc cpu u_exe_stage u_mul las gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1029,"simu_top soc cpu u_exe_stage u_mul las gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1027,"simu_top soc cpu u_exe_stage u_mul las gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1030,"simu_top soc cpu u_exe_stage u_mul las gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1031,"simu_top soc cpu u_exe_stage u_mul las gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1032,"simu_top soc cpu u_exe_stage u_mul las gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1033,"simu_top soc cpu u_exe_stage u_mul las gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1034,"simu_top soc cpu u_exe_stage u_mul las gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1032,"simu_top soc cpu u_exe_stage u_mul las gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1035,"simu_top soc cpu u_exe_stage u_mul las gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1036,"simu_top soc cpu u_exe_stage u_mul las gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1037,"simu_top soc cpu u_exe_stage u_mul las gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1038,"simu_top soc cpu u_exe_stage u_mul las gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1039,"simu_top soc cpu u_exe_stage u_mul las gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1037,"simu_top soc cpu u_exe_stage u_mul las gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1040,"simu_top soc cpu u_exe_stage u_mul las gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1041,"simu_top soc cpu u_exe_stage u_mul las gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1042,"simu_top soc cpu u_exe_stage u_mul las gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1043,"simu_top soc cpu u_exe_stage u_mul las gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1044,"simu_top soc cpu u_exe_stage u_mul las gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1042,"simu_top soc cpu u_exe_stage u_mul las gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1045,"simu_top soc cpu u_exe_stage u_mul las gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1046,"simu_top soc cpu u_exe_stage u_mul las gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1047,"simu_top soc cpu u_exe_stage u_mul las gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1048,"simu_top soc cpu u_exe_stage u_mul las gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1049,"simu_top soc cpu u_exe_stage u_mul las gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1047,"simu_top soc cpu u_exe_stage u_mul las gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1050,"simu_top soc cpu u_exe_stage u_mul las gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1051,"simu_top soc cpu u_exe_stage u_mul las gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1052,"simu_top soc cpu u_exe_stage u_mul las gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1053,"simu_top soc cpu u_exe_stage u_mul las gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1054,"simu_top soc cpu u_exe_stage u_mul las gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1052,"simu_top soc cpu u_exe_stage u_mul las gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1055,"simu_top soc cpu u_exe_stage u_mul las gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1056,"simu_top soc cpu u_exe_stage u_mul las gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1057,"simu_top soc cpu u_exe_stage u_mul las gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1058,"simu_top soc cpu u_exe_stage u_mul las gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1059,"simu_top soc cpu u_exe_stage u_mul las gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1057,"simu_top soc cpu u_exe_stage u_mul las gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1060,"simu_top soc cpu u_exe_stage u_mul las gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1061,"simu_top soc cpu u_exe_stage u_mul las gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1062,"simu_top soc cpu u_exe_stage u_mul las gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1063,"simu_top soc cpu u_exe_stage u_mul las gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1064,"simu_top soc cpu u_exe_stage u_mul las gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1062,"simu_top soc cpu u_exe_stage u_mul las gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1065,"simu_top soc cpu u_exe_stage u_mul las gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1066,"simu_top soc cpu u_exe_stage u_mul las gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1067,"simu_top soc cpu u_exe_stage u_mul las gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1068,"simu_top soc cpu u_exe_stage u_mul las gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1069,"simu_top soc cpu u_exe_stage u_mul las gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1067,"simu_top soc cpu u_exe_stage u_mul las gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1070,"simu_top soc cpu u_exe_stage u_mul las gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1071,"simu_top soc cpu u_exe_stage u_mul las gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1072,"simu_top soc cpu u_exe_stage u_mul las gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1073,"simu_top soc cpu u_exe_stage u_mul las gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1074,"simu_top soc cpu u_exe_stage u_mul las gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1072,"simu_top soc cpu u_exe_stage u_mul las gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1075,"simu_top soc cpu u_exe_stage u_mul las gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1076,"simu_top soc cpu u_exe_stage u_mul las gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1077,"simu_top soc cpu u_exe_stage u_mul las gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1078,"simu_top soc cpu u_exe_stage u_mul las gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1079,"simu_top soc cpu u_exe_stage u_mul las gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1077,"simu_top soc cpu u_exe_stage u_mul las gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1080,"simu_top soc cpu u_exe_stage u_mul las gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1081,"simu_top soc cpu u_exe_stage u_mul las gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1082,"simu_top soc cpu u_exe_stage u_mul las gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1083,"simu_top soc cpu u_exe_stage u_mul las gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1084,"simu_top soc cpu u_exe_stage u_mul las gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1082,"simu_top soc cpu u_exe_stage u_mul las gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1085,"simu_top soc cpu u_exe_stage u_mul las gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1086,"simu_top soc cpu u_exe_stage u_mul las gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1087,"simu_top soc cpu u_exe_stage u_mul las gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1088,"simu_top soc cpu u_exe_stage u_mul las gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1089,"simu_top soc cpu u_exe_stage u_mul las gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1087,"simu_top soc cpu u_exe_stage u_mul las gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1090,"simu_top soc cpu u_exe_stage u_mul las gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1091,"simu_top soc cpu u_exe_stage u_mul las gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1092,"simu_top soc cpu u_exe_stage u_mul las gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1093,"simu_top soc cpu u_exe_stage u_mul las gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1094,"simu_top soc cpu u_exe_stage u_mul las gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1092,"simu_top soc cpu u_exe_stage u_mul las gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1095,"simu_top soc cpu u_exe_stage u_mul las gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1096,"simu_top soc cpu u_exe_stage u_mul las gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1097,"simu_top soc cpu u_exe_stage u_mul las gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1098,"simu_top soc cpu u_exe_stage u_mul las gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1099,"simu_top soc cpu u_exe_stage u_mul las gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1097,"simu_top soc cpu u_exe_stage u_mul las gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1100,"simu_top soc cpu u_exe_stage u_mul las gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1101,"simu_top soc cpu u_exe_stage u_mul las gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1102,"simu_top soc cpu u_exe_stage u_mul las gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1103,"simu_top soc cpu u_exe_stage u_mul las gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1104,"simu_top soc cpu u_exe_stage u_mul las gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1102,"simu_top soc cpu u_exe_stage u_mul las gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1105,"simu_top soc cpu u_exe_stage u_mul las gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1106,"simu_top soc cpu u_exe_stage u_mul las gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1107,"simu_top soc cpu u_exe_stage u_mul las gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1108,"simu_top soc cpu u_exe_stage u_mul las gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1109,"simu_top soc cpu u_exe_stage u_mul las gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1107,"simu_top soc cpu u_exe_stage u_mul las gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1110,"simu_top soc cpu u_exe_stage u_mul las gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1111,"simu_top soc cpu u_exe_stage u_mul las gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1112,"simu_top soc cpu u_exe_stage u_mul las gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1113,"simu_top soc cpu u_exe_stage u_mul las gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1114,"simu_top soc cpu u_exe_stage u_mul las gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1112,"simu_top soc cpu u_exe_stage u_mul las gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1115,"simu_top soc cpu u_exe_stage u_mul las gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1116,"simu_top soc cpu u_exe_stage u_mul las gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1117,"simu_top soc cpu u_exe_stage u_mul las gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1118,"simu_top soc cpu u_exe_stage u_mul las gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1119,"simu_top soc cpu u_exe_stage u_mul las gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1117,"simu_top soc cpu u_exe_stage u_mul las gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1120,"simu_top soc cpu u_exe_stage u_mul las gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1121,"simu_top soc cpu u_exe_stage u_mul las gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1122,"simu_top soc cpu u_exe_stage u_mul las gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1123,"simu_top soc cpu u_exe_stage u_mul las gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1124,"simu_top soc cpu u_exe_stage u_mul las gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1122,"simu_top soc cpu u_exe_stage u_mul las gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1125,"simu_top soc cpu u_exe_stage u_mul las gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1126,"simu_top soc cpu u_exe_stage u_mul las gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1127,"simu_top soc cpu u_exe_stage u_mul las gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1128,"simu_top soc cpu u_exe_stage u_mul las gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1129,"simu_top soc cpu u_exe_stage u_mul las gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1127,"simu_top soc cpu u_exe_stage u_mul las gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1130,"simu_top soc cpu u_exe_stage u_mul las gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1131,"simu_top soc cpu u_exe_stage u_mul las gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1132,"simu_top soc cpu u_exe_stage u_mul las gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1133,"simu_top soc cpu u_exe_stage u_mul las gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1134,"simu_top soc cpu u_exe_stage u_mul las gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1132,"simu_top soc cpu u_exe_stage u_mul las gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1135,"simu_top soc cpu u_exe_stage u_mul las gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1136,"simu_top soc cpu u_exe_stage u_mul las gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1137,"simu_top soc cpu u_exe_stage u_mul las gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1138,"simu_top soc cpu u_exe_stage u_mul las gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1139,"simu_top soc cpu u_exe_stage u_mul las gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1137,"simu_top soc cpu u_exe_stage u_mul las gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1140,"simu_top soc cpu u_exe_stage u_mul las gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1141,"simu_top soc cpu u_exe_stage u_mul las gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1142,"simu_top soc cpu u_exe_stage u_mul las gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1143,"simu_top soc cpu u_exe_stage u_mul las gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1144,"simu_top soc cpu u_exe_stage u_mul las gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1142,"simu_top soc cpu u_exe_stage u_mul las gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1145,"simu_top soc cpu u_exe_stage u_mul las gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1146,"simu_top soc cpu u_exe_stage u_mul las gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1147,"simu_top soc cpu u_exe_stage u_mul las gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1148,"simu_top soc cpu u_exe_stage u_mul las gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1149,"simu_top soc cpu u_exe_stage u_mul las gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1147,"simu_top soc cpu u_exe_stage u_mul las gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1150,"simu_top soc cpu u_exe_stage u_mul las gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1151,"simu_top soc cpu u_exe_stage u_mul las gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1152,"simu_top soc cpu u_exe_stage u_mul las gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1153,"simu_top soc cpu u_exe_stage u_mul las gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1154,"simu_top soc cpu u_exe_stage u_mul las gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1152,"simu_top soc cpu u_exe_stage u_mul las gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1155,"simu_top soc cpu u_exe_stage u_mul las gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1156,"simu_top soc cpu u_exe_stage u_mul las gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1157,"simu_top soc cpu u_exe_stage u_mul las gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1158,"simu_top soc cpu u_exe_stage u_mul las gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1159,"simu_top soc cpu u_exe_stage u_mul las gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1157,"simu_top soc cpu u_exe_stage u_mul las gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1160,"simu_top soc cpu u_exe_stage u_mul las gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1161,"simu_top soc cpu u_exe_stage u_mul las gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1162,"simu_top soc cpu u_exe_stage u_mul las gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1163,"simu_top soc cpu u_exe_stage u_mul las gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1164,"simu_top soc cpu u_exe_stage u_mul las gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1162,"simu_top soc cpu u_exe_stage u_mul las gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1165,"simu_top soc cpu u_exe_stage u_mul las gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1166,"simu_top soc cpu u_exe_stage u_mul las gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1167,"simu_top soc cpu u_exe_stage u_mul las gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1168,"simu_top soc cpu u_exe_stage u_mul las gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1169,"simu_top soc cpu u_exe_stage u_mul las gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1167,"simu_top soc cpu u_exe_stage u_mul las gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1170,"simu_top soc cpu u_exe_stage u_mul las gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1171,"simu_top soc cpu u_exe_stage u_mul las gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1172,"simu_top soc cpu u_exe_stage u_mul las gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1173,"simu_top soc cpu u_exe_stage u_mul las gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1174,"simu_top soc cpu u_exe_stage u_mul las gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1172,"simu_top soc cpu u_exe_stage u_mul las gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1175,"simu_top soc cpu u_exe_stage u_mul las gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1176,"simu_top soc cpu u_exe_stage u_mul las gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1177,"simu_top soc cpu u_exe_stage u_mul las gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1178,"simu_top soc cpu u_exe_stage u_mul las gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1179,"simu_top soc cpu u_exe_stage u_mul las gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1177,"simu_top soc cpu u_exe_stage u_mul las gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1180,"simu_top soc cpu u_exe_stage u_mul las gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1181,"simu_top soc cpu u_exe_stage u_mul las gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1182,"simu_top soc cpu u_exe_stage u_mul las gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1183,"simu_top soc cpu u_exe_stage u_mul las gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1184,"simu_top soc cpu u_exe_stage u_mul las gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1182,"simu_top soc cpu u_exe_stage u_mul las gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1185,"simu_top soc cpu u_exe_stage u_mul las gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1186,"simu_top soc cpu u_exe_stage u_mul las gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1187,"simu_top soc cpu u_exe_stage u_mul las gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1188,"simu_top soc cpu u_exe_stage u_mul las gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1189,"simu_top soc cpu u_exe_stage u_mul las gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1187,"simu_top soc cpu u_exe_stage u_mul las gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1190,"simu_top soc cpu u_exe_stage u_mul las gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1191,"simu_top soc cpu u_exe_stage u_mul las gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1192,"simu_top soc cpu u_exe_stage u_mul las gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1193,"simu_top soc cpu u_exe_stage u_mul las gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1194,"simu_top soc cpu u_exe_stage u_mul las gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1192,"simu_top soc cpu u_exe_stage u_mul las gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1195,"simu_top soc cpu u_exe_stage u_mul las gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1196,"simu_top soc cpu u_exe_stage u_mul las gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1197,"simu_top soc cpu u_exe_stage u_mul las gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1198,"simu_top soc cpu u_exe_stage u_mul las gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1199,"simu_top soc cpu u_exe_stage u_mul las gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1197,"simu_top soc cpu u_exe_stage u_mul las gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1200,"simu_top soc cpu u_exe_stage u_mul las gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1201,"simu_top soc cpu u_exe_stage u_mul las gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1202,"simu_top soc cpu u_exe_stage u_mul las gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1203,"simu_top soc cpu u_exe_stage u_mul las gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1204,"simu_top soc cpu u_exe_stage u_mul las gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1202,"simu_top soc cpu u_exe_stage u_mul las gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1205,"simu_top soc cpu u_exe_stage u_mul las gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1206,"simu_top soc cpu u_exe_stage u_mul las gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1207,"simu_top soc cpu u_exe_stage u_mul las gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1208,"simu_top soc cpu u_exe_stage u_mul las gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1209,"simu_top soc cpu u_exe_stage u_mul las gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1207,"simu_top soc cpu u_exe_stage u_mul las gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1210,"simu_top soc cpu u_exe_stage u_mul las gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1211,"simu_top soc cpu u_exe_stage u_mul las gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1212,"simu_top soc cpu u_exe_stage u_mul las gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1213,"simu_top soc cpu u_exe_stage u_mul las gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1214,"simu_top soc cpu u_exe_stage u_mul las gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1212,"simu_top soc cpu u_exe_stage u_mul las gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1215,"simu_top soc cpu u_exe_stage u_mul las gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1216,"simu_top soc cpu u_exe_stage u_mul las gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1217,"simu_top soc cpu u_exe_stage u_mul las gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1218,"simu_top soc cpu u_exe_stage u_mul las gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1219,"simu_top soc cpu u_exe_stage u_mul las gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1217,"simu_top soc cpu u_exe_stage u_mul las gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1220,"simu_top soc cpu u_exe_stage u_mul las gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1221,"simu_top soc cpu u_exe_stage u_mul las gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1222,"simu_top soc cpu u_exe_stage u_mul las gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1223,"simu_top soc cpu u_exe_stage u_mul las gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1224,"simu_top soc cpu u_exe_stage u_mul las gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1222,"simu_top soc cpu u_exe_stage u_mul las gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1225,"simu_top soc cpu u_exe_stage u_mul las gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1226,"simu_top soc cpu u_exe_stage u_mul las gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1227,"simu_top soc cpu u_exe_stage u_mul las gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1228,"simu_top soc cpu u_exe_stage u_mul las gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1229,"simu_top soc cpu u_exe_stage u_mul las gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1227,"simu_top soc cpu u_exe_stage u_mul las gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1230,"simu_top soc cpu u_exe_stage u_mul las gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1231,"simu_top soc cpu u_exe_stage u_mul las gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1232,"simu_top soc cpu u_exe_stage u_mul las gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1233,"simu_top soc cpu u_exe_stage u_mul las gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1234,"simu_top soc cpu u_exe_stage u_mul las gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1232,"simu_top soc cpu u_exe_stage u_mul las gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1235,"simu_top soc cpu u_exe_stage u_mul las gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1236,"simu_top soc cpu u_exe_stage u_mul las gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1237,"simu_top soc cpu u_exe_stage u_mul las gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1238,"simu_top soc cpu u_exe_stage u_mul las gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1239,"simu_top soc cpu u_exe_stage u_mul las gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1237,"simu_top soc cpu u_exe_stage u_mul las gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1240,"simu_top soc cpu u_exe_stage u_mul las gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1241,"simu_top soc cpu u_exe_stage u_mul las gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1242,"simu_top soc cpu u_exe_stage u_mul las gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1243,"simu_top soc cpu u_exe_stage u_mul las gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1244,"simu_top soc cpu u_exe_stage u_mul las gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1242,"simu_top soc cpu u_exe_stage u_mul las gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1245,"simu_top soc cpu u_exe_stage u_mul las gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1246,"simu_top soc cpu u_exe_stage u_mul las gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1247,"simu_top soc cpu u_exe_stage u_mul las gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1248,"simu_top soc cpu u_exe_stage u_mul las gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1249,"simu_top soc cpu u_exe_stage u_mul las gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1247,"simu_top soc cpu u_exe_stage u_mul las gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1250,"simu_top soc cpu u_exe_stage u_mul las gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1251,"simu_top soc cpu u_exe_stage u_mul las gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1252,"simu_top soc cpu u_exe_stage u_mul las gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1253,"simu_top soc cpu u_exe_stage u_mul las gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1254,"simu_top soc cpu u_exe_stage u_mul las gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1252,"simu_top soc cpu u_exe_stage u_mul las gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1255,"simu_top soc cpu u_exe_stage u_mul las gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1256,"simu_top soc cpu u_exe_stage u_mul las gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1257,"simu_top soc cpu u_exe_stage u_mul las gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1258,"simu_top soc cpu u_exe_stage u_mul las gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1259,"simu_top soc cpu u_exe_stage u_mul las gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1257,"simu_top soc cpu u_exe_stage u_mul las gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1260,"simu_top soc cpu u_exe_stage u_mul las gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1261,"simu_top soc cpu u_exe_stage u_mul las gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1262,"simu_top soc cpu u_exe_stage u_mul las gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1263,"simu_top soc cpu u_exe_stage u_mul las gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1264,"simu_top soc cpu u_exe_stage u_mul las gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1262,"simu_top soc cpu u_exe_stage u_mul las gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1265,"simu_top soc cpu u_exe_stage u_mul las gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1266,"simu_top soc cpu u_exe_stage u_mul las gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+948,"simu_top soc cpu u_exe_stage u_mul las gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+949,"simu_top soc cpu u_exe_stage u_mul las gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+950,"simu_top soc cpu u_exe_stage u_mul las gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1267,"simu_top soc cpu u_exe_stage u_mul las gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1268,"simu_top soc cpu u_exe_stage u_mul las gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1269,"simu_top soc cpu u_exe_stage u_mul las gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1267,"simu_top soc cpu u_exe_stage u_mul las gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1270,"simu_top soc cpu u_exe_stage u_mul las gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1271,"simu_top soc cpu u_exe_stage u_mul las gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8300,"simu_top soc cpu u_exe_stage u_mul fir1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8302,"simu_top soc cpu u_exe_stage u_mul fir1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8304,"simu_top soc cpu u_exe_stage u_mul fir1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8306,"simu_top soc cpu u_exe_stage u_mul fir1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8308,"simu_top soc cpu u_exe_stage u_mul fir1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8310,"simu_top soc cpu u_exe_stage u_mul fir2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8312,"simu_top soc cpu u_exe_stage u_mul fir2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8314,"simu_top soc cpu u_exe_stage u_mul fir2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8316,"simu_top soc cpu u_exe_stage u_mul fir2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8318,"simu_top soc cpu u_exe_stage u_mul fir2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8320,"simu_top soc cpu u_exe_stage u_mul fir3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8322,"simu_top soc cpu u_exe_stage u_mul fir3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8324,"simu_top soc cpu u_exe_stage u_mul fir3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8326,"simu_top soc cpu u_exe_stage u_mul fir3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8328,"simu_top soc cpu u_exe_stage u_mul fir3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8330,"simu_top soc cpu u_exe_stage u_mul fir4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8332,"simu_top soc cpu u_exe_stage u_mul fir4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8334,"simu_top soc cpu u_exe_stage u_mul fir4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8336,"simu_top soc cpu u_exe_stage u_mul fir4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8338,"simu_top soc cpu u_exe_stage u_mul fir4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8340,"simu_top soc cpu u_exe_stage u_mul fir5 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8342,"simu_top soc cpu u_exe_stage u_mul fir5 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8344,"simu_top soc cpu u_exe_stage u_mul fir5 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8346,"simu_top soc cpu u_exe_stage u_mul fir5 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8348,"simu_top soc cpu u_exe_stage u_mul fir5 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8350,"simu_top soc cpu u_exe_stage u_mul sec1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8352,"simu_top soc cpu u_exe_stage u_mul sec1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8354,"simu_top soc cpu u_exe_stage u_mul sec1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8356,"simu_top soc cpu u_exe_stage u_mul sec1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8358,"simu_top soc cpu u_exe_stage u_mul sec1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8360,"simu_top soc cpu u_exe_stage u_mul sec2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8362,"simu_top soc cpu u_exe_stage u_mul sec2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8364,"simu_top soc cpu u_exe_stage u_mul sec2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8366,"simu_top soc cpu u_exe_stage u_mul sec2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8368,"simu_top soc cpu u_exe_stage u_mul sec2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8370,"simu_top soc cpu u_exe_stage u_mul sec3 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8372,"simu_top soc cpu u_exe_stage u_mul sec3 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8374,"simu_top soc cpu u_exe_stage u_mul sec3 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8376,"simu_top soc cpu u_exe_stage u_mul sec3 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8378,"simu_top soc cpu u_exe_stage u_mul sec3 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8380,"simu_top soc cpu u_exe_stage u_mul sec4 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8382,"simu_top soc cpu u_exe_stage u_mul sec4 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8384,"simu_top soc cpu u_exe_stage u_mul sec4 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8386,"simu_top soc cpu u_exe_stage u_mul sec4 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8388,"simu_top soc cpu u_exe_stage u_mul sec4 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8390,"simu_top soc cpu u_exe_stage u_mul thi1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8392,"simu_top soc cpu u_exe_stage u_mul thi1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8394,"simu_top soc cpu u_exe_stage u_mul thi1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8396,"simu_top soc cpu u_exe_stage u_mul thi1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8398,"simu_top soc cpu u_exe_stage u_mul thi1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8400,"simu_top soc cpu u_exe_stage u_mul thi2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8402,"simu_top soc cpu u_exe_stage u_mul thi2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8404,"simu_top soc cpu u_exe_stage u_mul thi2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8406,"simu_top soc cpu u_exe_stage u_mul thi2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8408,"simu_top soc cpu u_exe_stage u_mul thi2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8410,"simu_top soc cpu u_exe_stage u_mul for1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8412,"simu_top soc cpu u_exe_stage u_mul for1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8414,"simu_top soc cpu u_exe_stage u_mul for1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8416,"simu_top soc cpu u_exe_stage u_mul for1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8418,"simu_top soc cpu u_exe_stage u_mul for1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8420,"simu_top soc cpu u_exe_stage u_mul for2 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8422,"simu_top soc cpu u_exe_stage u_mul for2 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8424,"simu_top soc cpu u_exe_stage u_mul for2 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8426,"simu_top soc cpu u_exe_stage u_mul for2 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8428,"simu_top soc cpu u_exe_stage u_mul for2 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8430,"simu_top soc cpu u_exe_stage u_mul fif1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8432,"simu_top soc cpu u_exe_stage u_mul fif1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8434,"simu_top soc cpu u_exe_stage u_mul fif1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8298,"simu_top soc cpu u_exe_stage u_mul fif1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8296,"simu_top soc cpu u_exe_stage u_mul fif1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8436,"simu_top soc cpu u_exe_stage u_mul six1 A",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8296,"simu_top soc cpu u_exe_stage u_mul six1 B",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8438,"simu_top soc cpu u_exe_stage u_mul six1 C",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8240,"simu_top soc cpu u_exe_stage u_mul six1 Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8242,"simu_top soc cpu u_exe_stage u_mul six1 S",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+1272,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declQuad(c+1273,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+1275,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+1277,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1281,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1282,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+622,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1283,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1283,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1284,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1285,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1286,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1287,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1288,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1286,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1289,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1290,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1291,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1292,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1293,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1291,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1294,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1295,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1296,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1297,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1298,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1296,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1299,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1300,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1301,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1302,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1303,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1301,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1304,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1305,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1306,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1307,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1308,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1306,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1309,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1310,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1311,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1312,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1313,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1311,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1314,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1315,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1316,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1317,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1318,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1316,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1319,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1320,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1321,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1322,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1323,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1321,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1324,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1325,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1326,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1327,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1328,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1326,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1329,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1330,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1331,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1332,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1333,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1331,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1334,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1335,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1336,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1337,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1338,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1336,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1339,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1340,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1341,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1342,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1343,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1341,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1344,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1345,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1346,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1347,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1348,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1346,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1349,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1350,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1351,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1352,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1353,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1351,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1354,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1355,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1356,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1357,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1358,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1356,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1359,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1360,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1361,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1362,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1363,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1361,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1364,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1365,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1366,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1367,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1368,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1366,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1369,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1370,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1371,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1372,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1373,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1371,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1374,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1375,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1376,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1377,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1378,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1376,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1379,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1380,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1381,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1382,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1383,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1381,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1384,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1385,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1386,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1387,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1388,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1386,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1389,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1390,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1391,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1392,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1393,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1391,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1394,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1395,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1396,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1397,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1398,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1396,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1399,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1400,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1401,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1402,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1403,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1401,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1404,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1405,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1406,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1407,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1408,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1406,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1409,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1410,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1411,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1412,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1413,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1411,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1414,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1415,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1416,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1417,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1418,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1416,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1419,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1420,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1421,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1422,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1423,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1421,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1424,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1425,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1426,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1427,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1428,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1426,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1429,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1430,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1431,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1432,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1433,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1431,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1434,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1435,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1436,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1437,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1438,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1436,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1439,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1440,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1441,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1442,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1443,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1441,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1444,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1445,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1446,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1447,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1448,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1446,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1449,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1450,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1451,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1452,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1453,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1451,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1454,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1455,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1456,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1457,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1458,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1456,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1459,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1460,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1461,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1462,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1463,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1461,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1464,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1465,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1466,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1467,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1468,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1466,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1469,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1470,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1471,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1472,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1473,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1471,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1474,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1475,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1476,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1477,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1478,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1476,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1479,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1480,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1481,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1482,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1483,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1481,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1484,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1485,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1486,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1487,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1488,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1486,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1489,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1490,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1491,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1492,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1493,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1491,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1494,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1495,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1496,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1497,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1498,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1496,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1499,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1500,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1501,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1502,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1503,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1501,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1504,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1505,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1506,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1507,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1508,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1506,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1509,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1510,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1511,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1512,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1513,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1511,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1514,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1515,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1516,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1517,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1518,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1516,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1519,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1520,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1521,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1522,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1523,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1521,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1524,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1525,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1526,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1527,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1528,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1526,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1529,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1530,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1531,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1532,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1533,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1531,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1534,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1535,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1536,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1537,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1538,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1536,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1539,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1540,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1541,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1542,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1543,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1541,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1544,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1545,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1546,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1547,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1548,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1546,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1549,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1550,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1551,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1552,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1553,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1551,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1554,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1555,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1556,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1557,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1558,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1556,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1559,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1560,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1561,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1562,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1563,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1561,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1564,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1565,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1566,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1567,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1568,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1566,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1569,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1570,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1571,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1572,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1573,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1571,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1574,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1575,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1576,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1577,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1578,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1576,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1579,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1580,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1581,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1582,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1583,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1581,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1584,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1585,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1586,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1587,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1588,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1586,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1589,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1590,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1591,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1592,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1593,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1591,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1594,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1595,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1278,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1279,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1280,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1596,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1597,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1598,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1596,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1599,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1600,"simu_top soc cpu u_exe_stage u_mul boothfor[2] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1601,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declQuad(c+1602,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+1604,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+1606,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1610,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1611,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1281,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1612,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1612,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1613,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1614,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1615,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1616,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1617,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1615,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1618,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1619,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1620,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1621,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1622,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1620,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1623,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1624,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1625,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1626,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1627,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1625,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1628,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1629,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1630,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1631,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1632,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1630,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1633,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1634,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1635,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1636,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1637,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1635,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1638,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1639,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1640,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1641,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1642,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1640,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1643,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1644,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1645,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1646,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1647,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1645,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1648,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1649,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1650,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1651,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1652,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1650,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1653,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1654,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1655,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1656,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1657,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1655,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1658,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1659,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1660,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1661,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1662,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1660,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1663,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1664,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1665,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1666,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1667,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1665,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1668,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1669,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1670,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1671,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1672,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1670,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1673,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1674,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1675,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1676,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1677,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1675,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1678,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1679,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1680,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1681,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1682,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1680,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1683,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1684,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1685,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1686,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1687,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1685,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1688,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1689,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1690,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1691,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1692,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1690,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1693,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1694,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1695,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1696,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1697,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1695,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1698,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1699,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1700,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1701,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1702,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1700,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1703,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1704,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1705,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1706,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1707,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1705,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1708,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1709,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1710,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1711,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1712,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1710,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1713,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1714,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1715,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1716,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1717,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1715,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1718,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1719,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1720,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1721,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1722,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1720,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1723,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1724,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1725,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1726,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1727,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1725,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1728,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1729,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1730,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1731,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1732,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1730,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1733,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1734,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1735,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1736,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1737,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1735,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1738,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1739,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1740,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1741,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1742,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1740,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1743,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1744,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1745,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1746,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1747,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1745,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1748,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1749,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1750,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1751,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1752,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1750,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1753,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1754,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1755,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1756,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1757,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1755,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1758,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1759,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1760,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1761,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1762,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1760,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1763,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1764,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1765,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1766,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1767,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1765,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1768,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1769,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1770,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1771,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1772,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1770,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1773,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1774,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1775,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1776,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1777,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1775,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1778,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1779,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1780,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1781,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1782,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1780,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1783,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1784,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1785,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1786,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1787,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1785,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1788,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1789,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1790,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1791,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1792,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1790,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1793,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1794,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1795,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1796,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1797,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1795,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1798,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1799,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1800,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1801,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1802,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1800,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1803,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1804,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1805,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1806,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1807,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1805,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1808,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1809,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1810,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1811,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1812,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1810,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1813,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1814,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1815,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1816,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1817,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1815,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1818,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1819,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1820,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1821,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1822,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1820,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1823,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1824,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1825,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1826,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1827,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1825,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1828,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1829,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1830,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1831,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1832,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1830,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1833,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1834,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1835,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1836,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1837,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1835,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1838,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1839,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1840,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1841,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1842,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1840,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1843,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1844,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1845,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1846,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1847,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1845,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1848,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1849,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1850,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1851,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1852,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1850,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1853,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1854,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1855,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1856,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1857,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1855,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1858,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1859,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1860,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1861,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1862,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1860,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1863,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1864,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1865,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1866,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1867,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1865,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1868,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1869,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1870,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1871,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1872,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1870,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1873,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1874,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1875,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1876,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1877,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1875,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1878,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1879,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1880,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1881,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1882,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1880,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1883,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1884,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1885,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1886,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1887,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1885,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1888,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1889,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1890,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1891,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1892,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1890,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1893,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1894,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1895,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1896,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1897,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1895,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1898,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1899,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1900,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1901,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1902,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1900,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1903,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1904,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1905,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1906,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1907,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1905,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1908,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1909,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1910,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1911,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1912,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1910,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1913,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1914,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1915,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1916,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1917,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1915,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1918,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1919,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1920,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1921,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1922,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1920,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1923,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1924,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1607,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1608,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1609,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1925,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1926,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1927,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1925,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1928,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1929,"simu_top soc cpu u_exe_stage u_mul boothfor[4] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+1930,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declQuad(c+1931,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+1933,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+1935,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1939,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1940,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1610,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1941,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1941,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1942,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1943,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1944,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1945,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1946,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1944,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1947,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1948,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1949,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1950,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1951,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1949,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1952,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1953,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1954,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1955,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1956,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1954,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1957,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1958,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1959,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1960,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1961,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1959,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1962,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1963,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1964,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1965,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1966,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1964,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1967,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1968,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1969,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1970,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1971,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1969,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1972,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1973,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1974,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1975,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1976,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1974,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1977,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1978,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1979,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1980,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1981,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1979,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1982,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1983,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1984,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1985,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1986,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1984,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1987,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1988,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1989,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1990,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1991,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1989,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1992,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1993,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1994,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1995,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1996,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1994,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1997,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1998,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1999,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2000,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2001,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1999,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2002,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2003,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2004,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2005,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2006,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2004,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2007,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2008,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2009,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2010,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2011,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2009,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2012,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2013,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2014,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2015,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2016,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2014,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2017,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2018,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2019,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2020,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2021,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2019,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2022,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2023,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2024,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2025,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2026,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2024,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2027,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2028,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2029,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2030,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2031,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2029,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2032,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2033,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2034,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2035,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2036,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2034,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2037,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2038,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2039,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2040,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2041,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2039,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2042,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2043,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2044,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2045,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2046,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2044,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2047,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2048,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2049,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2050,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2051,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2049,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2052,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2053,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2054,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2055,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2056,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2054,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2057,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2058,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2059,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2060,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2061,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2059,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2062,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2063,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2064,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2065,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2066,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2064,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2067,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2068,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2069,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2070,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2071,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2069,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2072,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2073,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2074,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2075,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2076,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2074,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2077,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2078,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2079,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2080,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2081,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2079,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2082,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2083,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2084,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2085,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2086,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2084,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2087,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2088,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2089,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2090,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2091,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2089,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2092,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2093,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2094,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2095,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2096,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2094,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2097,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2098,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2099,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2100,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2101,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2099,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2102,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2103,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2104,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2105,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2106,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2104,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2107,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2108,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2109,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2110,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2111,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2109,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2112,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2113,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2114,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2115,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2116,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2114,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2117,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2118,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2119,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2120,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2121,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2119,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2122,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2123,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2124,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2125,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2126,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2124,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2127,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2128,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2129,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2130,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2131,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2129,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2132,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2133,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2134,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2135,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2136,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2134,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2137,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2138,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2139,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2140,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2141,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2139,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2142,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2143,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2144,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2145,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2146,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2144,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2147,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2148,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2149,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2150,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2151,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2149,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2152,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2153,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2154,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2155,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2156,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2154,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2157,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2158,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2159,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2160,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2161,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2159,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2162,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2163,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2164,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2165,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2166,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2164,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2167,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2168,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2169,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2170,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2171,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2169,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2172,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2173,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2174,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2175,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2176,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2174,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2177,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2178,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2179,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2180,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2181,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2179,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2182,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2183,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2184,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2185,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2186,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2184,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2187,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2188,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2189,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2190,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2191,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2189,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2192,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2193,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2194,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2195,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2196,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2194,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2197,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2198,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2199,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2200,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2201,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2199,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2202,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2203,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2204,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2205,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2206,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2204,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2207,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2208,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2209,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2210,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2211,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2209,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2212,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2213,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2214,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2215,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2216,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2214,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2217,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2218,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2219,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2220,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2221,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2219,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2222,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2223,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2224,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2225,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2226,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2224,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2227,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2228,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2229,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2230,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2231,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2229,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2232,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2233,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2234,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2235,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2236,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2234,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2237,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2238,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2239,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2240,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2241,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2239,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2242,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2243,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2244,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2245,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2246,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2244,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2247,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2248,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2249,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2250,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2251,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2249,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2252,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2253,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1936,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1937,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1938,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2254,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2255,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2256,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2254,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2257,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2258,"simu_top soc cpu u_exe_stage u_mul boothfor[6] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2259,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declQuad(c+2260,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+2262,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+2264,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2268,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2269,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+1939,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2270,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2270,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2271,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2272,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2273,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2274,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2275,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2273,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2276,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2277,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2278,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2279,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2280,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2278,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2281,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2282,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2283,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2284,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2285,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2283,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2286,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2287,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2288,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2289,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2290,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2288,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2291,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2292,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2293,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2294,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2295,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2293,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2296,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2297,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2298,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2299,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2300,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2298,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2301,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2302,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2303,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2304,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2305,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2303,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2306,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2307,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2308,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2309,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2310,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2308,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2311,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2312,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2313,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2314,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2315,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2313,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2316,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2317,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2318,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2319,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2320,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2318,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2321,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2322,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2323,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2324,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2325,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2323,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2326,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2327,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2328,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2329,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2330,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2328,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2331,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2332,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2333,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2334,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2335,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2333,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2336,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2337,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2338,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2339,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2340,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2338,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2341,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2342,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2343,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2344,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2345,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2343,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2346,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2347,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2348,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2349,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2350,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2348,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2351,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2352,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2353,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2354,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2355,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2353,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2356,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2357,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2358,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2359,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2360,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2358,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2361,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2362,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2363,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2364,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2365,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2363,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2366,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2367,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2368,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2369,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2370,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2368,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2371,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2372,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2373,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2374,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2375,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2373,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2376,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2377,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2378,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2379,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2380,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2378,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2381,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2382,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2383,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2384,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2385,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2383,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2386,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2387,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2388,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2389,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2390,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2388,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2391,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2392,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2393,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2394,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2395,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2393,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2396,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2397,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2398,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2399,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2400,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2398,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2401,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2402,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2403,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2404,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2405,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2403,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2406,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2407,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2408,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2409,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2410,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2408,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2411,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2412,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2413,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2414,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2415,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2413,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2416,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2417,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2418,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2419,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2420,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2418,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2421,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2422,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2423,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2424,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2425,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2423,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2426,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2427,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2428,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2429,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2430,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2428,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2431,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2432,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2433,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2434,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2435,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2433,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2436,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2437,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2438,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2439,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2440,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2438,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2441,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2442,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2443,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2444,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2445,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2443,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2446,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2447,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2448,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2449,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2450,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2448,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2451,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2452,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2453,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2454,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2455,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2453,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2456,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2457,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2458,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2459,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2460,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2458,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2461,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2462,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2463,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2464,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2465,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2463,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2466,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2467,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2468,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2469,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2470,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2468,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2471,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2472,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2473,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2474,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2475,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2473,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2476,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2477,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2478,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2479,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2480,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2478,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2481,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2482,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2483,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2484,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2485,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2483,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2486,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2487,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2488,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2489,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2490,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2488,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2491,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2492,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2493,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2494,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2495,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2493,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2496,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2497,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2498,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2499,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2500,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2498,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2501,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2502,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2503,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2504,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2505,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2503,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2506,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2507,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2508,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2509,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2510,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2508,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2511,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2512,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2513,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2514,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2515,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2513,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2516,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2517,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2518,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2519,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2520,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2518,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2521,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2522,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2523,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2524,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2525,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2523,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2526,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2527,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2528,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2529,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2530,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2528,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2531,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2532,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2533,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2534,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2535,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2533,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2536,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2537,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2538,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2539,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2540,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2538,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2541,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2542,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2543,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2544,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2545,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2543,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2546,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2547,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2548,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2549,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2550,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2548,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2551,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2552,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2553,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2554,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2555,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2553,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2556,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2557,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2558,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2559,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2560,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2558,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2561,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2562,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2563,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2564,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2565,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2563,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2566,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2567,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2568,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2569,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2570,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2568,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2571,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2572,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2573,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2574,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2575,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2573,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2576,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2577,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2578,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2579,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2580,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2578,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2581,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2582,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2265,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2266,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2267,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2583,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2584,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2585,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2583,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2586,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2587,"simu_top soc cpu u_exe_stage u_mul boothfor[8] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2588,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declQuad(c+2589,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+2591,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+2593,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2597,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2598,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2268,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2599,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2599,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2600,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2601,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2602,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2603,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2604,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2602,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2605,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2606,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2607,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2608,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2609,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2607,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2610,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2611,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2612,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2613,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2614,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2612,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2615,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2616,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2617,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2618,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2619,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2617,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2620,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2621,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2622,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2623,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2624,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2622,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2625,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2626,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2627,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2628,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2629,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2627,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2630,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2631,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2632,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2633,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2634,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2632,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2635,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2636,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2637,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2638,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2639,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2637,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2640,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2641,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2642,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2643,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2644,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2642,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2645,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2646,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2647,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2648,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2649,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2647,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2650,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2651,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2652,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2653,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2654,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2652,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2655,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2656,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2657,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2658,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2659,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2657,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2660,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2661,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2662,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2663,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2664,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2662,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2665,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2666,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2667,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2668,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2669,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2667,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2670,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2671,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2672,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2673,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2674,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2672,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2675,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2676,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2677,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2678,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2679,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2677,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2680,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2681,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2682,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2683,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2684,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2682,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2685,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2686,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2687,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2688,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2689,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2687,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2690,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2691,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2692,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2693,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2694,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2692,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2695,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2696,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2697,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2698,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2699,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2697,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2700,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2701,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2702,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2703,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2704,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2702,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2705,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2706,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2707,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2708,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2709,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2707,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2710,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2711,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2712,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2713,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2714,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2712,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2715,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2716,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2717,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2718,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2719,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2717,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2720,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2721,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2722,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2723,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2724,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2722,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2725,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2726,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2727,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2728,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2729,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2727,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2730,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2731,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2732,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2733,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2734,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2732,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2735,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2736,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2737,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2738,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2739,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2737,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2740,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2741,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2742,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2743,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2744,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2742,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2745,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2746,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2747,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2748,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2749,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2747,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2750,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2751,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2752,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2753,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2754,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2752,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2755,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2756,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2757,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2758,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2759,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2757,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2760,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2761,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2762,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2763,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2764,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2762,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2765,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2766,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2767,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2768,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2769,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2767,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2770,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2771,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2772,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2773,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2774,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2772,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2775,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2776,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2777,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2778,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2779,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2777,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2780,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2781,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2782,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2783,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2784,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2782,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2785,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2786,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2787,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2788,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2789,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2787,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2790,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2791,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2792,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2793,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2794,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2792,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2795,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2796,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2797,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2798,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2799,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2797,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2800,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2801,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2802,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2803,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2804,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2802,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2805,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2806,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2807,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2808,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2809,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2807,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2810,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2811,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2812,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2813,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2814,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2812,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2815,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2816,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2817,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2818,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2819,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2817,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2820,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2821,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2822,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2823,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2824,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2822,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2825,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2826,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2827,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2828,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2829,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2827,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2830,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2831,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2832,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2833,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2834,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2832,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2835,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2836,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2837,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2838,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2839,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2837,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2840,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2841,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2842,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2843,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2844,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2842,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2845,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2846,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2847,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2848,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2849,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2847,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2850,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2851,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2852,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2853,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2854,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2852,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2855,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2856,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2857,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2858,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2859,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2857,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2860,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2861,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2862,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2863,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2864,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2862,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2865,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2866,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2867,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2868,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2869,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2867,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2870,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2871,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2872,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2873,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2874,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2872,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2875,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2876,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2877,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2878,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2879,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2877,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2880,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2881,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2882,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2883,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2884,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2882,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2885,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2886,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2887,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2888,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2889,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2887,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2890,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2891,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2892,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2893,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2894,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2892,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2895,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2896,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2897,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2898,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2899,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2897,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2900,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2901,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2902,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2903,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2904,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2902,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2905,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2906,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2907,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2908,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2909,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2907,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2910,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2911,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2594,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2595,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2596,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2912,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2913,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2914,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2912,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2915,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2916,"simu_top soc cpu u_exe_stage u_mul boothfor[10] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+2917,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declQuad(c+2918,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+2920,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+2922,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2926,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2927,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2597,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2928,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2928,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2929,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2930,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2931,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2932,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2933,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2931,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2934,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2935,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2936,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2937,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2938,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2936,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2939,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2940,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2941,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2942,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2943,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2941,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2944,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2945,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2946,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2947,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2948,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2946,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2949,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2950,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2951,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2952,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2953,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2951,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2954,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2955,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2956,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2957,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2958,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2956,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2959,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2960,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2961,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2962,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2963,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2961,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2964,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2965,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2966,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2967,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2968,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2966,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2969,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2970,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2971,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2972,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2973,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2971,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2974,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2975,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2976,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2977,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2978,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2976,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2979,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2980,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2981,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2982,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2983,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2981,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2984,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2985,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2986,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2987,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2988,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2986,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2989,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2990,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2991,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2992,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2993,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2991,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2994,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2995,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2996,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2997,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2998,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2996,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2999,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3000,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3001,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3002,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3003,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3001,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3004,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3005,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3006,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3007,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3008,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3006,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3009,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3010,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3011,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3012,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3013,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3011,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3014,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3015,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3016,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3017,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3018,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3016,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3019,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3020,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3021,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3022,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3023,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3021,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3024,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3025,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3026,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3027,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3028,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3026,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3029,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3030,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3031,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3032,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3033,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3031,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3034,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3035,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3036,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3037,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3038,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3036,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3039,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3040,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3041,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3042,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3043,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3041,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3044,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3045,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3046,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3047,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3048,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3046,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3049,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3050,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3051,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3052,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3053,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3051,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3054,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3055,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3056,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3057,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3058,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3056,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3059,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3060,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3061,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3062,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3063,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3061,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3064,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3065,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3066,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3067,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3068,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3066,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3069,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3070,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3071,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3072,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3073,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3071,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3074,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3075,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3076,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3077,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3078,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3076,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3079,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3080,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3081,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3082,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3083,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3081,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3084,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3085,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3086,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3087,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3088,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3086,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3089,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3090,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3091,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3092,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3093,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3091,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3094,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3095,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3096,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3097,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3098,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3096,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3099,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3100,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3101,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3102,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3103,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3101,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3104,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3105,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3106,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3107,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3108,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3106,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3109,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3110,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3111,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3112,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3113,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3111,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3114,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3115,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3116,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3117,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3118,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3116,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3119,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3120,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3121,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3122,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3123,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3121,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3124,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3125,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3126,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3127,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3128,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3126,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3129,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3130,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3131,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3132,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3133,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3131,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3134,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3135,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3136,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3137,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3138,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3136,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3139,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3140,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3141,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3142,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3143,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3141,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3144,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3145,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3146,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3147,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3148,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3146,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3149,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3150,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3151,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3152,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3153,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3151,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3154,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3155,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3156,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3157,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3158,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3156,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3159,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3160,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3161,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3162,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3163,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3161,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3164,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3165,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3166,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3167,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3168,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3166,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3169,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3170,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3171,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3172,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3173,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3171,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3174,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3175,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3176,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3177,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3178,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3176,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3179,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3180,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3181,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3182,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3183,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3181,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3184,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3185,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3186,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3187,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3188,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3186,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3189,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3190,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3191,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3192,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3193,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3191,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3194,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3195,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3196,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3197,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3198,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3196,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3199,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3200,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3201,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3202,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3203,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3201,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3204,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3205,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3206,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3207,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3208,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3206,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3209,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3210,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3211,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3212,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3213,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3211,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3214,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3215,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3216,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3217,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3218,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3216,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3219,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3220,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3221,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3222,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3223,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3221,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3224,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3225,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3226,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3227,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3228,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3226,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3229,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3230,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3231,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3232,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3233,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3231,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3234,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3235,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3236,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3237,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3238,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3236,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3239,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3240,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2923,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2924,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2925,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3241,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3242,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3243,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3241,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3244,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3245,"simu_top soc cpu u_exe_stage u_mul boothfor[12] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3246,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declQuad(c+3247,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+3249,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+3251,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3255,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3256,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+2926,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3257,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3257,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3258,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3259,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3260,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3261,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3262,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3260,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3263,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3264,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3265,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3266,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3267,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3265,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3268,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3269,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3270,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3271,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3272,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3270,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3273,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3274,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3275,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3276,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3277,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3275,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3278,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3279,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3280,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3281,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3282,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3280,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3283,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3284,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3285,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3286,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3287,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3285,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3288,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3289,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3290,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3291,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3292,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3290,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3293,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3294,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3295,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3296,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3297,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3295,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3298,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3299,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3300,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3301,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3302,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3300,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3303,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3304,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3305,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3306,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3307,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3305,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3308,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3309,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3310,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3311,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3312,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3310,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3313,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3314,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3315,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3316,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3317,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3315,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3318,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3319,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3320,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3321,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3322,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3320,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3323,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3324,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3325,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3326,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3327,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3325,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3328,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3329,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3330,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3331,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3332,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3330,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3333,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3334,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3335,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3336,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3337,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3335,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3338,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3339,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3340,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3341,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3342,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3340,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3343,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3344,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3345,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3346,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3347,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3345,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3348,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3349,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3350,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3351,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3352,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3350,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3353,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3354,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3355,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3356,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3357,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3355,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3358,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3359,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3360,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3361,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3362,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3360,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3363,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3364,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3365,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3366,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3367,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3365,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3368,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3369,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3370,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3371,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3372,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3370,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3373,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3374,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3375,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3376,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3377,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3375,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3378,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3379,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3380,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3381,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3382,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3380,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3383,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3384,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3385,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3386,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3387,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3385,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3388,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3389,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3390,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3391,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3392,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3390,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3393,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3394,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3395,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3396,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3397,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3395,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3398,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3399,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3400,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3401,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3402,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3400,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3403,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3404,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3405,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3406,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3407,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3405,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3408,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3409,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3410,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3411,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3412,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3410,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3413,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3414,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3415,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3416,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3417,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3415,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3418,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3419,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3420,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3421,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3422,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3420,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3423,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3424,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3425,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3426,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3427,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3425,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3428,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3429,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3430,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3431,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3432,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3430,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3433,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3434,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3435,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3436,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3437,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3435,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3438,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3439,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3440,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3441,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3442,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3440,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3443,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3444,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3445,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3446,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3447,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3445,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3448,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3449,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3450,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3451,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3452,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3450,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3453,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3454,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3455,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3456,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3457,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3455,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3458,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3459,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3460,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3461,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3462,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3460,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3463,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3464,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3465,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3466,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3467,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3465,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3468,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3469,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3470,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3471,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3472,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3470,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3473,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3474,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3475,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3476,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3477,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3475,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3478,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3479,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3480,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3481,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3482,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3480,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3483,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3484,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3485,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3486,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3487,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3485,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3488,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3489,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3490,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3491,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3492,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3490,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3493,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3494,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3495,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3496,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3497,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3495,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3498,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3499,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3500,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3501,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3502,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3500,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3503,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3504,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3505,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3506,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3507,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3505,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3508,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3509,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3510,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3511,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3512,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3510,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3513,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3514,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3515,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3516,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3517,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3515,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3518,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3519,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3520,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3521,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3522,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3520,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3523,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3524,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3525,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3526,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3527,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3525,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3528,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3529,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3530,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3531,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3532,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3530,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3533,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3534,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3535,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3536,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3537,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3535,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3538,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3539,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3540,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3541,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3542,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3540,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3543,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3544,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3545,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3546,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3547,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3545,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3548,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3549,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3550,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3551,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3552,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3550,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3553,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3554,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3555,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3556,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3557,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3555,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3558,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3559,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3560,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3561,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3562,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3560,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3563,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3564,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3565,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3566,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3567,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3565,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3568,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3569,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3252,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3253,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3254,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3570,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3571,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3572,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3570,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3573,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3574,"simu_top soc cpu u_exe_stage u_mul boothfor[14] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3575,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declQuad(c+3576,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+3578,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+3580,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3584,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3585,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3255,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3586,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3586,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3587,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3588,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3589,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3590,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3591,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3589,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3592,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3593,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3594,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3595,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3596,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3594,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3597,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3598,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3599,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3600,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3601,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3599,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3602,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3603,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3604,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3605,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3606,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3604,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3607,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3608,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3609,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3610,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3611,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3609,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3612,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3613,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3614,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3615,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3616,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3614,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3617,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3618,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3619,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3620,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3621,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3619,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3622,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3623,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3624,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3625,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3626,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3624,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3627,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3628,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3629,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3630,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3631,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3629,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3632,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3633,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3634,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3635,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3636,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3634,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3637,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3638,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3639,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3640,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3641,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3639,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3642,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3643,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3644,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3645,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3646,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3644,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3647,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3648,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3649,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3650,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3651,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3649,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3652,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3653,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3654,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3655,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3656,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3654,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3657,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3658,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3659,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3660,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3661,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3659,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3662,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3663,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3664,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3665,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3666,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3664,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3667,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3668,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3669,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3670,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3671,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3669,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3672,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3673,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3674,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3675,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3676,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3674,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3677,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3678,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3679,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3680,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3681,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3679,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3682,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3683,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3684,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3685,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3686,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3684,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3687,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3688,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3689,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3690,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3691,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3689,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3692,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3693,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3694,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3695,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3696,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3694,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3697,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3698,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3699,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3700,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3701,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3699,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3702,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3703,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3704,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3705,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3706,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3704,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3707,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3708,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3709,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3710,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3711,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3709,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3712,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3713,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3714,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3715,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3716,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3714,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3717,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3718,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3719,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3720,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3721,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3719,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3722,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3723,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3724,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3725,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3726,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3724,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3727,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3728,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3729,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3730,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3731,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3729,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3732,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3733,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3734,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3735,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3736,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3734,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3737,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3738,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3739,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3740,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3741,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3739,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3742,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3743,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3744,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3745,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3746,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3744,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3747,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3748,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3749,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3750,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3751,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3749,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3752,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3753,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3754,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3755,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3756,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3754,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3757,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3758,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3759,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3760,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3761,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3759,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3762,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3763,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3764,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3765,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3766,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3764,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3767,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3768,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3769,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3770,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3771,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3769,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3772,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3773,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3774,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3775,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3776,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3774,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3777,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3778,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3779,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3780,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3781,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3779,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3782,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3783,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3784,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3785,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3786,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3784,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3787,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3788,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3789,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3790,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3791,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3789,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3792,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3793,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3794,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3795,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3796,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3794,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3797,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3798,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3799,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3800,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3801,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3799,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3802,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3803,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3804,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3805,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3806,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3804,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3807,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3808,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3809,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3810,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3811,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3809,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3812,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3813,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3814,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3815,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3816,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3814,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3817,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3818,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3819,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3820,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3821,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3819,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3822,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3823,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3824,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3825,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3826,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3824,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3827,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3828,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3829,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3830,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3831,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3829,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3832,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3833,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3834,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3835,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3836,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3834,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3837,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3838,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3839,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3840,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3841,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3839,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3842,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3843,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3844,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3845,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3846,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3844,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3847,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3848,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3849,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3850,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3851,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3849,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3852,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3853,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3854,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3855,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3856,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3854,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3857,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3858,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3859,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3860,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3861,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3859,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3862,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3863,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3864,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3865,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3866,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3864,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3867,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3868,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3869,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3870,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3871,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3869,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3872,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3873,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3874,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3875,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3876,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3874,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3877,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3878,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3879,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3880,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3881,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3879,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3882,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3883,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3884,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3885,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3886,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3884,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3887,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3888,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3889,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3890,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3891,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3889,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3892,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3893,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3894,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3895,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3896,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3894,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3897,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3898,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3581,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3582,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3583,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3899,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3900,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3901,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3899,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3902,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3903,"simu_top soc cpu u_exe_stage u_mul boothfor[16] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+3904,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declQuad(c+3905,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+3907,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+3909,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3913,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3914,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3584,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3915,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3915,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3916,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3917,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3918,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3919,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3920,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3918,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3921,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3922,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3923,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3924,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3925,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3923,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3926,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3927,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3928,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3929,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3930,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3928,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3931,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3932,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3933,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3934,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3935,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3933,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3936,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3937,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3938,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3939,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3940,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3938,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3941,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3942,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3943,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3944,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3945,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3943,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3946,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3947,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3948,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3949,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3950,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3948,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3951,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3952,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3953,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3954,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3955,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3953,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3956,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3957,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3958,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3959,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3960,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3958,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3961,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3962,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3963,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3964,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3965,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3963,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3966,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3967,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3968,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3969,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3970,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3968,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3971,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3972,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3973,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3974,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3975,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3973,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3976,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3977,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3978,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3979,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3980,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3978,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3981,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3982,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3983,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3984,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3985,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3983,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3986,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3987,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3988,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3989,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3990,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3988,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3991,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3992,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3993,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3994,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3995,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3993,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3996,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3997,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3998,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3999,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4000,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3998,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4001,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4002,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4003,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4004,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4005,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4003,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4006,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4007,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4008,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4009,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4010,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4008,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4011,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4012,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4013,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4014,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4015,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4013,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4016,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4017,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4018,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4019,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4020,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4018,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4021,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4022,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4023,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4024,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4025,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4023,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4026,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4027,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4028,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4029,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4030,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4028,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4031,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4032,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4033,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4034,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4035,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4033,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4036,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4037,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4038,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4039,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4040,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4038,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4041,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4042,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4043,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4044,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4045,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4043,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4046,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4047,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4048,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4049,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4050,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4048,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4051,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4052,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4053,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4054,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4055,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4053,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4056,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4057,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4058,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4059,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4060,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4058,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4061,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4062,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4063,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4064,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4065,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4063,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4066,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4067,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4068,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4069,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4070,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4068,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4071,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4072,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4073,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4074,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4075,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4073,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4076,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4077,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4078,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4079,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4080,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4078,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4081,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4082,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4083,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4084,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4085,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4083,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4086,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4087,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4088,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4089,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4090,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4088,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4091,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4092,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4093,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4094,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4095,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4093,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4096,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4097,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4098,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4099,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4100,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4098,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4101,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4102,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4103,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4104,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4105,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4103,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4106,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4107,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4108,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4109,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4110,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4108,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4111,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4112,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4113,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4114,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4115,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4113,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4116,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4117,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4118,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4119,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4120,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4118,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4121,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4122,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4123,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4124,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4125,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4123,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4126,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4127,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4128,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4129,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4130,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4128,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4131,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4132,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4133,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4134,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4135,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4133,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4136,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4137,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4138,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4139,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4140,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4138,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4141,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4142,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4143,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4144,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4145,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4143,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4146,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4147,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4148,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4149,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4150,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4148,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4151,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4152,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4153,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4154,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4155,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4153,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4156,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4157,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4158,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4159,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4160,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4158,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4161,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4162,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4163,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4164,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4165,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4163,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4166,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4167,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4168,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4169,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4170,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4168,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4171,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4172,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4173,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4174,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4175,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4173,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4176,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4177,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4178,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4179,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4180,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4178,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4181,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4182,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4183,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4184,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4185,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4183,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4186,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4187,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4188,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4189,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4190,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4188,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4191,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4192,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4193,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4194,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4195,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4193,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4196,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4197,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4198,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4199,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4200,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4198,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4201,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4202,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4203,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4204,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4205,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4203,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4206,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4207,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4208,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4209,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4210,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4208,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4211,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4212,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4213,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4214,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4215,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4213,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4216,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4217,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4218,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4219,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4220,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4218,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4221,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4222,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4223,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4224,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4225,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4223,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4226,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4227,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3910,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3911,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3912,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4228,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4229,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4230,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4228,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4231,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4232,"simu_top soc cpu u_exe_stage u_mul boothfor[18] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4233,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declQuad(c+4234,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+4236,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+4238,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4242,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4243,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+3913,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4244,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4244,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4245,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4246,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4247,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4248,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4249,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4247,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4250,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4251,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4252,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4253,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4254,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4252,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4255,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4256,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4257,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4258,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4259,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4257,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4260,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4261,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4262,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4263,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4264,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4262,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4265,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4266,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4267,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4268,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4269,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4267,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4270,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4271,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4272,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4273,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4274,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4272,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4275,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4276,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4277,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4278,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4279,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4277,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4280,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4281,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4282,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4283,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4284,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4282,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4285,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4286,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4287,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4288,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4289,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4287,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4290,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4291,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4292,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4293,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4294,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4292,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4295,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4296,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4297,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4298,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4299,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4297,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4300,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4301,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4302,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4303,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4304,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4302,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4305,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4306,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4307,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4308,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4309,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4307,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4310,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4311,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4312,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4313,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4314,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4312,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4315,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4316,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4317,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4318,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4319,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4317,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4320,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4321,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4322,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4323,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4324,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4322,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4325,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4326,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4327,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4328,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4329,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4327,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4330,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4331,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4332,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4333,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4334,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4332,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4335,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4336,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4337,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4338,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4339,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4337,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4340,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4341,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4342,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4343,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4344,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4342,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4345,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4346,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4347,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4348,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4349,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4347,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4350,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4351,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4352,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4353,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4354,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4352,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4355,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4356,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4357,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4358,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4359,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4357,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4360,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4361,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4362,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4363,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4364,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4362,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4365,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4366,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4367,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4368,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4369,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4367,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4370,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4371,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4372,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4373,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4374,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4372,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4375,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4376,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4377,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4378,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4379,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4377,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4380,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4381,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4382,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4383,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4384,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4382,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4385,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4386,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4387,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4388,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4389,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4387,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4390,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4391,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4392,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4393,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4394,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4392,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4395,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4396,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4397,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4398,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4399,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4397,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4400,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4401,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4402,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4403,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4404,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4402,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4405,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4406,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4407,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4408,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4409,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4407,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4410,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4411,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4412,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4413,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4414,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4412,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4415,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4416,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4417,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4418,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4419,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4417,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4420,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4421,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4422,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4423,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4424,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4422,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4425,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4426,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4427,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4428,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4429,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4427,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4430,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4431,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4432,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4433,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4434,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4432,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4435,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4436,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4437,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4438,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4439,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4437,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4440,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4441,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4442,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4443,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4444,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4442,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4445,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4446,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4447,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4448,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4449,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4447,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4450,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4451,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4452,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4453,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4454,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4452,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4455,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4456,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4457,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4458,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4459,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4457,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4460,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4461,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4462,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4463,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4464,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4462,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4465,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4466,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4467,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4468,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4469,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4467,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4470,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4471,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4472,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4473,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4474,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4472,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4475,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4476,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4477,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4478,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4479,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4477,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4480,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4481,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4482,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4483,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4484,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4482,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4485,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4486,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4487,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4488,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4489,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4487,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4490,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4491,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4492,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4493,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4494,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4492,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4495,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4496,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4497,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4498,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4499,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4497,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4500,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4501,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4502,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4503,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4504,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4502,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4505,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4506,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4507,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4508,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4509,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4507,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4510,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4511,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4512,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4513,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4514,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4512,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4515,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4516,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4517,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4518,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4519,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4517,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4520,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4521,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4522,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4523,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4524,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4522,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4525,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4526,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4527,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4528,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4529,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4527,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4530,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4531,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4532,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4533,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4534,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4532,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4535,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4536,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4537,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4538,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4539,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4537,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4540,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4541,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4542,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4543,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4544,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4542,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4545,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4546,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4547,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4548,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4549,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4547,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4550,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4551,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4552,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4553,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4554,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4552,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4555,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4556,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4239,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4240,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4241,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4557,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4558,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4559,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4557,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4560,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4561,"simu_top soc cpu u_exe_stage u_mul boothfor[20] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4562,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declQuad(c+4563,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+4565,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+4567,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4571,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4572,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4242,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4573,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4573,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4574,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4575,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4576,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4577,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4578,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4576,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4579,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4580,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4581,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4582,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4583,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4581,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4584,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4585,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4586,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4587,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4588,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4586,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4589,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4590,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4591,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4592,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4593,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4591,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4594,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4595,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4596,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4597,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4598,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4596,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4599,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4600,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4601,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4602,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4603,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4601,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4604,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4605,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4606,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4607,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4608,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4606,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4609,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4610,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4611,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4612,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4613,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4611,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4614,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4615,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4616,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4617,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4618,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4616,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4619,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4620,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4621,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4622,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4623,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4621,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4624,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4625,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4626,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4627,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4628,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4626,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4629,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4630,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4631,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4632,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4633,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4631,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4634,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4635,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4636,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4637,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4638,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4636,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4639,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4640,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4641,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4642,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4643,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4641,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4644,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4645,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4646,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4647,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4648,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4646,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4649,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4650,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4651,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4652,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4653,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4651,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4654,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4655,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4656,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4657,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4658,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4656,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4659,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4660,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4661,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4662,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4663,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4661,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4664,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4665,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4666,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4667,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4668,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4666,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4669,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4670,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4671,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4672,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4673,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4671,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4674,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4675,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4676,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4677,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4678,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4676,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4679,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4680,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4681,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4682,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4683,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4681,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4684,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4685,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4686,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4687,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4688,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4686,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4689,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4690,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4691,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4692,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4693,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4691,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4694,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4695,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4696,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4697,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4698,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4696,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4699,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4700,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4701,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4702,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4703,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4701,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4704,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4705,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4706,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4707,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4708,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4706,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4709,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4710,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4711,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4712,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4713,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4711,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4714,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4715,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4716,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4717,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4718,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4716,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4719,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4720,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4721,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4722,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4723,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4721,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4724,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4725,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4726,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4727,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4728,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4726,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4729,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4730,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4731,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4732,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4733,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4731,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4734,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4735,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4736,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4737,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4738,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4736,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4739,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4740,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4741,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4742,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4743,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4741,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4744,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4745,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4746,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4747,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4748,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4746,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4749,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4750,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4751,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4752,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4753,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4751,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4754,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4755,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4756,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4757,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4758,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4756,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4759,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4760,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4761,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4762,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4763,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4761,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4764,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4765,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4766,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4767,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4768,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4766,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4769,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4770,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4771,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4772,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4773,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4771,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4774,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4775,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4776,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4777,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4778,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4776,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4779,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4780,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4781,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4782,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4783,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4781,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4784,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4785,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4786,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4787,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4788,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4786,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4789,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4790,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4791,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4792,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4793,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4791,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4794,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4795,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4796,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4797,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4798,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4796,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4799,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4800,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4801,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4802,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4803,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4801,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4804,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4805,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4806,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4807,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4808,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4806,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4809,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4810,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4811,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4812,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4813,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4811,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4814,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4815,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4816,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4817,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4818,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4816,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4819,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4820,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4821,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4822,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4823,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4821,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4824,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4825,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4826,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4827,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4828,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4826,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4829,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4830,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4831,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4832,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4833,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4831,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4834,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4835,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4836,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4837,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4838,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4836,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4839,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4840,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4841,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4842,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4843,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4841,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4844,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4845,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4846,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4847,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4848,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4846,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4849,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4850,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4851,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4852,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4853,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4851,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4854,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4855,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4856,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4857,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4858,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4856,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4859,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4860,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4861,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4862,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4863,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4861,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4864,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4865,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4866,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4867,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4868,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4866,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4869,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4870,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4871,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4872,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4873,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4871,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4874,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4875,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4876,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4877,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4878,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4876,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4879,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4880,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4881,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4882,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4883,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4881,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4884,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4885,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4568,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4569,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4570,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4886,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4887,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4888,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4886,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4889,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4890,"simu_top soc cpu u_exe_stage u_mul boothfor[22] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+4891,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declQuad(c+4892,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+4894,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+4896,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4900,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4901,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4571,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4902,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4902,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4903,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4904,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4905,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4906,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4907,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4905,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4908,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4909,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4910,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4911,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4912,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4910,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4913,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4914,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4915,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4916,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4917,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4915,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4918,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4919,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4920,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4921,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4922,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4920,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4923,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4924,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4925,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4926,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4927,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4925,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4928,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4929,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4930,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4931,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4932,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4930,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4933,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4934,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4935,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4936,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4937,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4935,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4938,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4939,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4940,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4941,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4942,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4940,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4943,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4944,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4945,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4946,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4947,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4945,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4948,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4949,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4950,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4951,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4952,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4950,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4953,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4954,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4955,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4956,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4957,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4955,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4958,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4959,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4960,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4961,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4962,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4960,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4963,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4964,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4965,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4966,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4967,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4965,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4968,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4969,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4970,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4971,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4972,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4970,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4973,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4974,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4975,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4976,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4977,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4975,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4978,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4979,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4980,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4981,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4982,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4980,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4983,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4984,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4985,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4986,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4987,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4985,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4988,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4989,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4990,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4991,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4992,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4990,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4993,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4994,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4995,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4996,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4997,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4995,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4998,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4999,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5000,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5001,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5002,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5000,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5003,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5004,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5005,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5006,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5007,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5005,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5008,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5009,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5010,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5011,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5012,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5010,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5013,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5014,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5015,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5016,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5017,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5015,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5018,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5019,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5020,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5021,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5022,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5020,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5023,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5024,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5025,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5026,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5027,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5025,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5028,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5029,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5030,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5031,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5032,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5030,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5033,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5034,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5035,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5036,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5037,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5035,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5038,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5039,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5040,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5041,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5042,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5040,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5043,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5044,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5045,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5046,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5047,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5045,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5048,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5049,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5050,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5051,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5052,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5050,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5053,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5054,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5055,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5056,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5057,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5055,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5058,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5059,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5060,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5061,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5062,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5060,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5063,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5064,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5065,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5066,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5067,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5065,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5068,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5069,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5070,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5071,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5072,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5070,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5073,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5074,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5075,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5076,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5077,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5075,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5078,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5079,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5080,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5081,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5082,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5080,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5083,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5084,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5085,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5086,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5087,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5085,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5088,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5089,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5090,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5091,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5092,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5090,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5093,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5094,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5095,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5096,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5097,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5095,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5098,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5099,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5100,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5101,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5102,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5100,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5103,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5104,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5105,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5106,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5107,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5105,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5108,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5109,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5110,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5111,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5112,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5110,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5113,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5114,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5115,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5116,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5117,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5115,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5118,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5119,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5120,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5121,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5122,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5120,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5123,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5124,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5125,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5126,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5127,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5125,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5128,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5129,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5130,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5131,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5132,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5130,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5133,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5134,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5135,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5136,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5137,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5135,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5138,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5139,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5140,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5141,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5142,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5140,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5143,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5144,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5145,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5146,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5147,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5145,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5148,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5149,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5150,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5151,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5152,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5150,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5153,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5154,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5155,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5156,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5157,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5155,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5158,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5159,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5160,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5161,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5162,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5160,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5163,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5164,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5165,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5166,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5167,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5165,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5168,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5169,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5170,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5171,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5172,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5170,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5173,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5174,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5175,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5176,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5177,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5175,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5178,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5179,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5180,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5181,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5182,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5180,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5183,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5184,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5185,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5186,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5187,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5185,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5188,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5189,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5190,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5191,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5192,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5190,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5193,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5194,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5195,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5196,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5197,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5195,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5198,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5199,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5200,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5201,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5202,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5200,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5203,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5204,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5205,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5206,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5207,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5205,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5208,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5209,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5210,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5211,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5212,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5210,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5213,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5214,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4897,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4898,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4899,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5215,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5216,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5217,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5215,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5218,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5219,"simu_top soc cpu u_exe_stage u_mul boothfor[24] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5220,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declQuad(c+5221,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+5223,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+5225,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5229,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5230,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+4900,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5231,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5231,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5232,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5233,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5234,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5235,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5236,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5234,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5237,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5238,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5239,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5240,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5241,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5239,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5242,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5243,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5244,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5245,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5246,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5244,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5247,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5248,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5249,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5250,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5251,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5249,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5252,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5253,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5254,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5255,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5256,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5254,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5257,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5258,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5259,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5260,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5261,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5259,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5262,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5263,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5264,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5265,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5266,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5264,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5267,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5268,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5269,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5270,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5271,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5269,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5272,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5273,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5274,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5275,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5276,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5274,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5277,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5278,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5279,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5280,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5281,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5279,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5282,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5283,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5284,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5285,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5286,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5284,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5287,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5288,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5289,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5290,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5291,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5289,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5292,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5293,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5294,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5295,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5296,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5294,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5297,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5298,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5299,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5300,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5301,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5299,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5302,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5303,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5304,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5305,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5306,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5304,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5307,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5308,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5309,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5310,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5311,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5309,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5312,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5313,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5314,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5315,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5316,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5314,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5317,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5318,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5319,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5320,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5321,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5319,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5322,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5323,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5324,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5325,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5326,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5324,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5327,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5328,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5329,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5330,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5331,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5329,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5332,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5333,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5334,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5335,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5336,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5334,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5337,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5338,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5339,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5340,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5341,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5339,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5342,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5343,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5344,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5345,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5346,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5344,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5347,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5348,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5349,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5350,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5351,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5349,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5352,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5353,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5354,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5355,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5356,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5354,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5357,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5358,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5359,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5360,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5361,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5359,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5362,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5363,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5364,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5365,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5366,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5364,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5367,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5368,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5369,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5370,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5371,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5369,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5372,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5373,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5374,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5375,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5376,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5374,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5377,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5378,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5379,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5380,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5381,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5379,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5382,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5383,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5384,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5385,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5386,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5384,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5387,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5388,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5389,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5390,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5391,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5389,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5392,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5393,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5394,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5395,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5396,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5394,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5397,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5398,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5399,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5400,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5401,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5399,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5402,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5403,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5404,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5405,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5406,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5404,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5407,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5408,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5409,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5410,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5411,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5409,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5412,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5413,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5414,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5415,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5416,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5414,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5417,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5418,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5419,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5420,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5421,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5419,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5422,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5423,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5424,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5425,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5426,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5424,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5427,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5428,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5429,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5430,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5431,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5429,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5432,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5433,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5434,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5435,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5436,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5434,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5437,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5438,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5439,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5440,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5441,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5439,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5442,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5443,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5444,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5445,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5446,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5444,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5447,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5448,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5449,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5450,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5451,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5449,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5452,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5453,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5454,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5455,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5456,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5454,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5457,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5458,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5459,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5460,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5461,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5459,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5462,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5463,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5464,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5465,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5466,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5464,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5467,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5468,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5469,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5470,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5471,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5469,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5472,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5473,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5474,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5475,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5476,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5474,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5477,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5478,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5479,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5480,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5481,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5479,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5482,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5483,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5484,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5485,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5486,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5484,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5487,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5488,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5489,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5490,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5491,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5489,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5492,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5493,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5494,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5495,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5496,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5494,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5497,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5498,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5499,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5500,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5501,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5499,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5502,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5503,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5504,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5505,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5506,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5504,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5507,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5508,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5509,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5510,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5511,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5509,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5512,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5513,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5514,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5515,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5516,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5514,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5517,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5518,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5519,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5520,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5521,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5519,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5522,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5523,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5524,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5525,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5526,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5524,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5527,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5528,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5529,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5530,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5531,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5529,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5532,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5533,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5534,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5535,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5536,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5534,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5537,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5538,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5539,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5540,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5541,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5539,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5542,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5543,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5226,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5227,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5228,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5544,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5545,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5546,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5544,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5547,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5548,"simu_top soc cpu u_exe_stage u_mul boothfor[26] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5549,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declQuad(c+5550,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+5552,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+5554,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5558,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5559,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5229,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    }
}

void Vsimu_top___024root__traceInitSub1(Vsimu_top___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vsimu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5560,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5560,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5561,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5562,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5563,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5564,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5565,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5563,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5566,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5567,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5568,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5569,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5570,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5568,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5571,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5572,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5573,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5574,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5575,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5573,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5576,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5577,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5578,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5579,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5580,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5578,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5581,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5582,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5583,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5584,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5585,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5583,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5586,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5587,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5588,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5589,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5590,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5588,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5591,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5592,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5593,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5594,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5595,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5593,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5596,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5597,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5598,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5599,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5600,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5598,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5601,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5602,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5603,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5604,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5605,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5603,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5606,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5607,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5608,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5609,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5610,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5608,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5611,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5612,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5613,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5614,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5615,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5613,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5616,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5617,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5618,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5619,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5620,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5618,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5621,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5622,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5623,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5624,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5625,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5623,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5626,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5627,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5628,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5629,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5630,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5628,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5631,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5632,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5633,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5634,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5635,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5633,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5636,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5637,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5638,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5639,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5640,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5638,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5641,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5642,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5643,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5644,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5645,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5643,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5646,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5647,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5648,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5649,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5650,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5648,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5651,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5652,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5653,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5654,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5655,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5653,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5656,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5657,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5658,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5659,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5660,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5658,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5661,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5662,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5663,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5664,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5665,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5663,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5666,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5667,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5668,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5669,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5670,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5668,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5671,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5672,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5673,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5674,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5675,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5673,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5676,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5677,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5678,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5679,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5680,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5678,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5681,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5682,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5683,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5684,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5685,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5683,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5686,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5687,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5688,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5689,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5690,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5688,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5691,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5692,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5693,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5694,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5695,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5693,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5696,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5697,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5698,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5699,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5700,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5698,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5701,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5702,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5703,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5704,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5705,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5703,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5706,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5707,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5708,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5709,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5710,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5708,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5711,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5712,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5713,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5714,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5715,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5713,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5716,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5717,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5718,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5719,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5720,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5718,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5721,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5722,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5723,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5724,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5725,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5723,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5726,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5727,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5728,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5729,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5730,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5728,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5731,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5732,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5733,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5734,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5735,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5733,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5736,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5737,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5738,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5739,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5740,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5738,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5741,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5742,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5743,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5744,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5745,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5743,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5746,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5747,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5748,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5749,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5750,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5748,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5751,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5752,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5753,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5754,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5755,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5753,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5756,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5757,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5758,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5759,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5760,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5758,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5761,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5762,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5763,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5764,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5765,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5763,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5766,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5767,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5768,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5769,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5770,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5768,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5771,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5772,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5773,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5774,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5775,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5773,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5776,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5777,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5778,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5779,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5780,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5778,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5781,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5782,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5783,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5784,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5785,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5783,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5786,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5787,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5788,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5789,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5790,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5788,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5791,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5792,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5793,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5794,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5795,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5793,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5796,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5797,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5798,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5799,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5800,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5798,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5801,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5802,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5803,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5804,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5805,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5803,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5806,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5807,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5808,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5809,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5810,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5808,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5811,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5812,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5813,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5814,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5815,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5813,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5816,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5817,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5818,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5819,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5820,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5818,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5821,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5822,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5823,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5824,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5825,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5823,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5826,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5827,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5828,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5829,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5830,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5828,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5831,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5832,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5833,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5834,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5835,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5833,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5836,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5837,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5838,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5839,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5840,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5838,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5841,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5842,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5843,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5844,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5845,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5843,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5846,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5847,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5848,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5849,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5850,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5848,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5851,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5852,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5853,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5854,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5855,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5853,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5856,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5857,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5858,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5859,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5860,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5858,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5861,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5862,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5863,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5864,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5865,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5863,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5866,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5867,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5868,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5869,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5870,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5868,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5871,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5872,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5555,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5556,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5557,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5873,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5874,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5875,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5873,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5876,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5877,"simu_top soc cpu u_exe_stage u_mul boothfor[28] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+5878,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai y",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declQuad(c+5879,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+5881,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+5883,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai Carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai negx",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai neg2x",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5887,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai uu yc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5888,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai uu yb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5558,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai uu ya",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai uu negx",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai uu x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai uu neg2x",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai fir negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai fir x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai fir neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5889,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai fir InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai fir PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai fir NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5889,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai fir PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5890,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai fir NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5891,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai fir OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[1] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[1] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[1] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5892,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[1] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5893,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[1] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5894,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[1] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5892,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[1] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5895,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[1] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5896,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[1] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[2] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[2] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[2] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5897,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[2] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5898,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[2] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5899,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[2] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5897,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[2] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5900,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[2] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5901,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[2] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[3] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[3] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[3] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5902,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[3] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5903,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[3] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5904,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[3] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5902,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[3] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5905,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[3] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5906,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[3] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[4] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[4] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[4] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5907,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[4] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5908,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[4] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5909,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[4] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5907,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[4] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5910,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[4] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5911,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[4] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[5] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[5] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[5] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5912,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[5] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5913,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[5] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5914,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[5] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5912,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[5] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5915,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[5] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5916,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[5] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[6] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[6] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[6] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5917,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[6] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5918,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[6] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5919,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[6] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5917,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[6] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5920,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[6] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5921,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[6] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[7] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[7] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[7] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5922,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[7] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5923,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[7] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5924,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[7] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5922,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[7] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5925,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[7] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5926,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[7] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[8] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[8] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[8] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5927,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[8] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5928,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[8] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5929,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[8] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5927,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[8] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5930,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[8] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5931,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[8] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[9] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[9] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[9] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5932,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[9] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5933,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[9] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5934,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[9] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5932,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[9] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5935,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[9] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5936,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[9] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[10] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[10] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[10] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5937,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[10] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5938,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[10] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5939,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[10] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5937,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[10] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5940,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[10] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5941,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[10] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[11] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[11] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[11] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5942,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[11] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5943,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[11] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5944,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[11] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5942,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[11] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5945,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[11] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5946,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[11] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[12] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[12] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[12] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5947,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[12] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5948,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[12] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5949,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[12] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5947,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[12] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5950,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[12] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5951,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[12] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[13] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[13] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[13] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5952,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[13] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5953,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[13] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5954,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[13] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5952,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[13] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5955,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[13] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5956,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[13] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[14] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[14] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[14] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5957,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[14] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5958,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[14] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5959,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[14] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5957,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[14] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5960,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[14] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5961,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[14] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[15] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[15] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[15] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5962,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[15] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5963,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[15] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5964,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[15] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5962,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[15] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5965,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[15] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5966,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[15] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[16] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[16] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[16] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5967,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[16] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5968,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[16] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5969,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[16] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5967,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[16] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5970,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[16] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5971,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[16] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[17] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[17] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[17] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5972,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[17] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5973,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[17] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5974,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[17] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5972,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[17] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5975,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[17] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5976,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[17] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[18] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[18] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[18] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5977,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[18] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5978,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[18] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5979,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[18] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5977,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[18] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5980,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[18] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5981,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[18] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[19] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[19] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[19] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5982,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[19] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5983,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[19] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5984,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[19] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5982,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[19] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5985,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[19] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5986,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[19] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[20] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[20] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[20] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5987,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[20] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5988,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[20] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5989,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[20] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5987,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[20] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5990,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[20] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5991,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[20] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[21] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[21] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[21] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5992,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[21] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5993,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[21] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5994,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[21] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5992,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[21] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5995,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[21] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5996,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[21] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[22] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[22] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[22] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5997,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[22] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5998,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[22] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5999,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[22] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5997,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[22] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6000,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[22] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6001,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[22] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[23] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[23] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[23] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6002,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[23] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6003,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[23] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6004,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[23] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6002,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[23] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6005,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[23] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6006,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[23] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[24] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[24] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[24] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6007,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[24] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6008,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[24] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6009,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[24] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6007,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[24] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6010,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[24] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6011,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[24] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[25] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[25] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[25] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6012,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[25] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6013,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[25] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6014,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[25] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6012,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[25] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6015,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[25] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6016,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[25] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[26] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[26] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[26] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6017,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[26] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6018,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[26] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6019,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[26] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6017,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[26] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6020,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[26] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6021,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[26] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[27] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[27] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[27] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6022,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[27] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6023,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[27] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6024,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[27] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6022,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[27] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6025,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[27] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6026,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[27] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[28] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[28] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[28] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6027,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[28] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6028,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[28] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6029,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[28] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6027,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[28] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6030,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[28] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6031,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[28] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[29] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[29] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[29] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6032,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[29] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6033,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[29] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6034,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[29] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6032,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[29] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6035,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[29] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6036,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[29] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[30] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[30] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[30] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6037,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[30] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6038,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[30] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6039,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[30] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6037,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[30] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6040,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[30] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6041,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[30] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[31] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[31] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[31] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6042,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[31] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6043,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[31] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6044,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[31] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6042,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[31] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6045,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[31] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6046,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[31] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[32] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[32] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[32] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6047,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[32] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6048,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[32] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6049,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[32] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6047,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[32] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6050,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[32] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6051,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[32] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[33] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[33] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[33] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6052,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[33] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6053,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[33] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6054,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[33] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6052,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[33] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6055,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[33] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6056,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[33] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[34] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[34] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[34] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6057,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[34] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6058,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[34] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6059,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[34] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6057,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[34] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6060,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[34] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6061,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[34] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[35] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[35] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[35] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6062,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[35] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6063,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[35] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6064,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[35] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6062,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[35] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6065,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[35] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6066,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[35] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[36] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[36] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[36] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6067,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[36] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6068,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[36] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6069,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[36] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6067,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[36] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6070,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[36] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6071,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[36] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[37] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[37] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[37] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6072,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[37] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6073,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[37] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6074,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[37] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6072,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[37] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6075,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[37] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6076,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[37] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[38] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[38] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[38] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6077,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[38] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6078,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[38] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6079,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[38] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6077,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[38] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6080,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[38] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6081,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[38] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[39] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[39] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[39] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6082,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[39] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6083,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[39] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6084,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[39] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6082,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[39] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6085,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[39] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6086,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[39] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[40] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[40] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[40] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6087,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[40] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6088,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[40] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6089,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[40] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6087,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[40] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6090,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[40] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6091,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[40] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[41] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[41] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[41] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6092,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[41] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6093,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[41] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6094,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[41] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6092,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[41] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6095,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[41] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6096,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[41] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[42] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[42] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[42] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6097,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[42] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6098,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[42] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6099,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[42] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6097,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[42] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6100,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[42] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6101,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[42] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[43] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[43] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[43] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6102,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[43] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6103,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[43] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6104,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[43] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6102,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[43] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6105,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[43] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6106,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[43] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[44] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[44] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[44] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6107,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[44] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6108,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[44] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6109,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[44] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6107,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[44] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6110,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[44] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6111,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[44] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[45] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[45] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[45] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6112,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[45] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6113,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[45] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6114,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[45] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6112,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[45] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6115,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[45] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6116,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[45] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[46] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[46] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[46] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6117,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[46] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6118,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[46] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6119,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[46] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6117,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[46] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6120,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[46] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6121,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[46] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[47] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[47] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[47] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6122,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[47] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6123,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[47] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6124,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[47] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6122,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[47] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6125,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[47] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6126,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[47] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[48] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[48] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[48] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6127,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[48] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6128,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[48] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6129,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[48] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6127,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[48] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6130,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[48] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6131,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[48] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[49] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[49] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[49] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6132,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[49] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6133,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[49] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6134,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[49] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6132,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[49] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6135,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[49] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6136,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[49] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[50] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[50] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[50] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6137,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[50] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6138,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[50] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6139,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[50] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6137,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[50] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6140,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[50] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6141,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[50] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[51] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[51] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[51] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6142,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[51] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6143,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[51] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6144,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[51] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6142,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[51] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6145,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[51] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6146,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[51] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[52] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[52] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[52] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6147,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[52] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6148,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[52] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6149,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[52] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6147,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[52] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6150,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[52] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6151,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[52] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[53] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[53] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[53] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6152,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[53] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6153,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[53] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6154,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[53] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6152,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[53] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6155,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[53] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6156,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[53] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[54] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[54] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[54] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6157,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[54] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6158,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[54] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6159,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[54] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6157,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[54] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6160,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[54] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6161,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[54] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[55] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[55] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[55] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6162,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[55] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6163,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[55] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6164,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[55] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6162,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[55] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6165,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[55] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6166,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[55] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[56] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[56] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[56] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6167,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[56] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6168,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[56] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6169,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[56] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6167,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[56] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6170,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[56] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6171,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[56] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[57] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[57] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[57] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6172,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[57] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6173,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[57] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6174,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[57] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6172,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[57] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6175,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[57] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6176,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[57] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[58] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[58] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[58] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6177,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[58] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6178,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[58] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6179,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[58] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6177,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[58] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6180,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[58] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6181,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[58] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[59] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[59] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[59] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6182,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[59] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6183,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[59] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6184,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[59] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6182,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[59] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6185,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[59] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6186,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[59] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[60] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[60] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[60] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6187,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[60] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6188,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[60] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6189,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[60] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6187,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[60] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6190,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[60] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6191,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[60] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[61] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[61] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[61] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6192,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[61] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6193,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[61] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6194,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[61] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6192,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[61] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6195,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[61] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6196,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[61] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[62] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[62] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[62] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6197,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[62] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6198,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[62] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6199,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[62] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6197,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[62] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6200,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[62] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6201,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[62] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5884,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[63] ui negx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5885,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[63] ui x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+5886,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[63] ui neg2x",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6202,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[63] ui InX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6203,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[63] ui PosLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6204,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[63] ui NegLastX",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6202,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[63] ui PosNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6205,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[63] ui NegNextX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6206,"simu_top soc cpu u_exe_stage u_mul boothfor[30] ai gfor[63] ui OutX",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8801,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 flush_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+512,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 div_start_valid_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+538,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 div_start_ready_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+510,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 signed_op_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+507,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 dividend_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+509,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 divisor_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+536,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 div_finish_valid_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+539,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 div_finish_ready_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+534,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 quotient_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+535,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 remainder_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+537,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 divisor_is_zero_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8752,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8789,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 rst_n",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8813,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 FSM_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8814,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 FSM_IDLE_ABS_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8815,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 FSM_PRE_0_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8816,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 FSM_PRE_1_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8817,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 FSM_ITER_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8818,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 FSM_POST_0_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8819,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 FSM_POST_1_BIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8820,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 FSM_IDLE_ABS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+8821,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 FSM_PRE_PROCESS_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+8822,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 FSM_PRE_PROCESS_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+8823,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 FSM_SRT_ITERATION",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+8824,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 FSM_POST_PROCESS_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+8825,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 FSM_POST_PROCESS_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 5,0);
        tracep->declBus(c+8819,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 LZC_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8826,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 ITN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8819,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 QUOT_ONEHOT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8814,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 QUOT_NEG_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8815,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 QUOT_NEG_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8816,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 QUOT_ZERO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8817,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 QUOT_POS_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8818,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 QUOT_POS_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8827,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 QUOT_ONEHOT_NEG_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8828,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 QUOT_ONEHOT_NEG_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8829,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 QUOT_ONEHOT_ZERO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8830,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 QUOT_ONEHOT_POS_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8831,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 QUOT_ONEHOT_POS_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBit(c+6207,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 div_start_handshaked",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6208,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 fsm_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6209,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 fsm_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+8440,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 dividend_lzc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+6210,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 dividend_lzc_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8440,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 dividend_lzc_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6211,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 dividend_lzc_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+8441,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 divisor_lzc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+6210,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 divisor_lzc_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8441,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 divisor_lzc_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6212,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 divisor_lzc_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+8442,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 lzc_diff_slow",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6213,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 lzc_diff_fast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+6214,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 r_shift_num",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8832,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 pre_r_shift_num",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6215,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 final_iter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6216,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 iter_num_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6217,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 iter_num_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6218,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 iter_num_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declQuad(c+6219,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 pre_shifted_rem",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declBus(c+6221,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 post_r_shift_data_in",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6222,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 post_r_shift_num",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+6223,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 post_r_shift_extend_msb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6224,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 post_r_shift_res_s0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6225,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 post_r_shift_res_s1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6226,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 post_r_shift_res_s2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6227,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 post_r_shift_res_s3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+535,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 post_r_shift_res_s4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+535,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 post_r_shift_res_s5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6228,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 dividend_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6229,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 divisor_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6230,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 dividend_abs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6231,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 divisor_abs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7854,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 normalized_dividend",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6232,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 dividend_abs_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+7855,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 dividend_abs_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+6233,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 dividend_abs_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declBit(c+6232,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 divisor_abs_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+7857,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 divisor_abs_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+6235,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 divisor_abs_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declBus(c+7859,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 normalized_divisor",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6210,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 no_iter_needed_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7860,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 no_iter_needed_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6237,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 no_iter_needed_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6210,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 dividend_too_small_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8443,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 dividend_too_small_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6238,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 dividend_too_small_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+537,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 divisor_is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8444,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 divisor_is_one",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6239,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 quot_sign_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6240,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 quot_sign_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6241,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 quot_sign_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6207,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 rem_sign_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6228,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 rem_sign_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6242,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 rem_sign_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+6233,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 nrdnt_rem",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+6243,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 nrdnt_rem_nxt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
        tracep->declQuad(c+6235,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 nrdnt_rem_plus_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 32,0);
        tracep->declQuad(c+6245,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 nrdnt_rem_plus_d_nxt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
        tracep->declBit(c+6247,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 nrdnt_rem_is_zero",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6248,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 need_corr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6249,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 pre_m_pos_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6250,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 pre_m_pos_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6251,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 pre_cmp_res",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6252,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 pre_rem_trunc_1_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+6253,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 qds_para_neg_1_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6254,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 qds_para_neg_1_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6255,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 qds_para_neg_1_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+6253,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 qds_para_neg_0_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6256,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 qds_para_neg_0_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6257,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 qds_para_neg_0_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+6253,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 qds_para_pos_1_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6258,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 qds_para_pos_1_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6259,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 qds_para_pos_1_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+6253,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 qds_para_pos_2_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6260,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 qds_para_pos_2_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6261,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 qds_para_pos_2_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+6253,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 special_divisor_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6262,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 special_divisor_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6263,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 special_divisor_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+6264,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 rem_sum_normal_init_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
        tracep->declQuad(c+6266,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 rem_sum_init_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
        tracep->declQuad(c+8833,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 rem_carry_init_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
        tracep->declBit(c+6216,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 rem_sum_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+6268,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 rem_sum_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
        tracep->declQuad(c+6270,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 rem_sum_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
        tracep->declBit(c+6216,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 rem_carry_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+6272,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 rem_carry_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
        tracep->declQuad(c+6274,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 rem_carry_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
        tracep->declQuad(c+6276,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 rem_sum_iter_end",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
        tracep->declQuad(c+6278,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 rem_carry_iter_end",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
        tracep->declQuad(c+6280,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 csa_3_2_x1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
        tracep->declQuad(c+6282,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 csa_3_2_x2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
        tracep->declQuad(c+6284,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 csa_3_2_x3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
        tracep->declBit(c+8807,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 csa_3_2_carry_unused",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6216,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 prev_quot_digit_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6286,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 prev_quot_digit_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6287,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 prev_quot_digit_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6288,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 prev_quot_digit_init_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+6289,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 quot_digit_iter_end",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+6290,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 iter_quot_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6291,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 iter_quot_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6292,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 iter_quot_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6293,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 iter_quot_nxt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6290,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 iter_quot_minus_1_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6294,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 iter_quot_minus_1_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6295,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 iter_quot_minus_1_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6296,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 iter_quot_minus_1_nxt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+535,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 final_rem",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+534,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 final_quot",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+6297+i*1,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 inverter_in",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+6299+i*1,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 inverter_res",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 31,0);}}
        tracep->declBus(c+8835,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_dividend WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8836,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_dividend MODE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+8837,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_dividend CNT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+6301,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_dividend in_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7861,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_dividend cnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+7862,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_dividend empty_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8837,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_dividend gen_lzc NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declArray(c+8838,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_dividend gen_lzc index_lut",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 159,0);
        tracep->declBus(c+7863,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_dividend gen_lzc sel_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declArray(c+7864,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_dividend gen_lzc index_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 159,0);
        tracep->declBus(c+6302,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_dividend gen_lzc in_tmp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8835,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_dividend gen_lzc flip_vector unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+8835,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_divisor WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8836,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_divisor MODE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1);
        tracep->declBus(c+8837,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_divisor CNT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+6303,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_divisor in_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7869,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_divisor cnt_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+7870,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_divisor empty_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8837,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_divisor gen_lzc NumLevels",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declArray(c+8838,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_divisor gen_lzc index_lut",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 159,0);
        tracep->declBus(c+7871,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_divisor gen_lzc sel_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declArray(c+7872,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_divisor gen_lzc index_nodes",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 159,0);
        tracep->declBus(c+6304,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_divisor gen_lzc in_tmp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8835,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_lzc_divisor gen_lzc flip_vector unnamedblk1 i",-1, FST_VD_IMPLICIT,FST_VT_SV_INT, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8826,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds ITN_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8819,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds QUOT_ONEHOT_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declQuad(c+6270,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds rem_sum_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
        tracep->declQuad(c+6274,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds rem_carry_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
        tracep->declBus(c+6303,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds divisor_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6255,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds qds_para_neg_1_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+6257,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds qds_para_neg_0_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6259,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds qds_para_pos_1_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6261,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds qds_para_pos_2_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+6263,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds special_divisor_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6287,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds prev_quot_digit_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+6289,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds quot_digit_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+8814,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds QUOT_NEG_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8815,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds QUOT_NEG_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8816,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds QUOT_ZERO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8817,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds QUOT_POS_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8818,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds QUOT_POS_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declQuad(c+6305,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds rem_sum_mul_16",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 39,0);
        tracep->declQuad(c+6307,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds rem_carry_mul_16",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 39,0);
        tracep->declBus(c+6309,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds rem_sum_mul_16_trunc_2_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+6310,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds rem_carry_mul_16_trunc_2_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+6311,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds rem_sum_mul_16_trunc_3_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+6312,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds rem_carry_mul_16_trunc_3_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+6313,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds para_m_neg_1_trunc_2_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+6314,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds para_m_neg_0_trunc_3_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+6315,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds para_m_pos_1_trunc_3_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+6316,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds para_m_pos_2_trunc_2_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declQuad(c+6317,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds divisor",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
        tracep->declQuad(c+6319,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds divisor_mul_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 37,0);
        tracep->declQuad(c+6321,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds divisor_mul_8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 37,0);
        tracep->declQuad(c+6323,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds divisor_mul_neg_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 37,0);
        tracep->declQuad(c+6325,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds divisor_mul_neg_8",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 37,0);
        tracep->declBus(c+6327,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds divisor_mul_4_trunc_2_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+6328,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds divisor_mul_4_trunc_3_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+6329,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds divisor_mul_8_trunc_2_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+6330,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds divisor_mul_8_trunc_3_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+6331,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds divisor_mul_neg_4_trunc_2_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+6332,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds divisor_mul_neg_4_trunc_3_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+6333,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds divisor_mul_neg_8_trunc_2_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+6334,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds divisor_mul_neg_8_trunc_3_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+6335,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds divisor_for_sd_trunc_3_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBus(c+6336,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds divisor_for_sd_trunc_2_5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBit(c+6337,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds sd_m_neg_1_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6338,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds sd_m_neg_0_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6339,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds sd_m_pos_1_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6340,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds sd_m_pos_2_sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6309,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_neg_1 rem_sum_msb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+6310,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_neg_1 rem_carry_msb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+6313,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_neg_1 parameter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+6336,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_neg_1 divisor_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBit(c+6337,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_neg_1 sign_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6341,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_neg_1 unused_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6311,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_neg_0 rem_sum_msb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+6312,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_neg_0 rem_carry_msb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+6314,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_neg_0 parameter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+6335,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_neg_0 divisor_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBit(c+6338,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_neg_0 sign_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6342,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_neg_0 unused_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6311,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_pos_1 rem_sum_msb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+6312,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_pos_1 rem_carry_msb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+6315,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_pos_1 parameter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+6335,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_pos_1 divisor_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBit(c+6339,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_pos_1 sign_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6343,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_pos_1 unused_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBus(c+6309,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_pos_2 rem_sum_msb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+6310,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_pos_2 rem_carry_msb_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+6316,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_pos_2 parameter_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+6336,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_pos_2 divisor_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBit(c+6340,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_pos_2 sign_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6344,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sd_m_pos_2 unused_bit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 5,0);
        tracep->declBit(c+6337,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sign_coder sd_m_neg_1_sign_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6338,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sign_coder sd_m_neg_0_sign_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6339,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sign_coder sd_m_pos_1_sign_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6340,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sign_coder sd_m_pos_2_sign_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6289,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sign_coder quot_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+8814,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sign_coder QUOT_NEG_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8815,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sign_coder QUOT_NEG_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8816,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sign_coder QUOT_ZERO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8817,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sign_coder QUOT_POS_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8818,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sign_coder QUOT_POS_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+6345,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_qds u_sign_coder sign",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8826,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_csa_3_2 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declQuad(c+6280,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_csa_3_2 x1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
        tracep->declQuad(c+6282,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_csa_3_2 x2",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
        tracep->declQuad(c+6284,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_csa_3_2 x3",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
        tracep->declQuad(c+6276,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_csa_3_2 sum_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
        tracep->declQuad(c+6346,"simu_top soc cpu u_exe_stage u_int_div_radix_4_v1 u_csa_3_2 carry_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
        tracep->declBit(c+8752,"simu_top soc cpu u_mem_stage clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc cpu u_mem_stage resetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7954,"simu_top soc cpu u_mem_stage mem_allowin",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7957,"simu_top soc cpu u_mem_stage exe_to_mem_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7961,"simu_top soc cpu u_mem_stage exe_to_mem_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 299,0);
        tracep->declBit(c+8810,"simu_top soc cpu u_mem_stage wb_allowin",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7958,"simu_top soc cpu u_mem_stage mem_to_wb_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7971,"simu_top soc cpu u_mem_stage mem_to_wb_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 101,0);
        tracep->declArray(c+7977,"simu_top soc cpu u_mem_stage mem_to_id_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 71,0);
        tracep->declArray(c+7980,"simu_top soc cpu u_mem_stage mem_to_csr_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 253,0);
        tracep->declBus(c+8024,"simu_top soc cpu u_mem_stage data_sram_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7819,"simu_top soc cpu u_mem_stage data_sram_data_ok",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7988,"simu_top soc cpu u_mem_stage csr_to_mem_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 221,0);
        tracep->declBit(c+87,"simu_top soc cpu u_mem_stage mem_to_exe_flush_excp_ertn",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+87,"simu_top soc cpu u_mem_stage mem_to_id_flush_excp_ertn",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+81,"simu_top soc cpu u_mem_stage mem_to_if_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 36,0);
        tracep->declArray(c+8004,"simu_top soc cpu u_mem_stage tlb_to_mem_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 88,0);
        tracep->declArray(c+8007,"simu_top soc cpu u_mem_stage mem_to_tlb_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 99,0);
        tracep->declBus(c+8843,"simu_top soc cpu u_mem_stage data_index_diff",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8844,"simu_top soc cpu u_mem_stage data_tag_diff",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8845,"simu_top soc cpu u_mem_stage data_offset_diff",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+7836,"simu_top soc cpu u_mem_stage ws_valid_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+193,"simu_top soc cpu u_mem_stage ws_cnt_inst_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+8100,"simu_top soc cpu u_mem_stage ws_timer_64_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+194,"simu_top soc cpu u_mem_stage ws_inst_ld_en_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+195,"simu_top soc cpu u_mem_stage ws_ld_paddr_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+196,"simu_top soc cpu u_mem_stage ws_ld_vaddr_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+197,"simu_top soc cpu u_mem_stage ws_inst_st_en_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+195,"simu_top soc cpu u_mem_stage ws_st_paddr_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+196,"simu_top soc cpu u_mem_stage ws_st_vaddr_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+198,"simu_top soc cpu u_mem_stage ws_st_data_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+199,"simu_top soc cpu u_mem_stage ws_csr_rstat_en_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7837,"simu_top soc cpu u_mem_stage ws_csr_data_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+128,"simu_top soc cpu u_mem_stage tlbfill_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8028,"simu_top soc cpu u_mem_stage rand_index",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+127,"simu_top soc cpu u_mem_stage ecode",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+125,"simu_top soc cpu u_mem_stage excp_flush",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+126,"simu_top soc cpu u_mem_stage ertn_flush",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6348,"simu_top soc cpu u_mem_stage mem_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8445,"simu_top soc cpu u_mem_stage mem_ready_go",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6349,"simu_top soc cpu u_mem_stage mem_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 299,0);
        tracep->declBit(c+87,"simu_top soc cpu u_mem_stage flush_excp_ertn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6359,"simu_top soc cpu u_mem_stage mem_memW",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6360,"simu_top soc cpu u_mem_stage mem_regW",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6361,"simu_top soc cpu u_mem_stage mem_regWAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+6362,"simu_top soc cpu u_mem_stage res_from_mem",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+196,"simu_top soc cpu u_mem_stage mem_aluResult",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6363,"simu_top soc cpu u_mem_stage memINS_rec",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+6364,"simu_top soc cpu u_mem_stage load_sign",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6365,"simu_top soc cpu u_mem_stage DataA",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6366,"simu_top soc cpu u_mem_stage DataB",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6367,"simu_top soc cpu u_mem_stage csr_num",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
        tracep->declBus(c+6368,"simu_top soc cpu u_mem_stage csr_instRec",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+6369,"simu_top soc cpu u_mem_stage mem_excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6370,"simu_top soc cpu u_mem_stage mem_ertn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6371,"simu_top soc cpu u_mem_stage excp_num",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
        tracep->declBus(c+6372,"simu_top soc cpu u_mem_stage rdcnt_REC",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+6373,"simu_top soc cpu u_mem_stage tlb_ins_rec",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+6374,"simu_top soc cpu u_mem_stage cacop_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6375,"simu_top soc cpu u_mem_stage s1_found",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6376,"simu_top soc cpu u_mem_stage s1_findex",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+6377,"simu_top soc cpu u_mem_stage inst_ll",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6378,"simu_top soc cpu u_mem_stage inst_sc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6379,"simu_top soc cpu u_mem_stage mem_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6380,"simu_top soc cpu u_mem_stage mem_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+198,"simu_top soc cpu u_mem_stage data_sram_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+194,"simu_top soc cpu u_mem_stage inst_ld_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+197,"simu_top soc cpu u_mem_stage inst_st_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+199,"simu_top soc cpu u_mem_stage inst_csr_rstat_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6381,"simu_top soc cpu u_mem_stage llbit_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+195,"simu_top soc cpu u_mem_stage ms_ld_paddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6382,"simu_top soc cpu u_mem_stage inst_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8446,"simu_top soc cpu u_mem_stage csrRData",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8447,"simu_top soc cpu u_mem_stage tid_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declQuad(c+8100,"simu_top soc cpu u_mem_stage timer_64_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+8448,"simu_top soc cpu u_mem_stage vppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
        tracep->declBus(c+8449,"simu_top soc cpu u_mem_stage asid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBus(c+8450,"simu_top soc cpu u_mem_stage tlb_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+8451,"simu_top soc cpu u_mem_stage e",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8452,"simu_top soc cpu u_mem_stage ps",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+8453,"simu_top soc cpu u_mem_stage g",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8454,"simu_top soc cpu u_mem_stage ppn0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8455,"simu_top soc cpu u_mem_stage plv0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8456,"simu_top soc cpu u_mem_stage mat0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8457,"simu_top soc cpu u_mem_stage d0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8458,"simu_top soc cpu u_mem_stage v0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8459,"simu_top soc cpu u_mem_stage ppn1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8460,"simu_top soc cpu u_mem_stage plv1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8461,"simu_top soc cpu u_mem_stage mat1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8462,"simu_top soc cpu u_mem_stage d1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8463,"simu_top soc cpu u_mem_stage v1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8464,"simu_top soc cpu u_mem_stage r_e",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8465,"simu_top soc cpu u_mem_stage r_vppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
        tracep->declBus(c+8466,"simu_top soc cpu u_mem_stage r_ps",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+8467,"simu_top soc cpu u_mem_stage r_asid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBit(c+8468,"simu_top soc cpu u_mem_stage r_g",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8469,"simu_top soc cpu u_mem_stage r_ppn0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8470,"simu_top soc cpu u_mem_stage r_plv0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8471,"simu_top soc cpu u_mem_stage r_mat0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8472,"simu_top soc cpu u_mem_stage r_d0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8473,"simu_top soc cpu u_mem_stage r_v0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8474,"simu_top soc cpu u_mem_stage r_ppn1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8475,"simu_top soc cpu u_mem_stage r_plv1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8476,"simu_top soc cpu u_mem_stage r_mat1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8477,"simu_top soc cpu u_mem_stage r_d1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8478,"simu_top soc cpu u_mem_stage r_v1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7877,"simu_top soc cpu u_mem_stage mem_memReadData",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8479,"simu_top soc cpu u_mem_stage byteReadData",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8480,"simu_top soc cpu u_mem_stage halfReadData",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+6367,"simu_top soc cpu u_mem_stage csrRAdd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
        tracep->declBit(c+6383,"simu_top soc cpu u_mem_stage csrWen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6384,"simu_top soc cpu u_mem_stage excpAboutAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6385,"simu_top soc cpu u_mem_stage tlbr_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6386,"simu_top soc cpu u_mem_stage tlb_addr_excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6367,"simu_top soc cpu u_mem_stage csrWAdd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
        tracep->declBus(c+7878,"simu_top soc cpu u_mem_stage csrWData",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8846,"simu_top soc cpu u_mem_stage subcode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
        tracep->declBus(c+6379,"simu_top soc cpu u_mem_stage era",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6387,"simu_top soc cpu u_mem_stage badv_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+127,"simu_top soc cpu u_mem_stage code",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+6388,"simu_top soc cpu u_mem_stage llbitWen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6377,"simu_top soc cpu u_mem_stage llbitWData",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8481,"simu_top soc cpu u_mem_stage mem_regWData",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6389,"simu_top soc cpu u_mem_stage refetch_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6390,"simu_top soc cpu u_mem_stage refetch",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6391,"simu_top soc cpu u_mem_stage we",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7879,"simu_top soc cpu u_mem_stage w_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+8451,"simu_top soc cpu u_mem_stage w_e",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8448,"simu_top soc cpu u_mem_stage w_vppn",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
        tracep->declBus(c+8452,"simu_top soc cpu u_mem_stage w_ps",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+8449,"simu_top soc cpu u_mem_stage w_asid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBit(c+8453,"simu_top soc cpu u_mem_stage w_g",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8454,"simu_top soc cpu u_mem_stage w_ppn0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8455,"simu_top soc cpu u_mem_stage w_plv0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8456,"simu_top soc cpu u_mem_stage w_mat0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8457,"simu_top soc cpu u_mem_stage w_d0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8458,"simu_top soc cpu u_mem_stage w_v0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8459,"simu_top soc cpu u_mem_stage w_ppn1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8460,"simu_top soc cpu u_mem_stage w_plv1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8461,"simu_top soc cpu u_mem_stage w_mat1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8462,"simu_top soc cpu u_mem_stage w_d1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8463,"simu_top soc cpu u_mem_stage w_v1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8450,"simu_top soc cpu u_mem_stage r_index",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+8482,"simu_top soc cpu u_mem_stage tlbelo0_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8483,"simu_top soc cpu u_mem_stage tlbelo1_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8484,"simu_top soc cpu u_mem_stage asid_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBus(c+8485,"simu_top soc cpu u_mem_stage vppn_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 18,0);
        tracep->declBus(c+8486,"simu_top soc cpu u_mem_stage ps_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+6376,"simu_top soc cpu u_mem_stage index_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+7880,"simu_top soc cpu u_mem_stage e_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8752,"simu_top soc cpu u_wb_stage clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc cpu u_wb_stage resetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu u_wb_stage wb_allowin",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7958,"simu_top soc cpu u_wb_stage mem_to_wb_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7971,"simu_top soc cpu u_wb_stage mem_to_wb_bus",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 101,0);
        tracep->declArray(c+78,"simu_top soc cpu u_wb_stage wb_to_id_bus",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 70,0);
        tracep->declBit(c+8807,"simu_top soc cpu u_wb_stage break_point",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+75,"simu_top soc cpu u_wb_stage debug_ws_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8762,"simu_top soc cpu u_wb_stage debug_wb_pc",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+76,"simu_top soc cpu u_wb_stage debug_wb_rf_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8764,"simu_top soc cpu u_wb_stage debug_wb_rf_wnum",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+8765,"simu_top soc cpu u_wb_stage debug_wb_rf_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+77,"simu_top soc cpu u_wb_stage debug_wb_inst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+75,"simu_top soc cpu u_wb_stage wb_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu u_wb_stage wb_ready_go",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6392,"simu_top soc cpu u_wb_stage wb_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 101,0);
        tracep->declBit(c+6396,"simu_top soc cpu u_wb_stage wb_regW",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6397,"simu_top soc cpu u_wb_stage wb_regWAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+6398,"simu_top soc cpu u_wb_stage wb_regWData",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6399,"simu_top soc cpu u_wb_stage wb_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+77,"simu_top soc cpu u_wb_stage wb_inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top soc cpu u_csr clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc cpu u_csr resetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8029,"simu_top soc cpu u_csr csrRAdd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
        tracep->declBus(c+8054,"simu_top soc cpu u_csr csrRData",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8030,"simu_top soc cpu u_csr csrWen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8031,"simu_top soc cpu u_csr csrWAdd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 13,0);
        tracep->declBus(c+8032,"simu_top soc cpu u_csr csrWData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+145,"simu_top soc cpu u_csr tid_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declQuad(c+146,"simu_top soc cpu u_csr timer_64_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+65,"simu_top soc cpu u_csr interrupt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+86,"simu_top soc cpu u_csr has_int",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8033,"simu_top soc cpu u_csr excp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8050,"simu_top soc cpu u_csr excp_tlbrefill",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8034,"simu_top soc cpu u_csr ertn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8037,"simu_top soc cpu u_csr era",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8035,"simu_top soc cpu u_csr subcode",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 8,0);
        tracep->declBus(c+8036,"simu_top soc cpu u_csr code",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+8038,"simu_top soc cpu u_csr badv_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8039,"simu_top soc cpu u_csr excpAboutAddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8049,"simu_top soc cpu u_csr tlb_addr_excp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8051,"simu_top soc cpu u_csr llbitWen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8052,"simu_top soc cpu u_csr llbitWData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+144,"simu_top soc cpu u_csr llbit_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+154,"simu_top soc cpu u_csr eentry_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+155,"simu_top soc cpu u_csr tlbrentry_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+153,"simu_top soc cpu u_csr era_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8053,"simu_top soc cpu u_csr plv",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+130,"simu_top soc cpu u_csr asid_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBus(c+8040,"simu_top soc cpu u_csr asid_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBus(c+129,"simu_top soc cpu u_csr vppn_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 18,0);
        tracep->declBus(c+8041,"simu_top soc cpu u_csr vppn_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 18,0);
        tracep->declBus(c+151,"simu_top soc cpu u_csr tlbelo0_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+152,"simu_top soc cpu u_csr tlbelo1_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8042,"simu_top soc cpu u_csr tlbelo0_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8043,"simu_top soc cpu u_csr tlbelo1_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+148,"simu_top soc cpu u_csr index_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+150,"simu_top soc cpu u_csr ps_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+149,"simu_top soc cpu u_csr e_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8044,"simu_top soc cpu u_csr index_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+8045,"simu_top soc cpu u_csr ps_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBit(c+8046,"simu_top soc cpu u_csr e_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8048,"simu_top soc cpu u_csr tlb_srch_wen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8047,"simu_top soc cpu u_csr tlb_rd_wen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+131,"simu_top soc cpu u_csr crmd_da",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+132,"simu_top soc cpu u_csr crmd_pg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+133,"simu_top soc cpu u_csr dmw0_vseg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+134,"simu_top soc cpu u_csr dmw1_vseg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+135,"simu_top soc cpu u_csr dmw0_pseg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+136,"simu_top soc cpu u_csr dmw1_pseg",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+137,"simu_top soc cpu u_csr dmw0_plv0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+138,"simu_top soc cpu u_csr dmw0_plv3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+139,"simu_top soc cpu u_csr dmw1_plv0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+140,"simu_top soc cpu u_csr dmw1_plv3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+156,"simu_top soc cpu u_csr crmd_datf",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+141,"simu_top soc cpu u_csr crmd_datm",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+142,"simu_top soc cpu u_csr dmw0_mat",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+143,"simu_top soc cpu u_csr dmw1_mat",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+157,"simu_top soc cpu u_csr csr_crmd_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+158,"simu_top soc cpu u_csr csr_prmd_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+159,"simu_top soc cpu u_csr csr_ectl_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+160,"simu_top soc cpu u_csr csr_estat_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+153,"simu_top soc cpu u_csr csr_era_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+161,"simu_top soc cpu u_csr csr_badv_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+154,"simu_top soc cpu u_csr csr_eentry_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+162,"simu_top soc cpu u_csr csr_tlbidx_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+163,"simu_top soc cpu u_csr csr_tlbehi_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+151,"simu_top soc cpu u_csr csr_tlbelo0_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+152,"simu_top soc cpu u_csr csr_tlbelo1_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+164,"simu_top soc cpu u_csr csr_asid_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+165,"simu_top soc cpu u_csr csr_save0_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+166,"simu_top soc cpu u_csr csr_save1_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+167,"simu_top soc cpu u_csr csr_save2_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+168,"simu_top soc cpu u_csr csr_save3_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+145,"simu_top soc cpu u_csr csr_tid_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+169,"simu_top soc cpu u_csr csr_tcfg_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+170,"simu_top soc cpu u_csr csr_tval_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+171,"simu_top soc cpu u_csr csr_ticlr_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+172,"simu_top soc cpu u_csr csr_llbctl_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+155,"simu_top soc cpu u_csr csr_tlbrentry_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+173,"simu_top soc cpu u_csr csr_dmw0_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+174,"simu_top soc cpu u_csr csr_dmw1_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+175,"simu_top soc cpu u_csr csr_pgdl_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+176,"simu_top soc cpu u_csr csr_pgdh_diff",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8847,"simu_top soc cpu u_csr CRMD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8848,"simu_top soc cpu u_csr PRMD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8849,"simu_top soc cpu u_csr EUEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8850,"simu_top soc cpu u_csr ECFG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8851,"simu_top soc cpu u_csr ESTAT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8852,"simu_top soc cpu u_csr ERA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8853,"simu_top soc cpu u_csr BADV",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8854,"simu_top soc cpu u_csr EENTRY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8855,"simu_top soc cpu u_csr TLBIDX",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8856,"simu_top soc cpu u_csr TLBEHI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8857,"simu_top soc cpu u_csr TLBELO0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8858,"simu_top soc cpu u_csr TLBELO1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8859,"simu_top soc cpu u_csr ASID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8860,"simu_top soc cpu u_csr PGDL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8861,"simu_top soc cpu u_csr PGDH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8862,"simu_top soc cpu u_csr PGD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8863,"simu_top soc cpu u_csr CPUID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8864,"simu_top soc cpu u_csr SAVE0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8865,"simu_top soc cpu u_csr SAVE1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8866,"simu_top soc cpu u_csr SAVE2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8867,"simu_top soc cpu u_csr SAVE3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8868,"simu_top soc cpu u_csr TID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8869,"simu_top soc cpu u_csr TCFG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8870,"simu_top soc cpu u_csr TVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8871,"simu_top soc cpu u_csr CNTC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8872,"simu_top soc cpu u_csr TICLR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8873,"simu_top soc cpu u_csr LLBCTL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8874,"simu_top soc cpu u_csr TLBRENTRY",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8875,"simu_top soc cpu u_csr CTAG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8876,"simu_top soc cpu u_csr BRK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8877,"simu_top soc cpu u_csr DISABLE_CACHE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8878,"simu_top soc cpu u_csr DMW0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBus(c+8879,"simu_top soc cpu u_csr DMW1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 13,0);
        tracep->declBit(c+8487,"simu_top soc cpu u_csr crmd_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8488,"simu_top soc cpu u_csr prmd_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8489,"simu_top soc cpu u_csr euen_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8490,"simu_top soc cpu u_csr ecfg_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8491,"simu_top soc cpu u_csr estat_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8492,"simu_top soc cpu u_csr era_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8493,"simu_top soc cpu u_csr badv_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8494,"simu_top soc cpu u_csr eentry_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8495,"simu_top soc cpu u_csr tlbidx_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8496,"simu_top soc cpu u_csr tlbehi_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8497,"simu_top soc cpu u_csr tlbelo0_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8498,"simu_top soc cpu u_csr tlbelo1_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8499,"simu_top soc cpu u_csr asid_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8500,"simu_top soc cpu u_csr pgdl_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8501,"simu_top soc cpu u_csr pgdh_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8502,"simu_top soc cpu u_csr save0_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8503,"simu_top soc cpu u_csr save1_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8504,"simu_top soc cpu u_csr save2_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8505,"simu_top soc cpu u_csr save3_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8506,"simu_top soc cpu u_csr tid_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8507,"simu_top soc cpu u_csr tcfg_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8508,"simu_top soc cpu u_csr cntc_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8509,"simu_top soc cpu u_csr ticlr_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8510,"simu_top soc cpu u_csr llbctl_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8511,"simu_top soc cpu u_csr tlbrentry_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8512,"simu_top soc cpu u_csr ctag_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8513,"simu_top soc cpu u_csr dmw0_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8514,"simu_top soc cpu u_csr dmw1_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8515,"simu_top soc cpu u_csr brk_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8516,"simu_top soc cpu u_csr disable_cache_wen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+157,"simu_top soc cpu u_csr csr_crmd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+158,"simu_top soc cpu u_csr csr_prmd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6400,"simu_top soc cpu u_csr csr_euen",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+159,"simu_top soc cpu u_csr csr_ecfg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+160,"simu_top soc cpu u_csr csr_estat",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+153,"simu_top soc cpu u_csr csr_era",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+161,"simu_top soc cpu u_csr csr_badv",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+154,"simu_top soc cpu u_csr csr_eentry",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+162,"simu_top soc cpu u_csr csr_tlbidx",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+163,"simu_top soc cpu u_csr csr_tlbehi",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+151,"simu_top soc cpu u_csr csr_tlbelo0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+152,"simu_top soc cpu u_csr csr_tlbelo1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+164,"simu_top soc cpu u_csr csr_asid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+175,"simu_top soc cpu u_csr csr_pgdl",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+176,"simu_top soc cpu u_csr csr_pgdh",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+171,"simu_top soc cpu u_csr csr_cpuid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+165,"simu_top soc cpu u_csr csr_save0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+166,"simu_top soc cpu u_csr csr_save1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+167,"simu_top soc cpu u_csr csr_save2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+168,"simu_top soc cpu u_csr csr_save3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+145,"simu_top soc cpu u_csr csr_tid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+169,"simu_top soc cpu u_csr csr_tcfg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+170,"simu_top soc cpu u_csr csr_tval",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6401,"simu_top soc cpu u_csr csr_cntc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+171,"simu_top soc cpu u_csr csr_ticlr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6402,"simu_top soc cpu u_csr csr_llbctl",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+155,"simu_top soc cpu u_csr csr_tlbrentry",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+173,"simu_top soc cpu u_csr csr_dmw0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+174,"simu_top soc cpu u_csr csr_dmw1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8880,"simu_top soc cpu u_csr csr_brk",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8881,"simu_top soc cpu u_csr csr_disable_cache",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6403,"simu_top soc cpu u_csr csr_pgd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declQuad(c+146,"simu_top soc cpu u_csr timer_64",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
        tracep->declBit(c+144,"simu_top soc cpu u_csr llbit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8882,"simu_top soc cpu u_csr NUM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8814,"simu_top soc cpu u_csr ZERO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc cpu u_tlb NUM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top soc cpu u_tlb clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8088,"simu_top soc cpu u_tlb s0_vppn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 18,0);
        tracep->declBit(c+8089,"simu_top soc cpu u_tlb s0_va_bit12",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8090,"simu_top soc cpu u_tlb s0_asid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBit(c+8080,"simu_top soc cpu u_tlb s0_found",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8081,"simu_top soc cpu u_tlb s0_ppn",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8082,"simu_top soc cpu u_tlb s0_ps",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+8083,"simu_top soc cpu u_tlb s0_plv",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8084,"simu_top soc cpu u_tlb s0_mat",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8085,"simu_top soc cpu u_tlb s0_d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8086,"simu_top soc cpu u_tlb s0_v",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8087,"simu_top soc cpu u_tlb s0_findex",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+8055,"simu_top soc cpu u_tlb s1_vppn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 18,0);
        tracep->declBit(c+8057,"simu_top soc cpu u_tlb s1_va_bit12",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8056,"simu_top soc cpu u_tlb s1_asid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBit(c+8061,"simu_top soc cpu u_tlb s1_found",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8091,"simu_top soc cpu u_tlb s1_ppn",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8092,"simu_top soc cpu u_tlb s1_ps",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+8093,"simu_top soc cpu u_tlb s1_plv",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8094,"simu_top soc cpu u_tlb s1_mat",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8095,"simu_top soc cpu u_tlb s1_d",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8096,"simu_top soc cpu u_tlb s1_v",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8060,"simu_top soc cpu u_tlb s1_findex",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+8063,"simu_top soc cpu u_tlb we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8064,"simu_top soc cpu u_tlb w_index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+8065,"simu_top soc cpu u_tlb w_e",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8066,"simu_top soc cpu u_tlb w_vppn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 18,0);
        tracep->declBus(c+8067,"simu_top soc cpu u_tlb w_ps",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+8068,"simu_top soc cpu u_tlb w_asid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBit(c+8069,"simu_top soc cpu u_tlb w_g",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8070,"simu_top soc cpu u_tlb w_ppn0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8071,"simu_top soc cpu u_tlb w_plv0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8072,"simu_top soc cpu u_tlb w_mat0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8073,"simu_top soc cpu u_tlb w_d0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8074,"simu_top soc cpu u_tlb w_v0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8075,"simu_top soc cpu u_tlb w_ppn1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8076,"simu_top soc cpu u_tlb w_plv1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8077,"simu_top soc cpu u_tlb w_mat1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8078,"simu_top soc cpu u_tlb w_d1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8079,"simu_top soc cpu u_tlb w_v1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8062,"simu_top soc cpu u_tlb r_index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+7820,"simu_top soc cpu u_tlb r_e",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7821,"simu_top soc cpu u_tlb r_vppn",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 18,0);
        tracep->declBus(c+7822,"simu_top soc cpu u_tlb r_ps",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 5,0);
        tracep->declBus(c+7823,"simu_top soc cpu u_tlb r_asid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBit(c+7824,"simu_top soc cpu u_tlb r_g",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7825,"simu_top soc cpu u_tlb r_ppn0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+7826,"simu_top soc cpu u_tlb r_plv0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7827,"simu_top soc cpu u_tlb r_mat0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+7828,"simu_top soc cpu u_tlb r_d0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7829,"simu_top soc cpu u_tlb r_v0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7830,"simu_top soc cpu u_tlb r_ppn1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+7831,"simu_top soc cpu u_tlb r_plv1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7832,"simu_top soc cpu u_tlb r_mat1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+7833,"simu_top soc cpu u_tlb r_d1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7834,"simu_top soc cpu u_tlb r_v1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8058,"simu_top soc cpu u_tlb invtlb_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8059,"simu_top soc cpu u_tlb op",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBit(c+6404+i*1,"simu_top soc cpu u_tlb tlb_e",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+6436+i*1,"simu_top soc cpu u_tlb tlb_vppn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 18,0);}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+6468+i*1,"simu_top soc cpu u_tlb tlb_ps",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 5,0);}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+6500+i*1,"simu_top soc cpu u_tlb tlb_asid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 9,0);}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBit(c+6532+i*1,"simu_top soc cpu u_tlb tlb_g",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+6564+i*1,"simu_top soc cpu u_tlb ppn0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 19,0);}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+6596+i*1,"simu_top soc cpu u_tlb plv0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 1,0);}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+6628+i*1,"simu_top soc cpu u_tlb mat0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 1,0);}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBit(c+6660+i*1,"simu_top soc cpu u_tlb d0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBit(c+6692+i*1,"simu_top soc cpu u_tlb v0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+6724+i*1,"simu_top soc cpu u_tlb ppn1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 19,0);}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+6756+i*1,"simu_top soc cpu u_tlb plv1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 1,0);}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+6788+i*1,"simu_top soc cpu u_tlb mat1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 1,0);}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBit(c+6820+i*1,"simu_top soc cpu u_tlb d1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBit(c+6852+i*1,"simu_top soc cpu u_tlb v1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0));}}
        tracep->declBus(c+8517,"simu_top soc cpu u_tlb match_item0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8518,"simu_top soc cpu u_tlb match_item1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8883,"simu_top soc cpu u_tlb WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declQuad(c+8519+i*2,"simu_top soc cpu u_tlb res_temp0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 36,0);}}
        {int i; for (i=0; i<32; i++) {
                tracep->declQuad(c+8583+i*2,"simu_top soc cpu u_tlb res_temp1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 36,0);}}
        tracep->declBit(c+8752,"simu_top soc cpu i_cache clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc cpu i_cache resetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8016,"simu_top soc cpu i_cache valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc cpu i_cache op",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8647,"simu_top soc cpu i_cache index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8648,"simu_top soc cpu i_cache tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8649,"simu_top soc cpu i_cache offset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8805,"simu_top soc cpu i_cache wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8812,"simu_top soc cpu i_cache wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8650,"simu_top soc cpu i_cache uncache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8884,"simu_top soc cpu i_cache size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+83,"simu_top soc cpu i_cache addr_ok",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8019,"simu_top soc cpu i_cache data_ok",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8018,"simu_top soc cpu i_cache rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+120,"simu_top soc cpu i_cache icacop_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+122,"simu_top soc cpu i_cache icacop_mode",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8651,"simu_top soc cpu i_cache icacop_tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8652,"simu_top soc cpu i_cache icacop_index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8653,"simu_top soc cpu i_cache icacop_offset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+123,"simu_top soc cpu i_cache icacop_ok",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+177,"simu_top soc cpu i_cache rd_req",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+178,"simu_top soc cpu i_cache rd_type",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+179,"simu_top soc cpu i_cache rd_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7835,"simu_top soc cpu i_cache rd_rdy",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8097,"simu_top soc cpu i_cache ret_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+180,"simu_top soc cpu i_cache ret_last",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7927,"simu_top soc cpu i_cache ret_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6884,"simu_top soc cpu i_cache wr_req",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6885,"simu_top soc cpu i_cache wr_type",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+6886,"simu_top soc cpu i_cache wr_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6887,"simu_top soc cpu i_cache wr_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declArray(c+6888,"simu_top soc cpu i_cache wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
        tracep->declBit(c+8810,"simu_top soc cpu i_cache wr_rdy",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6892,"simu_top soc cpu i_cache way0_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 255,0);
        tracep->declArray(c+6900,"simu_top soc cpu i_cache way1_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 255,0);
        tracep->declBit(c+6908,"simu_top soc cpu i_cache way0_tagv_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8654,"simu_top soc cpu i_cache way0_tagv_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8655,"simu_top soc cpu i_cache way0_tagv_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6909,"simu_top soc cpu i_cache way0_tagv_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 20,0);
        tracep->declBus(c+6910,"simu_top soc cpu i_cache way0_tagv_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 20,0);
        tracep->declBit(c+6908,"simu_top soc cpu i_cache way1_tagv_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8656,"simu_top soc cpu i_cache way1_tagv_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8655,"simu_top soc cpu i_cache way1_tagv_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+6911,"simu_top soc cpu i_cache way1_tagv_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 20,0);
        tracep->declBus(c+6912,"simu_top soc cpu i_cache way1_tagv_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 20,0);
        tracep->declBit(c+6913,"simu_top soc cpu i_cache way0_bank0_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8657,"simu_top soc cpu i_cache way0_bank0_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8658,"simu_top soc cpu i_cache way0_bank0_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8659,"simu_top soc cpu i_cache way0_bank0_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6914,"simu_top soc cpu i_cache way0_bank0_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6915,"simu_top soc cpu i_cache way0_bank1_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8660,"simu_top soc cpu i_cache way0_bank1_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8661,"simu_top soc cpu i_cache way0_bank1_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8659,"simu_top soc cpu i_cache way0_bank1_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6916,"simu_top soc cpu i_cache way0_bank1_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6917,"simu_top soc cpu i_cache way0_bank2_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8662,"simu_top soc cpu i_cache way0_bank2_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8663,"simu_top soc cpu i_cache way0_bank2_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8659,"simu_top soc cpu i_cache way0_bank2_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6918,"simu_top soc cpu i_cache way0_bank2_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6919,"simu_top soc cpu i_cache way0_bank3_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8664,"simu_top soc cpu i_cache way0_bank3_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8665,"simu_top soc cpu i_cache way0_bank3_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8659,"simu_top soc cpu i_cache way0_bank3_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6920,"simu_top soc cpu i_cache way0_bank3_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6921,"simu_top soc cpu i_cache way1_bank0_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8666,"simu_top soc cpu i_cache way1_bank0_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8667,"simu_top soc cpu i_cache way1_bank0_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8659,"simu_top soc cpu i_cache way1_bank0_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6922,"simu_top soc cpu i_cache way1_bank0_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6923,"simu_top soc cpu i_cache way1_bank1_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8668,"simu_top soc cpu i_cache way1_bank1_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8669,"simu_top soc cpu i_cache way1_bank1_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8659,"simu_top soc cpu i_cache way1_bank1_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6924,"simu_top soc cpu i_cache way1_bank1_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6925,"simu_top soc cpu i_cache way1_bank2_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8670,"simu_top soc cpu i_cache way1_bank2_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8671,"simu_top soc cpu i_cache way1_bank2_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8659,"simu_top soc cpu i_cache way1_bank2_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6926,"simu_top soc cpu i_cache way1_bank2_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6927,"simu_top soc cpu i_cache way1_bank3_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8672,"simu_top soc cpu i_cache way1_bank3_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8673,"simu_top soc cpu i_cache way1_bank3_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8659,"simu_top soc cpu i_cache way1_bank3_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6928,"simu_top soc cpu i_cache way1_bank3_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8806,"simu_top soc cpu i_cache MAIN_IDLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8885,"simu_top soc cpu i_cache MAIN_LOOKUP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8884,"simu_top soc cpu i_cache MAIN_MISS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8886,"simu_top soc cpu i_cache MAIN_REPLACE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8887,"simu_top soc cpu i_cache MAIN_REFILL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8888,"simu_top soc cpu i_cache WRITE_IDLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBus(c+8889,"simu_top soc cpu i_cache WRITE_WRITE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+6929,"simu_top soc cpu i_cache wirteBuffer_way",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6930,"simu_top soc cpu i_cache writeBuffer_offset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6931,"simu_top soc cpu i_cache writeBuffer_index",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6932,"simu_top soc cpu i_cache writeBuffer_wstrb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6933,"simu_top soc cpu i_cache writeBuffer_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+6934,"simu_top soc cpu i_cache cache_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+6935,"simu_top soc cpu i_cache write_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8810,"simu_top soc cpu i_cache idle2lookup_able",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6936,"simu_top soc cpu i_cache requestBuffer_op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6937,"simu_top soc cpu i_cache requestBuffer_uncache",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6938,"simu_top soc cpu i_cache requestBuffer_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+6939,"simu_top soc cpu i_cache requestBuffer_index",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6940,"simu_top soc cpu i_cache requestBuffer_tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
        tracep->declBus(c+6941,"simu_top soc cpu i_cache requestBuffer_offset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6942,"simu_top soc cpu i_cache requestBuffer_wstrb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+6943,"simu_top soc cpu i_cache requestBuffer_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+6944,"simu_top soc cpu i_cache requestBuffer_icacop_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6945,"simu_top soc cpu i_cache requestBuffer_icacop_mode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+6946,"simu_top soc cpu i_cache requestBuffer_icacop_tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
        tracep->declBus(c+6947,"simu_top soc cpu i_cache requestBuffer_icacop_index",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+6948,"simu_top soc cpu i_cache requestBuffer_icacop_offset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+6949,"simu_top soc cpu i_cache way0_v",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6950,"simu_top soc cpu i_cache way1_v",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6951,"simu_top soc cpu i_cache way0_tag",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+6952,"simu_top soc cpu i_cache way1_tag",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBit(c+6953,"simu_top soc cpu i_cache way0_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6954,"simu_top soc cpu i_cache way1_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6955,"simu_top soc cpu i_cache cache_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6956,"simu_top soc cpu i_cache way0_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
        tracep->declArray(c+6960,"simu_top soc cpu i_cache way1_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
        tracep->declBus(c+6964,"simu_top soc cpu i_cache way0_load_word",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6965,"simu_top soc cpu i_cache way1_load_word",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declArray(c+6966,"simu_top soc cpu i_cache replace_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
        tracep->declBit(c+6955,"simu_top soc cpu i_cache lookup2lookup_able",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6970,"simu_top soc cpu i_cache loadForward",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6971,"simu_top soc cpu i_cache forwardData",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6972,"simu_top soc cpu i_cache hitData",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6973,"simu_top soc cpu i_cache load_res",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6974,"simu_top soc cpu i_cache chosen_way",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6975,"simu_top soc cpu i_cache replace_way",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6976,"simu_top soc cpu i_cache way0_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6976,"simu_top soc cpu i_cache way1_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6977,"simu_top soc cpu i_cache replace_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6978,"simu_top soc cpu i_cache replace_v",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6979,"simu_top soc cpu i_cache replace_tag",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBit(c+6980,"simu_top soc cpu i_cache missBuffer_replaceWay",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+6981,"simu_top soc cpu i_cache missBuffer_retNum",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7881,"simu_top soc cpu i_cache write_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7882,"simu_top soc cpu i_cache refill_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8674,"simu_top soc cpu i_cache refill_write_way0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8675,"simu_top soc cpu i_cache refill_write_way1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6982,"simu_top soc cpu i_cache rd_req_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+6983,"simu_top soc cpu i_cache match_way0_bank0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6984,"simu_top soc cpu i_cache match_way0_bank1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6985,"simu_top soc cpu i_cache match_way0_bank2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6986,"simu_top soc cpu i_cache match_way0_bank3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6987,"simu_top soc cpu i_cache match_way1_bank0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6988,"simu_top soc cpu i_cache match_way1_bank1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6989,"simu_top soc cpu i_cache match_way1_bank2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6990,"simu_top soc cpu i_cache match_way1_bank3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8659,"simu_top soc cpu i_cache bank_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6991,"simu_top soc cpu i_cache way0_cacop_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6992,"simu_top soc cpu i_cache way1_cacop_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6993,"simu_top soc cpu i_cache cache_cacop_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8801,"simu_top soc cpu i_cache way0_bank0 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu i_cache way0_bank0 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8658,"simu_top soc cpu i_cache way0_bank0 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu i_cache way0_bank0 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8659,"simu_top soc cpu i_cache way0_bank0 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6914,"simu_top soc cpu i_cache way0_bank0 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6913,"simu_top soc cpu i_cache way0_bank0 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8657,"simu_top soc cpu i_cache way0_bank0 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6914,"simu_top soc cpu i_cache way0_bank0 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc cpu i_cache way0_bank1 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu i_cache way0_bank1 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8661,"simu_top soc cpu i_cache way0_bank1 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu i_cache way0_bank1 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8659,"simu_top soc cpu i_cache way0_bank1 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6916,"simu_top soc cpu i_cache way0_bank1 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6915,"simu_top soc cpu i_cache way0_bank1 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8660,"simu_top soc cpu i_cache way0_bank1 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6916,"simu_top soc cpu i_cache way0_bank1 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc cpu i_cache way0_bank2 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu i_cache way0_bank2 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8663,"simu_top soc cpu i_cache way0_bank2 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu i_cache way0_bank2 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8659,"simu_top soc cpu i_cache way0_bank2 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6918,"simu_top soc cpu i_cache way0_bank2 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6917,"simu_top soc cpu i_cache way0_bank2 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8662,"simu_top soc cpu i_cache way0_bank2 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6918,"simu_top soc cpu i_cache way0_bank2 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc cpu i_cache way0_bank3 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu i_cache way0_bank3 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8665,"simu_top soc cpu i_cache way0_bank3 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu i_cache way0_bank3 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8659,"simu_top soc cpu i_cache way0_bank3 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6920,"simu_top soc cpu i_cache way0_bank3 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6919,"simu_top soc cpu i_cache way0_bank3 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8664,"simu_top soc cpu i_cache way0_bank3 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6920,"simu_top soc cpu i_cache way0_bank3 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc cpu i_cache way1_bank0 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu i_cache way1_bank0 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8667,"simu_top soc cpu i_cache way1_bank0 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu i_cache way1_bank0 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8659,"simu_top soc cpu i_cache way1_bank0 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6922,"simu_top soc cpu i_cache way1_bank0 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6921,"simu_top soc cpu i_cache way1_bank0 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8666,"simu_top soc cpu i_cache way1_bank0 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6922,"simu_top soc cpu i_cache way1_bank0 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc cpu i_cache way1_bank1 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu i_cache way1_bank1 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8669,"simu_top soc cpu i_cache way1_bank1 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu i_cache way1_bank1 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8659,"simu_top soc cpu i_cache way1_bank1 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6924,"simu_top soc cpu i_cache way1_bank1 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6923,"simu_top soc cpu i_cache way1_bank1 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8668,"simu_top soc cpu i_cache way1_bank1 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6924,"simu_top soc cpu i_cache way1_bank1 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc cpu i_cache way1_bank2 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu i_cache way1_bank2 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8671,"simu_top soc cpu i_cache way1_bank2 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu i_cache way1_bank2 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8659,"simu_top soc cpu i_cache way1_bank2 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6926,"simu_top soc cpu i_cache way1_bank2 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6925,"simu_top soc cpu i_cache way1_bank2 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8670,"simu_top soc cpu i_cache way1_bank2 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6926,"simu_top soc cpu i_cache way1_bank2 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc cpu i_cache way1_bank3 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu i_cache way1_bank3 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8673,"simu_top soc cpu i_cache way1_bank3 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu i_cache way1_bank3 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8659,"simu_top soc cpu i_cache way1_bank3 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+6928,"simu_top soc cpu i_cache way1_bank3 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+6927,"simu_top soc cpu i_cache way1_bank3 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8672,"simu_top soc cpu i_cache way1_bank3 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+6928,"simu_top soc cpu i_cache way1_bank3 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8891,"simu_top soc cpu i_cache way0_tagv WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu i_cache way0_tagv DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8655,"simu_top soc cpu i_cache way0_tagv addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu i_cache way0_tagv clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6909,"simu_top soc cpu i_cache way0_tagv dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 20,0);
        tracep->declBus(c+6910,"simu_top soc cpu i_cache way0_tagv douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 20,0);
        tracep->declBit(c+6908,"simu_top soc cpu i_cache way0_tagv ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8654,"simu_top soc cpu i_cache way0_tagv wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6910,"simu_top soc cpu i_cache way0_tagv output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 20,0);
        tracep->declBus(c+8891,"simu_top soc cpu i_cache way1_tagv WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu i_cache way1_tagv DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8655,"simu_top soc cpu i_cache way1_tagv addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu i_cache way1_tagv clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6911,"simu_top soc cpu i_cache way1_tagv dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 20,0);
        tracep->declBus(c+6912,"simu_top soc cpu i_cache way1_tagv douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 20,0);
        tracep->declBit(c+6908,"simu_top soc cpu i_cache way1_tagv ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8656,"simu_top soc cpu i_cache way1_tagv wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6912,"simu_top soc cpu i_cache way1_tagv output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 20,0);
        tracep->declBit(c+8752,"simu_top soc cpu i_cache lfsr clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc cpu i_cache lfsr resetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+6974,"simu_top soc cpu i_cache lfsr random_val",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6994,"simu_top soc cpu i_cache lfsr r_lfsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu d_cache clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc cpu d_cache resetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8020,"simu_top soc cpu d_cache valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8021,"simu_top soc cpu d_cache op",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8652,"simu_top soc cpu d_cache index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8651,"simu_top soc cpu d_cache tag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8653,"simu_top soc cpu d_cache offset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8022,"simu_top soc cpu d_cache wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+85,"simu_top soc cpu d_cache wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8676,"simu_top soc cpu d_cache uncache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+6995,"simu_top soc cpu d_cache size",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+8025,"simu_top soc cpu d_cache addr_ok",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7819,"simu_top soc cpu d_cache data_ok",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8024,"simu_top soc cpu d_cache rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+121,"simu_top soc cpu d_cache dcacop_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+122,"simu_top soc cpu d_cache dcacop_mode",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+124,"simu_top soc cpu d_cache dcacop_ok",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+181,"simu_top soc cpu d_cache rd_req",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+182,"simu_top soc cpu d_cache rd_type",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+183,"simu_top soc cpu d_cache rd_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8098,"simu_top soc cpu d_cache rd_rdy",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8099,"simu_top soc cpu d_cache ret_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+184,"simu_top soc cpu d_cache ret_last",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7927,"simu_top soc cpu d_cache ret_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+185,"simu_top soc cpu d_cache wr_req",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+182,"simu_top soc cpu d_cache wr_type",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+186,"simu_top soc cpu d_cache wr_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+187,"simu_top soc cpu d_cache wr_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declArray(c+188,"simu_top soc cpu d_cache wr_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
        tracep->declBit(c+192,"simu_top soc cpu d_cache wr_rdy",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+6996,"simu_top soc cpu d_cache way0_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 255,0);
        tracep->declArray(c+7004,"simu_top soc cpu d_cache way1_D",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 255,0);
        tracep->declBit(c+7012,"simu_top soc cpu d_cache way0_tagv_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8677,"simu_top soc cpu d_cache way0_tagv_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8678,"simu_top soc cpu d_cache way0_tagv_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7013,"simu_top soc cpu d_cache way0_tagv_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 20,0);
        tracep->declBus(c+7014,"simu_top soc cpu d_cache way0_tagv_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 20,0);
        tracep->declBit(c+7015,"simu_top soc cpu d_cache way1_tagv_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8679,"simu_top soc cpu d_cache way1_tagv_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8680,"simu_top soc cpu d_cache way1_tagv_addra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7016,"simu_top soc cpu d_cache way1_tagv_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 20,0);
        tracep->declBus(c+7017,"simu_top soc cpu d_cache way1_tagv_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 20,0);
        tracep->declBit(c+7018,"simu_top soc cpu d_cache way0_bank0_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8681,"simu_top soc cpu d_cache way0_bank0_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8682,"simu_top soc cpu d_cache way0_bank0_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8683,"simu_top soc cpu d_cache way0_bank0_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7019,"simu_top soc cpu d_cache way0_bank0_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7018,"simu_top soc cpu d_cache way0_bank1_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8684,"simu_top soc cpu d_cache way0_bank1_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8685,"simu_top soc cpu d_cache way0_bank1_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8683,"simu_top soc cpu d_cache way0_bank1_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7020,"simu_top soc cpu d_cache way0_bank1_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7018,"simu_top soc cpu d_cache way0_bank2_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8686,"simu_top soc cpu d_cache way0_bank2_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8687,"simu_top soc cpu d_cache way0_bank2_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8683,"simu_top soc cpu d_cache way0_bank2_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7021,"simu_top soc cpu d_cache way0_bank2_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7018,"simu_top soc cpu d_cache way0_bank3_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8688,"simu_top soc cpu d_cache way0_bank3_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8689,"simu_top soc cpu d_cache way0_bank3_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8683,"simu_top soc cpu d_cache way0_bank3_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7022,"simu_top soc cpu d_cache way0_bank3_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7018,"simu_top soc cpu d_cache way1_bank0_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8690,"simu_top soc cpu d_cache way1_bank0_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8691,"simu_top soc cpu d_cache way1_bank0_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8683,"simu_top soc cpu d_cache way1_bank0_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7023,"simu_top soc cpu d_cache way1_bank0_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7018,"simu_top soc cpu d_cache way1_bank1_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8692,"simu_top soc cpu d_cache way1_bank1_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8693,"simu_top soc cpu d_cache way1_bank1_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8683,"simu_top soc cpu d_cache way1_bank1_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7024,"simu_top soc cpu d_cache way1_bank1_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7018,"simu_top soc cpu d_cache way1_bank2_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8694,"simu_top soc cpu d_cache way1_bank2_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8695,"simu_top soc cpu d_cache way1_bank2_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8683,"simu_top soc cpu d_cache way1_bank2_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7025,"simu_top soc cpu d_cache way1_bank2_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7018,"simu_top soc cpu d_cache way1_bank3_ena",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8696,"simu_top soc cpu d_cache way1_bank3_wea",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8697,"simu_top soc cpu d_cache way1_bank3_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8683,"simu_top soc cpu d_cache way1_bank3_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7026,"simu_top soc cpu d_cache way1_bank3_dout",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8806,"simu_top soc cpu d_cache MAIN_IDLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8885,"simu_top soc cpu d_cache MAIN_LOOKUP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8884,"simu_top soc cpu d_cache MAIN_MISS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8886,"simu_top soc cpu d_cache MAIN_REPLACE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8887,"simu_top soc cpu d_cache MAIN_REFILL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8888,"simu_top soc cpu d_cache WRITE_IDLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBus(c+8889,"simu_top soc cpu d_cache WRITE_WRITE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+7027,"simu_top soc cpu d_cache wirteBuffer_way",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7028,"simu_top soc cpu d_cache writeBuffer_offset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7029,"simu_top soc cpu d_cache writeBuffer_index",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7030,"simu_top soc cpu d_cache writeBuffer_wstrb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7031,"simu_top soc cpu d_cache writeBuffer_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7032,"simu_top soc cpu d_cache cache_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7033,"simu_top soc cpu d_cache write_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8698,"simu_top soc cpu d_cache idle2lookup_able",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7034,"simu_top soc cpu d_cache requestBuffer_op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7035,"simu_top soc cpu d_cache requestBuffer_uncache",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7036,"simu_top soc cpu d_cache requestBuffer_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7037,"simu_top soc cpu d_cache requestBuffer_index",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7038,"simu_top soc cpu d_cache requestBuffer_tag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
        tracep->declBus(c+7039,"simu_top soc cpu d_cache requestBuffer_offset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7040,"simu_top soc cpu d_cache requestBuffer_wstrb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7041,"simu_top soc cpu d_cache requestBuffer_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7042,"simu_top soc cpu d_cache requestBuffer_dcacop_en",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7043,"simu_top soc cpu d_cache requestBuffer_dcacop_mode",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7044,"simu_top soc cpu d_cache cache_hit_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7045,"simu_top soc cpu d_cache way0_hit_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7046,"simu_top soc cpu d_cache way1_hit_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7047,"simu_top soc cpu d_cache way0_v",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7048,"simu_top soc cpu d_cache way1_v",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7049,"simu_top soc cpu d_cache way0_tag",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+7050,"simu_top soc cpu d_cache way1_tag",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBit(c+7051,"simu_top soc cpu d_cache way0_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7052,"simu_top soc cpu d_cache way1_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7053,"simu_top soc cpu d_cache cache_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declArray(c+7054,"simu_top soc cpu d_cache way0_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
        tracep->declArray(c+7058,"simu_top soc cpu d_cache way1_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
        tracep->declBus(c+7062,"simu_top soc cpu d_cache way0_load_word",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7063,"simu_top soc cpu d_cache way1_load_word",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declArray(c+7064,"simu_top soc cpu d_cache replace_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 127,0);
        tracep->declBit(c+8699,"simu_top soc cpu d_cache lookup2lookup_able",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7068,"simu_top soc cpu d_cache loadForward",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7069,"simu_top soc cpu d_cache forwardData",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7070,"simu_top soc cpu d_cache hitData",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7071,"simu_top soc cpu d_cache load_res",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7072,"simu_top soc cpu d_cache chosen_way",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7073,"simu_top soc cpu d_cache replace_way",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7074,"simu_top soc cpu d_cache way0_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7075,"simu_top soc cpu d_cache way1_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7076,"simu_top soc cpu d_cache replace_d",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7077,"simu_top soc cpu d_cache replace_v",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7078,"simu_top soc cpu d_cache replace_tag",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBit(c+7079,"simu_top soc cpu d_cache missBuffer_replaceWay",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7080,"simu_top soc cpu d_cache missBuffer_retNum",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7883,"simu_top soc cpu d_cache write_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7884,"simu_top soc cpu d_cache refill_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8700,"simu_top soc cpu d_cache refill_write_way0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8701,"simu_top soc cpu d_cache refill_write_way1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7081,"simu_top soc cpu d_cache rd_req_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7082,"simu_top soc cpu d_cache match_way0_bank0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7083,"simu_top soc cpu d_cache match_way0_bank1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7084,"simu_top soc cpu d_cache match_way0_bank2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7085,"simu_top soc cpu d_cache match_way0_bank3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7086,"simu_top soc cpu d_cache match_way1_bank0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7087,"simu_top soc cpu d_cache match_way1_bank1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7088,"simu_top soc cpu d_cache match_way1_bank2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7089,"simu_top soc cpu d_cache match_way1_bank3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8683,"simu_top soc cpu d_cache bank_dina",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc cpu d_cache way0_bank0 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu d_cache way0_bank0 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8682,"simu_top soc cpu d_cache way0_bank0 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu d_cache way0_bank0 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8683,"simu_top soc cpu d_cache way0_bank0 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7019,"simu_top soc cpu d_cache way0_bank0 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7018,"simu_top soc cpu d_cache way0_bank0 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8681,"simu_top soc cpu d_cache way0_bank0 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7019,"simu_top soc cpu d_cache way0_bank0 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc cpu d_cache way0_bank1 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu d_cache way0_bank1 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8685,"simu_top soc cpu d_cache way0_bank1 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu d_cache way0_bank1 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8683,"simu_top soc cpu d_cache way0_bank1 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7020,"simu_top soc cpu d_cache way0_bank1 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7018,"simu_top soc cpu d_cache way0_bank1 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8684,"simu_top soc cpu d_cache way0_bank1 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7020,"simu_top soc cpu d_cache way0_bank1 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc cpu d_cache way0_bank2 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu d_cache way0_bank2 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8687,"simu_top soc cpu d_cache way0_bank2 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu d_cache way0_bank2 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8683,"simu_top soc cpu d_cache way0_bank2 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7021,"simu_top soc cpu d_cache way0_bank2 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7018,"simu_top soc cpu d_cache way0_bank2 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8686,"simu_top soc cpu d_cache way0_bank2 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7021,"simu_top soc cpu d_cache way0_bank2 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc cpu d_cache way0_bank3 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu d_cache way0_bank3 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8689,"simu_top soc cpu d_cache way0_bank3 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu d_cache way0_bank3 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8683,"simu_top soc cpu d_cache way0_bank3 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7022,"simu_top soc cpu d_cache way0_bank3 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7018,"simu_top soc cpu d_cache way0_bank3 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8688,"simu_top soc cpu d_cache way0_bank3 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7022,"simu_top soc cpu d_cache way0_bank3 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc cpu d_cache way1_bank0 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu d_cache way1_bank0 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8691,"simu_top soc cpu d_cache way1_bank0 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu d_cache way1_bank0 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8683,"simu_top soc cpu d_cache way1_bank0 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7023,"simu_top soc cpu d_cache way1_bank0 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7018,"simu_top soc cpu d_cache way1_bank0 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8690,"simu_top soc cpu d_cache way1_bank0 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7023,"simu_top soc cpu d_cache way1_bank0 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc cpu d_cache way1_bank1 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu d_cache way1_bank1 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8693,"simu_top soc cpu d_cache way1_bank1 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu d_cache way1_bank1 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8683,"simu_top soc cpu d_cache way1_bank1 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7024,"simu_top soc cpu d_cache way1_bank1 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7018,"simu_top soc cpu d_cache way1_bank1 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8692,"simu_top soc cpu d_cache way1_bank1 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7024,"simu_top soc cpu d_cache way1_bank1 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc cpu d_cache way1_bank2 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu d_cache way1_bank2 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8695,"simu_top soc cpu d_cache way1_bank2 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu d_cache way1_bank2 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8683,"simu_top soc cpu d_cache way1_bank2 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7025,"simu_top soc cpu d_cache way1_bank2 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7018,"simu_top soc cpu d_cache way1_bank2 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8694,"simu_top soc cpu d_cache way1_bank2 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7025,"simu_top soc cpu d_cache way1_bank2 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc cpu d_cache way1_bank3 WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu d_cache way1_bank3 DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8697,"simu_top soc cpu d_cache way1_bank3 addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu d_cache way1_bank3 clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8683,"simu_top soc cpu d_cache way1_bank3 dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7026,"simu_top soc cpu d_cache way1_bank3 douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7018,"simu_top soc cpu d_cache way1_bank3 ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8696,"simu_top soc cpu d_cache way1_bank3 wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7026,"simu_top soc cpu d_cache way1_bank3 output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8891,"simu_top soc cpu d_cache way0_tagv WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu d_cache way0_tagv DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8678,"simu_top soc cpu d_cache way0_tagv addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu d_cache way0_tagv clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7013,"simu_top soc cpu d_cache way0_tagv dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 20,0);
        tracep->declBus(c+7014,"simu_top soc cpu d_cache way0_tagv douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 20,0);
        tracep->declBit(c+7012,"simu_top soc cpu d_cache way0_tagv ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8677,"simu_top soc cpu d_cache way0_tagv wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7014,"simu_top soc cpu d_cache way0_tagv output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 20,0);
        tracep->declBus(c+8891,"simu_top soc cpu d_cache way1_tagv WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8890,"simu_top soc cpu d_cache way1_tagv DEPTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8680,"simu_top soc cpu d_cache way1_tagv addra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu d_cache way1_tagv clka",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7016,"simu_top soc cpu d_cache way1_tagv dina",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 20,0);
        tracep->declBus(c+7017,"simu_top soc cpu d_cache way1_tagv douta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 20,0);
        tracep->declBit(c+7015,"simu_top soc cpu d_cache way1_tagv ena",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8679,"simu_top soc cpu d_cache way1_tagv wea",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7017,"simu_top soc cpu d_cache way1_tagv output_buffer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 20,0);
        tracep->declBit(c+8752,"simu_top soc cpu d_cache lfsr clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc cpu d_cache lfsr resetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7072,"simu_top soc cpu d_cache lfsr random_val",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7090,"simu_top soc cpu d_cache lfsr r_lfsr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc cpu u_axi_bridge clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc cpu u_axi_bridge aresetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+22,"simu_top soc cpu u_axi_bridge arid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+23,"simu_top soc cpu u_axi_bridge araddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+73,"simu_top soc cpu u_axi_bridge arlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+25,"simu_top soc cpu u_axi_bridge arsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc cpu u_axi_bridge arburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc cpu u_axi_bridge arlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc cpu u_axi_bridge arcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc cpu u_axi_bridge arprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+26,"simu_top soc cpu u_axi_bridge arvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7926,"simu_top soc cpu u_axi_bridge arready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+27,"simu_top soc cpu u_axi_bridge rid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7927,"simu_top soc cpu u_axi_bridge rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+28,"simu_top soc cpu u_axi_bridge rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+29,"simu_top soc cpu u_axi_bridge rlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7928,"simu_top soc cpu u_axi_bridge rvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+30,"simu_top soc cpu u_axi_bridge rready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc cpu u_axi_bridge awid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11,"simu_top soc cpu u_axi_bridge awaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+74,"simu_top soc cpu u_axi_bridge awlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+13,"simu_top soc cpu u_axi_bridge awsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc cpu u_axi_bridge awburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc cpu u_axi_bridge awlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc cpu u_axi_bridge awcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc cpu u_axi_bridge awprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+14,"simu_top soc cpu u_axi_bridge awvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8786,"simu_top soc cpu u_axi_bridge awready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc cpu u_axi_bridge wid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+15,"simu_top soc cpu u_axi_bridge wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+16,"simu_top soc cpu u_axi_bridge wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+17,"simu_top soc cpu u_axi_bridge wlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+18,"simu_top soc cpu u_axi_bridge wvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8787,"simu_top soc cpu u_axi_bridge wready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+19,"simu_top soc cpu u_axi_bridge bid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+20,"simu_top soc cpu u_axi_bridge bresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+7925,"simu_top soc cpu u_axi_bridge bvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+21,"simu_top soc cpu u_axi_bridge bready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+177,"simu_top soc cpu u_axi_bridge inst_rd_req",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+178,"simu_top soc cpu u_axi_bridge inst_rd_type",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+179,"simu_top soc cpu u_axi_bridge inst_rd_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7835,"simu_top soc cpu u_axi_bridge inst_rd_rdy",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8097,"simu_top soc cpu u_axi_bridge inst_ret_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+180,"simu_top soc cpu u_axi_bridge inst_ret_last",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7927,"simu_top soc cpu u_axi_bridge inst_ret_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+181,"simu_top soc cpu u_axi_bridge data_rd_req",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+182,"simu_top soc cpu u_axi_bridge data_rd_type",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+183,"simu_top soc cpu u_axi_bridge data_rd_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8098,"simu_top soc cpu u_axi_bridge data_rd_rdy",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8099,"simu_top soc cpu u_axi_bridge data_ret_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+184,"simu_top soc cpu u_axi_bridge data_ret_last",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7927,"simu_top soc cpu u_axi_bridge data_ret_data",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+185,"simu_top soc cpu u_axi_bridge data_wr_req",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+182,"simu_top soc cpu u_axi_bridge data_wr_type",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+186,"simu_top soc cpu u_axi_bridge data_wr_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+187,"simu_top soc cpu u_axi_bridge data_wr_wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declArray(c+188,"simu_top soc cpu u_axi_bridge data_wr_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 127,0);
        tracep->declBit(c+192,"simu_top soc cpu u_axi_bridge data_wr_rdy",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8888,"simu_top soc cpu u_axi_bridge read_requst_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBus(c+8889,"simu_top soc cpu u_axi_bridge read_requst_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBus(c+8888,"simu_top soc cpu u_axi_bridge read_respond_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBus(c+8889,"simu_top soc cpu u_axi_bridge read_respond_transfer",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBus(c+8806,"simu_top soc cpu u_axi_bridge write_request_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8885,"simu_top soc cpu u_axi_bridge write_addr_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8884,"simu_top soc cpu u_axi_bridge write_data_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8886,"simu_top soc cpu u_axi_bridge write_all_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8887,"simu_top soc cpu u_axi_bridge write_data_transform",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8892,"simu_top soc cpu u_axi_bridge write_data_wait",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8893,"simu_top soc cpu u_axi_bridge write_wait_b",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBit(c+7091,"simu_top soc cpu u_axi_bridge read_requst_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7092,"simu_top soc cpu u_axi_bridge read_respond_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7093,"simu_top soc cpu u_axi_bridge write_requst_state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7094,"simu_top soc cpu u_axi_bridge write_wait_enable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7095,"simu_top soc cpu u_axi_bridge rd_requst_state_is_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8098,"simu_top soc cpu u_axi_bridge rd_requst_can_receive",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7096,"simu_top soc cpu u_axi_bridge data_rd_cache_line",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7097,"simu_top soc cpu u_axi_bridge inst_rd_cache_line",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7098,"simu_top soc cpu u_axi_bridge data_real_rd_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7099,"simu_top soc cpu u_axi_bridge data_real_rd_len",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7100,"simu_top soc cpu u_axi_bridge inst_real_rd_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7101,"simu_top soc cpu u_axi_bridge inst_real_rd_len",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+7096,"simu_top soc cpu u_axi_bridge data_wr_cache_line",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7102,"simu_top soc cpu u_axi_bridge data_real_wr_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7099,"simu_top soc cpu u_axi_bridge data_real_wr_len",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declArray(c+7103,"simu_top soc cpu u_axi_bridge write_buffer_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 127,0);
        tracep->declBus(c+7107,"simu_top soc cpu u_axi_bridge write_buffer_num",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7108,"simu_top soc cpu u_axi_bridge write_buffer_last",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8752,"simu_top soc cpu DifftestInstrCommit clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8894,"simu_top soc cpu DifftestInstrCommit coreid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8894,"simu_top soc cpu DifftestInstrCommit index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+200,"simu_top soc cpu DifftestInstrCommit valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+7109,"simu_top soc cpu DifftestInstrCommit pc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+217,"simu_top soc cpu DifftestInstrCommit instr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8807,"simu_top soc cpu DifftestInstrCommit skip",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+221,"simu_top soc cpu DifftestInstrCommit is_TLBFILL",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+222,"simu_top soc cpu DifftestInstrCommit TLBFILL_index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBit(c+201,"simu_top soc cpu DifftestInstrCommit is_CNTinst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+202,"simu_top soc cpu DifftestInstrCommit timer_64_value",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+213,"simu_top soc cpu DifftestInstrCommit wen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+214,"simu_top soc cpu DifftestInstrCommit wdest",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declQuad(c+7111,"simu_top soc cpu DifftestInstrCommit wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+211,"simu_top soc cpu DifftestInstrCommit csr_rstat",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+212,"simu_top soc cpu DifftestInstrCommit csr_data",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top soc cpu DifftestExcpEvent clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8894,"simu_top soc cpu DifftestExcpEvent coreid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+218,"simu_top soc cpu DifftestExcpEvent excp_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+219,"simu_top soc cpu DifftestExcpEvent eret",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7113,"simu_top soc cpu DifftestExcpEvent intrNo",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7114,"simu_top soc cpu DifftestExcpEvent cause",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declQuad(c+7109,"simu_top soc cpu DifftestExcpEvent exceptionPC",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+217,"simu_top soc cpu DifftestExcpEvent exceptionInst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top soc cpu DifftestTrapEvent clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8894,"simu_top soc cpu DifftestTrapEvent coreid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+223,"simu_top soc cpu DifftestTrapEvent valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7115,"simu_top soc cpu DifftestTrapEvent code",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declQuad(c+7109,"simu_top soc cpu DifftestTrapEvent pc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+225,"simu_top soc cpu DifftestTrapEvent cycleCnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+227,"simu_top soc cpu DifftestTrapEvent instrCnt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+8752,"simu_top soc cpu DifftestStoreEvent clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8894,"simu_top soc cpu DifftestStoreEvent coreid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8894,"simu_top soc cpu DifftestStoreEvent index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+207,"simu_top soc cpu DifftestStoreEvent valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declQuad(c+7116,"simu_top soc cpu DifftestStoreEvent storePAddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7118,"simu_top soc cpu DifftestStoreEvent storeVAddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7120,"simu_top soc cpu DifftestStoreEvent storeData",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+8752,"simu_top soc cpu DifftestLoadEvent clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8894,"simu_top soc cpu DifftestLoadEvent coreid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8894,"simu_top soc cpu DifftestLoadEvent index",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+204,"simu_top soc cpu DifftestLoadEvent valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declQuad(c+7122,"simu_top soc cpu DifftestLoadEvent paddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7124,"simu_top soc cpu DifftestLoadEvent vaddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+8752,"simu_top soc cpu DifftestCSRRegState clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8894,"simu_top soc cpu DifftestCSRRegState coreid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declQuad(c+7126,"simu_top soc cpu DifftestCSRRegState crmd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7128,"simu_top soc cpu DifftestCSRRegState prmd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+8895,"simu_top soc cpu DifftestCSRRegState euen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7130,"simu_top soc cpu DifftestCSRRegState ecfg",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7132,"simu_top soc cpu DifftestCSRRegState estat",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7134,"simu_top soc cpu DifftestCSRRegState era",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7136,"simu_top soc cpu DifftestCSRRegState badv",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7138,"simu_top soc cpu DifftestCSRRegState eentry",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7140,"simu_top soc cpu DifftestCSRRegState tlbidx",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7142,"simu_top soc cpu DifftestCSRRegState tlbehi",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7144,"simu_top soc cpu DifftestCSRRegState tlbelo0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7146,"simu_top soc cpu DifftestCSRRegState tlbelo1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7148,"simu_top soc cpu DifftestCSRRegState asid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7150,"simu_top soc cpu DifftestCSRRegState pgdl",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7152,"simu_top soc cpu DifftestCSRRegState pgdh",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7154,"simu_top soc cpu DifftestCSRRegState save0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7156,"simu_top soc cpu DifftestCSRRegState save1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7158,"simu_top soc cpu DifftestCSRRegState save2",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7160,"simu_top soc cpu DifftestCSRRegState save3",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7162,"simu_top soc cpu DifftestCSRRegState tid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7164,"simu_top soc cpu DifftestCSRRegState tcfg",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7166,"simu_top soc cpu DifftestCSRRegState tval",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7168,"simu_top soc cpu DifftestCSRRegState ticlr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7170,"simu_top soc cpu DifftestCSRRegState llbctl",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7172,"simu_top soc cpu DifftestCSRRegState tlbrentry",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7174,"simu_top soc cpu DifftestCSRRegState dmw0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7176,"simu_top soc cpu DifftestCSRRegState dmw1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBit(c+8752,"simu_top soc cpu DifftestGRegState clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8894,"simu_top soc cpu DifftestGRegState coreid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declQuad(c+8895,"simu_top soc cpu DifftestGRegState gpr_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7178,"simu_top soc cpu DifftestGRegState gpr_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7180,"simu_top soc cpu DifftestGRegState gpr_2",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7182,"simu_top soc cpu DifftestGRegState gpr_3",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7184,"simu_top soc cpu DifftestGRegState gpr_4",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7186,"simu_top soc cpu DifftestGRegState gpr_5",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7188,"simu_top soc cpu DifftestGRegState gpr_6",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7190,"simu_top soc cpu DifftestGRegState gpr_7",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7192,"simu_top soc cpu DifftestGRegState gpr_8",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7194,"simu_top soc cpu DifftestGRegState gpr_9",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7196,"simu_top soc cpu DifftestGRegState gpr_10",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7198,"simu_top soc cpu DifftestGRegState gpr_11",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7200,"simu_top soc cpu DifftestGRegState gpr_12",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7202,"simu_top soc cpu DifftestGRegState gpr_13",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7204,"simu_top soc cpu DifftestGRegState gpr_14",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7206,"simu_top soc cpu DifftestGRegState gpr_15",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7208,"simu_top soc cpu DifftestGRegState gpr_16",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7210,"simu_top soc cpu DifftestGRegState gpr_17",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7212,"simu_top soc cpu DifftestGRegState gpr_18",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7214,"simu_top soc cpu DifftestGRegState gpr_19",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7216,"simu_top soc cpu DifftestGRegState gpr_20",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7218,"simu_top soc cpu DifftestGRegState gpr_21",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7220,"simu_top soc cpu DifftestGRegState gpr_22",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7222,"simu_top soc cpu DifftestGRegState gpr_23",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7224,"simu_top soc cpu DifftestGRegState gpr_24",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7226,"simu_top soc cpu DifftestGRegState gpr_25",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7228,"simu_top soc cpu DifftestGRegState gpr_26",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7230,"simu_top soc cpu DifftestGRegState gpr_27",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7232,"simu_top soc cpu DifftestGRegState gpr_28",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7234,"simu_top soc cpu DifftestGRegState gpr_29",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7236,"simu_top soc cpu DifftestGRegState gpr_30",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declQuad(c+7238,"simu_top soc cpu DifftestGRegState gpr_31",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 63,0);
        tracep->declBus(c+8801,"simu_top soc delay BUS_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc delay DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc delay CPU_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8754,"simu_top soc delay enable_delay",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8755,"simu_top soc delay random_seed",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 22,0);
        tracep->declBus(c+23,"simu_top soc delay s_araddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8803,"simu_top soc delay s_arburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc delay s_arcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+22,"simu_top soc delay s_arid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+24,"simu_top soc delay s_arlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8804,"simu_top soc delay s_arlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8806,"simu_top soc delay s_arprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+34,"simu_top soc delay s_arready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+25,"simu_top soc delay s_arsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7932,"simu_top soc delay s_arvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11,"simu_top soc delay s_awaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8803,"simu_top soc delay s_awburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc delay s_awcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8802,"simu_top soc delay s_awid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12,"simu_top soc delay s_awlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8804,"simu_top soc delay s_awlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8806,"simu_top soc delay s_awprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+31,"simu_top soc delay s_awready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13,"simu_top soc delay s_awsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7929,"simu_top soc delay s_awvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+19,"simu_top soc delay s_bid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+7931,"simu_top soc delay s_bready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+20,"simu_top soc delay s_bresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+33,"simu_top soc delay s_bvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8752,"simu_top soc delay aclk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc delay aresetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7927,"simu_top soc delay s_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+27,"simu_top soc delay s_rid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+29,"simu_top soc delay s_rlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7933,"simu_top soc delay s_rready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+28,"simu_top soc delay s_rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+35,"simu_top soc delay s_rvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+15,"simu_top soc delay s_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8802,"simu_top soc delay s_wid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+17,"simu_top soc delay s_wlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+32,"simu_top soc delay s_wready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+16,"simu_top soc delay s_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+7930,"simu_top soc delay s_wvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+23,"simu_top soc delay m_araddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8803,"simu_top soc delay m_arburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc delay m_arcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+22,"simu_top soc delay m_arid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+24,"simu_top soc delay m_arlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8804,"simu_top soc delay m_arlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8806,"simu_top soc delay m_arprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7926,"simu_top soc delay m_arready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+25,"simu_top soc delay m_arsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+26,"simu_top soc delay m_arvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11,"simu_top soc delay m_awaddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8803,"simu_top soc delay m_awburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc delay m_awcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8802,"simu_top soc delay m_awid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12,"simu_top soc delay m_awlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8804,"simu_top soc delay m_awlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8806,"simu_top soc delay m_awprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+8786,"simu_top soc delay m_awready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13,"simu_top soc delay m_awsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+14,"simu_top soc delay m_awvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+19,"simu_top soc delay m_bid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+21,"simu_top soc delay m_bready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+20,"simu_top soc delay m_bresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+7925,"simu_top soc delay m_bvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7927,"simu_top soc delay m_rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+27,"simu_top soc delay m_rid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+29,"simu_top soc delay m_rlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+30,"simu_top soc delay m_rready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+28,"simu_top soc delay m_rresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+7928,"simu_top soc delay m_rvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+15,"simu_top soc delay m_wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8802,"simu_top soc delay m_wid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+17,"simu_top soc delay m_wlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8787,"simu_top soc delay m_wready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+16,"simu_top soc delay m_wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+18,"simu_top soc delay m_wvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7240,"simu_top soc delay mask_ar",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7241,"simu_top soc delay mask_ar_disable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7885,"simu_top soc delay mask_ar_ok",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7242,"simu_top soc delay mask_ar_raw",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7243,"simu_top soc delay mask_aw",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7244,"simu_top soc delay mask_aw_disable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7886,"simu_top soc delay mask_aw_ok",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7245,"simu_top soc delay mask_aw_raw",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7246,"simu_top soc delay mask_b",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7246,"simu_top soc delay mask_b_raw",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7247,"simu_top soc delay mask_no_delay",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7248,"simu_top soc delay mask_r",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7248,"simu_top soc delay mask_r_raw",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7249,"simu_top soc delay mask_random",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 22,0);
        tracep->declBus(c+7250,"simu_top soc delay mask_random_next",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 22,0);
        tracep->declBit(c+8788,"simu_top soc delay mask_reset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7251,"simu_top soc delay mask_short_delay",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7252,"simu_top soc delay mask_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7253,"simu_top soc delay mask_w_disable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7887,"simu_top soc delay mask_w_ok",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7254,"simu_top soc delay mask_w_raw",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc AXI_SLAVE_MUX spi_boot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8752,"simu_top soc AXI_SLAVE_MUX axi_s_aclk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc AXI_SLAVE_MUX axi_s_aresetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc AXI_SLAVE_MUX axi_s_awid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11,"simu_top soc AXI_SLAVE_MUX axi_s_awaddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12,"simu_top soc AXI_SLAVE_MUX axi_s_awlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13,"simu_top soc AXI_SLAVE_MUX axi_s_awsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc AXI_SLAVE_MUX axi_s_awburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc AXI_SLAVE_MUX axi_s_awlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc AXI_SLAVE_MUX axi_s_awcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc AXI_SLAVE_MUX axi_s_awprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7929,"simu_top soc AXI_SLAVE_MUX axi_s_awvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+31,"simu_top soc AXI_SLAVE_MUX axi_s_awready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBus(c+8802,"simu_top soc AXI_SLAVE_MUX axi_s_wid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+15,"simu_top soc AXI_SLAVE_MUX axi_s_wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+16,"simu_top soc AXI_SLAVE_MUX axi_s_wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+17,"simu_top soc AXI_SLAVE_MUX axi_s_wlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7930,"simu_top soc AXI_SLAVE_MUX axi_s_wvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+32,"simu_top soc AXI_SLAVE_MUX axi_s_wready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBus(c+19,"simu_top soc AXI_SLAVE_MUX axi_s_bid",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+20,"simu_top soc AXI_SLAVE_MUX axi_s_bresp",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+33,"simu_top soc AXI_SLAVE_MUX axi_s_bvalid",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBit(c+7931,"simu_top soc AXI_SLAVE_MUX axi_s_bready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+22,"simu_top soc AXI_SLAVE_MUX axi_s_arid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+23,"simu_top soc AXI_SLAVE_MUX axi_s_araddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+24,"simu_top soc AXI_SLAVE_MUX axi_s_arlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+25,"simu_top soc AXI_SLAVE_MUX axi_s_arsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc AXI_SLAVE_MUX axi_s_arburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc AXI_SLAVE_MUX axi_s_arlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc AXI_SLAVE_MUX axi_s_arcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc AXI_SLAVE_MUX axi_s_arprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7932,"simu_top soc AXI_SLAVE_MUX axi_s_arvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+34,"simu_top soc AXI_SLAVE_MUX axi_s_arready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBus(c+27,"simu_top soc AXI_SLAVE_MUX axi_s_rid",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7927,"simu_top soc AXI_SLAVE_MUX axi_s_rdata",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+28,"simu_top soc AXI_SLAVE_MUX axi_s_rresp",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+29,"simu_top soc AXI_SLAVE_MUX axi_s_rlast",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBit(c+35,"simu_top soc AXI_SLAVE_MUX axi_s_rvalid",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBit(c+7933,"simu_top soc AXI_SLAVE_MUX axi_s_rready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc AXI_SLAVE_MUX s0_awid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11,"simu_top soc AXI_SLAVE_MUX s0_awaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12,"simu_top soc AXI_SLAVE_MUX s0_awlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13,"simu_top soc AXI_SLAVE_MUX s0_awsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc AXI_SLAVE_MUX s0_awburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc AXI_SLAVE_MUX s0_awlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc AXI_SLAVE_MUX s0_awcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc AXI_SLAVE_MUX s0_awprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7934,"simu_top soc AXI_SLAVE_MUX s0_awvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+36,"simu_top soc AXI_SLAVE_MUX s0_awready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc AXI_SLAVE_MUX s0_wid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+15,"simu_top soc AXI_SLAVE_MUX s0_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+16,"simu_top soc AXI_SLAVE_MUX s0_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+17,"simu_top soc AXI_SLAVE_MUX s0_wlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7935,"simu_top soc AXI_SLAVE_MUX s0_wvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+37,"simu_top soc AXI_SLAVE_MUX s0_wready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+38,"simu_top soc AXI_SLAVE_MUX s0_bid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8804,"simu_top soc AXI_SLAVE_MUX s0_bresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+39,"simu_top soc AXI_SLAVE_MUX s0_bvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7936,"simu_top soc AXI_SLAVE_MUX s0_bready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+22,"simu_top soc AXI_SLAVE_MUX s0_arid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+23,"simu_top soc AXI_SLAVE_MUX s0_araddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+24,"simu_top soc AXI_SLAVE_MUX s0_arlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+25,"simu_top soc AXI_SLAVE_MUX s0_arsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc AXI_SLAVE_MUX s0_arburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc AXI_SLAVE_MUX s0_arlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc AXI_SLAVE_MUX s0_arcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc AXI_SLAVE_MUX s0_arprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7937,"simu_top soc AXI_SLAVE_MUX s0_arvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+40,"simu_top soc AXI_SLAVE_MUX s0_arready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+41,"simu_top soc AXI_SLAVE_MUX s0_rid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8758,"simu_top soc AXI_SLAVE_MUX s0_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8804,"simu_top soc AXI_SLAVE_MUX s0_rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+42,"simu_top soc AXI_SLAVE_MUX s0_rlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+43,"simu_top soc AXI_SLAVE_MUX s0_rvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7938,"simu_top soc AXI_SLAVE_MUX s0_rready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc AXI_SLAVE_MUX s1_awid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11,"simu_top soc AXI_SLAVE_MUX s1_awaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12,"simu_top soc AXI_SLAVE_MUX s1_awlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13,"simu_top soc AXI_SLAVE_MUX s1_awsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc AXI_SLAVE_MUX s1_awburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc AXI_SLAVE_MUX s1_awlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc AXI_SLAVE_MUX s1_awcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc AXI_SLAVE_MUX s1_awprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+8702,"simu_top soc AXI_SLAVE_MUX s1_awvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc AXI_SLAVE_MUX s1_awready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc AXI_SLAVE_MUX s1_wid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+15,"simu_top soc AXI_SLAVE_MUX s1_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+16,"simu_top soc AXI_SLAVE_MUX s1_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+17,"simu_top soc AXI_SLAVE_MUX s1_wlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8703,"simu_top soc AXI_SLAVE_MUX s1_wvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc AXI_SLAVE_MUX s1_wready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8897,"simu_top soc AXI_SLAVE_MUX s1_bid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8898,"simu_top soc AXI_SLAVE_MUX s1_bresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8807,"simu_top soc AXI_SLAVE_MUX s1_bvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8704,"simu_top soc AXI_SLAVE_MUX s1_bready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+22,"simu_top soc AXI_SLAVE_MUX s1_arid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+23,"simu_top soc AXI_SLAVE_MUX s1_araddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+24,"simu_top soc AXI_SLAVE_MUX s1_arlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+25,"simu_top soc AXI_SLAVE_MUX s1_arsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc AXI_SLAVE_MUX s1_arburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc AXI_SLAVE_MUX s1_arlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc AXI_SLAVE_MUX s1_arcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc AXI_SLAVE_MUX s1_arprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+8705,"simu_top soc AXI_SLAVE_MUX s1_arvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc AXI_SLAVE_MUX s1_arready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8899,"simu_top soc AXI_SLAVE_MUX s1_rid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8900,"simu_top soc AXI_SLAVE_MUX s1_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8901,"simu_top soc AXI_SLAVE_MUX s1_rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8902,"simu_top soc AXI_SLAVE_MUX s1_rlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc AXI_SLAVE_MUX s1_rvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8706,"simu_top soc AXI_SLAVE_MUX s1_rready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc AXI_SLAVE_MUX s2_awid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11,"simu_top soc AXI_SLAVE_MUX s2_awaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12,"simu_top soc AXI_SLAVE_MUX s2_awlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13,"simu_top soc AXI_SLAVE_MUX s2_awsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc AXI_SLAVE_MUX s2_awburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc AXI_SLAVE_MUX s2_awlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc AXI_SLAVE_MUX s2_awcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc AXI_SLAVE_MUX s2_awprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7944,"simu_top soc AXI_SLAVE_MUX s2_awvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+53,"simu_top soc AXI_SLAVE_MUX s2_awready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc AXI_SLAVE_MUX s2_wid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+15,"simu_top soc AXI_SLAVE_MUX s2_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+16,"simu_top soc AXI_SLAVE_MUX s2_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+17,"simu_top soc AXI_SLAVE_MUX s2_wlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7945,"simu_top soc AXI_SLAVE_MUX s2_wvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+54,"simu_top soc AXI_SLAVE_MUX s2_wready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+55,"simu_top soc AXI_SLAVE_MUX s2_bid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8804,"simu_top soc AXI_SLAVE_MUX s2_bresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+56,"simu_top soc AXI_SLAVE_MUX s2_bvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7946,"simu_top soc AXI_SLAVE_MUX s2_bready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+22,"simu_top soc AXI_SLAVE_MUX s2_arid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+23,"simu_top soc AXI_SLAVE_MUX s2_araddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+24,"simu_top soc AXI_SLAVE_MUX s2_arlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+25,"simu_top soc AXI_SLAVE_MUX s2_arsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc AXI_SLAVE_MUX s2_arburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc AXI_SLAVE_MUX s2_arlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc AXI_SLAVE_MUX s2_arcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc AXI_SLAVE_MUX s2_arprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7947,"simu_top soc AXI_SLAVE_MUX s2_arvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+57,"simu_top soc AXI_SLAVE_MUX s2_arready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+58,"simu_top soc AXI_SLAVE_MUX s2_rid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+59,"simu_top soc AXI_SLAVE_MUX s2_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8804,"simu_top soc AXI_SLAVE_MUX s2_rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+60,"simu_top soc AXI_SLAVE_MUX s2_rlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+61,"simu_top soc AXI_SLAVE_MUX s2_rvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7948,"simu_top soc AXI_SLAVE_MUX s2_rready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc AXI_SLAVE_MUX s3_awid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11,"simu_top soc AXI_SLAVE_MUX s3_awaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12,"simu_top soc AXI_SLAVE_MUX s3_awlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13,"simu_top soc AXI_SLAVE_MUX s3_awsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc AXI_SLAVE_MUX s3_awburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc AXI_SLAVE_MUX s3_awlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc AXI_SLAVE_MUX s3_awcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc AXI_SLAVE_MUX s3_awprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7939,"simu_top soc AXI_SLAVE_MUX s3_awvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+44,"simu_top soc AXI_SLAVE_MUX s3_awready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc AXI_SLAVE_MUX s3_wid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+15,"simu_top soc AXI_SLAVE_MUX s3_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+16,"simu_top soc AXI_SLAVE_MUX s3_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+17,"simu_top soc AXI_SLAVE_MUX s3_wlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7940,"simu_top soc AXI_SLAVE_MUX s3_wvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+45,"simu_top soc AXI_SLAVE_MUX s3_wready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+46,"simu_top soc AXI_SLAVE_MUX s3_bid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8804,"simu_top soc AXI_SLAVE_MUX s3_bresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+47,"simu_top soc AXI_SLAVE_MUX s3_bvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7941,"simu_top soc AXI_SLAVE_MUX s3_bready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+22,"simu_top soc AXI_SLAVE_MUX s3_arid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+23,"simu_top soc AXI_SLAVE_MUX s3_araddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+24,"simu_top soc AXI_SLAVE_MUX s3_arlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+25,"simu_top soc AXI_SLAVE_MUX s3_arsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc AXI_SLAVE_MUX s3_arburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc AXI_SLAVE_MUX s3_arlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc AXI_SLAVE_MUX s3_arcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc AXI_SLAVE_MUX s3_arprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7942,"simu_top soc AXI_SLAVE_MUX s3_arvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+48,"simu_top soc AXI_SLAVE_MUX s3_arready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+49,"simu_top soc AXI_SLAVE_MUX s3_rid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+50,"simu_top soc AXI_SLAVE_MUX s3_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8804,"simu_top soc AXI_SLAVE_MUX s3_rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+51,"simu_top soc AXI_SLAVE_MUX s3_rlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+52,"simu_top soc AXI_SLAVE_MUX s3_rvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7943,"simu_top soc AXI_SLAVE_MUX s3_rready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc AXI_SLAVE_MUX s4_awid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11,"simu_top soc AXI_SLAVE_MUX s4_awaddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12,"simu_top soc AXI_SLAVE_MUX s4_awlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13,"simu_top soc AXI_SLAVE_MUX s4_awsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc AXI_SLAVE_MUX s4_awburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc AXI_SLAVE_MUX s4_awlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc AXI_SLAVE_MUX s4_awcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc AXI_SLAVE_MUX s4_awprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+8707,"simu_top soc AXI_SLAVE_MUX s4_awvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc AXI_SLAVE_MUX s4_awready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc AXI_SLAVE_MUX s4_wid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+15,"simu_top soc AXI_SLAVE_MUX s4_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+16,"simu_top soc AXI_SLAVE_MUX s4_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+17,"simu_top soc AXI_SLAVE_MUX s4_wlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8708,"simu_top soc AXI_SLAVE_MUX s4_wvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc AXI_SLAVE_MUX s4_wready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8903,"simu_top soc AXI_SLAVE_MUX s4_bid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8904,"simu_top soc AXI_SLAVE_MUX s4_bresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8807,"simu_top soc AXI_SLAVE_MUX s4_bvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8709,"simu_top soc AXI_SLAVE_MUX s4_bready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+22,"simu_top soc AXI_SLAVE_MUX s4_arid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+23,"simu_top soc AXI_SLAVE_MUX s4_araddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+24,"simu_top soc AXI_SLAVE_MUX s4_arlen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+25,"simu_top soc AXI_SLAVE_MUX s4_arsize",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc AXI_SLAVE_MUX s4_arburst",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc AXI_SLAVE_MUX s4_arlock",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc AXI_SLAVE_MUX s4_arcache",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc AXI_SLAVE_MUX s4_arprot",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+8710,"simu_top soc AXI_SLAVE_MUX s4_arvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc AXI_SLAVE_MUX s4_arready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8905,"simu_top soc AXI_SLAVE_MUX s4_rid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8906,"simu_top soc AXI_SLAVE_MUX s4_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8907,"simu_top soc AXI_SLAVE_MUX s4_rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8908,"simu_top soc AXI_SLAVE_MUX s4_rlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc AXI_SLAVE_MUX s4_rvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8711,"simu_top soc AXI_SLAVE_MUX s4_rready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8752,"simu_top soc AXI_SLAVE_MUX clk",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc AXI_SLAVE_MUX rst_n",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7255,"simu_top soc AXI_SLAVE_MUX wr_data_s_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+7256,"simu_top soc AXI_SLAVE_MUX rd_addr_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+7257,"simu_top soc AXI_SLAVE_MUX wr_addr_hit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+7258,"simu_top soc AXI_SLAVE_MUX wr_resp_s_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+7259,"simu_top soc AXI_SLAVE_MUX s_awready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+7260,"simu_top soc AXI_SLAVE_MUX s_wready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+7261,"simu_top soc AXI_SLAVE_MUX s_bvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+7262,"simu_top soc AXI_SLAVE_MUX s_arready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+7263,"simu_top soc AXI_SLAVE_MUX s_rlast",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+7264,"simu_top soc AXI_SLAVE_MUX s_rvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        {int i; for (i=0; i<5; i++) {
                tracep->declBus(c+7265+i*1,"simu_top soc AXI_SLAVE_MUX s_bid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 3,0);}}
        {int i; for (i=0; i<5; i++) {
                tracep->declBus(c+1+i*1,"simu_top soc AXI_SLAVE_MUX s_bresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 1,0);}}
        {int i; for (i=0; i<5; i++) {
                tracep->declBus(c+7270+i*1,"simu_top soc AXI_SLAVE_MUX s_rid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 3,0);}}
        {int i; for (i=0; i<5; i++) {
                tracep->declBus(c+7888+i*1,"simu_top soc AXI_SLAVE_MUX s_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 31,0);}}
        {int i; for (i=0; i<5; i++) {
                tracep->declBus(c+6+i*1,"simu_top soc AXI_SLAVE_MUX s_rresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 1,0);}}
        tracep->declBus(c+8712,"simu_top soc AXI_SLAVE_MUX s_awvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+8713,"simu_top soc AXI_SLAVE_MUX s_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+8714,"simu_top soc AXI_SLAVE_MUX s_bready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+8715,"simu_top soc AXI_SLAVE_MUX s_arvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+8716,"simu_top soc AXI_SLAVE_MUX s_rready",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        {int i; for (i=0; i<5; i++) {
                tracep->declBus(c+8909+i*1,"simu_top soc AXI_SLAVE_MUX BASE_ADDR",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, true,(i+0), 4,0);}}
        tracep->declBus(c+7275,"simu_top soc AXI_SLAVE_MUX wr_sel_group_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7276,"simu_top soc AXI_SLAVE_MUX wr_sel_group_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7277,"simu_top soc AXI_SLAVE_MUX bvalid_group_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7278,"simu_top soc AXI_SLAVE_MUX bvalid_group_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8914,"simu_top soc AXI_SLAVE_MUX rd_sel_group_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8915,"simu_top soc AXI_SLAVE_MUX rd_sel_group_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7279,"simu_top soc AXI_SLAVE_MUX rd_valid_group_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7280,"simu_top soc AXI_SLAVE_MUX rd_valid_group_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7281,"simu_top soc AXI_SLAVE_MUX wr_fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7282,"simu_top soc AXI_SLAVE_MUX wr_fifo_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7283,"simu_top soc AXI_SLAVE_MUX rd_fifo_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7284,"simu_top soc AXI_SLAVE_MUX rd_fifo_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8717,"simu_top soc AXI_SLAVE_MUX wr_dir_ins",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7893,"simu_top soc AXI_SLAVE_MUX wr_dir_del",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7285,"simu_top soc AXI_SLAVE_MUX wr_data_dir",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7286,"simu_top soc AXI_SLAVE_MUX wr_addr_dir",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7287,"simu_top soc AXI_SLAVE_MUX wr_resp_pre_sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7288,"simu_top soc AXI_SLAVE_MUX wr_resp_prog",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7289,"simu_top soc AXI_SLAVE_MUX wr_resp_sel_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7290,"simu_top soc AXI_SLAVE_MUX wr_resp_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8916,"simu_top soc AXI_SLAVE_MUX axi_s_awready_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
        tracep->declBus(c+8916,"simu_top soc AXI_SLAVE_MUX awvlid_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
        tracep->declBus(c+8916,"simu_top soc AXI_SLAVE_MUX resp_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
        tracep->declBus(c+8916,"simu_top soc AXI_SLAVE_MUX axi_s_resp_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
        tracep->declBus(c+7291,"simu_top soc AXI_SLAVE_MUX w_addr_dir_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
        tracep->declBus(c+8916,"simu_top soc AXI_SLAVE_MUX w_ad_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
        tracep->declBit(c+7292,"simu_top soc AXI_SLAVE_MUX wr_addr_hit_temp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8916,"simu_top soc AXI_SLAVE_MUX axi_s_wready_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
        tracep->declBus(c+8916,"simu_top soc AXI_SLAVE_MUX wvalid_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
        tracep->declBus(c+7293,"simu_top soc AXI_SLAVE_MUX rd_data_sel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+8718,"simu_top soc AXI_SLAVE_MUX rd_dir_ins",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7894,"simu_top soc AXI_SLAVE_MUX rd_dir_del",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7293,"simu_top soc AXI_SLAVE_MUX rd_data_dir",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7294,"simu_top soc AXI_SLAVE_MUX rd_addr_dir",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7295,"simu_top soc AXI_SLAVE_MUX rd_data_pre_sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8916,"simu_top soc AXI_SLAVE_MUX rd_arready_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
        tracep->declBus(c+8916,"simu_top soc AXI_SLAVE_MUX rd_arvalid_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
        tracep->declBus(c+8917,"simu_top soc AXI_SLAVE_MUX rd_addr_hit_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
        tracep->declBit(c+7296,"simu_top soc AXI_SLAVE_MUX rd_addr_hit_temp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7297,"simu_top soc AXI_SLAVE_MUX rd_addr_dir_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
        tracep->declBus(c+8916,"simu_top soc AXI_SLAVE_MUX axi_rd_data_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
        tracep->declBus(c+8817,"simu_top soc AXI_SLAVE_MUX wr_fifo FIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top soc AXI_SLAVE_MUX wr_fifo clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc AXI_SLAVE_MUX wr_fifo rst_n",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7281,"simu_top soc AXI_SLAVE_MUX wr_fifo empty",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7282,"simu_top soc AXI_SLAVE_MUX wr_fifo full",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8717,"simu_top soc AXI_SLAVE_MUX wr_fifo shift_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7286,"simu_top soc AXI_SLAVE_MUX wr_fifo data_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7893,"simu_top soc AXI_SLAVE_MUX wr_fifo shift_out",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7285,"simu_top soc AXI_SLAVE_MUX wr_fifo data_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+7298+i*1,"simu_top soc AXI_SLAVE_MUX wr_fifo fifo_ram",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 2,0);}}
        tracep->declBus(c+7300,"simu_top soc AXI_SLAVE_MUX wr_fifo wr_ptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7301,"simu_top soc AXI_SLAVE_MUX wr_fifo rd_ptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7302,"simu_top soc AXI_SLAVE_MUX wr_fifo mem_wr_pos",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7303,"simu_top soc AXI_SLAVE_MUX wr_fifo mem_rd_pos",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7304,"simu_top soc AXI_SLAVE_MUX wr_fifo i",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
        tracep->declBus(c+8817,"simu_top soc AXI_SLAVE_MUX rd_fifo FIFO_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top soc AXI_SLAVE_MUX rd_fifo clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc AXI_SLAVE_MUX rd_fifo rst_n",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7283,"simu_top soc AXI_SLAVE_MUX rd_fifo empty",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7284,"simu_top soc AXI_SLAVE_MUX rd_fifo full",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8718,"simu_top soc AXI_SLAVE_MUX rd_fifo shift_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7294,"simu_top soc AXI_SLAVE_MUX rd_fifo data_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7894,"simu_top soc AXI_SLAVE_MUX rd_fifo shift_out",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7293,"simu_top soc AXI_SLAVE_MUX rd_fifo data_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+7305+i*1,"simu_top soc AXI_SLAVE_MUX rd_fifo fifo_ram",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 2,0);}}
        tracep->declBus(c+7307,"simu_top soc AXI_SLAVE_MUX rd_fifo wr_ptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7308,"simu_top soc AXI_SLAVE_MUX rd_fifo rd_ptr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7309,"simu_top soc AXI_SLAVE_MUX rd_fifo mem_wr_pos",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7310,"simu_top soc AXI_SLAVE_MUX rd_fifo mem_rd_pos",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7311,"simu_top soc AXI_SLAVE_MUX rd_fifo i",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
        tracep->declBus(c+8918,"simu_top soc APB_DEV ADDR_APB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8919,"simu_top soc APB_DEV DATA_APB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8920,"simu_top soc APB_DEV L_ADDR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8919,"simu_top soc APB_DEV L_ID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8921,"simu_top soc APB_DEV L_DATA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8922,"simu_top soc APB_DEV L_MASK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top soc APB_DEV clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc APB_DEV rst_n",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc APB_DEV axi_s_awid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11,"simu_top soc APB_DEV axi_s_awaddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12,"simu_top soc APB_DEV axi_s_awlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13,"simu_top soc APB_DEV axi_s_awsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc APB_DEV axi_s_awburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc APB_DEV axi_s_awlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc APB_DEV axi_s_awcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc APB_DEV axi_s_awprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7944,"simu_top soc APB_DEV axi_s_awvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+53,"simu_top soc APB_DEV axi_s_awready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc APB_DEV axi_s_wid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+15,"simu_top soc APB_DEV axi_s_wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+16,"simu_top soc APB_DEV axi_s_wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+17,"simu_top soc APB_DEV axi_s_wlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7945,"simu_top soc APB_DEV axi_s_wvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+54,"simu_top soc APB_DEV axi_s_wready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+55,"simu_top soc APB_DEV axi_s_bid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8804,"simu_top soc APB_DEV axi_s_bresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+56,"simu_top soc APB_DEV axi_s_bvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7946,"simu_top soc APB_DEV axi_s_bready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+22,"simu_top soc APB_DEV axi_s_arid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+23,"simu_top soc APB_DEV axi_s_araddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+24,"simu_top soc APB_DEV axi_s_arlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+25,"simu_top soc APB_DEV axi_s_arsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc APB_DEV axi_s_arburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc APB_DEV axi_s_arlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc APB_DEV axi_s_arcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc APB_DEV axi_s_arprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7947,"simu_top soc APB_DEV axi_s_arvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+57,"simu_top soc APB_DEV axi_s_arready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+58,"simu_top soc APB_DEV axi_s_rid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+59,"simu_top soc APB_DEV axi_s_rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8804,"simu_top soc APB_DEV axi_s_rresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+60,"simu_top soc APB_DEV axi_s_rlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+61,"simu_top soc APB_DEV axi_s_rvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7948,"simu_top soc APB_DEV axi_s_rready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7312,"simu_top soc APB_DEV apb_ready_dma",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8923,"simu_top soc APB_DEV apb_rw_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8924,"simu_top soc APB_DEV apb_psel_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8925,"simu_top soc APB_DEV apb_enab_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8926,"simu_top soc APB_DEV apb_addr_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8927,"simu_top soc APB_DEV apb_wdata_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7313,"simu_top soc APB_DEV apb_rdata_dma",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8928,"simu_top soc APB_DEV apb_valid_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7314,"simu_top soc APB_DEV dma_grant",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7315,"simu_top soc APB_DEV dma_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8929,"simu_top soc APB_DEV dma_ack_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8776,"simu_top soc APB_DEV uart0_txd_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+69,"simu_top soc APB_DEV uart0_txd_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+70,"simu_top soc APB_DEV uart0_txd_oe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8775,"simu_top soc APB_DEV uart0_rxd_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+71,"simu_top soc APB_DEV uart0_rxd_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+72,"simu_top soc APB_DEV uart0_rxd_oe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+66,"simu_top soc APB_DEV uart0_rts_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+67,"simu_top soc APB_DEV uart0_dtr_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV uart0_cts_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV uart0_dsr_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV uart0_dcd_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8808,"simu_top soc APB_DEV uart0_ri_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+68,"simu_top soc APB_DEV uart0_int",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8804,"simu_top soc APB_DEV nand_type",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc APB_DEV nand_rdy",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8805,"simu_top soc APB_DEV nand_ce",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+8807,"simu_top soc APB_DEV nand_cle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV nand_ale",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV nand_rd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV nand_wr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV nand_dat_oe",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8894,"simu_top soc APB_DEV nand_dat_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8894,"simu_top soc APB_DEV nand_dat_o",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8929,"simu_top soc APB_DEV nand_dma_ack_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7315,"simu_top soc APB_DEV nand_dma_req_o",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7316,"simu_top soc APB_DEV apb_ready_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7317,"simu_top soc APB_DEV apb_rw_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7318,"simu_top soc APB_DEV apb_psel_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7319,"simu_top soc APB_DEV apb_enab_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7320,"simu_top soc APB_DEV apb_addr_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+7321,"simu_top soc APB_DEV apb_datai_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7322,"simu_top soc APB_DEV apb_datao_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc APB_DEV apb_clk_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc APB_DEV apb_reset_n_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7323,"simu_top soc APB_DEV apb_word_trans_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8719,"simu_top soc APB_DEV apb_valid_cpu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7324,"simu_top soc APB_DEV apb_high_24b_rd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBus(c+7325,"simu_top soc APB_DEV apb_high_24b_wr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBit(c+8930,"simu_top soc APB_DEV apb_clk_dma",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8931,"simu_top soc APB_DEV apb_reset_n_dma",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7326,"simu_top soc APB_DEV apb_uart0_req",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7327,"simu_top soc APB_DEV apb_uart0_ack",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7328,"simu_top soc APB_DEV apb_uart0_rw",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7327,"simu_top soc APB_DEV apb_uart0_enab",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7329,"simu_top soc APB_DEV apb_uart0_psel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7330,"simu_top soc APB_DEV apb_uart0_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+7331,"simu_top soc APB_DEV apb_uart0_datai",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7332,"simu_top soc APB_DEV apb_uart0_datao",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+7333,"simu_top soc APB_DEV apb_nand_req",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7334,"simu_top soc APB_DEV apb_nand_ack",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7328,"simu_top soc APB_DEV apb_nand_rw",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7334,"simu_top soc APB_DEV apb_nand_enab",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7335,"simu_top soc APB_DEV apb_nand_psel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7330,"simu_top soc APB_DEV apb_nand_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+7336,"simu_top soc APB_DEV apb_nand_datai",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7337,"simu_top soc APB_DEV apb_nand_datao",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8918,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu L_ADDR_APB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu rst_n",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+11,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awaddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+12,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+13,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7944,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+53,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_awready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBus(c+8802,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_wid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+15,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+16,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+17,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_wlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7945,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_wvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+54,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_wready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBus(c+55,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_bid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8804,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_bresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+56,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_bvalid",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBit(c+7946,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_bready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+22,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_arid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+23,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_araddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+24,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_arlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+25,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_arsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8803,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_arburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8804,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_arlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_arcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8806,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_arprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7947,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_arvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+57,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_arready",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBus(c+58,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_rid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+59,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8804,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_rresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+60,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_rlast",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBit(c+61,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_rvalid",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBit(c+7948,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_rready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7323,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu apb_word_trans",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7338,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu cpu_grant",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8719,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu apb_valid_cpu",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7324,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu apb_high_24b_rd",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBus(c+7325,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu apb_high_24b_wr",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBit(c+8752,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu apb_clk",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu apb_reset_n",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7318,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_psel",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBit(c+7319,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_enable",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBit(c+7317,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_rw",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7320,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+7321,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_datai",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7322,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_datao",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+7316,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_ready_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7895,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu csr_rw_send_axi_rsp_done",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7339,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8802,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu CSR_RW_SM_IDLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+8932,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu CSR_RW_SM_GET_AXI_ADDR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+8933,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu CSR_RW_SM_SEND_AXI_RSP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBit(c+7340,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_sel_rd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7317,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_sel_wr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7341,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu csr_rw_sm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+8720,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu csr_rw_sm_nxt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7320,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_req_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
        tracep->declBus(c+55,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_w_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+58,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_r_id",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7342,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu axi_s_rstrb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7343,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu apb_s_wstrb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7344,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_datai_32",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7345,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu reg_datao_32",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7346,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu rd_count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7347,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu apb_rd_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7348,"simu_top soc APB_DEV AA_axi2apb_bridge_cpu apb_wr_size",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8918,"simu_top soc APB_DEV AA_apb_mux16 ADDR_APB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8919,"simu_top soc APB_DEV AA_apb_mux16 DATA_APB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc APB_DEV AA_apb_mux16 DATA_APB_32",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top soc APB_DEV AA_apb_mux16 clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc APB_DEV AA_apb_mux16 rst_n",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7312,"simu_top soc APB_DEV AA_apb_mux16 apb_ready_dma",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8923,"simu_top soc APB_DEV AA_apb_mux16 apb_rw_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8924,"simu_top soc APB_DEV AA_apb_mux16 apb_psel_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8925,"simu_top soc APB_DEV AA_apb_mux16 apb_enab_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8926,"simu_top soc APB_DEV AA_apb_mux16 apb_addr_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+8927,"simu_top soc APB_DEV AA_apb_mux16 apb_wdata_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7313,"simu_top soc APB_DEV AA_apb_mux16 apb_rdata_dma",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7314,"simu_top soc APB_DEV AA_apb_mux16 dma_grant",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8928,"simu_top soc APB_DEV AA_apb_mux16 apb_valid_dma",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8719,"simu_top soc APB_DEV AA_apb_mux16 apb_valid_cpu",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7316,"simu_top soc APB_DEV AA_apb_mux16 apb_ack_cpu",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7317,"simu_top soc APB_DEV AA_apb_mux16 apb_rw_cpu",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7318,"simu_top soc APB_DEV AA_apb_mux16 apb_psel_cpu",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7319,"simu_top soc APB_DEV AA_apb_mux16 apb_enab_cpu",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7320,"simu_top soc APB_DEV AA_apb_mux16 apb_addr_cpu",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+7321,"simu_top soc APB_DEV AA_apb_mux16 apb_datai_cpu",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7322,"simu_top soc APB_DEV AA_apb_mux16 apb_datao_cpu",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7324,"simu_top soc APB_DEV AA_apb_mux16 apb_high_24b_rd",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBus(c+7325,"simu_top soc APB_DEV AA_apb_mux16 apb_high_24b_wr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBit(c+7323,"simu_top soc APB_DEV AA_apb_mux16 apb_word_trans_cpu",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7326,"simu_top soc APB_DEV AA_apb_mux16 apb0_req",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7327,"simu_top soc APB_DEV AA_apb_mux16 apb0_ack",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7328,"simu_top soc APB_DEV AA_apb_mux16 apb0_rw",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7329,"simu_top soc APB_DEV AA_apb_mux16 apb0_psel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7327,"simu_top soc APB_DEV AA_apb_mux16 apb0_enab",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7330,"simu_top soc APB_DEV AA_apb_mux16 apb0_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+7331,"simu_top soc APB_DEV AA_apb_mux16 apb0_datai",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7332,"simu_top soc APB_DEV AA_apb_mux16 apb0_datao",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+7333,"simu_top soc APB_DEV AA_apb_mux16 apb1_req",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7334,"simu_top soc APB_DEV AA_apb_mux16 apb1_ack",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7328,"simu_top soc APB_DEV AA_apb_mux16 apb1_rw",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7335,"simu_top soc APB_DEV AA_apb_mux16 apb1_psel",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7334,"simu_top soc APB_DEV AA_apb_mux16 apb1_enab",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7330,"simu_top soc APB_DEV AA_apb_mux16 apb1_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+7336,"simu_top soc APB_DEV AA_apb_mux16 apb1_datai",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7337,"simu_top soc APB_DEV AA_apb_mux16 apb1_datao",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7349,"simu_top soc APB_DEV AA_apb_mux16 apb_ack",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7328,"simu_top soc APB_DEV AA_apb_mux16 apb_rw",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7350,"simu_top soc APB_DEV AA_apb_mux16 apb_psel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7351,"simu_top soc APB_DEV AA_apb_mux16 apb_enab",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7330,"simu_top soc APB_DEV AA_apb_mux16 apb_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+7331,"simu_top soc APB_DEV AA_apb_mux16 apb_datai",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7352,"simu_top soc APB_DEV AA_apb_mux16 high_24b_wr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBus(c+7353,"simu_top soc APB_DEV AA_apb_mux16 high_24b_rd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 23,0);
        tracep->declBus(c+7354,"simu_top soc APB_DEV AA_apb_mux16 apb_datao",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8752,"simu_top soc APB_DEV AA_apb_mux16 arb_2_1 clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc APB_DEV AA_apb_mux16 arb_2_1 rst_n",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8719,"simu_top soc APB_DEV AA_apb_mux16 arb_2_1 valid0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8928,"simu_top soc APB_DEV AA_apb_mux16 arb_2_1 valid1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7314,"simu_top soc APB_DEV AA_apb_mux16 arb_2_1 dma_grant",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBit(c+8752,"simu_top soc APB_DEV uart0 PCLK",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc APB_DEV uart0 PRST_",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7329,"simu_top soc APB_DEV uart0 PSEL",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7327,"simu_top soc APB_DEV uart0 PENABLE",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7328,"simu_top soc APB_DEV uart0 PWRITE",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7355,"simu_top soc APB_DEV uart0 PADDR",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7331,"simu_top soc APB_DEV uart0 PWDATA",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7332,"simu_top soc APB_DEV uart0 URT_PRDATA",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+68,"simu_top soc APB_DEV uart0 INT",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV uart0 clk_carrier",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8776,"simu_top soc APB_DEV uart0 TXD_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+69,"simu_top soc APB_DEV uart0 TXD_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+70,"simu_top soc APB_DEV uart0 TXD_oe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8775,"simu_top soc APB_DEV uart0 RXD_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+71,"simu_top soc APB_DEV uart0 RXD_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+72,"simu_top soc APB_DEV uart0 RXD_oe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+66,"simu_top soc APB_DEV uart0 RTS",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV uart0 CTS",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV uart0 DSR",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV uart0 DCD",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+67,"simu_top soc APB_DEV uart0 DTR",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8808,"simu_top soc APB_DEV uart0 RI",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8788,"simu_top soc APB_DEV uart0 prst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7356,"simu_top soc APB_DEV uart0 we",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7357,"simu_top soc APB_DEV uart0 re",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7358,"simu_top soc APB_DEV uart0 rx_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7359,"simu_top soc APB_DEV uart0 tx2rx_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7360,"simu_top soc APB_DEV uart0 isomode",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8752,"simu_top soc APB_DEV uart0 regs clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8788,"simu_top soc APB_DEV uart0 regs rst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV uart0 regs clk_carrier",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7361,"simu_top soc APB_DEV uart0 regs addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7331,"simu_top soc APB_DEV uart0 regs dat_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7332,"simu_top soc APB_DEV uart0 regs dat_o",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+7356,"simu_top soc APB_DEV uart0 regs we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7357,"simu_top soc APB_DEV uart0 regs re",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+69,"simu_top soc APB_DEV uart0 regs stx_pad_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8775,"simu_top soc APB_DEV uart0 regs srx_pad_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8776,"simu_top soc APB_DEV uart0 regs TXD_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+71,"simu_top soc APB_DEV uart0 regs RXD_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8934,"simu_top soc APB_DEV uart0 regs modem_inputs",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+66,"simu_top soc APB_DEV uart0 regs rts_pad_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+67,"simu_top soc APB_DEV uart0 regs dtr_pad_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+68,"simu_top soc APB_DEV uart0 regs int_o",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBit(c+7360,"simu_top soc APB_DEV uart0 regs usart_mode",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7359,"simu_top soc APB_DEV uart0 regs tx2rx_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7358,"simu_top soc APB_DEV uart0 regs rx_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7362,"simu_top soc APB_DEV uart0 regs enable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7363,"simu_top soc APB_DEV uart0 regs srx_pad",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7364,"simu_top soc APB_DEV uart0 regs ier",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7365,"simu_top soc APB_DEV uart0 regs iir",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7366,"simu_top soc APB_DEV uart0 regs fcr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7367,"simu_top soc APB_DEV uart0 regs mcr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+7368,"simu_top soc APB_DEV uart0 regs infrared",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7369,"simu_top soc APB_DEV uart0 regs rx_pol",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7370,"simu_top soc APB_DEV uart0 regs lcr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7371,"simu_top soc APB_DEV uart0 regs msr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7372,"simu_top soc APB_DEV uart0 regs dl",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 23,0);
        tracep->declBit(c+7373,"simu_top soc APB_DEV uart0 regs start_dlc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7374,"simu_top soc APB_DEV uart0 regs lsr_mask_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7375,"simu_top soc APB_DEV uart0 regs msi_reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7376,"simu_top soc APB_DEV uart0 regs dlc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+7377,"simu_top soc APB_DEV uart0 regs trigger_level",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7378,"simu_top soc APB_DEV uart0 regs rx_reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7379,"simu_top soc APB_DEV uart0 regs tx_reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7380,"simu_top soc APB_DEV uart0 regs dlab",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7381,"simu_top soc APB_DEV uart0 regs usart_rx_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7382,"simu_top soc APB_DEV uart0 regs usart_tx_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7383,"simu_top soc APB_DEV uart0 regs sclk_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7384,"simu_top soc APB_DEV uart0 regs sclk_en_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7385,"simu_top soc APB_DEV uart0 regs mode_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7386,"simu_top soc APB_DEV uart0 regs fi_di_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7387,"simu_top soc APB_DEV uart0 regs sclk_count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7388,"simu_top soc APB_DEV uart0 regs repeat_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+7389,"simu_top soc APB_DEV uart0 regs usart_normal",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7390,"simu_top soc APB_DEV uart0 regs usart_irda",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7391,"simu_top soc APB_DEV uart0 regs usart_t0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7392,"simu_top soc APB_DEV uart0 regs usart_t1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7393,"simu_top soc APB_DEV uart0 regs tx_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7394,"simu_top soc APB_DEV uart0 regs sclk_por",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8935,"simu_top soc APB_DEV uart0 regs cts_pad_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8936,"simu_top soc APB_DEV uart0 regs dsr_pad_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8937,"simu_top soc APB_DEV uart0 regs ri_pad_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8938,"simu_top soc APB_DEV uart0 regs dcd_pad_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7395,"simu_top soc APB_DEV uart0 regs loopback",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8939,"simu_top soc APB_DEV uart0 regs cts",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8940,"simu_top soc APB_DEV uart0 regs dsr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8941,"simu_top soc APB_DEV uart0 regs ri",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8942,"simu_top soc APB_DEV uart0 regs dcd",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7396,"simu_top soc APB_DEV uart0 regs cts_c",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7397,"simu_top soc APB_DEV uart0 regs dsr_c",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7398,"simu_top soc APB_DEV uart0 regs ri_c",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7399,"simu_top soc APB_DEV uart0 regs dcd_c",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7400,"simu_top soc APB_DEV uart0 regs lsr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+7401,"simu_top soc APB_DEV uart0 regs lsr0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7402,"simu_top soc APB_DEV uart0 regs lsr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7403,"simu_top soc APB_DEV uart0 regs lsr2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7404,"simu_top soc APB_DEV uart0 regs lsr3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7405,"simu_top soc APB_DEV uart0 regs lsr4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7406,"simu_top soc APB_DEV uart0 regs lsr5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7407,"simu_top soc APB_DEV uart0 regs lsr6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7408,"simu_top soc APB_DEV uart0 regs lsr7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7409,"simu_top soc APB_DEV uart0 regs lsr0r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7410,"simu_top soc APB_DEV uart0 regs lsr1r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7411,"simu_top soc APB_DEV uart0 regs lsr2r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7412,"simu_top soc APB_DEV uart0 regs lsr3r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7413,"simu_top soc APB_DEV uart0 regs lsr4r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7414,"simu_top soc APB_DEV uart0 regs lsr5r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7415,"simu_top soc APB_DEV uart0 regs lsr6r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7416,"simu_top soc APB_DEV uart0 regs lsr7r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7417,"simu_top soc APB_DEV uart0 regs lsr_mask",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7418,"simu_top soc APB_DEV uart0 regs rls_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7419,"simu_top soc APB_DEV uart0 regs rda_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7420,"simu_top soc APB_DEV uart0 regs ti_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7421,"simu_top soc APB_DEV uart0 regs thre_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7422,"simu_top soc APB_DEV uart0 regs ms_int",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7423,"simu_top soc APB_DEV uart0 regs tf_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7424,"simu_top soc APB_DEV uart0 regs rf_pop",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7425,"simu_top soc APB_DEV uart0 regs rf_data_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 10,0);
        tracep->declBit(c+7426,"simu_top soc APB_DEV uart0 regs rf_error_bit",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7427,"simu_top soc APB_DEV uart0 regs rf_count",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+7428,"simu_top soc APB_DEV uart0 regs tf_count",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+7429,"simu_top soc APB_DEV uart0 regs tstate",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7430,"simu_top soc APB_DEV uart0 regs rstate",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7431,"simu_top soc APB_DEV uart0 regs counter_t",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 9,0);
        tracep->declBit(c+7432,"simu_top soc APB_DEV uart0 regs thre_set_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7433,"simu_top soc APB_DEV uart0 regs block_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7434,"simu_top soc APB_DEV uart0 regs block_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+7435,"simu_top soc APB_DEV uart0 regs current_finish",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7436,"simu_top soc APB_DEV uart0 regs max_repeat_time",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7437,"simu_top soc APB_DEV uart0 regs serial_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc APB_DEV uart0 regs serial_out_modulated",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8790,"simu_top soc APB_DEV uart0 regs rcv_pad_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7438,"simu_top soc APB_DEV uart0 regs serial_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7402,"simu_top soc APB_DEV uart0 regs rf_overrun",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7439,"simu_top soc APB_DEV uart0 regs rf_push_pulse",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7440,"simu_top soc APB_DEV uart0 regs lsr_mask_condition",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7441,"simu_top soc APB_DEV uart0 regs iir_read",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7442,"simu_top soc APB_DEV uart0 regs msr_read",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7443,"simu_top soc APB_DEV uart0 regs fifo_read",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7423,"simu_top soc APB_DEV uart0 regs fifo_write",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7444,"simu_top soc APB_DEV uart0 regs delayed_modem_signals",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7445,"simu_top soc APB_DEV uart0 regs lsr0_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7446,"simu_top soc APB_DEV uart0 regs lsr1_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7447,"simu_top soc APB_DEV uart0 regs lsr2_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7448,"simu_top soc APB_DEV uart0 regs lsr3_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7449,"simu_top soc APB_DEV uart0 regs lsr4_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7450,"simu_top soc APB_DEV uart0 regs lsr5_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7451,"simu_top soc APB_DEV uart0 regs lsr6_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7452,"simu_top soc APB_DEV uart0 regs lsr7_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7453,"simu_top soc APB_DEV uart0 regs M_cnt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 8,0);
        tracep->declBus(c+7454,"simu_top soc APB_DEV uart0 regs M_next",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 8,0);
        tracep->declBit(c+7455,"simu_top soc APB_DEV uart0 regs M_toggle",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7456,"simu_top soc APB_DEV uart0 regs rls_int_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7457,"simu_top soc APB_DEV uart0 regs thre_int_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7458,"simu_top soc APB_DEV uart0 regs ms_int_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7459,"simu_top soc APB_DEV uart0 regs ti_int_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7460,"simu_top soc APB_DEV uart0 regs rda_int_d",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7461,"simu_top soc APB_DEV uart0 regs rls_int_rise",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7462,"simu_top soc APB_DEV uart0 regs thre_int_rise",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7463,"simu_top soc APB_DEV uart0 regs ms_int_rise",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7464,"simu_top soc APB_DEV uart0 regs ti_int_rise",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7465,"simu_top soc APB_DEV uart0 regs rda_int_rise",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7466,"simu_top soc APB_DEV uart0 regs rls_int_pnd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7467,"simu_top soc APB_DEV uart0 regs rda_int_pnd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7468,"simu_top soc APB_DEV uart0 regs thre_int_pnd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7469,"simu_top soc APB_DEV uart0 regs ms_int_pnd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7470,"simu_top soc APB_DEV uart0 regs ti_int_pnd",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7471,"simu_top soc APB_DEV uart0 regs d1_fifo_read",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8752,"simu_top soc APB_DEV uart0 regs transmitter clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8788,"simu_top soc APB_DEV uart0 regs transmitter wb_rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7370,"simu_top soc APB_DEV uart0 regs transmitter lcr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+7423,"simu_top soc APB_DEV uart0 regs transmitter tf_push",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7331,"simu_top soc APB_DEV uart0 regs transmitter wb_dat_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+7472,"simu_top soc APB_DEV uart0 regs transmitter enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7379,"simu_top soc APB_DEV uart0 regs transmitter tx_reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7417,"simu_top soc APB_DEV uart0 regs transmitter lsr_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7360,"simu_top soc APB_DEV uart0 regs transmitter usart_mode",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7391,"simu_top soc APB_DEV uart0 regs transmitter usart_t0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8776,"simu_top soc APB_DEV uart0 regs transmitter srx_pad_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7388,"simu_top soc APB_DEV uart0 regs transmitter repeat_time",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7435,"simu_top soc APB_DEV uart0 regs transmitter current_finish",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7436,"simu_top soc APB_DEV uart0 regs transmitter max_repeat_time",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7359,"simu_top soc APB_DEV uart0 regs transmitter tx2rx_en",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBit(c+7437,"simu_top soc APB_DEV uart0 regs transmitter stx_pad_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7429,"simu_top soc APB_DEV uart0 regs transmitter tstate",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7428,"simu_top soc APB_DEV uart0 regs transmitter tf_count",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+7473,"simu_top soc APB_DEV uart0 regs transmitter counter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+7474,"simu_top soc APB_DEV uart0 regs transmitter bit_counter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7475,"simu_top soc APB_DEV uart0 regs transmitter shift_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 6,0);
        tracep->declBit(c+7476,"simu_top soc APB_DEV uart0 regs transmitter stx_o_tmp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7477,"simu_top soc APB_DEV uart0 regs transmitter parity_xor",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7478,"simu_top soc APB_DEV uart0 regs transmitter tf_pop",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7479,"simu_top soc APB_DEV uart0 regs transmitter bit_out",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7480,"simu_top soc APB_DEV uart0 regs transmitter tx_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7481,"simu_top soc APB_DEV uart0 regs transmitter error_time",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7331,"simu_top soc APB_DEV uart0 regs transmitter tf_data_in",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7482,"simu_top soc APB_DEV uart0 regs transmitter tf_data_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+7483,"simu_top soc APB_DEV uart0 regs transmitter tf_overrun",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8806,"simu_top soc APB_DEV uart0 regs transmitter s_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8885,"simu_top soc APB_DEV uart0 regs transmitter s_send_start",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8884,"simu_top soc APB_DEV uart0 regs transmitter s_send_byte",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8886,"simu_top soc APB_DEV uart0 regs transmitter s_send_parity",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8887,"simu_top soc APB_DEV uart0 regs transmitter s_send_stop",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8892,"simu_top soc APB_DEV uart0 regs transmitter s_pop_byte",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+8893,"simu_top soc APB_DEV uart0 regs transmitter s_send_guard1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
        tracep->declBus(c+7484,"simu_top soc APB_DEV uart0 regs transmitter tf_data_bak",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+8919,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx fifo_width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8922,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx fifo_depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8818,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx fifo_pointer_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8819,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx fifo_counter_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8788,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx wb_rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7423,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx push",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7478,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx pop",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7331,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx data_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+7379,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx fifo_reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7417,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx reset_status",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7482,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx data_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+7483,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx overrun",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBus(c+7428,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx count",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+7485,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx top",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7486,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx bottom",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7487,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx top_plus_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8818,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo addr_width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8919,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo data_width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8922,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7423,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7485,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo a",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7486,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo dpra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7331,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo di",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7482,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo dpo",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+7488+i*1,"simu_top soc APB_DEV uart0 regs transmitter fifo_tx tfifo ram",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 7,0);}}
        tracep->declBus(c+8815,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops Tp",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8815,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8889,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops init_value",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBit(c+8788,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8752,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops clk_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops stage1_rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8810,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops stage1_clk_en_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8790,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops async_dat_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 0,0);
        tracep->declBus(c+7363,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops sync_dat_o",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBus(c+7504,"simu_top soc APB_DEV uart0 regs i_uart_sync_flops flop_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 0,0);
        tracep->declBit(c+8752,"simu_top soc APB_DEV uart0 regs receiver clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8788,"simu_top soc APB_DEV uart0 regs receiver wb_rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7370,"simu_top soc APB_DEV uart0 regs receiver lcr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+7424,"simu_top soc APB_DEV uart0 regs receiver rf_pop",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7438,"simu_top soc APB_DEV uart0 regs receiver srx_pad_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7505,"simu_top soc APB_DEV uart0 regs receiver enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7378,"simu_top soc APB_DEV uart0 regs receiver rx_reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7417,"simu_top soc APB_DEV uart0 regs receiver lsr_mask",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7431,"simu_top soc APB_DEV uart0 regs receiver counter_t",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+7427,"simu_top soc APB_DEV uart0 regs receiver rf_count",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
        tracep->declBus(c+7425,"simu_top soc APB_DEV uart0 regs receiver rf_data_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 10,0);
        tracep->declBit(c+7402,"simu_top soc APB_DEV uart0 regs receiver rf_overrun",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7426,"simu_top soc APB_DEV uart0 regs receiver rf_error_bit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7430,"simu_top soc APB_DEV uart0 regs receiver rstate",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7439,"simu_top soc APB_DEV uart0 regs receiver rf_push_pulse",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7506,"simu_top soc APB_DEV uart0 regs receiver rcounter16",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7507,"simu_top soc APB_DEV uart0 regs receiver rbit_counter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7508,"simu_top soc APB_DEV uart0 regs receiver rshift",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+7509,"simu_top soc APB_DEV uart0 regs receiver rparity",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7510,"simu_top soc APB_DEV uart0 regs receiver rparity_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7511,"simu_top soc APB_DEV uart0 regs receiver rframing_error",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7512,"simu_top soc APB_DEV uart0 regs receiver rbit_in",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7513,"simu_top soc APB_DEV uart0 regs receiver rparity_xor",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7514,"simu_top soc APB_DEV uart0 regs receiver counter_b",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+7515,"simu_top soc APB_DEV uart0 regs receiver rf_push_q",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7516,"simu_top soc APB_DEV uart0 regs receiver rf_data_in",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 10,0);
        tracep->declBit(c+7517,"simu_top soc APB_DEV uart0 regs receiver rf_push",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7518,"simu_top soc APB_DEV uart0 regs receiver break_error",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7519,"simu_top soc APB_DEV uart0 regs receiver rcounter16_eq_7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7520,"simu_top soc APB_DEV uart0 regs receiver rcounter16_eq_0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7521,"simu_top soc APB_DEV uart0 regs receiver rcounter16_eq_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7522,"simu_top soc APB_DEV uart0 regs receiver rcounter16_minus_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8805,"simu_top soc APB_DEV uart0 regs receiver sr_idle",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+8802,"simu_top soc APB_DEV uart0 regs receiver sr_rec_start",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+8932,"simu_top soc APB_DEV uart0 regs receiver sr_rec_bit",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+8943,"simu_top soc APB_DEV uart0 regs receiver sr_rec_parity",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+8944,"simu_top soc APB_DEV uart0 regs receiver sr_rec_stop",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+8945,"simu_top soc APB_DEV uart0 regs receiver sr_check_parity",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+8946,"simu_top soc APB_DEV uart0 regs receiver sr_rec_prepare",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+8947,"simu_top soc APB_DEV uart0 regs receiver sr_end_bit",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+8933,"simu_top soc APB_DEV uart0 regs receiver sr_ca_lc_parity",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+8948,"simu_top soc APB_DEV uart0 regs receiver sr_wait1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+8949,"simu_top soc APB_DEV uart0 regs receiver sr_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
        tracep->declBus(c+7523,"simu_top soc APB_DEV uart0 regs receiver toc_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 9,0);
        tracep->declBus(c+7524,"simu_top soc APB_DEV uart0 regs receiver brc_value",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8950,"simu_top soc APB_DEV uart0 regs receiver fifo_rx fifo_width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8922,"simu_top soc APB_DEV uart0 regs receiver fifo_rx fifo_depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8818,"simu_top soc APB_DEV uart0 regs receiver fifo_rx fifo_pointer_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8819,"simu_top soc APB_DEV uart0 regs receiver fifo_rx fifo_counter_w",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top soc APB_DEV uart0 regs receiver fifo_rx clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8788,"simu_top soc APB_DEV uart0 regs receiver fifo_rx wb_rst_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7439,"simu_top soc APB_DEV uart0 regs receiver fifo_rx push",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7424,"simu_top soc APB_DEV uart0 regs receiver fifo_rx pop",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7516,"simu_top soc APB_DEV uart0 regs receiver fifo_rx data_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 10,0);
        tracep->declBit(c+7378,"simu_top soc APB_DEV uart0 regs receiver fifo_rx fifo_reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7417,"simu_top soc APB_DEV uart0 regs receiver fifo_rx reset_status",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7425,"simu_top soc APB_DEV uart0 regs receiver fifo_rx data_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 10,0);
        tracep->declBit(c+7402,"simu_top soc APB_DEV uart0 regs receiver fifo_rx overrun",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBus(c+7427,"simu_top soc APB_DEV uart0 regs receiver fifo_rx count",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBit(c+7426,"simu_top soc APB_DEV uart0 regs receiver fifo_rx error_bit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7525,"simu_top soc APB_DEV uart0 regs receiver fifo_rx data8_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+7526+i*1,"simu_top soc APB_DEV uart0 regs receiver fifo_rx fifo",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 2,0);}}
        tracep->declBus(c+7542,"simu_top soc APB_DEV uart0 regs receiver fifo_rx top",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7543,"simu_top soc APB_DEV uart0 regs receiver fifo_rx bottom",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7544,"simu_top soc APB_DEV uart0 regs receiver fifo_rx top_plus_1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7545,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7546,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7547,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7548,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7549,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7550,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7551,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7552,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7553,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word8",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7554,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word9",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7555,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word10",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7556,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word11",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7557,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word12",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7558,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word13",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7559,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word14",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7560,"simu_top soc APB_DEV uart0 regs receiver fifo_rx word15",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+8818,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo addr_width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8919,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo data_width",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8922,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo depth",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7439,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo we",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7542,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo a",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7543,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo dpra",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7561,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo di",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+7525,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo dpo",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+7562+i*1,"simu_top soc APB_DEV uart0 regs receiver fifo_rx rfifo ram",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+0), 7,0);}}
        tracep->declBus(c+8804,"simu_top soc APB_DEV nand_module nand_type",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8752,"simu_top soc APB_DEV nand_module clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc APB_DEV nand_module rst_n",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7335,"simu_top soc APB_DEV nand_module apb_psel",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7334,"simu_top soc APB_DEV nand_module apb_enab",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7328,"simu_top soc APB_DEV nand_module apb_rw",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7330,"simu_top soc APB_DEV nand_module apb_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
        tracep->declBus(c+7336,"simu_top soc APB_DEV nand_module apb_datai",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7337,"simu_top soc APB_DEV nand_module apb_datao",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7334,"simu_top soc APB_DEV nand_module apb_ack",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7315,"simu_top soc APB_DEV nand_module nand_dma_req_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8929,"simu_top soc APB_DEV nand_module nand_dma_ack_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8805,"simu_top soc APB_DEV nand_module nand_ce",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8894,"simu_top soc APB_DEV nand_module nand_dat_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8894,"simu_top soc APB_DEV nand_module nand_dat_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8807,"simu_top soc APB_DEV nand_module nand_dat_oe",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV nand_module nand_ale",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV nand_module nand_cle",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV nand_module nand_wr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV nand_module nand_rd",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8805,"simu_top soc APB_DEV nand_module nand_rdy",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+7578,"simu_top soc APB_DEV nand_module nand_int",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7335,"simu_top soc APB_DEV nand_module psel",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7334,"simu_top soc APB_DEV nand_module penable",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7579,"simu_top soc APB_DEV nand_module paddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 10,0);
        tracep->declBit(c+7328,"simu_top soc APB_DEV nand_module pwr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7580,"simu_top soc APB_DEV nand_module nand_iordy_r0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7581,"simu_top soc APB_DEV nand_module nand_iordy_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7582,"simu_top soc APB_DEV nand_module nand_type_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7583,"simu_top soc APB_DEV nand_module nand_type_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7583,"simu_top soc APB_DEV nand_module NAND nand_type",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+8752,"simu_top soc APB_DEV nand_module NAND pclk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc APB_DEV nand_module NAND prst_",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7328,"simu_top soc APB_DEV nand_module NAND pwrite",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7335,"simu_top soc APB_DEV nand_module NAND psel",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7334,"simu_top soc APB_DEV nand_module NAND penable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7579,"simu_top soc APB_DEV nand_module NAND ADDR",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 10,0);
        tracep->declBus(c+7336,"simu_top soc APB_DEV nand_module NAND DAT_I",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7337,"simu_top soc APB_DEV nand_module NAND DAT_O",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8805,"simu_top soc APB_DEV nand_module NAND NAND_CE_o",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+7315,"simu_top soc APB_DEV nand_module NAND NAND_REQ",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8894,"simu_top soc APB_DEV nand_module NAND NAND_I",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8894,"simu_top soc APB_DEV nand_module NAND NAND_O",-1,FST_VD_OUTPUT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+8807,"simu_top soc APB_DEV nand_module NAND NAND_EN_",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV nand_module NAND NAND_ALE",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV nand_module NAND NAND_CLE",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV nand_module NAND NAND_WR_",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBit(c+8807,"simu_top soc APB_DEV nand_module NAND NAND_RD_",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBus(c+7581,"simu_top soc APB_DEV nand_module NAND NAND_IORDY_i",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+7578,"simu_top soc APB_DEV nand_module NAND nand_int",-1,FST_VD_OUTPUT,FST_VT_SV_BIT, false,-1);
        tracep->declBus(c+7337,"simu_top soc APB_DEV nand_module NAND REG_DAT_T",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7584,"simu_top soc APB_DEV nand_module NAND nand_addr_c",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 13,0);
        tracep->declBus(c+7585,"simu_top soc APB_DEV nand_module NAND nand_addr_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 24,0);
        tracep->declBus(c+7586,"simu_top soc APB_DEV nand_module NAND nand_op_num",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7587,"simu_top soc APB_DEV nand_module NAND nand_parameter",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7588,"simu_top soc APB_DEV nand_module NAND nand_ce_map0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7589,"simu_top soc APB_DEV nand_module NAND nand_ce_map1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7590,"simu_top soc APB_DEV nand_module NAND nand_rdy_map0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7591,"simu_top soc APB_DEV nand_module NAND nand_rdy_map1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7592,"simu_top soc APB_DEV nand_module NAND nand_command",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7593,"simu_top soc APB_DEV nand_module NAND nand_timing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declQuad(c+7594,"simu_top soc APB_DEV nand_module NAND addr_in_die",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 37,0);
        tracep->declBus(c+7596,"simu_top soc APB_DEV nand_module NAND NAND_STATE",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+7597,"simu_top soc APB_DEV nand_module NAND NAND_OP_NUM",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7598,"simu_top soc APB_DEV nand_module NAND WRITE_MAX_COUNT",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 13,0);
        tracep->declBus(c+7599,"simu_top soc APB_DEV nand_module NAND READ_MAX_COUNT",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 13,0);
        tracep->declBit(c+7600,"simu_top soc APB_DEV nand_module NAND nand_clr_ack",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7601,"simu_top soc APB_DEV nand_module NAND NAND_DONE",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7602,"simu_top soc APB_DEV nand_module NAND NAND_CE_",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7603,"simu_top soc APB_DEV nand_module NAND op_scope",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 13,0);
        tracep->declBus(c+7604,"simu_top soc APB_DEV nand_module NAND nand_id_num",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBus(c+7605,"simu_top soc APB_DEV nand_module NAND nand_size",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+7606,"simu_top soc APB_DEV nand_module NAND main_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7607,"simu_top soc APB_DEV nand_module NAND spare_op",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7608,"simu_top soc APB_DEV nand_module NAND nand_int_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7609,"simu_top soc APB_DEV nand_module NAND nand_dma_ack_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8721,"simu_top soc APB_DEV nand_module NAND NANDtag",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7610,"simu_top soc APB_DEV nand_module NAND NAND_IORDY",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7611,"simu_top soc APB_DEV nand_module NAND HIT0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7612,"simu_top soc APB_DEV nand_module NAND HIT1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7613,"simu_top soc APB_DEV nand_module NAND HIT2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7614,"simu_top soc APB_DEV nand_module NAND HIT3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7615,"simu_top soc APB_DEV nand_module NAND HIT4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7616,"simu_top soc APB_DEV nand_module NAND HIT5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7617,"simu_top soc APB_DEV nand_module NAND HIT6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7618,"simu_top soc APB_DEV nand_module NAND HIT7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7619,"simu_top soc APB_DEV nand_module NAND HIT8",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7620,"simu_top soc APB_DEV nand_module NAND HIT9",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7621,"simu_top soc APB_DEV nand_module NAND HIT10",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7622,"simu_top soc APB_DEV nand_module NAND HIT11",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7623,"simu_top soc APB_DEV nand_module NAND NAND_HIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7315,"simu_top soc APB_DEV nand_module NAND NAND_DMA_REQ",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7624,"simu_top soc APB_DEV nand_module NAND nand_cmd_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7625,"simu_top soc APB_DEV nand_module NAND status",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7626,"simu_top soc APB_DEV nand_module NAND nand_number",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declQuad(c+7627,"simu_top soc APB_DEV nand_module NAND ID_INFORM",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 47,0);
        tracep->declBus(c+7629,"simu_top soc APB_DEV nand_module NAND NAND_DAT_O_RD",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7630,"simu_top soc APB_DEV nand_module NAND NAND_CE_pre_o",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7631,"simu_top soc APB_DEV nand_module NAND NAND_IORDY_post_i",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7632,"simu_top soc APB_DEV nand_module NAND ADDR_pointer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBus(c+7633,"simu_top soc APB_DEV nand_module NAND NAND_ADDR_COUNT",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7634,"simu_top soc APB_DEV nand_module NAND WAIT_NUM",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7635,"simu_top soc APB_DEV nand_module NAND HOLD_NUM",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7636,"simu_top soc APB_DEV nand_module NAND COMMAND",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBus(c+7637,"simu_top soc APB_DEV nand_module NAND PRE_STATE",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
        tracep->declBus(c+7638,"simu_top soc APB_DEV nand_module NAND READ_ID_NUM",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+7639,"simu_top soc APB_DEV nand_module NAND data_count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 13,0);
        tracep->declQuad(c+7640,"simu_top soc APB_DEV nand_module NAND NAND_ADDR",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 37,0);
        tracep->declBus(c+7642,"simu_top soc APB_DEV nand_module NAND NAND_DAT_I_WR",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7643,"simu_top soc APB_DEV nand_module NAND NAND_GO",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7644,"simu_top soc APB_DEV nand_module NAND NAND_ACK",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7645,"simu_top soc APB_DEV nand_module NAND DMA_OP_DONE",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7646,"simu_top soc APB_DEV nand_module NAND ERASE_SERIAL",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7647,"simu_top soc APB_DEV nand_module NAND now_up_half",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7648,"simu_top soc APB_DEV nand_module NAND now_oob",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8809,"simu_top soc APB_DEV nand_module NAND NAND_IDLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8827,"simu_top soc APB_DEV nand_module NAND COMMAND_IN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8828,"simu_top soc APB_DEV nand_module NAND ADDR_4_RD_WR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8951,"simu_top soc APB_DEV nand_module NAND ADDR_4_ERASE_ID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8952,"simu_top soc APB_DEV nand_module NAND READ_START",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8829,"simu_top soc APB_DEV nand_module NAND READ_WAIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8953,"simu_top soc APB_DEV nand_module NAND READ_WAIT_2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8954,"simu_top soc APB_DEV nand_module NAND READ_TRANSFER",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8831,"simu_top soc APB_DEV nand_module NAND WRITE_START",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8955,"simu_top soc APB_DEV nand_module NAND WRITE_DATA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8956,"simu_top soc APB_DEV nand_module NAND PROGRAM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8957,"simu_top soc APB_DEV nand_module NAND PROGRAM_FAIL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8958,"simu_top soc APB_DEV nand_module NAND READ_ID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8959,"simu_top soc APB_DEV nand_module NAND READ_STATUS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8960,"simu_top soc APB_DEV nand_module NAND ID_TO_STATUS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8961,"simu_top soc APB_DEV nand_module NAND ERASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8962,"simu_top soc APB_DEV nand_module NAND WAIT_ERASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8963,"simu_top soc APB_DEV nand_module NAND ERASE_FAIL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8964,"simu_top soc APB_DEV nand_module NAND RESET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8965,"simu_top soc APB_DEV nand_module NAND WAIT_RESET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
        tracep->declBus(c+8801,"simu_top soc conf_axi_ram BUS_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc conf_axi_ram DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc conf_axi_ram CPU_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top soc conf_axi_ram aclk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc conf_axi_ram aresetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+62,"simu_top soc conf_axi_ram ram_raddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+50,"simu_top soc conf_axi_ram ram_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7949,"simu_top soc conf_axi_ram ram_ren",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+63,"simu_top soc conf_axi_ram ram_waddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+64,"simu_top soc conf_axi_ram ram_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7950,"simu_top soc conf_axi_ram ram_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+23,"simu_top soc conf_axi_ram m_araddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8803,"simu_top soc conf_axi_ram m_arburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc conf_axi_ram m_arcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+22,"simu_top soc conf_axi_ram m_arid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+24,"simu_top soc conf_axi_ram m_arlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8804,"simu_top soc conf_axi_ram m_arlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8806,"simu_top soc conf_axi_ram m_arprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+48,"simu_top soc conf_axi_ram m_arready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+25,"simu_top soc conf_axi_ram m_arsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7942,"simu_top soc conf_axi_ram m_arvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11,"simu_top soc conf_axi_ram m_awaddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8803,"simu_top soc conf_axi_ram m_awburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc conf_axi_ram m_awcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8802,"simu_top soc conf_axi_ram m_awid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12,"simu_top soc conf_axi_ram m_awlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8804,"simu_top soc conf_axi_ram m_awlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8806,"simu_top soc conf_axi_ram m_awprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+44,"simu_top soc conf_axi_ram m_awready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13,"simu_top soc conf_axi_ram m_awsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7939,"simu_top soc conf_axi_ram m_awvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+46,"simu_top soc conf_axi_ram m_bid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+7941,"simu_top soc conf_axi_ram m_bready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8804,"simu_top soc conf_axi_ram m_bresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+47,"simu_top soc conf_axi_ram m_bvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+50,"simu_top soc conf_axi_ram m_rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+49,"simu_top soc conf_axi_ram m_rid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+51,"simu_top soc conf_axi_ram m_rlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7943,"simu_top soc conf_axi_ram m_rready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8804,"simu_top soc conf_axi_ram m_rresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+52,"simu_top soc conf_axi_ram m_rvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+15,"simu_top soc conf_axi_ram m_wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8802,"simu_top soc conf_axi_ram m_wid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+17,"simu_top soc conf_axi_ram m_wlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+45,"simu_top soc conf_axi_ram m_wready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+16,"simu_top soc conf_axi_ram m_wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+7940,"simu_top soc conf_axi_ram m_wvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8816,"simu_top soc conf_axi_ram ADDR_INCR_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declQuad(c+7649,"simu_top soc conf_axi_ram ram_r_a_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 44,0);
        tracep->declBus(c+62,"simu_top soc conf_axi_ram ram_r_a_data_araddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+62,"simu_top soc conf_axi_ram ram_r_a_data_araddr_fixed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7651,"simu_top soc conf_axi_ram ram_r_a_data_araddr_incr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7652,"simu_top soc conf_axi_ram ram_r_a_data_araddr_next",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7896,"simu_top soc conf_axi_ram ram_r_a_data_araddr_update",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7653,"simu_top soc conf_axi_ram ram_r_a_data_araddr_wrap",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7654,"simu_top soc conf_axi_ram ram_r_a_data_arburst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7655,"simu_top soc conf_axi_ram ram_r_a_data_arburst_fixed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7656,"simu_top soc conf_axi_ram ram_r_a_data_arburst_incr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7657,"simu_top soc conf_axi_ram ram_r_a_data_arburst_wrap",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7658,"simu_top soc conf_axi_ram ram_r_a_data_arid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7659,"simu_top soc conf_axi_ram ram_r_a_data_arlen",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7660,"simu_top soc conf_axi_ram ram_r_a_data_arlen_last",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7661,"simu_top soc conf_axi_ram ram_r_a_data_arsize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+8722,"simu_top soc conf_axi_ram ram_r_a_data_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7662,"simu_top soc conf_axi_ram ram_r_a_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8723,"simu_top soc conf_axi_ram ram_r_a_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8724,"simu_top soc conf_axi_ram ram_r_a_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+7663,"simu_top soc conf_axi_ram ram_r_a_push_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 44,0);
        tracep->declQuad(c+7665,"simu_top soc conf_axi_ram ram_r_a_queue_datas",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 44,0);
        tracep->declBus(c+7667,"simu_top soc conf_axi_ram ram_r_a_queue_datas_araddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7668,"simu_top soc conf_axi_ram ram_r_a_queue_datas_arburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7669,"simu_top soc conf_axi_ram ram_r_a_queue_datas_arid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7670,"simu_top soc conf_axi_ram ram_r_a_queue_datas_arlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7671,"simu_top soc conf_axi_ram ram_r_a_queue_datas_arsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+48,"simu_top soc conf_axi_ram ram_r_a_queue_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7662,"simu_top soc conf_axi_ram ram_r_a_queue_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7897,"simu_top soc conf_axi_ram ram_r_a_queue_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8725,"simu_top soc conf_axi_ram ram_r_a_queue_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7662,"simu_top soc conf_axi_ram ram_r_a_queue_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7672,"simu_top soc conf_axi_ram ram_r_a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+62,"simu_top soc conf_axi_ram ram_r_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7898,"simu_top soc conf_axi_ram ram_r_allow_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+50,"simu_top soc conf_axi_ram ram_r_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7949,"simu_top soc conf_axi_ram ram_r_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7673,"simu_top soc conf_axi_ram ram_r_rcur",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+8791,"simu_top soc conf_axi_ram ram_r_rcur_reset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+49,"simu_top soc conf_axi_ram ram_r_rid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+51,"simu_top soc conf_axi_ram ram_r_rlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+52,"simu_top soc conf_axi_ram ram_r_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+7674,"simu_top soc conf_axi_ram ram_w_a_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 44,0);
        tracep->declBus(c+63,"simu_top soc conf_axi_ram ram_w_a_data_awaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+63,"simu_top soc conf_axi_ram ram_w_a_data_awaddr_fixed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7676,"simu_top soc conf_axi_ram ram_w_a_data_awaddr_incr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7677,"simu_top soc conf_axi_ram ram_w_a_data_awaddr_next",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7899,"simu_top soc conf_axi_ram ram_w_a_data_awaddr_update",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7678,"simu_top soc conf_axi_ram ram_w_a_data_awaddr_wrap",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7679,"simu_top soc conf_axi_ram ram_w_a_data_awburst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7680,"simu_top soc conf_axi_ram ram_w_a_data_awburst_fixed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7681,"simu_top soc conf_axi_ram ram_w_a_data_awburst_incr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7682,"simu_top soc conf_axi_ram ram_w_a_data_awburst_wrap",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7683,"simu_top soc conf_axi_ram ram_w_a_data_awid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7684,"simu_top soc conf_axi_ram ram_w_a_data_awlen",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7685,"simu_top soc conf_axi_ram ram_w_a_data_awsize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+8726,"simu_top soc conf_axi_ram ram_w_a_data_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7686,"simu_top soc conf_axi_ram ram_w_a_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8727,"simu_top soc conf_axi_ram ram_w_a_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8728,"simu_top soc conf_axi_ram ram_w_a_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+7687,"simu_top soc conf_axi_ram ram_w_a_push_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 44,0);
        tracep->declQuad(c+7689,"simu_top soc conf_axi_ram ram_w_a_queue_datas",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 44,0);
        tracep->declBus(c+7691,"simu_top soc conf_axi_ram ram_w_a_queue_datas_awaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7692,"simu_top soc conf_axi_ram ram_w_a_queue_datas_awburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7693,"simu_top soc conf_axi_ram ram_w_a_queue_datas_awid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7694,"simu_top soc conf_axi_ram ram_w_a_queue_datas_awlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7695,"simu_top soc conf_axi_ram ram_w_a_queue_datas_awsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+44,"simu_top soc conf_axi_ram ram_w_a_queue_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7686,"simu_top soc conf_axi_ram ram_w_a_queue_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7900,"simu_top soc conf_axi_ram ram_w_a_queue_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8729,"simu_top soc conf_axi_ram ram_w_a_queue_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7686,"simu_top soc conf_axi_ram ram_w_a_queue_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7696,"simu_top soc conf_axi_ram ram_w_a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+63,"simu_top soc conf_axi_ram ram_w_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7697,"simu_top soc conf_axi_ram ram_w_allow_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+46,"simu_top soc conf_axi_ram ram_w_b_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7901,"simu_top soc conf_axi_ram ram_w_b_data_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7698,"simu_top soc conf_axi_ram ram_w_b_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8730,"simu_top soc conf_axi_ram ram_w_b_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8727,"simu_top soc conf_axi_ram ram_w_b_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7699,"simu_top soc conf_axi_ram ram_w_b_queue_datas",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7700,"simu_top soc conf_axi_ram ram_w_b_queue_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7698,"simu_top soc conf_axi_ram ram_w_b_queue_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7902,"simu_top soc conf_axi_ram ram_w_b_queue_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8731,"simu_top soc conf_axi_ram ram_w_b_queue_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7698,"simu_top soc conf_axi_ram ram_w_b_queue_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+47,"simu_top soc conf_axi_ram ram_w_b_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8732,"simu_top soc conf_axi_ram ram_w_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8733,"simu_top soc conf_axi_ram ram_w_go",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7701,"simu_top soc conf_axi_ram ram_w_strb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+64,"simu_top soc conf_axi_ram ram_w_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7702,"simu_top soc conf_axi_ram ram_w_wlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7701,"simu_top soc conf_axi_ram ram_w_wstrb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7703,"simu_top soc conf_axi_ram ram_w_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8801,"simu_top soc sram_axi_ram BUS_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc sram_axi_ram DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc sram_axi_ram CPU_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top soc sram_axi_ram aclk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc sram_axi_ram aresetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8757,"simu_top soc sram_axi_ram ram_raddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8758,"simu_top soc sram_axi_ram ram_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8756,"simu_top soc sram_axi_ram ram_ren",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8760,"simu_top soc sram_axi_ram ram_waddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8761,"simu_top soc sram_axi_ram ram_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8759,"simu_top soc sram_axi_ram ram_wen",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+23,"simu_top soc sram_axi_ram m_araddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8803,"simu_top soc sram_axi_ram m_arburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc sram_axi_ram m_arcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+22,"simu_top soc sram_axi_ram m_arid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+24,"simu_top soc sram_axi_ram m_arlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8804,"simu_top soc sram_axi_ram m_arlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8806,"simu_top soc sram_axi_ram m_arprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+40,"simu_top soc sram_axi_ram m_arready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+25,"simu_top soc sram_axi_ram m_arsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7937,"simu_top soc sram_axi_ram m_arvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+11,"simu_top soc sram_axi_ram m_awaddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8803,"simu_top soc sram_axi_ram m_awburst",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8805,"simu_top soc sram_axi_ram m_awcache",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8802,"simu_top soc sram_axi_ram m_awid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+12,"simu_top soc sram_axi_ram m_awlen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8804,"simu_top soc sram_axi_ram m_awlock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8806,"simu_top soc sram_axi_ram m_awprot",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+36,"simu_top soc sram_axi_ram m_awready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+13,"simu_top soc sram_axi_ram m_awsize",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7934,"simu_top soc sram_axi_ram m_awvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+38,"simu_top soc sram_axi_ram m_bid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+7936,"simu_top soc sram_axi_ram m_bready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8804,"simu_top soc sram_axi_ram m_bresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+39,"simu_top soc sram_axi_ram m_bvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8758,"simu_top soc sram_axi_ram m_rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+41,"simu_top soc sram_axi_ram m_rid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+42,"simu_top soc sram_axi_ram m_rlast",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7938,"simu_top soc sram_axi_ram m_rready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8804,"simu_top soc sram_axi_ram m_rresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBit(c+43,"simu_top soc sram_axi_ram m_rvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+15,"simu_top soc sram_axi_ram m_wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8802,"simu_top soc sram_axi_ram m_wid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+17,"simu_top soc sram_axi_ram m_wlast",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+37,"simu_top soc sram_axi_ram m_wready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+16,"simu_top soc sram_axi_ram m_wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBit(c+7935,"simu_top soc sram_axi_ram m_wvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8816,"simu_top soc sram_axi_ram ADDR_INCR_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declQuad(c+7704,"simu_top soc sram_axi_ram ram_r_a_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 44,0);
        tracep->declBus(c+7706,"simu_top soc sram_axi_ram ram_r_a_data_araddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7706,"simu_top soc sram_axi_ram ram_r_a_data_araddr_fixed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7707,"simu_top soc sram_axi_ram ram_r_a_data_araddr_incr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7708,"simu_top soc sram_axi_ram ram_r_a_data_araddr_next",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7903,"simu_top soc sram_axi_ram ram_r_a_data_araddr_update",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7709,"simu_top soc sram_axi_ram ram_r_a_data_araddr_wrap",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7710,"simu_top soc sram_axi_ram ram_r_a_data_arburst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7711,"simu_top soc sram_axi_ram ram_r_a_data_arburst_fixed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7712,"simu_top soc sram_axi_ram ram_r_a_data_arburst_incr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7713,"simu_top soc sram_axi_ram ram_r_a_data_arburst_wrap",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7714,"simu_top soc sram_axi_ram ram_r_a_data_arid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7715,"simu_top soc sram_axi_ram ram_r_a_data_arlen",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7716,"simu_top soc sram_axi_ram ram_r_a_data_arlen_last",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7717,"simu_top soc sram_axi_ram ram_r_a_data_arsize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+8734,"simu_top soc sram_axi_ram ram_r_a_data_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7718,"simu_top soc sram_axi_ram ram_r_a_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8735,"simu_top soc sram_axi_ram ram_r_a_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8736,"simu_top soc sram_axi_ram ram_r_a_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+7663,"simu_top soc sram_axi_ram ram_r_a_push_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 44,0);
        tracep->declQuad(c+7719,"simu_top soc sram_axi_ram ram_r_a_queue_datas",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 44,0);
        tracep->declBus(c+7721,"simu_top soc sram_axi_ram ram_r_a_queue_datas_araddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7722,"simu_top soc sram_axi_ram ram_r_a_queue_datas_arburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7723,"simu_top soc sram_axi_ram ram_r_a_queue_datas_arid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7724,"simu_top soc sram_axi_ram ram_r_a_queue_datas_arlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7725,"simu_top soc sram_axi_ram ram_r_a_queue_datas_arsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+40,"simu_top soc sram_axi_ram ram_r_a_queue_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7718,"simu_top soc sram_axi_ram ram_r_a_queue_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7904,"simu_top soc sram_axi_ram ram_r_a_queue_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8737,"simu_top soc sram_axi_ram ram_r_a_queue_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7718,"simu_top soc sram_axi_ram ram_r_a_queue_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7726,"simu_top soc sram_axi_ram ram_r_a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7706,"simu_top soc sram_axi_ram ram_r_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7905,"simu_top soc sram_axi_ram ram_r_allow_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8758,"simu_top soc sram_axi_ram ram_r_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+8738,"simu_top soc sram_axi_ram ram_r_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7727,"simu_top soc sram_axi_ram ram_r_rcur",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+8792,"simu_top soc sram_axi_ram ram_r_rcur_reset",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+41,"simu_top soc sram_axi_ram ram_r_rid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+42,"simu_top soc sram_axi_ram ram_r_rlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+43,"simu_top soc sram_axi_ram ram_r_rvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declQuad(c+7728,"simu_top soc sram_axi_ram ram_w_a_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 44,0);
        tracep->declBus(c+7730,"simu_top soc sram_axi_ram ram_w_a_data_awaddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7730,"simu_top soc sram_axi_ram ram_w_a_data_awaddr_fixed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7731,"simu_top soc sram_axi_ram ram_w_a_data_awaddr_incr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7732,"simu_top soc sram_axi_ram ram_w_a_data_awaddr_next",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7906,"simu_top soc sram_axi_ram ram_w_a_data_awaddr_update",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7733,"simu_top soc sram_axi_ram ram_w_a_data_awaddr_wrap",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7734,"simu_top soc sram_axi_ram ram_w_a_data_awburst",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
        tracep->declBit(c+7735,"simu_top soc sram_axi_ram ram_w_a_data_awburst_fixed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7736,"simu_top soc sram_axi_ram ram_w_a_data_awburst_incr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7737,"simu_top soc sram_axi_ram ram_w_a_data_awburst_wrap",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7738,"simu_top soc sram_axi_ram ram_w_a_data_awid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7739,"simu_top soc sram_axi_ram ram_w_a_data_awlen",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBus(c+7740,"simu_top soc sram_axi_ram ram_w_a_data_awsize",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBit(c+8739,"simu_top soc sram_axi_ram ram_w_a_data_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7741,"simu_top soc sram_axi_ram ram_w_a_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8740,"simu_top soc sram_axi_ram ram_w_a_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8741,"simu_top soc sram_axi_ram ram_w_a_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declQuad(c+7687,"simu_top soc sram_axi_ram ram_w_a_push_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 44,0);
        tracep->declQuad(c+7742,"simu_top soc sram_axi_ram ram_w_a_queue_datas",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 44,0);
        tracep->declBus(c+7744,"simu_top soc sram_axi_ram ram_w_a_queue_datas_awaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7745,"simu_top soc sram_axi_ram ram_w_a_queue_datas_awburst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7746,"simu_top soc sram_axi_ram ram_w_a_queue_datas_awid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7747,"simu_top soc sram_axi_ram ram_w_a_queue_datas_awlen",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7748,"simu_top soc sram_axi_ram ram_w_a_queue_datas_awsize",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+36,"simu_top soc sram_axi_ram ram_w_a_queue_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7741,"simu_top soc sram_axi_ram ram_w_a_queue_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7907,"simu_top soc sram_axi_ram ram_w_a_queue_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8742,"simu_top soc sram_axi_ram ram_w_a_queue_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7741,"simu_top soc sram_axi_ram ram_w_a_queue_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7749,"simu_top soc sram_axi_ram ram_w_a_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7730,"simu_top soc sram_axi_ram ram_w_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBit(c+7750,"simu_top soc sram_axi_ram ram_w_allow_out",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+38,"simu_top soc sram_axi_ram ram_w_b_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7908,"simu_top soc sram_axi_ram ram_w_b_data_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7751,"simu_top soc sram_axi_ram ram_w_b_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8743,"simu_top soc sram_axi_ram ram_w_b_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8740,"simu_top soc sram_axi_ram ram_w_b_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7752,"simu_top soc sram_axi_ram ram_w_b_queue_datas",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7753,"simu_top soc sram_axi_ram ram_w_b_queue_empty",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7751,"simu_top soc sram_axi_ram ram_w_b_queue_full",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7909,"simu_top soc sram_axi_ram ram_w_b_queue_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8744,"simu_top soc sram_axi_ram ram_w_b_queue_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7751,"simu_top soc sram_axi_ram ram_w_b_queue_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+39,"simu_top soc sram_axi_ram ram_w_b_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+8745,"simu_top soc sram_axi_ram ram_w_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8746,"simu_top soc sram_axi_ram ram_w_go",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7754,"simu_top soc sram_axi_ram ram_w_strb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+7755,"simu_top soc sram_axi_ram ram_w_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+7756,"simu_top soc sram_axi_ram ram_w_wlast",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7754,"simu_top soc sram_axi_ram ram_w_wstrb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+7757,"simu_top soc sram_axi_ram ram_w_wvalid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+8888,"simu_top soc confreg SIMULATION",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 0,0);
        tracep->declBus(c+8801,"simu_top soc confreg BUS_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc confreg DATA_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBus(c+8801,"simu_top soc confreg CPU_WIDTH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
        tracep->declBit(c+8752,"simu_top soc confreg clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8752,"simu_top soc confreg timer_clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8753,"simu_top soc confreg resetn",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7949,"simu_top soc confreg conf_ren",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7950,"simu_top soc confreg conf_wen",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+62,"simu_top soc confreg conf_raddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+63,"simu_top soc confreg conf_waddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+64,"simu_top soc confreg conf_wdatain",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+50,"simu_top soc confreg conf_rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8777,"simu_top soc confreg led",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBus(c+8778,"simu_top soc confreg led_rg0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8779,"simu_top soc confreg led_rg1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+8780,"simu_top soc confreg num_csn",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8781,"simu_top soc confreg num_a_g",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 6,0);
        tracep->declBus(c+8785,"simu_top soc confreg switch",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBus(c+8782,"simu_top soc confreg btn_key_col",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8783,"simu_top soc confreg btn_key_row",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
        tracep->declBus(c+8784,"simu_top soc confreg btn_step",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
        tracep->declBus(c+7758,"simu_top soc confreg cr0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7759,"simu_top soc confreg cr1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7760,"simu_top soc confreg cr2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7761,"simu_top soc confreg cr3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7762,"simu_top soc confreg cr4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7763,"simu_top soc confreg cr5",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7764,"simu_top soc confreg cr6",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7765,"simu_top soc confreg cr7",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7766,"simu_top soc confreg led_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7767,"simu_top soc confreg led_rg0_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7768,"simu_top soc confreg led_rg1_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7769,"simu_top soc confreg num_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+8793,"simu_top soc confreg switch_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+8794,"simu_top soc confreg sw_inter_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7770,"simu_top soc confreg btn_key_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7771,"simu_top soc confreg btn_step_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+7772,"simu_top soc confreg confreg_uart_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+7773,"simu_top soc confreg confreg_uart_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7774,"simu_top soc confreg timer_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7775,"simu_top soc confreg simu_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7776,"simu_top soc confreg io_simu",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7777,"simu_top soc confreg virtual_uart_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
        tracep->declBit(c+7778,"simu_top soc confreg open_trace",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7779,"simu_top soc confreg num_monitor",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+64,"simu_top soc confreg conf_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
        tracep->declBus(c+50,"simu_top soc confreg conf_rdata_reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8747,"simu_top soc confreg conf_we",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7910,"simu_top soc confreg write_cr0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7911,"simu_top soc confreg write_cr1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7912,"simu_top soc confreg write_cr2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7913,"simu_top soc confreg write_cr3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7914,"simu_top soc confreg write_cr4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7915,"simu_top soc confreg write_cr5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7916,"simu_top soc confreg write_cr6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7917,"simu_top soc confreg write_cr7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7780,"simu_top soc confreg write_timer_begin",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7781,"simu_top soc confreg write_timer_begin_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7782,"simu_top soc confreg write_timer_begin_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7783,"simu_top soc confreg write_timer_begin_r3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7784,"simu_top soc confreg write_timer_end_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7785,"simu_top soc confreg write_timer_end_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7786,"simu_top soc confreg conf_wdata_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7787,"simu_top soc confreg conf_wdata_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7788,"simu_top soc confreg conf_wdata_r2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7789,"simu_top soc confreg timer_r1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBus(c+7790,"simu_top soc confreg timer",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
        tracep->declBit(c+8748,"simu_top soc confreg write_timer",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7918,"simu_top soc confreg write_io_simu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7919,"simu_top soc confreg write_open_trace",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7920,"simu_top soc confreg write_num_monitor",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7791,"simu_top soc confreg write_uart_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
        tracep->declBit(c+8749,"simu_top soc confreg write_uart_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7921,"simu_top soc confreg write_led",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7792,"simu_top soc confreg btn_key_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 15,0);
        tracep->declBus(c+7793,"simu_top soc confreg state",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
        tracep->declBus(c+8750,"simu_top soc confreg next_state",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 2,0);
        tracep->declBit(c+7794,"simu_top soc confreg key_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7795,"simu_top soc confreg key_count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
        tracep->declBus(c+7796,"simu_top soc confreg state_count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
        tracep->declBit(c+8795,"simu_top soc confreg key_start",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8796,"simu_top soc confreg key_end",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7797,"simu_top soc confreg key_sample",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+8751,"simu_top soc confreg btn_key_tmp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 15,0);
        tracep->declBit(c+7798,"simu_top soc confreg btn_step0_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7799,"simu_top soc confreg btn_step1_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBit(c+7800,"simu_top soc confreg step0_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7801,"simu_top soc confreg step0_count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
        tracep->declBit(c+8797,"simu_top soc confreg step0_start",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8798,"simu_top soc confreg step0_end",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7802,"simu_top soc confreg step0_sample",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7803,"simu_top soc confreg step1_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
        tracep->declBus(c+7804,"simu_top soc confreg step1_count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
        tracep->declBit(c+8799,"simu_top soc confreg step1_start",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+8800,"simu_top soc confreg step1_end",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7805,"simu_top soc confreg step1_sample",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7922,"simu_top soc confreg write_led_rg0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7923,"simu_top soc confreg write_led_rg1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBit(c+7924,"simu_top soc confreg write_num",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
        tracep->declBus(c+7806,"simu_top soc confreg count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
        tracep->declBus(c+7807,"simu_top soc confreg scan_data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    }
}

void Vsimu_top___024root__traceFullTop0(void* voidSelf, VerilatedFst* tracep) VL_ATTR_COLD;
void Vsimu_top___024root__traceChgTop0(void* voidSelf, VerilatedFst* tracep);
void Vsimu_top___024root__traceCleanup(void* voidSelf, VerilatedFst* /*unused*/);

void Vsimu_top___024root__traceRegister(Vsimu_top___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vsimu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    {
        tracep->addFullCb(&Vsimu_top___024root__traceFullTop0, vlSelf);
        tracep->addChgCb(&Vsimu_top___024root__traceChgTop0, vlSelf);
        tracep->addCleanupCb(&Vsimu_top___024root__traceCleanup, vlSelf);
    }
}

void Vsimu_top___024root__traceFullSub0(Vsimu_top___024root* vlSelf, VerilatedFst* tracep) VL_ATTR_COLD;
void Vsimu_top___024root__traceFullSub1(Vsimu_top___024root* vlSelf, VerilatedFst* tracep) VL_ATTR_COLD;
void Vsimu_top___024root__traceFullSub2(Vsimu_top___024root* vlSelf, VerilatedFst* tracep) VL_ATTR_COLD;
void Vsimu_top___024root__traceFullSub3(Vsimu_top___024root* vlSelf, VerilatedFst* tracep) VL_ATTR_COLD;
void Vsimu_top___024root__traceFullSub4(Vsimu_top___024root* vlSelf, VerilatedFst* tracep) VL_ATTR_COLD;

void Vsimu_top___024root__traceFullTop0(void* voidSelf, VerilatedFst* tracep) {
    Vsimu_top___024root* const __restrict vlSelf = static_cast<Vsimu_top___024root*>(voidSelf);
    Vsimu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    {
        Vsimu_top___024root__traceFullSub0((&vlSymsp->TOP), tracep);
        Vsimu_top___024root__traceFullSub1((&vlSymsp->TOP), tracep);
        Vsimu_top___024root__traceFullSub2((&vlSymsp->TOP), tracep);
        Vsimu_top___024root__traceFullSub3((&vlSymsp->TOP), tracep);
        Vsimu_top___024root__traceFullSub4((&vlSymsp->TOP), tracep);
    }
}

void Vsimu_top___024root__traceFullSub0(Vsimu_top___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vsimu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    vluint32_t* const oldp = tracep->oldp(vlSymsp->__Vm_baseCode);
    if (false && oldp) {}  // Prevent unused
    // Body
    {
        tracep->fullCData(oldp+1,(vlSelf->simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bresp[0]),2);
        tracep->fullCData(oldp+2,(vlSelf->simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bresp[1]),2);
        tracep->fullCData(oldp+3,(vlSelf->simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bresp[2]),2);
        tracep->fullCData(oldp+4,(vlSelf->simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bresp[3]),2);
        tracep->fullCData(oldp+5,(vlSelf->simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bresp[4]),2);
        tracep->fullCData(oldp+6,(vlSelf->simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rresp[0]),2);
        tracep->fullCData(oldp+7,(vlSelf->simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rresp[1]),2);
        tracep->fullCData(oldp+8,(vlSelf->simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rresp[2]),2);
        tracep->fullCData(oldp+9,(vlSelf->simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rresp[3]),2);
        tracep->fullCData(oldp+10,(vlSelf->simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rresp[4]),2);
        tracep->fullIData(oldp+11,(vlSelf->simu_top__DOT__soc__DOT__cpu_awaddr),32);
        tracep->fullCData(oldp+12,((0xfU & (IData)(vlSelf->simu_top__DOT__soc__DOT____Vcellout__cpu__awlen))),4);
        tracep->fullCData(oldp+13,(vlSelf->simu_top__DOT__soc__DOT__cpu_awsize),3);
        tracep->fullBit(oldp+14,(vlSelf->simu_top__DOT__soc__DOT__cpu_awvalid));
        tracep->fullIData(oldp+15,(vlSelf->simu_top__DOT__soc__DOT__cpu_wdata),32);
        tracep->fullCData(oldp+16,(vlSelf->simu_top__DOT__soc__DOT__cpu_wstrb),4);
        tracep->fullBit(oldp+17,(vlSelf->simu_top__DOT__soc__DOT__cpu_wlast));
        tracep->fullBit(oldp+18,(vlSelf->simu_top__DOT__soc__DOT__cpu_wvalid));
        tracep->fullCData(oldp+19,(vlSelf->simu_top__DOT__soc__DOT__m0_bid),4);
        tracep->fullCData(oldp+20,(vlSelf->simu_top__DOT__soc__DOT__m0_bresp),2);
        tracep->fullBit(oldp+21,(vlSelf->simu_top__DOT__soc__DOT__cpu_bready));
        tracep->fullCData(oldp+22,(vlSelf->simu_top__DOT__soc__DOT__cpu_arid),4);
        tracep->fullIData(oldp+23,(vlSelf->simu_top__DOT__soc__DOT__cpu_araddr),32);
        tracep->fullCData(oldp+24,((0xfU & (IData)(vlSelf->simu_top__DOT__soc__DOT____Vcellout__cpu__arlen))),4);
        tracep->fullCData(oldp+25,(vlSelf->simu_top__DOT__soc__DOT__cpu_arsize),3);
        tracep->fullBit(oldp+26,(vlSelf->simu_top__DOT__soc__DOT__cpu_arvalid));
        tracep->fullCData(oldp+27,(vlSelf->simu_top__DOT__soc__DOT__m0_rid),4);
        tracep->fullCData(oldp+28,(vlSelf->simu_top__DOT__soc__DOT__m0_rresp),2);
        tracep->fullBit(oldp+29,(vlSelf->simu_top__DOT__soc__DOT__m0_rlast));
        tracep->fullBit(oldp+30,(vlSelf->simu_top__DOT__soc__DOT__cpu_rready));
        tracep->fullBit(oldp+31,(vlSelf->simu_top__DOT__soc__DOT__m0_awready));
        tracep->fullBit(oldp+32,(vlSelf->simu_top__DOT__soc__DOT__m0_wready));
        tracep->fullBit(oldp+33,(vlSelf->simu_top__DOT__soc__DOT__m0_bvalid));
        tracep->fullBit(oldp+34,(vlSelf->simu_top__DOT__soc__DOT__m0_arready));
        tracep->fullBit(oldp+35,(vlSelf->simu_top__DOT__soc__DOT__m0_rvalid));
        tracep->fullBit(oldp+36,((1U & (~ (IData)(vlSelf->simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_queue_valid)))));
        tracep->fullBit(oldp+37,(vlSelf->simu_top__DOT__soc__DOT__s0_wready));
        tracep->fullCData(oldp+38,(vlSelf->simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_data),4);
        tracep->fullBit(oldp+39,(vlSelf->simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_valid));
        tracep->fullBit(oldp+40,((1U & (~ (IData)(vlSelf->simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_queue_valid)))));
        tracep->fullCData(oldp+41,(vlSelf->simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_rid),4);
        tracep->fullBit(oldp+42,(vlSelf->simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_rlast));
        tracep->fullBit(oldp+43,(vlSelf->simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_rvalid));
        tracep->fullBit(oldp+44,((1U & (~ (IData)(vlSelf->simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_queue_valid)))));
        tracep->fullBit(oldp+45,(vlSelf->simu_top__DOT__soc__DOT__conf_s_wready));
        tracep->fullCData(oldp+46,(vlSelf->simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_data),4);
        tracep->fullBit(oldp+47,(vlSelf->simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_valid));
        tracep->fullBit(oldp+48,((1U & (~ (IData)(vlSelf->simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_queue_valid)))));
        tracep->fullCData(oldp+49,(vlSelf->simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_rid),4);
        tracep->fullIData(oldp+50,(vlSelf->simu_top__DOT__soc__DOT__confreg__DOT__conf_rdata_reg),32);
        tracep->fullBit(oldp+51,(vlSelf->simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_rlast));
        tracep->fullBit(oldp+52,(vlSelf->simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_rvalid));
        tracep->fullBit(oldp+53,(vlSelf->simu_top__DOT__soc__DOT__apb_s_awready));
        tracep->fullBit(oldp+54,(vlSelf->simu_top__DOT__soc__DOT__apb_s_wready));
        tracep->fullCData(oldp+55,(vlSelf->simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_w_id),4);
        tracep->fullBit(oldp+56,(vlSelf->simu_top__DOT__soc__DOT__apb_s_bvalid));
        tracep->fullBit(oldp+57,(vlSelf->simu_top__DOT__soc__DOT__apb_s_arready));
        tracep->fullCData(oldp+58,(vlSelf->simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_r_id),4);
        tracep->fullIData(oldp+59,(((0U == (3U & (IData)(vlSelf->simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_rstrb)))
                                     ? vlSelf->simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__reg_datao_32
                                     : ((1U == (3U 
                                                & (IData)(vlSelf->simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_rstrb)))
                                         ? (vlSelf->simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__reg_datao_32 
                                            << 8U) : 
                                        ((2U == (3U 
                                                 & (IData)(vlSelf->simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_rstrb)))
                                          ? (vlSelf->simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__reg_datao_32 
                                             << 0x10U)
                                          : ((3U == 
                                              (3U & (IData)(vlSelf->simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_rstrb)))
                                              ? (vlSelf->simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__reg_datao_32 
                                                 << 0x18U)
                                              : 0U))))),32);
        tracep->fullBit(oldp+60,(vlSelf->simu_top__DOT__soc__DOT__apb_s_rlast));
        tracep->fullBit(oldp+61,(vlSelf->simu_top__DOT__soc__DOT__apb_s_rvalid));
        tracep->fullIData(oldp+62,(vlSelf->simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_araddr),32);
        tracep->fullIData(oldp+63,(vlSelf->simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awaddr),32);
        tracep->fullIData(oldp+64,(vlSelf->simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_wdata),32);
        tracep->fullCData(oldp+65,(((IData)(vlSelf->simu_top__DOT__soc__DOT__uart0_int) 
                                    << 1U)),8);
        tracep->fullBit(oldp+66,((1U & ((IData)(vlSelf->simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__mcr) 
                                        >> 1U))));
        tracep->fullBit(oldp+67,((1U & (IData)(vlSelf->simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__mcr))));
        tracep->fullBit(oldp+68,(vlSelf->simu_top__DOT__soc__DOT__uart0_int));
        tracep->fullBit(oldp+69,((1U & (((IData)(vlSelf->simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__mcr) 
                                         >> 4U) | ((IData)(vlSelf->simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__infrared) 
                                                   | (IData)(vlSelf->simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__serial_out))))));
        tracep->fullBit(oldp+70,(vlSelf->simu_top__DOT__soc__DOT__uart0_txd_oe));
        tracep->fullBit(oldp+71,((1U & ((IData)(vlSelf->simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__sclk_reg) 
                                        ^ ((IData)(vlSelf->simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__mode_reg) 
                                           >> 3U)))));
        tracep->fullBit(oldp+72,((1U & (~ (IData)(vlSelf->simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__isomode)))));
        tracep->fullCData(oldp+73,(vlSelf->simu_top__DOT__soc__DOT____Vcellout__cpu__arlen),8);
        tracep->fullCData(oldp+74,(vlSelf->simu_top__DOT__soc__DOT____Vcellout__cpu__awlen),8);
        tracep->fullBit(oldp+75,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_wb_stage__DOT__wb_valid));
        tracep->fullCData(oldp+76,((0xfU & ((- (IData)(
                                                       (1U 
                                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_wb_stage__DOT__wb_data[3U] 
                                                           >> 5U)))) 
                                            & (- (IData)((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_wb_stage__DOT__wb_valid)))))),4);
        tracep->fullIData(oldp+77,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_wb_stage__DOT__wb_data[0U]),32);
        tracep->fullWData(oldp+78,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__wb_to_id_bus),71);
        tracep->fullQData(oldp+81,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__mem_to_if_bus),37);
        tracep->fullBit(oldp+83,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__inst_sram_addr_ok));
        tracep->fullCData(oldp+84,(((3U == (3U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[4U]))
                                     ? 2U : ((2U == 
                                              (3U & 
                                               vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[4U]))
                                              ? 1U : 0U))),2);
        tracep->fullIData(oldp+85,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__data_sram_wdata),32);
        tracep->fullBit(oldp+86,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__has_int));
        tracep->fullBit(oldp+87,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__flush_excp_ertn));
        tracep->fullIData(oldp+88,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[0]),32);
        tracep->fullIData(oldp+89,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[1]),32);
        tracep->fullIData(oldp+90,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[2]),32);
        tracep->fullIData(oldp+91,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[3]),32);
        tracep->fullIData(oldp+92,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[4]),32);
        tracep->fullIData(oldp+93,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[5]),32);
        tracep->fullIData(oldp+94,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[6]),32);
        tracep->fullIData(oldp+95,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[7]),32);
        tracep->fullIData(oldp+96,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[8]),32);
        tracep->fullIData(oldp+97,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[9]),32);
        tracep->fullIData(oldp+98,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[10]),32);
        tracep->fullIData(oldp+99,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[11]),32);
        tracep->fullIData(oldp+100,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[12]),32);
        tracep->fullIData(oldp+101,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[13]),32);
        tracep->fullIData(oldp+102,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[14]),32);
        tracep->fullIData(oldp+103,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[15]),32);
        tracep->fullIData(oldp+104,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[16]),32);
        tracep->fullIData(oldp+105,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[17]),32);
        tracep->fullIData(oldp+106,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[18]),32);
        tracep->fullIData(oldp+107,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[19]),32);
        tracep->fullIData(oldp+108,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[20]),32);
        tracep->fullIData(oldp+109,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[21]),32);
        tracep->fullIData(oldp+110,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[22]),32);
        tracep->fullIData(oldp+111,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[23]),32);
        tracep->fullIData(oldp+112,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[24]),32);
        tracep->fullIData(oldp+113,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[25]),32);
        tracep->fullIData(oldp+114,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[26]),32);
        tracep->fullIData(oldp+115,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[27]),32);
        tracep->fullIData(oldp+116,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[28]),32);
        tracep->fullIData(oldp+117,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[29]),32);
        tracep->fullIData(oldp+118,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[30]),32);
        tracep->fullIData(oldp+119,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__regs[31]),32);
        tracep->fullBit(oldp+120,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__icacop_en));
        tracep->fullBit(oldp+121,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__dcacop_en));
        tracep->fullCData(oldp+122,((3U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[2U] 
                                           >> 0x18U))),2);
        tracep->fullBit(oldp+123,(((0U == (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__cache_state)) 
                                   & (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__icacop_en))));
        tracep->fullBit(oldp+124,(((3U == (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__cache_state)) 
                                   & (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_dcacop_en))));
        tracep->fullBit(oldp+125,(((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_data[5U] 
                                    >> 0x10U) & (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_valid))));
        tracep->fullBit(oldp+126,(((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_data[5U] 
                                    >> 0xfU) & (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_valid))));
        tracep->fullCData(oldp+127,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__code),6);
        tracep->fullBit(oldp+128,((4U == (7U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_data[4U] 
                                                >> 0x1cU)))));
        tracep->fullIData(oldp+129,((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tlbehi 
                                     >> 0xdU)),19);
        tracep->fullSData(oldp+130,((0x3ffU & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_asid)),10);
        tracep->fullBit(oldp+131,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_crmd 
                                         >> 3U))));
        tracep->fullBit(oldp+132,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_crmd 
                                         >> 4U))));
        tracep->fullCData(oldp+133,((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_dmw0 
                                     >> 0x1dU)),3);
        tracep->fullCData(oldp+134,((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_dmw1 
                                     >> 0x1dU)),3);
        tracep->fullCData(oldp+135,((7U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_dmw0 
                                           >> 0x19U))),3);
        tracep->fullCData(oldp+136,((7U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_dmw1 
                                           >> 0x19U))),3);
        tracep->fullBit(oldp+137,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_dmw0)));
        tracep->fullBit(oldp+138,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_dmw0 
                                         >> 3U))));
        tracep->fullBit(oldp+139,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_dmw1)));
        tracep->fullBit(oldp+140,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_dmw1 
                                         >> 3U))));
        tracep->fullBit(oldp+141,((1U == (3U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_crmd 
                                                >> 7U)))));
        tracep->fullBit(oldp+142,((1U == (3U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_dmw0 
                                                >> 4U)))));
        tracep->fullBit(oldp+143,((1U == (3U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_dmw1 
                                                >> 4U)))));
        tracep->fullBit(oldp+144,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__llbit));
        tracep->fullIData(oldp+145,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tid),32);
        tracep->fullQData(oldp+146,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__timer_64),64);
        tracep->fullCData(oldp+148,((0x1fU & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tlbidx)),5);
        tracep->fullBit(oldp+149,((1U & ((0x3fU == 
                                          (0x3fU & 
                                           (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_estat 
                                            >> 0x10U))) 
                                         | (~ (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tlbidx 
                                               >> 0x1fU))))));
        tracep->fullCData(oldp+150,((0x3fU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tlbidx 
                                              >> 0x18U))),6);
        tracep->fullIData(oldp+151,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tlbelo0),32);
        tracep->fullIData(oldp+152,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tlbelo1),32);
        tracep->fullIData(oldp+153,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_era),32);
        tracep->fullIData(oldp+154,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_eentry),32);
        tracep->fullIData(oldp+155,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tlbrentry),32);
        tracep->fullBit(oldp+156,((1U == (3U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_crmd 
                                                >> 5U)))));
        tracep->fullIData(oldp+157,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_crmd),32);
        tracep->fullIData(oldp+158,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_prmd),32);
        tracep->fullIData(oldp+159,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_ecfg),32);
        tracep->fullIData(oldp+160,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_estat),32);
        tracep->fullIData(oldp+161,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_badv),32);
        tracep->fullIData(oldp+162,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tlbidx),32);
        tracep->fullIData(oldp+163,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tlbehi),32);
        tracep->fullIData(oldp+164,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_asid),32);
        tracep->fullIData(oldp+165,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_save0),32);
        tracep->fullIData(oldp+166,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_save1),32);
        tracep->fullIData(oldp+167,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_save2),32);
        tracep->fullIData(oldp+168,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_save3),32);
        tracep->fullIData(oldp+169,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tcfg),32);
        tracep->fullIData(oldp+170,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tval),32);
        tracep->fullIData(oldp+171,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_cpuid),32);
        tracep->fullIData(oldp+172,(((0xfffffffeU & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_llbctl) 
                                     | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__llbit))),32);
        tracep->fullIData(oldp+173,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_dmw0),32);
        tracep->fullIData(oldp+174,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_dmw1),32);
        tracep->fullIData(oldp+175,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_pgdl),32);
        tracep->fullIData(oldp+176,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_pgdh),32);
        tracep->fullBit(oldp+177,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__inst_rd_req));
        tracep->fullCData(oldp+178,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__inst_rd_type),3);
        tracep->fullIData(oldp+179,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__inst_rd_addr),32);
        tracep->fullBit(oldp+180,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__inst_ret_last));
        tracep->fullBit(oldp+181,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__data_rd_req));
        tracep->fullCData(oldp+182,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__data_wr_type),3);
        tracep->fullIData(oldp+183,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__data_rd_addr),32);
        tracep->fullBit(oldp+184,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__data_ret_last));
        tracep->fullBit(oldp+185,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__data_wr_req));
        tracep->fullIData(oldp+186,(((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_uncache)
                                      ? ((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_tag 
                                          << 0xcU) 
                                         | (((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_index) 
                                             << 4U) 
                                            | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_offset)))
                                      : ((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__missBuffer_replaceWay)
                                            ? (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_tagv__DOT__output_buffer 
                                               >> 1U)
                                            : (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_tagv__DOT__output_buffer 
                                               >> 1U)) 
                                          << 0xcU) 
                                         | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_index) 
                                            << 4U)))),32);
        tracep->fullCData(oldp+187,(((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_uncache)
                                      ? (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_wstrb)
                                      : 0xfU)),4);
        tracep->fullWData(oldp+188,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__data_wr_data),128);
        tracep->fullBit(oldp+192,((0U == (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__write_requst_state))));
        tracep->fullBit(oldp+193,((0U != (3U & ((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_data[5U] 
                                                 << 1U) 
                                                | (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_data[4U] 
                                                   >> 0x1fU))))));
        tracep->fullCData(oldp+194,((0xffU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_data[1U] 
                                              >> 0xbU))),8);
        tracep->fullIData(oldp+195,(((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_data[1U] 
                                      << 0x1fU) | (
                                                   vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_data[0U] 
                                                   >> 1U))),32);
        tracep->fullIData(oldp+196,(((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_data[9U] 
                                      << 0x1cU) | (
                                                   vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_data[8U] 
                                                   >> 4U))),32);
        tracep->fullCData(oldp+197,((0xffU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_data[1U] 
                                              >> 3U))),8);
        tracep->fullIData(oldp+198,(((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_data[2U] 
                                      << 0xdU) | (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_data[1U] 
                                                  >> 0x13U))),32);
        tracep->fullBit(oldp+199,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_data[1U] 
                                         >> 2U))));
        tracep->fullBit(oldp+200,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_valid));
        tracep->fullBit(oldp+201,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_cnt_inst));
        tracep->fullQData(oldp+202,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_timer_64),64);
        tracep->fullCData(oldp+204,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_inst_ld_en),8);
        tracep->fullIData(oldp+205,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_ld_paddr),32);
        tracep->fullIData(oldp+206,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_ld_vaddr),32);
        tracep->fullCData(oldp+207,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_inst_st_en),8);
        tracep->fullIData(oldp+208,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_st_paddr),32);
        tracep->fullIData(oldp+209,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_st_vaddr),32);
        tracep->fullIData(oldp+210,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_st_data),32);
        tracep->fullBit(oldp+211,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_csr_rstat_en));
        tracep->fullIData(oldp+212,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_csr_data),32);
        tracep->fullBit(oldp+213,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_wen));
        tracep->fullCData(oldp+214,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_wdest),8);
        tracep->fullIData(oldp+215,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_wdata),32);
        tracep->fullIData(oldp+216,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_pc),32);
        tracep->fullIData(oldp+217,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_inst),32);
        tracep->fullBit(oldp+218,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_excp_flush));
        tracep->fullBit(oldp+219,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_ertn));
        tracep->fullCData(oldp+220,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_csr_ecode),6);
        tracep->fullBit(oldp+221,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_tlbfill_en));
        tracep->fullCData(oldp+222,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cmt_rand_index),5);
        tracep->fullBit(oldp+223,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__trap));
        tracep->fullCData(oldp+224,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__trap_code),8);
        tracep->fullQData(oldp+225,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__cycleCnt),64);
        tracep->fullQData(oldp+227,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__instrCnt),64);
        tracep->fullBit(oldp+229,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_valid));
        tracep->fullIData(oldp+230,(((IData)(4U) + vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_pc)),32);
        tracep->fullBit(oldp+231,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__excp));
        tracep->fullBit(oldp+232,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__ertn));
        tracep->fullBit(oldp+233,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__tlb_excp));
        tracep->fullBit(oldp+234,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__refetch));
        tracep->fullBit(oldp+235,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__idle));
        tracep->fullIData(oldp+236,((IData)((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__mem_to_if_bus_r_valid)
                                               ? vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__mem_to_if_bus_r
                                               : vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__mem_to_if_bus) 
                                             >> 5U))),32);
        tracep->fullIData(oldp+237,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_pc),32);
        tracep->fullBit(oldp+238,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_ADEF_EXCP));
        tracep->fullBit(oldp+239,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_tlbr));
        tracep->fullBit(oldp+240,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_ppi));
        tracep->fullBit(oldp+241,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_pif));
        tracep->fullBit(oldp+242,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_reflush));
        tracep->fullBit(oldp+243,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__excp) 
                                      | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__ertn)) 
                                     | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__refetch)) 
                                    | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__tlb_excp)) 
                                   | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__idle))));
        tracep->fullIData(oldp+244,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__inst_sram_rdata_r),32);
        tracep->fullBit(oldp+245,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__inst_sram_rdata_r_valid));
        tracep->fullQData(oldp+246,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__mem_to_if_bus_r),37);
        tracep->fullBit(oldp+248,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__mem_to_if_bus_r_valid));
        tracep->fullQData(oldp+249,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__id_to_if_bus_r),34);
        tracep->fullBit(oldp+251,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__id_to_if_bus_r_valid));
        tracep->fullBit(oldp+252,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__bd_done));
        tracep->fullBit(oldp+253,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__excp_reg));
        tracep->fullBit(oldp+254,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__idle_lock));
        tracep->fullIData(oldp+255,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[0]),32);
        tracep->fullIData(oldp+256,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[1]),32);
        tracep->fullIData(oldp+257,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[2]),32);
        tracep->fullIData(oldp+258,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[3]),32);
        tracep->fullIData(oldp+259,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[4]),32);
        tracep->fullIData(oldp+260,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[5]),32);
        tracep->fullIData(oldp+261,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[6]),32);
        tracep->fullIData(oldp+262,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[7]),32);
        tracep->fullIData(oldp+263,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[8]),32);
        tracep->fullIData(oldp+264,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[9]),32);
        tracep->fullIData(oldp+265,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[10]),32);
        tracep->fullIData(oldp+266,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[11]),32);
        tracep->fullIData(oldp+267,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[12]),32);
        tracep->fullIData(oldp+268,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[13]),32);
        tracep->fullIData(oldp+269,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[14]),32);
        tracep->fullIData(oldp+270,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[15]),32);
        tracep->fullIData(oldp+271,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[16]),32);
        tracep->fullIData(oldp+272,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[17]),32);
        tracep->fullIData(oldp+273,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[18]),32);
        tracep->fullIData(oldp+274,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[19]),32);
        tracep->fullIData(oldp+275,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[20]),32);
        tracep->fullIData(oldp+276,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[21]),32);
        tracep->fullIData(oldp+277,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[22]),32);
        tracep->fullIData(oldp+278,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[23]),32);
        tracep->fullIData(oldp+279,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[24]),32);
        tracep->fullIData(oldp+280,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[25]),32);
        tracep->fullIData(oldp+281,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[26]),32);
        tracep->fullIData(oldp+282,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[27]),32);
        tracep->fullIData(oldp+283,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[28]),32);
        tracep->fullIData(oldp+284,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[29]),32);
        tracep->fullIData(oldp+285,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[30]),32);
        tracep->fullIData(oldp+286,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[31]),32);
        tracep->fullBit(oldp+287,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_valid));
        tracep->fullWData(oldp+288,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data),68);
        tracep->fullBit(oldp+291,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__br_cancel_r));
        tracep->fullBit(oldp+292,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__br_cancel_r_valid));
        tracep->fullIData(oldp+293,(((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[2U] 
                                      << 0x1cU) | (
                                                   vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[1U] 
                                                   >> 4U))),32);
        tracep->fullIData(oldp+294,(((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[1U] 
                                      << 0x1cU) | (
                                                   vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                                   >> 4U))),32);
        tracep->fullBit(oldp+295,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                         >> 3U))));
        tracep->fullBit(oldp+296,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                         >> 2U))));
        tracep->fullBit(oldp+297,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                         >> 1U))));
        tracep->fullBit(oldp+298,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U])));
        tracep->fullBit(oldp+299,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__wb_to_id_bus[2U] 
                                         >> 6U))));
        tracep->fullBit(oldp+300,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__wb_to_id_bus[2U] 
                                         >> 5U))));
        tracep->fullCData(oldp+301,((0x1fU & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__wb_to_id_bus[2U])),5);
        tracep->fullIData(oldp+302,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__wb_to_id_bus[1U]),32);
        tracep->fullIData(oldp+303,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__wb_to_id_bus[0U]),32);
        tracep->fullCData(oldp+304,((0x3fU & ((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[1U] 
                                               << 2U) 
                                              | (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                                 >> 0x1eU)))),6);
        tracep->fullCData(oldp+305,((0xfU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                             >> 0x1aU))),4);
        tracep->fullCData(oldp+306,((3U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                           >> 0x18U))),2);
        tracep->fullCData(oldp+307,((0x1fU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                              >> 0x13U))),5);
        tracep->fullCData(oldp+308,((0x1fU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                              >> 4U))),5);
        tracep->fullCData(oldp+309,((0x1fU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                              >> 9U))),5);
        tracep->fullCData(oldp+310,((0x1fU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                              >> 0xeU))),5);
        tracep->fullSData(oldp+311,((0xfffU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                               >> 0xeU))),12);
        tracep->fullSData(oldp+312,((0x3fffU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                                >> 0xeU))),14);
        tracep->fullIData(oldp+313,((0xfffffU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                                 >> 9U))),20);
        tracep->fullSData(oldp+314,((0xffffU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                                >> 0xeU))),16);
        tracep->fullIData(oldp+315,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__i26),26);
        tracep->fullQData(oldp+316,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d),64);
        tracep->fullSData(oldp+318,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_25_22_d),16);
        tracep->fullCData(oldp+319,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_21_20_d),4);
        tracep->fullIData(oldp+320,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_19_15_d),32);
        tracep->fullBit(oldp+321,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_rdcntid));
        tracep->fullBit(oldp+322,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_rdcntvl));
        tracep->fullBit(oldp+323,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_rdcntvh));
        tracep->fullBit(oldp+324,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_add));
        tracep->fullBit(oldp+325,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sub));
        tracep->fullBit(oldp+326,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_slt));
        tracep->fullBit(oldp+327,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sltu));
        tracep->fullBit(oldp+328,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_nor));
        tracep->fullBit(oldp+329,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_and));
        tracep->fullBit(oldp+330,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_or));
        tracep->fullBit(oldp+331,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_xor));
        tracep->fullBit(oldp+332,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_orn));
        tracep->fullBit(oldp+333,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_andn));
        tracep->fullBit(oldp+334,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sll));
        tracep->fullBit(oldp+335,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_srl));
        tracep->fullBit(oldp+336,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sra));
        tracep->fullBit(oldp+337,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mul));
        tracep->fullBit(oldp+338,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mulh));
        tracep->fullBit(oldp+339,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mulhu));
        tracep->fullBit(oldp+340,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_div));
        tracep->fullBit(oldp+341,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mod));
        tracep->fullBit(oldp+342,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_divu));
        tracep->fullBit(oldp+343,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_modu));
        tracep->fullBit(oldp+344,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_break));
        tracep->fullBit(oldp+345,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_syscall));
        tracep->fullBit(oldp+346,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_slli));
        tracep->fullBit(oldp+347,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_srli));
        tracep->fullBit(oldp+348,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_srai));
        tracep->fullBit(oldp+349,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_slti));
        tracep->fullBit(oldp+350,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sltui));
        tracep->fullBit(oldp+351,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_addi));
        tracep->fullBit(oldp+352,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_andi));
        tracep->fullBit(oldp+353,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ori));
        tracep->fullBit(oldp+354,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_xori));
        tracep->fullBit(oldp+355,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_csrrd));
        tracep->fullBit(oldp+356,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_csrwr));
        tracep->fullBit(oldp+357,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_csrxchg));
        tracep->fullBit(oldp+358,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_cacop));
        tracep->fullBit(oldp+359,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbsrch));
        tracep->fullBit(oldp+360,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbrd));
        tracep->fullBit(oldp+361,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbwr));
        tracep->fullBit(oldp+362,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbfill));
        tracep->fullBit(oldp+363,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ertn));
        tracep->fullBit(oldp+364,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_idle));
        tracep->fullBit(oldp+365,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_invtlb));
        tracep->fullBit(oldp+366,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_pcaddu12i));
        tracep->fullBit(oldp+367,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ll));
        tracep->fullBit(oldp+368,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sc));
        tracep->fullBit(oldp+369,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_b));
        tracep->fullBit(oldp+370,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_h));
        tracep->fullBit(oldp+371,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_w));
        tracep->fullBit(oldp+372,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_b));
        tracep->fullBit(oldp+373,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_h));
        tracep->fullBit(oldp+374,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_w));
        tracep->fullBit(oldp+375,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_bu));
        tracep->fullBit(oldp+376,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_hu));
        tracep->fullBit(oldp+377,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d 
                                                 >> 0x13U)))));
        tracep->fullBit(oldp+378,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d 
                                                 >> 0x14U)))));
        tracep->fullBit(oldp+379,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d 
                                                 >> 0x15U)))));
        tracep->fullBit(oldp+380,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d 
                                                 >> 0x16U)))));
        tracep->fullBit(oldp+381,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d 
                                                 >> 0x17U)))));
        tracep->fullBit(oldp+382,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_lu12i));
        tracep->fullBit(oldp+383,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d 
                                                 >> 0x18U)))));
        tracep->fullBit(oldp+384,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d 
                                                 >> 0x19U)))));
        tracep->fullBit(oldp+385,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d 
                                                 >> 0x1aU)))));
        tracep->fullBit(oldp+386,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d 
                                                 >> 0x1bU)))));
        tracep->fullSData(oldp+387,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__alu_op),14);
        tracep->fullBit(oldp+388,(((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_w) 
                                       | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_b)) 
                                      | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_h)) 
                                     | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_bu)) 
                                    | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_hu)) 
                                   | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ll))));
        tracep->fullBit(oldp+389,((1U & (((((((0ULL 
                                               != (0xfc00000ULL 
                                                   & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d)) 
                                              | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_w)) 
                                             | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_b)) 
                                            | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_h)) 
                                           | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_csrwr)) 
                                          | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_csrxchg)) 
                                         | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sc)))));
        tracep->fullBit(oldp+390,((1U & ((0ULL != (0x280000ULL 
                                                   & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d)) 
                                         | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_pcaddu12i)))));
        tracep->fullBit(oldp+391,((1U & (((((((((((
                                                   (((((((((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_slli) 
                                                               | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_srli)) 
                                                              | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_srai)) 
                                                             | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_addi)) 
                                                            | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_w)) 
                                                           | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_b)) 
                                                          | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_h)) 
                                                         | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_bu)) 
                                                        | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_hu)) 
                                                       | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_w)) 
                                                      | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_b)) 
                                                     | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_h)) 
                                                    | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_lu12i)) 
                                                   | (IData)(
                                                             (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d 
                                                              >> 0x13U))) 
                                                  | (IData)(
                                                            (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d 
                                                             >> 0x15U))) 
                                                 | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_slti)) 
                                                | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sltui)) 
                                               | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_andi)) 
                                              | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ori)) 
                                             | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_xori)) 
                                            | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_pcaddu12i)) 
                                           | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_cacop)) 
                                          | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ll)) 
                                         | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sc)))));
        tracep->fullBit(oldp+392,((IData)((0ULL != 
                                           (0x280000ULL 
                                            & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d)))));
        tracep->fullBit(oldp+393,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_w) 
                                     | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_b)) 
                                    | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_h)) 
                                   & (~ (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_excp)))));
        tracep->fullBit(oldp+394,((1U & (((((((((((
                                                   ((0U 
                                                     == 
                                                     (1U 
                                                      & (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_w))) 
                                                    & (0U 
                                                       == 
                                                       (1U 
                                                        & (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_b)))) 
                                                   & (0U 
                                                      == 
                                                      (1U 
                                                       & (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_h)))) 
                                                  & (0ULL 
                                                     == 
                                                     (0xfd00000ULL 
                                                      & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d))) 
                                                 & (~ (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_break))) 
                                                & (~ (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ertn))) 
                                               & (~ (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbsrch))) 
                                              & (~ (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbrd))) 
                                             & (~ (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbwr))) 
                                            & (~ (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbfill))) 
                                           & (~ (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_invtlb))) 
                                          & (~ (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_cacop))) 
                                         & (~ (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_excp))))));
        tracep->fullBit(oldp+395,((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_slli) 
                                    | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_srli)) 
                                   | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_srai))));
        tracep->fullBit(oldp+396,((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_andi) 
                                    | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ori)) 
                                   | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_xori))));
        tracep->fullBit(oldp+397,(((((((((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_addi) 
                                             | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_w)) 
                                            | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_b)) 
                                           | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_h)) 
                                          | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_bu)) 
                                         | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_hu)) 
                                        | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_w)) 
                                       | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_b)) 
                                      | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_h)) 
                                     | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_slti)) 
                                    | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sltui)) 
                                   | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_cacop))));
        tracep->fullBit(oldp+398,(((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ll) 
                                   | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sc))));
        tracep->fullBit(oldp+399,((IData)((0ULL != 
                                           (0xfc80000ULL 
                                            & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d)))));
        tracep->fullBit(oldp+400,(((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_lu12i) 
                                   | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_pcaddu12i))));
        tracep->fullBit(oldp+401,((IData)((0ULL != 
                                           (0x300000ULL 
                                            & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d)))));
        tracep->fullBit(oldp+402,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__need_rj));
        tracep->fullBit(oldp+403,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__need_rkd));
        tracep->fullIData(oldp+404,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__imm),32);
        tracep->fullIData(oldp+405,(((IData)((0ULL 
                                              != (0x300000ULL 
                                                  & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d)))
                                      ? (((- (IData)(
                                                     (1U 
                                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__i26 
                                                         >> 0x19U)))) 
                                          << 0x1cU) 
                                         | (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__i26 
                                            << 2U))
                                      : (((- (IData)(
                                                     (1U 
                                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                                         >> 0x1dU)))) 
                                          << 0x12U) 
                                         | (0x3fffcU 
                                            & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                               >> 0xcU))))),32);
        tracep->fullIData(oldp+406,((((- (IData)((1U 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                                     >> 0x13U)))) 
                                      << 0x12U) | (0x3fffcU 
                                                   & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                                      >> 0xcU)))),32);
        tracep->fullCData(oldp+407,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__regAddrA),5);
        tracep->fullCData(oldp+408,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__regAddrB),5);
        tracep->fullIData(oldp+409,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__regDataA),32);
        tracep->fullIData(oldp+410,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__regDataB),32);
        tracep->fullCData(oldp+411,((0x1fU & ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_rdcntid)
                                               ? ((
                                                   vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                                   << 0x17U) 
                                                  | (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                                     >> 9U))
                                               : ((1U 
                                                   & (IData)(
                                                             (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d 
                                                              >> 0x15U)))
                                                   ? 1U
                                                   : 
                                                  ((1U 
                                                    & ((((IData)(
                                                                 (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d 
                                                                  >> 0xeU)) 
                                                         & ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_25_22_d) 
                                                            >> 1U)) 
                                                        & ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_21_20_d) 
                                                           >> 3U)) 
                                                       & (0U 
                                                          != 
                                                          (0x30U 
                                                           & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_19_15_d))))
                                                    ? 0U
                                                    : 
                                                   ((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                                     << 0x1cU) 
                                                    | (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                                       >> 4U))))))),5);
        tracep->fullBit(oldp+412,(((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_div) 
                                   | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mod))));
        tracep->fullBit(oldp+413,(((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mul) 
                                   | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mulh))));
        tracep->fullBit(oldp+414,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mod) 
                                     | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_modu)) 
                                    | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_div)) 
                                   | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_divu))));
        tracep->fullCData(oldp+415,(((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mul)
                                      ? 1U : (((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mulh) 
                                               | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mulhu))
                                               ? 2U
                                               : (((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_div) 
                                                   | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_divu))
                                                   ? 3U
                                                   : 
                                                  (((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mod) 
                                                    | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_modu))
                                                    ? 4U
                                                    : 0U))))),3);
        tracep->fullCData(oldp+416,((3U & (((1U & (- (IData)(
                                                             (((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_b) 
                                                               | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_bu)) 
                                                              | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_b))))) 
                                            | (2U & 
                                               (- (IData)(
                                                          (((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_h) 
                                                            | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_hu)) 
                                                           | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_h)))))) 
                                           | (- (IData)(
                                                        ((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_w) 
                                                           | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_w)) 
                                                          | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ll)) 
                                                         | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sc))))))),2);
        tracep->fullBit(oldp+417,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_b) 
                                     | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_h)) 
                                    | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_w)) 
                                   | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ll))));
        tracep->fullCData(oldp+418,((3U & (((1U & (- (IData)((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_csrrd)))) 
                                            | (2U & 
                                               (- (IData)((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_csrwr))))) 
                                           | (- (IData)((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_csrxchg)))))),2);
        tracep->fullBit(oldp+419,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ine));
        tracep->fullBit(oldp+420,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__INE_EXCP));
        tracep->fullBit(oldp+421,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_excp));
        tracep->fullSData(oldp+422,(((0x2000U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                                 << 0xaU)) 
                                     | ((0x1000U & 
                                         (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                          << 0xaU)) 
                                        | ((0x800U 
                                            & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                               << 0xaU)) 
                                           | ((0x400U 
                                               & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                                  << 0xaU)) 
                                              | (((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_syscall) 
                                                  << 9U) 
                                                 | (((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_break) 
                                                     << 8U) 
                                                    | (((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__INE_EXCP) 
                                                        << 7U) 
                                                       | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__has_int))))))))),14);
        tracep->fullCData(oldp+423,((3U & (((1U & (- (IData)((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_rdcntid)))) 
                                            | (2U & 
                                               (- (IData)((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_rdcntvl))))) 
                                           | (- (IData)((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_rdcntvh)))))),2);
        tracep->fullCData(oldp+424,((((((1U & (- (IData)((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbsrch)))) 
                                        | (2U & (- (IData)((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbrd))))) 
                                       | (3U & (- (IData)((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbwr))))) 
                                      | (4U & (- (IData)((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbfill))))) 
                                     | (5U & (- (IData)((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_invtlb)))))),3);
        tracep->fullCData(oldp+425,((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ll) 
                                      << 5U) | (((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_w) 
                                                 << 4U) 
                                                | (((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_hu) 
                                                    << 3U) 
                                                   | (((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_h) 
                                                       << 2U) 
                                                      | (((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_bu) 
                                                          << 1U) 
                                                         | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_b))))))),8);
        tracep->fullCData(oldp+426,((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_w) 
                                      << 2U) | (((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_h) 
                                                 << 1U) 
                                                | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_b)))),8);
        tracep->fullBit(oldp+427,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_csrrd) 
                                     | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_csrwr)) 
                                    | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_csrxchg)) 
                                   & (5U == (0x3fffU 
                                             & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[0U] 
                                                >> 0xeU))))));
        tracep->fullIData(oldp+428,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[0]),32);
        tracep->fullIData(oldp+429,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[1]),32);
        tracep->fullIData(oldp+430,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[2]),32);
        tracep->fullIData(oldp+431,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[3]),32);
        tracep->fullIData(oldp+432,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[4]),32);
        tracep->fullIData(oldp+433,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[5]),32);
        tracep->fullIData(oldp+434,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[6]),32);
        tracep->fullIData(oldp+435,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[7]),32);
        tracep->fullIData(oldp+436,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[8]),32);
        tracep->fullIData(oldp+437,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[9]),32);
        tracep->fullIData(oldp+438,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[10]),32);
        tracep->fullIData(oldp+439,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[11]),32);
        tracep->fullIData(oldp+440,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[12]),32);
        tracep->fullIData(oldp+441,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[13]),32);
        tracep->fullIData(oldp+442,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[14]),32);
        tracep->fullIData(oldp+443,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[15]),32);
        tracep->fullIData(oldp+444,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[16]),32);
        tracep->fullIData(oldp+445,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[17]),32);
        tracep->fullIData(oldp+446,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[18]),32);
        tracep->fullIData(oldp+447,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[19]),32);
        tracep->fullIData(oldp+448,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[20]),32);
        tracep->fullIData(oldp+449,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[21]),32);
        tracep->fullIData(oldp+450,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[22]),32);
        tracep->fullIData(oldp+451,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[23]),32);
        tracep->fullIData(oldp+452,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[24]),32);
        tracep->fullIData(oldp+453,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[25]),32);
        tracep->fullIData(oldp+454,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[26]),32);
        tracep->fullIData(oldp+455,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[27]),32);
        tracep->fullIData(oldp+456,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[28]),32);
        tracep->fullIData(oldp+457,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[29]),32);
        tracep->fullIData(oldp+458,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[30]),32);
        tracep->fullIData(oldp+459,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[31]),32);
        tracep->fullIData(oldp+460,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[0]),32);
        tracep->fullIData(oldp+461,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[1]),32);
        tracep->fullIData(oldp+462,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[2]),32);
        tracep->fullIData(oldp+463,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[3]),32);
        tracep->fullIData(oldp+464,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[4]),32);
        tracep->fullIData(oldp+465,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[5]),32);
        tracep->fullIData(oldp+466,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[6]),32);
        tracep->fullIData(oldp+467,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[7]),32);
        tracep->fullIData(oldp+468,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[8]),32);
        tracep->fullIData(oldp+469,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[9]),32);
        tracep->fullIData(oldp+470,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[10]),32);
        tracep->fullIData(oldp+471,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[11]),32);
        tracep->fullIData(oldp+472,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[12]),32);
        tracep->fullIData(oldp+473,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[13]),32);
        tracep->fullIData(oldp+474,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[14]),32);
        tracep->fullIData(oldp+475,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[15]),32);
        tracep->fullIData(oldp+476,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[16]),32);
        tracep->fullIData(oldp+477,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[17]),32);
        tracep->fullIData(oldp+478,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[18]),32);
        tracep->fullIData(oldp+479,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[19]),32);
        tracep->fullIData(oldp+480,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[20]),32);
        tracep->fullIData(oldp+481,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[21]),32);
        tracep->fullIData(oldp+482,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[22]),32);
        tracep->fullIData(oldp+483,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[23]),32);
        tracep->fullIData(oldp+484,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[24]),32);
        tracep->fullIData(oldp+485,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[25]),32);
        tracep->fullIData(oldp+486,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[26]),32);
        tracep->fullIData(oldp+487,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[27]),32);
        tracep->fullIData(oldp+488,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[28]),32);
        tracep->fullIData(oldp+489,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[29]),32);
        tracep->fullIData(oldp+490,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[30]),32);
        tracep->fullIData(oldp+491,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[31]),32);
        tracep->fullBit(oldp+492,((((0U == (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__cache_state)) 
                                    & (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__icacop_en)) 
                                   | ((3U == (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__cache_state)) 
                                      & (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_dcacop_en)))));
        tracep->fullBit(oldp+493,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_valid));
        tracep->fullWData(oldp+494,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data),254);
        tracep->fullSData(oldp+502,((0xfffU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                               >> 0x10U))),12);
        tracep->fullBit(oldp+503,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                         >> 0xfU))));
        tracep->fullBit(oldp+504,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                         >> 0xeU))));
        tracep->fullBit(oldp+505,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                         >> 0xdU))));
        tracep->fullCData(oldp+506,((0x1fU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                              >> 8U))),5);
        tracep->fullIData(oldp+507,(((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[6U] 
                                      << 0x18U) | (
                                                   vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[5U] 
                                                   >> 8U))),32);
        tracep->fullIData(oldp+508,(((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                      << 0x18U) | (
                                                   vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[6U] 
                                                   >> 8U))),32);
        tracep->fullIData(oldp+509,(((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[5U] 
                                      << 0x18U) | (
                                                   vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[4U] 
                                                   >> 8U))),32);
        tracep->fullBit(oldp+510,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[4U] 
                                         >> 7U))));
        tracep->fullBit(oldp+511,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[4U] 
                                         >> 6U))));
        tracep->fullBit(oldp+512,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[4U] 
                                         >> 5U))));
        tracep->fullCData(oldp+513,((7U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[4U] 
                                           >> 2U))),3);
        tracep->fullCData(oldp+514,((3U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[4U])),2);
        tracep->fullSData(oldp+515,((0x3fffU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[3U] 
                                                >> 0x11U))),14);
        tracep->fullCData(oldp+516,((3U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[3U] 
                                           >> 0xfU))),2);
        tracep->fullBit(oldp+517,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[3U] 
                                         >> 0xeU))));
        tracep->fullBit(oldp+518,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[3U] 
                                         >> 0xdU))));
        tracep->fullBit(oldp+519,((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[3U] 
                                   >> 0x1fU)));
        tracep->fullSData(oldp+520,((0x3fffU & ((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[3U] 
                                                 << 1U) 
                                                | (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[2U] 
                                                   >> 0x1fU)))),14);
        tracep->fullCData(oldp+521,((3U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[2U] 
                                           >> 0x1dU))),2);
        tracep->fullCData(oldp+522,((0x1fU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[2U] 
                                              >> 0x15U))),5);
        tracep->fullCData(oldp+523,((7U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[2U] 
                                           >> 0x1aU))),3);
        tracep->fullBit(oldp+524,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[2U] 
                                         >> 0x14U))));
        tracep->fullBit(oldp+525,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[2U] 
                                         >> 0x13U))));
        tracep->fullBit(oldp+526,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[2U] 
                                         >> 0x12U))));
        tracep->fullIData(oldp+527,(((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[2U] 
                                      << 0xeU) | (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[1U] 
                                                  >> 0x12U))),32);
        tracep->fullIData(oldp+528,(((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[1U] 
                                      << 0xeU) | (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[0U] 
                                                  >> 0x12U))),32);
        tracep->fullCData(oldp+529,((0xffU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[0U] 
                                              >> 0xaU))),8);
        tracep->fullCData(oldp+530,((0xffU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[0U] 
                                              >> 2U))),8);
        tracep->fullBit(oldp+531,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[0U] 
                                         >> 1U))));
        tracep->fullBit(oldp+532,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[0U])));
        tracep->fullIData(oldp+533,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_aluResult),32);
        tracep->fullIData(oldp+534,(((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__need_corr)
                                      ? vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__iter_quot_minus_1_q
                                      : vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__iter_quot_q)),32);
        tracep->fullIData(oldp+535,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__post_r_shift_res_s4),32);
        tracep->fullBit(oldp+536,((1U & ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__fsm_q) 
                                         >> 5U))));
        tracep->fullBit(oldp+537,((1U & ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__divisor_lzc_q) 
                                         >> 5U))));
        tracep->fullBit(oldp+538,((1U & (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__fsm_q))));
        tracep->fullBit(oldp+539,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__div_finish_ready_i));
        tracep->fullBit(oldp+540,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__cacop_load));
        tracep->fullBit(oldp+541,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__ALE_EXCP));
        tracep->fullBit(oldp+542,(((5U == (7U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[2U] 
                                                 >> 0x1aU))) 
                                   & (~ (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__flush_excp_ertn)))));
        tracep->fullBit(oldp+543,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_aluResult 
                                         >> 0xcU))));
        tracep->fullBit(oldp+544,(((0U != (3U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[3U] 
                                                 >> 0xfU))) 
                                   | (0U != (3U & (
                                                   vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[2U] 
                                                   >> 0x1dU))))));
        tracep->fullSData(oldp+545,((0xfffU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                               >> 0x10U))),14);
        tracep->fullBit(oldp+546,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                         >> 0x10U))));
        tracep->fullBit(oldp+547,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                         >> 0x11U))));
        tracep->fullBit(oldp+548,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                         >> 0x12U))));
        tracep->fullBit(oldp+549,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                         >> 0x13U))));
        tracep->fullBit(oldp+550,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                         >> 0x14U))));
        tracep->fullBit(oldp+551,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                         >> 0x15U))));
        tracep->fullBit(oldp+552,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                         >> 0x16U))));
        tracep->fullBit(oldp+553,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                         >> 0x17U))));
        tracep->fullBit(oldp+554,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                         >> 0x18U))));
        tracep->fullBit(oldp+555,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                         >> 0x19U))));
        tracep->fullBit(oldp+556,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                         >> 0x1aU))));
        tracep->fullBit(oldp+557,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                         >> 0x1bU))));
        tracep->fullBit(oldp+558,(0U));
        tracep->fullBit(oldp+559,(0U));
        tracep->fullIData(oldp+560,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__adder_result),32);
        tracep->fullIData(oldp+561,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__slt_result),32);
        tracep->fullIData(oldp+562,((1U & (~ (IData)(
                                                     (1ULL 
                                                      & ((((QData)((IData)(
                                                                           ((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[6U] 
                                                                             << 0x18U) 
                                                                            | (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[5U] 
                                                                               >> 8U)))) 
                                                           + (QData)((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__adder_b))) 
                                                          + (QData)((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__adder_cin))) 
                                                         >> 0x20U)))))),32);
        tracep->fullIData(oldp+563,((((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[6U] 
                                       << 0x18U) | 
                                      (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[5U] 
                                       >> 8U)) & ((
                                                   vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[5U] 
                                                   << 0x18U) 
                                                  | (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[4U] 
                                                     >> 8U)))),32);
        tracep->fullIData(oldp+564,((((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[6U] 
                                       << 0x18U) | 
                                      (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[5U] 
                                       >> 8U)) & (~ 
                                                  ((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[5U] 
                                                    << 0x18U) 
                                                   | (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[4U] 
                                                      >> 8U))))),32);
        tracep->fullIData(oldp+565,((((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[6U] 
                                       << 0x18U) | 
                                      (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[5U] 
                                       >> 8U)) | (~ 
                                                  ((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[5U] 
                                                    << 0x18U) 
                                                   | (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[4U] 
                                                      >> 8U))))),32);
        tracep->fullIData(oldp+566,((~ vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__or_result)),32);
        tracep->fullIData(oldp+567,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__or_result),32);
        tracep->fullIData(oldp+568,((((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[6U] 
                                       << 0x18U) | 
                                      (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[5U] 
                                       >> 8U)) ^ ((
                                                   vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[5U] 
                                                   << 0x18U) 
                                                  | (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[4U] 
                                                     >> 8U)))),32);
        tracep->fullIData(oldp+569,((((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[6U] 
                                       << 0x18U) | 
                                      (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[5U] 
                                       >> 8U)) << (0x1fU 
                                                   & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[4U] 
                                                      >> 8U)))),32);
        tracep->fullQData(oldp+570,(((((QData)((IData)(
                                                       (- (IData)(
                                                                  (1U 
                                                                   & ((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                                                       >> 0x1aU) 
                                                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[6U] 
                                                                         >> 7U))))))) 
                                       << 0x20U) | (QData)((IData)(
                                                                   ((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[6U] 
                                                                     << 0x18U) 
                                                                    | (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[5U] 
                                                                       >> 8U))))) 
                                     >> (0x1fU & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[4U] 
                                                  >> 8U)))),64);
        tracep->fullIData(oldp+572,((IData)(((((QData)((IData)(
                                                               (- (IData)(
                                                                          (1U 
                                                                           & ((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[7U] 
                                                                               >> 0x1aU) 
                                                                              & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[6U] 
                                                                                >> 7U))))))) 
                                               << 0x20U) 
                                              | (QData)((IData)(
                                                                ((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[6U] 
                                                                  << 0x18U) 
                                                                 | (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[5U] 
                                                                    >> 8U))))) 
                                             >> (0x1fU 
                                                 & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[4U] 
                                                    >> 8U))))),32);
        tracep->fullIData(oldp+573,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__adder_b),32);
        tracep->fullBit(oldp+574,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__adder_cin));
        tracep->fullBit(oldp+575,((1U & (IData)((1ULL 
                                                 & ((((QData)((IData)(
                                                                      ((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[6U] 
                                                                        << 0x18U) 
                                                                       | (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[5U] 
                                                                          >> 8U)))) 
                                                      + (QData)((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__adder_b))) 
                                                     + (QData)((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__adder_cin))) 
                                                    >> 0x20U))))));
        tracep->fullQData(oldp+576,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX),64);
        tracep->fullQData(oldp+578,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalY),33);
        tracep->fullIData(oldp+580,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__Carry),17);
        tracep->fullQData(oldp+581,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__BoothRes[0]),64);
        tracep->fullQData(oldp+583,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__BoothRes[1]),64);
        tracep->fullQData(oldp+585,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__BoothRes[2]),64);
        tracep->fullQData(oldp+587,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__BoothRes[3]),64);
        tracep->fullQData(oldp+589,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__BoothRes[4]),64);
        tracep->fullQData(oldp+591,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__BoothRes[5]),64);
        tracep->fullQData(oldp+593,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__BoothRes[6]),64);
        tracep->fullQData(oldp+595,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__BoothRes[7]),64);
        tracep->fullQData(oldp+597,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__BoothRes[8]),64);
        tracep->fullQData(oldp+599,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__BoothRes[9]),64);
        tracep->fullQData(oldp+601,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__BoothRes[10]),64);
        tracep->fullQData(oldp+603,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__BoothRes[11]),64);
        tracep->fullQData(oldp+605,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__BoothRes[12]),64);
        tracep->fullQData(oldp+607,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__BoothRes[13]),64);
        tracep->fullQData(oldp+609,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__BoothRes[14]),64);
        tracep->fullQData(oldp+611,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__BoothRes[15]),64);
        tracep->fullQData(oldp+613,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__BoothRes[16]),64);
        tracep->fullCData(oldp+615,((6U & ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalY) 
                                           << 1U))),3);
        tracep->fullQData(oldp+616,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir__OutX),64);
        tracep->fullBit(oldp+618,(((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                   | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x))));
        tracep->fullBit(oldp+619,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx));
        tracep->fullBit(oldp+620,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x));
        tracep->fullBit(oldp+621,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x));
        tracep->fullBit(oldp+622,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalY 
                                                 >> 1U)))));
        tracep->fullBit(oldp+623,((1U & (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalY))));
        tracep->fullBit(oldp+624,((1U & (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX))));
        tracep->fullBit(oldp+625,((1U & (~ (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX)))));
        tracep->fullBit(oldp+626,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX))) 
                                   | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x))));
        tracep->fullBit(oldp+627,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 1U)))));
        tracep->fullBit(oldp+628,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [1U])));
        tracep->fullBit(oldp+629,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [1U] >> 1U))));
        tracep->fullBit(oldp+630,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 1U))))));
        tracep->fullBit(oldp+631,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 1U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 1U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [1U] >> 1U)))));
        tracep->fullBit(oldp+632,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 2U)))));
        tracep->fullBit(oldp+633,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [2U])));
        tracep->fullBit(oldp+634,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [2U] >> 1U))));
        tracep->fullBit(oldp+635,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 2U))))));
        tracep->fullBit(oldp+636,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 2U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 2U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [2U] >> 1U)))));
        tracep->fullBit(oldp+637,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 3U)))));
        tracep->fullBit(oldp+638,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [3U])));
        tracep->fullBit(oldp+639,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [3U] >> 1U))));
        tracep->fullBit(oldp+640,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 3U))))));
        tracep->fullBit(oldp+641,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 3U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 3U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [3U] >> 1U)))));
        tracep->fullBit(oldp+642,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 4U)))));
        tracep->fullBit(oldp+643,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [4U])));
        tracep->fullBit(oldp+644,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [4U] >> 1U))));
        tracep->fullBit(oldp+645,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 4U))))));
        tracep->fullBit(oldp+646,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 4U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 4U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [4U] >> 1U)))));
        tracep->fullBit(oldp+647,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 5U)))));
        tracep->fullBit(oldp+648,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [5U])));
        tracep->fullBit(oldp+649,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [5U] >> 1U))));
        tracep->fullBit(oldp+650,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 5U))))));
        tracep->fullBit(oldp+651,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 5U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 5U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [5U] >> 1U)))));
        tracep->fullBit(oldp+652,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 6U)))));
        tracep->fullBit(oldp+653,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [6U])));
        tracep->fullBit(oldp+654,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [6U] >> 1U))));
        tracep->fullBit(oldp+655,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 6U))))));
        tracep->fullBit(oldp+656,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 6U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 6U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [6U] >> 1U)))));
        tracep->fullBit(oldp+657,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 7U)))));
        tracep->fullBit(oldp+658,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [7U])));
        tracep->fullBit(oldp+659,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [7U] >> 1U))));
        tracep->fullBit(oldp+660,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 7U))))));
        tracep->fullBit(oldp+661,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 7U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 7U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [7U] >> 1U)))));
        tracep->fullBit(oldp+662,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 8U)))));
        tracep->fullBit(oldp+663,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [8U])));
        tracep->fullBit(oldp+664,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [8U] >> 1U))));
        tracep->fullBit(oldp+665,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 8U))))));
        tracep->fullBit(oldp+666,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 8U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 8U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [8U] >> 1U)))));
        tracep->fullBit(oldp+667,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 9U)))));
        tracep->fullBit(oldp+668,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [9U])));
        tracep->fullBit(oldp+669,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [9U] >> 1U))));
        tracep->fullBit(oldp+670,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 9U))))));
        tracep->fullBit(oldp+671,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 9U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 9U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [9U] >> 1U)))));
        tracep->fullBit(oldp+672,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0xaU)))));
        tracep->fullBit(oldp+673,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0xaU])));
        tracep->fullBit(oldp+674,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0xaU] >> 1U))));
        tracep->fullBit(oldp+675,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0xaU))))));
        tracep->fullBit(oldp+676,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0xaU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0xaU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0xaU] >> 1U)))));
        tracep->fullBit(oldp+677,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0xbU)))));
        tracep->fullBit(oldp+678,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0xbU])));
        tracep->fullBit(oldp+679,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0xbU] >> 1U))));
        tracep->fullBit(oldp+680,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0xbU))))));
        tracep->fullBit(oldp+681,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0xbU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0xbU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0xbU] >> 1U)))));
        tracep->fullBit(oldp+682,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0xcU)))));
        tracep->fullBit(oldp+683,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0xcU])));
        tracep->fullBit(oldp+684,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0xcU] >> 1U))));
        tracep->fullBit(oldp+685,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0xcU))))));
        tracep->fullBit(oldp+686,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0xcU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0xcU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0xcU] >> 1U)))));
        tracep->fullBit(oldp+687,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0xdU)))));
        tracep->fullBit(oldp+688,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0xdU])));
        tracep->fullBit(oldp+689,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0xdU] >> 1U))));
        tracep->fullBit(oldp+690,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0xdU))))));
        tracep->fullBit(oldp+691,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0xdU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0xdU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0xdU] >> 1U)))));
        tracep->fullBit(oldp+692,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0xeU)))));
        tracep->fullBit(oldp+693,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0xeU])));
        tracep->fullBit(oldp+694,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0xeU] >> 1U))));
        tracep->fullBit(oldp+695,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0xeU))))));
        tracep->fullBit(oldp+696,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0xeU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0xeU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0xeU] >> 1U)))));
        tracep->fullBit(oldp+697,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0xfU)))));
        tracep->fullBit(oldp+698,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0xfU])));
        tracep->fullBit(oldp+699,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0xfU] >> 1U))));
        tracep->fullBit(oldp+700,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0xfU))))));
        tracep->fullBit(oldp+701,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0xfU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0xfU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0xfU] >> 1U)))));
        tracep->fullBit(oldp+702,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x10U)))));
        tracep->fullBit(oldp+703,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x10U])));
        tracep->fullBit(oldp+704,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x10U] >> 1U))));
        tracep->fullBit(oldp+705,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x10U))))));
        tracep->fullBit(oldp+706,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x10U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x10U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x10U] >> 1U)))));
        tracep->fullBit(oldp+707,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x11U)))));
        tracep->fullBit(oldp+708,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x11U])));
        tracep->fullBit(oldp+709,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x11U] >> 1U))));
        tracep->fullBit(oldp+710,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x11U))))));
        tracep->fullBit(oldp+711,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x11U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x11U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x11U] >> 1U)))));
        tracep->fullBit(oldp+712,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+713,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x12U])));
        tracep->fullBit(oldp+714,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x12U] >> 1U))));
        tracep->fullBit(oldp+715,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x12U))))));
        tracep->fullBit(oldp+716,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x12U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x12U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x12U] >> 1U)))));
        tracep->fullBit(oldp+717,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x13U)))));
        tracep->fullBit(oldp+718,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x13U])));
        tracep->fullBit(oldp+719,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x13U] >> 1U))));
        tracep->fullBit(oldp+720,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x13U))))));
        tracep->fullBit(oldp+721,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x13U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x13U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x13U] >> 1U)))));
        tracep->fullBit(oldp+722,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x14U)))));
        tracep->fullBit(oldp+723,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x14U])));
        tracep->fullBit(oldp+724,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x14U] >> 1U))));
        tracep->fullBit(oldp+725,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x14U))))));
        tracep->fullBit(oldp+726,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x14U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x14U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x14U] >> 1U)))));
        tracep->fullBit(oldp+727,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x15U)))));
        tracep->fullBit(oldp+728,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x15U])));
        tracep->fullBit(oldp+729,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x15U] >> 1U))));
        tracep->fullBit(oldp+730,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x15U))))));
        tracep->fullBit(oldp+731,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x15U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x15U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x15U] >> 1U)))));
        tracep->fullBit(oldp+732,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x16U)))));
        tracep->fullBit(oldp+733,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x16U])));
        tracep->fullBit(oldp+734,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x16U] >> 1U))));
        tracep->fullBit(oldp+735,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x16U))))));
        tracep->fullBit(oldp+736,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x16U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x16U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x16U] >> 1U)))));
        tracep->fullBit(oldp+737,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x17U)))));
        tracep->fullBit(oldp+738,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x17U])));
        tracep->fullBit(oldp+739,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x17U] >> 1U))));
        tracep->fullBit(oldp+740,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x17U))))));
        tracep->fullBit(oldp+741,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x17U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x17U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x17U] >> 1U)))));
        tracep->fullBit(oldp+742,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x18U)))));
        tracep->fullBit(oldp+743,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x18U])));
        tracep->fullBit(oldp+744,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x18U] >> 1U))));
        tracep->fullBit(oldp+745,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x18U))))));
        tracep->fullBit(oldp+746,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x18U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x18U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x18U] >> 1U)))));
        tracep->fullBit(oldp+747,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x19U)))));
        tracep->fullBit(oldp+748,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x19U])));
        tracep->fullBit(oldp+749,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x19U] >> 1U))));
        tracep->fullBit(oldp+750,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x19U))))));
        tracep->fullBit(oldp+751,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x19U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x19U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x19U] >> 1U)))));
        tracep->fullBit(oldp+752,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x1aU)))));
        tracep->fullBit(oldp+753,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x1aU])));
        tracep->fullBit(oldp+754,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x1aU] >> 1U))));
        tracep->fullBit(oldp+755,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x1aU))))));
        tracep->fullBit(oldp+756,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x1aU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x1aU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x1aU] >> 1U)))));
        tracep->fullBit(oldp+757,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x1bU)))));
        tracep->fullBit(oldp+758,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x1bU])));
        tracep->fullBit(oldp+759,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x1bU] >> 1U))));
        tracep->fullBit(oldp+760,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x1bU))))));
        tracep->fullBit(oldp+761,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x1bU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x1bU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x1bU] >> 1U)))));
        tracep->fullBit(oldp+762,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x1cU)))));
        tracep->fullBit(oldp+763,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x1cU])));
        tracep->fullBit(oldp+764,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x1cU] >> 1U))));
        tracep->fullBit(oldp+765,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x1cU))))));
        tracep->fullBit(oldp+766,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x1cU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x1cU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x1cU] >> 1U)))));
        tracep->fullBit(oldp+767,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x1dU)))));
        tracep->fullBit(oldp+768,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x1dU])));
        tracep->fullBit(oldp+769,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x1dU] >> 1U))));
        tracep->fullBit(oldp+770,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x1dU))))));
        tracep->fullBit(oldp+771,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x1dU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x1dU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x1dU] >> 1U)))));
        tracep->fullBit(oldp+772,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x1eU)))));
        tracep->fullBit(oldp+773,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x1eU])));
        tracep->fullBit(oldp+774,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x1eU] >> 1U))));
        tracep->fullBit(oldp+775,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x1eU))))));
        tracep->fullBit(oldp+776,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x1eU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x1eU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x1eU] >> 1U)))));
        tracep->fullBit(oldp+777,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x1fU)))));
        tracep->fullBit(oldp+778,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x1fU])));
        tracep->fullBit(oldp+779,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x1fU] >> 1U))));
        tracep->fullBit(oldp+780,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x1fU))))));
        tracep->fullBit(oldp+781,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x1fU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x1fU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x1fU] >> 1U)))));
        tracep->fullBit(oldp+782,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x20U)))));
        tracep->fullBit(oldp+783,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x20U])));
        tracep->fullBit(oldp+784,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x20U] >> 1U))));
        tracep->fullBit(oldp+785,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x20U))))));
        tracep->fullBit(oldp+786,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x20U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x20U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x20U] >> 1U)))));
        tracep->fullBit(oldp+787,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x21U)))));
        tracep->fullBit(oldp+788,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x21U])));
        tracep->fullBit(oldp+789,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x21U] >> 1U))));
        tracep->fullBit(oldp+790,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x21U))))));
        tracep->fullBit(oldp+791,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x21U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x21U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x21U] >> 1U)))));
        tracep->fullBit(oldp+792,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x22U)))));
        tracep->fullBit(oldp+793,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x22U])));
        tracep->fullBit(oldp+794,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x22U] >> 1U))));
        tracep->fullBit(oldp+795,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x22U))))));
        tracep->fullBit(oldp+796,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x22U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x22U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x22U] >> 1U)))));
        tracep->fullBit(oldp+797,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x23U)))));
        tracep->fullBit(oldp+798,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x23U])));
        tracep->fullBit(oldp+799,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x23U] >> 1U))));
        tracep->fullBit(oldp+800,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x23U))))));
        tracep->fullBit(oldp+801,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x23U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x23U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x23U] >> 1U)))));
        tracep->fullBit(oldp+802,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x24U)))));
        tracep->fullBit(oldp+803,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x24U])));
        tracep->fullBit(oldp+804,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x24U] >> 1U))));
        tracep->fullBit(oldp+805,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x24U))))));
        tracep->fullBit(oldp+806,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x24U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x24U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x24U] >> 1U)))));
        tracep->fullBit(oldp+807,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x25U)))));
        tracep->fullBit(oldp+808,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x25U])));
        tracep->fullBit(oldp+809,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x25U] >> 1U))));
        tracep->fullBit(oldp+810,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x25U))))));
        tracep->fullBit(oldp+811,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x25U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x25U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x25U] >> 1U)))));
        tracep->fullBit(oldp+812,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x26U)))));
        tracep->fullBit(oldp+813,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x26U])));
        tracep->fullBit(oldp+814,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x26U] >> 1U))));
        tracep->fullBit(oldp+815,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x26U))))));
        tracep->fullBit(oldp+816,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x26U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x26U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x26U] >> 1U)))));
        tracep->fullBit(oldp+817,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x27U)))));
        tracep->fullBit(oldp+818,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x27U])));
        tracep->fullBit(oldp+819,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x27U] >> 1U))));
        tracep->fullBit(oldp+820,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x27U))))));
        tracep->fullBit(oldp+821,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x27U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x27U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x27U] >> 1U)))));
        tracep->fullBit(oldp+822,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x28U)))));
        tracep->fullBit(oldp+823,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x28U])));
        tracep->fullBit(oldp+824,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x28U] >> 1U))));
        tracep->fullBit(oldp+825,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x28U))))));
        tracep->fullBit(oldp+826,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x28U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x28U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x28U] >> 1U)))));
        tracep->fullBit(oldp+827,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x29U)))));
        tracep->fullBit(oldp+828,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x29U])));
        tracep->fullBit(oldp+829,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x29U] >> 1U))));
        tracep->fullBit(oldp+830,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x29U))))));
        tracep->fullBit(oldp+831,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x29U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x29U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x29U] >> 1U)))));
        tracep->fullBit(oldp+832,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x2aU)))));
        tracep->fullBit(oldp+833,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x2aU])));
        tracep->fullBit(oldp+834,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x2aU] >> 1U))));
        tracep->fullBit(oldp+835,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x2aU))))));
        tracep->fullBit(oldp+836,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x2aU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x2aU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x2aU] >> 1U)))));
        tracep->fullBit(oldp+837,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x2bU)))));
        tracep->fullBit(oldp+838,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x2bU])));
        tracep->fullBit(oldp+839,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x2bU] >> 1U))));
        tracep->fullBit(oldp+840,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x2bU))))));
        tracep->fullBit(oldp+841,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x2bU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x2bU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x2bU] >> 1U)))));
        tracep->fullBit(oldp+842,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x2cU)))));
        tracep->fullBit(oldp+843,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x2cU])));
        tracep->fullBit(oldp+844,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x2cU] >> 1U))));
        tracep->fullBit(oldp+845,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x2cU))))));
        tracep->fullBit(oldp+846,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x2cU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x2cU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x2cU] >> 1U)))));
        tracep->fullBit(oldp+847,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x2dU)))));
        tracep->fullBit(oldp+848,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x2dU])));
        tracep->fullBit(oldp+849,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x2dU] >> 1U))));
        tracep->fullBit(oldp+850,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x2dU))))));
        tracep->fullBit(oldp+851,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x2dU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x2dU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x2dU] >> 1U)))));
        tracep->fullBit(oldp+852,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x2eU)))));
        tracep->fullBit(oldp+853,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x2eU])));
        tracep->fullBit(oldp+854,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x2eU] >> 1U))));
        tracep->fullBit(oldp+855,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x2eU))))));
        tracep->fullBit(oldp+856,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x2eU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x2eU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x2eU] >> 1U)))));
        tracep->fullBit(oldp+857,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x2fU)))));
        tracep->fullBit(oldp+858,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x2fU])));
        tracep->fullBit(oldp+859,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x2fU] >> 1U))));
        tracep->fullBit(oldp+860,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x2fU))))));
        tracep->fullBit(oldp+861,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x2fU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x2fU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x2fU] >> 1U)))));
        tracep->fullBit(oldp+862,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x30U)))));
        tracep->fullBit(oldp+863,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x30U])));
        tracep->fullBit(oldp+864,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x30U] >> 1U))));
        tracep->fullBit(oldp+865,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x30U))))));
        tracep->fullBit(oldp+866,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x30U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x30U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x30U] >> 1U)))));
        tracep->fullBit(oldp+867,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x31U)))));
        tracep->fullBit(oldp+868,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x31U])));
        tracep->fullBit(oldp+869,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x31U] >> 1U))));
        tracep->fullBit(oldp+870,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x31U))))));
        tracep->fullBit(oldp+871,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x31U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x31U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x31U] >> 1U)))));
        tracep->fullBit(oldp+872,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x32U)))));
        tracep->fullBit(oldp+873,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x32U])));
        tracep->fullBit(oldp+874,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x32U] >> 1U))));
        tracep->fullBit(oldp+875,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x32U))))));
        tracep->fullBit(oldp+876,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x32U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x32U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x32U] >> 1U)))));
        tracep->fullBit(oldp+877,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x33U)))));
        tracep->fullBit(oldp+878,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x33U])));
        tracep->fullBit(oldp+879,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x33U] >> 1U))));
        tracep->fullBit(oldp+880,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x33U))))));
        tracep->fullBit(oldp+881,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x33U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x33U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x33U] >> 1U)))));
        tracep->fullBit(oldp+882,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x34U)))));
        tracep->fullBit(oldp+883,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x34U])));
        tracep->fullBit(oldp+884,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x34U] >> 1U))));
        tracep->fullBit(oldp+885,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x34U))))));
        tracep->fullBit(oldp+886,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x34U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x34U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x34U] >> 1U)))));
        tracep->fullBit(oldp+887,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x35U)))));
        tracep->fullBit(oldp+888,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x35U])));
        tracep->fullBit(oldp+889,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x35U] >> 1U))));
        tracep->fullBit(oldp+890,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x35U))))));
        tracep->fullBit(oldp+891,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x35U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x35U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x35U] >> 1U)))));
        tracep->fullBit(oldp+892,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x36U)))));
        tracep->fullBit(oldp+893,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x36U])));
        tracep->fullBit(oldp+894,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x36U] >> 1U))));
        tracep->fullBit(oldp+895,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x36U))))));
        tracep->fullBit(oldp+896,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x36U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x36U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x36U] >> 1U)))));
        tracep->fullBit(oldp+897,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x37U)))));
        tracep->fullBit(oldp+898,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x37U])));
        tracep->fullBit(oldp+899,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x37U] >> 1U))));
        tracep->fullBit(oldp+900,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x37U))))));
        tracep->fullBit(oldp+901,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x37U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x37U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x37U] >> 1U)))));
        tracep->fullBit(oldp+902,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x38U)))));
        tracep->fullBit(oldp+903,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x38U])));
        tracep->fullBit(oldp+904,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x38U] >> 1U))));
        tracep->fullBit(oldp+905,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x38U))))));
        tracep->fullBit(oldp+906,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x38U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x38U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x38U] >> 1U)))));
        tracep->fullBit(oldp+907,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x39U)))));
        tracep->fullBit(oldp+908,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x39U])));
        tracep->fullBit(oldp+909,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x39U] >> 1U))));
        tracep->fullBit(oldp+910,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x39U))))));
        tracep->fullBit(oldp+911,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x39U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x39U)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x39U] >> 1U)))));
        tracep->fullBit(oldp+912,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x3aU)))));
        tracep->fullBit(oldp+913,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x3aU])));
        tracep->fullBit(oldp+914,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x3aU] >> 1U))));
        tracep->fullBit(oldp+915,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x3aU))))));
        tracep->fullBit(oldp+916,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x3aU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x3aU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x3aU] >> 1U)))));
        tracep->fullBit(oldp+917,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x3bU)))));
        tracep->fullBit(oldp+918,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x3bU])));
        tracep->fullBit(oldp+919,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x3bU] >> 1U))));
        tracep->fullBit(oldp+920,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x3bU))))));
        tracep->fullBit(oldp+921,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x3bU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x3bU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x3bU] >> 1U)))));
        tracep->fullBit(oldp+922,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x3cU)))));
        tracep->fullBit(oldp+923,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x3cU])));
        tracep->fullBit(oldp+924,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x3cU] >> 1U))));
        tracep->fullBit(oldp+925,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x3cU))))));
        tracep->fullBit(oldp+926,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x3cU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x3cU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x3cU] >> 1U)))));
        tracep->fullBit(oldp+927,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x3dU)))));
        tracep->fullBit(oldp+928,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x3dU])));
        tracep->fullBit(oldp+929,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x3dU] >> 1U))));
        tracep->fullBit(oldp+930,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x3dU))))));
        tracep->fullBit(oldp+931,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x3dU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x3dU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x3dU] >> 1U)))));
        tracep->fullBit(oldp+932,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x3eU)))));
        tracep->fullBit(oldp+933,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x3eU])));
        tracep->fullBit(oldp+934,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x3eU] >> 1U))));
        tracep->fullBit(oldp+935,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x3eU))))));
        tracep->fullBit(oldp+936,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x3eU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x3eU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x3eU] >> 1U)))));
        tracep->fullBit(oldp+937,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 >> 0x3fU)))));
        tracep->fullBit(oldp+938,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                   [0x3fU])));
        tracep->fullBit(oldp+939,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x3fU] >> 1U))));
        tracep->fullBit(oldp+940,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    >> 0x3fU))))));
        tracep->fullBit(oldp+941,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   >> 0x3fU)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  >> 0x3fU)))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x) 
                                      & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig
                                         [0x3fU] >> 1U)))));
        tracep->fullCData(oldp+942,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellinp__las__y),3);
        tracep->fullQData(oldp+943,((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                     << 0x20U)),64);
        tracep->fullQData(oldp+945,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__las__OutX),64);
        tracep->fullBit(oldp+947,(((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                   | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x))));
        tracep->fullBit(oldp+948,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx));
        tracep->fullBit(oldp+949,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x));
        tracep->fullBit(oldp+950,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x));
        tracep->fullBit(oldp+951,((1U & ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellinp__las__y) 
                                         >> 2U))));
        tracep->fullBit(oldp+952,((1U & ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellinp__las__y) 
                                         >> 1U))));
        tracep->fullBit(oldp+953,((1U & (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellinp__las__y))));
        tracep->fullBit(oldp+954,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                 << 0x20U)))));
        tracep->fullBit(oldp+955,((1U & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    << 0x20U))))));
        tracep->fullBit(oldp+956,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                     & (~ (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   << 0x20U)))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                       & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  << 0x20U)))) 
                                   | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x))));
        tracep->fullBit(oldp+957,((1U & (IData)((0x7fffffff80000000ULL 
                                                 & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    << 0x1fU))))));
        tracep->fullBit(oldp+958,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                   [1U])));
        tracep->fullBit(oldp+959,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                         [1U] >> 1U))));
        tracep->fullBit(oldp+960,((1U & (~ (IData)(
                                                   (0x7fffffff80000000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x1fU)))))));
        tracep->fullBit(oldp+961,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                      & (~ (IData)(
                                                   (0x7fffffff80000000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x1fU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                        & (IData)((0x7fffffff80000000ULL 
                                                   & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                      << 0x1fU))))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                       & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [1U] >> 1U))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                      & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                      [1U]))));
        tracep->fullBit(oldp+962,((1U & (IData)((0x3fffffffc0000000ULL 
                                                 & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    << 0x1eU))))));
        tracep->fullBit(oldp+963,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                   [2U])));
        tracep->fullBit(oldp+964,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                         [2U] >> 1U))));
        tracep->fullBit(oldp+965,((1U & (~ (IData)(
                                                   (0x3fffffffc0000000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x1eU)))))));
        tracep->fullBit(oldp+966,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                      & (~ (IData)(
                                                   (0x3fffffffc0000000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x1eU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                        & (IData)((0x3fffffffc0000000ULL 
                                                   & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                      << 0x1eU))))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                       & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [2U] >> 1U))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                      & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                      [2U]))));
        tracep->fullBit(oldp+967,((1U & (IData)((0x1fffffffe0000000ULL 
                                                 & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    << 0x1dU))))));
        tracep->fullBit(oldp+968,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                   [3U])));
        tracep->fullBit(oldp+969,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                         [3U] >> 1U))));
        tracep->fullBit(oldp+970,((1U & (~ (IData)(
                                                   (0x1fffffffe0000000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x1dU)))))));
        tracep->fullBit(oldp+971,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                      & (~ (IData)(
                                                   (0x1fffffffe0000000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x1dU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                        & (IData)((0x1fffffffe0000000ULL 
                                                   & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                      << 0x1dU))))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                       & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [3U] >> 1U))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                      & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                      [3U]))));
        tracep->fullBit(oldp+972,((1U & (IData)((0xffffffff0000000ULL 
                                                 & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    << 0x1cU))))));
        tracep->fullBit(oldp+973,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                   [4U])));
        tracep->fullBit(oldp+974,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                         [4U] >> 1U))));
        tracep->fullBit(oldp+975,((1U & (~ (IData)(
                                                   (0xffffffff0000000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x1cU)))))));
        tracep->fullBit(oldp+976,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                      & (~ (IData)(
                                                   (0xffffffff0000000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x1cU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                        & (IData)((0xffffffff0000000ULL 
                                                   & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                      << 0x1cU))))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                       & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [4U] >> 1U))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                      & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                      [4U]))));
        tracep->fullBit(oldp+977,((1U & (IData)((0x7fffffff8000000ULL 
                                                 & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    << 0x1bU))))));
        tracep->fullBit(oldp+978,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                   [5U])));
        tracep->fullBit(oldp+979,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                         [5U] >> 1U))));
        tracep->fullBit(oldp+980,((1U & (~ (IData)(
                                                   (0x7fffffff8000000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x1bU)))))));
        tracep->fullBit(oldp+981,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                      & (~ (IData)(
                                                   (0x7fffffff8000000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x1bU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                        & (IData)((0x7fffffff8000000ULL 
                                                   & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                      << 0x1bU))))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                       & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [5U] >> 1U))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                      & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                      [5U]))));
        tracep->fullBit(oldp+982,((1U & (IData)((0x3fffffffc000000ULL 
                                                 & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    << 0x1aU))))));
        tracep->fullBit(oldp+983,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                   [6U])));
        tracep->fullBit(oldp+984,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                         [6U] >> 1U))));
        tracep->fullBit(oldp+985,((1U & (~ (IData)(
                                                   (0x3fffffffc000000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x1aU)))))));
        tracep->fullBit(oldp+986,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                      & (~ (IData)(
                                                   (0x3fffffffc000000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x1aU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                        & (IData)((0x3fffffffc000000ULL 
                                                   & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                      << 0x1aU))))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                       & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [6U] >> 1U))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                      & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                      [6U]))));
        tracep->fullBit(oldp+987,((1U & (IData)((0x1fffffffe000000ULL 
                                                 & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    << 0x19U))))));
        tracep->fullBit(oldp+988,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                   [7U])));
        tracep->fullBit(oldp+989,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                         [7U] >> 1U))));
        tracep->fullBit(oldp+990,((1U & (~ (IData)(
                                                   (0x1fffffffe000000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x19U)))))));
        tracep->fullBit(oldp+991,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                      & (~ (IData)(
                                                   (0x1fffffffe000000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x19U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                        & (IData)((0x1fffffffe000000ULL 
                                                   & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                      << 0x19U))))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                       & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [7U] >> 1U))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                      & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                      [7U]))));
        tracep->fullBit(oldp+992,((1U & (IData)((0xffffffff000000ULL 
                                                 & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    << 0x18U))))));
        tracep->fullBit(oldp+993,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                   [8U])));
        tracep->fullBit(oldp+994,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                         [8U] >> 1U))));
        tracep->fullBit(oldp+995,((1U & (~ (IData)(
                                                   (0xffffffff000000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x18U)))))));
        tracep->fullBit(oldp+996,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                      & (~ (IData)(
                                                   (0xffffffff000000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x18U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                        & (IData)((0xffffffff000000ULL 
                                                   & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                      << 0x18U))))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                       & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [8U] >> 1U))) 
                                   | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                      & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                      [8U]))));
        tracep->fullBit(oldp+997,((1U & (IData)((0x7fffffff800000ULL 
                                                 & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    << 0x17U))))));
        tracep->fullBit(oldp+998,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                   [9U])));
        tracep->fullBit(oldp+999,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                         [9U] >> 1U))));
        tracep->fullBit(oldp+1000,((1U & (~ (IData)(
                                                    (0x7fffffff800000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0x17U)))))));
        tracep->fullBit(oldp+1001,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffff800000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0x17U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffff800000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x17U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [9U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [9U]))));
        tracep->fullBit(oldp+1002,((1U & (IData)((0x3fffffffc00000ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 0x16U))))));
        tracep->fullBit(oldp+1003,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0xaU])));
        tracep->fullBit(oldp+1004,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0xaU] >> 1U))));
        tracep->fullBit(oldp+1005,((1U & (~ (IData)(
                                                    (0x3fffffffc00000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0x16U)))))));
        tracep->fullBit(oldp+1006,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffffc00000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0x16U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffffc00000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x16U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0xaU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0xaU]))));
        tracep->fullBit(oldp+1007,((1U & (IData)((0x1fffffffe00000ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 0x15U))))));
        tracep->fullBit(oldp+1008,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0xbU])));
        tracep->fullBit(oldp+1009,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0xbU] >> 1U))));
        tracep->fullBit(oldp+1010,((1U & (~ (IData)(
                                                    (0x1fffffffe00000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0x15U)))))));
        tracep->fullBit(oldp+1011,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffffe00000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0x15U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffffe00000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x15U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0xbU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0xbU]))));
        tracep->fullBit(oldp+1012,((1U & (IData)((0xffffffff00000ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 0x14U))))));
        tracep->fullBit(oldp+1013,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0xcU])));
        tracep->fullBit(oldp+1014,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0xcU] >> 1U))));
        tracep->fullBit(oldp+1015,((1U & (~ (IData)(
                                                    (0xffffffff00000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0x14U)))))));
        tracep->fullBit(oldp+1016,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffff00000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0x14U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0xffffffff00000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x14U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0xcU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0xcU]))));
        tracep->fullBit(oldp+1017,((1U & (IData)((0x7fffffff80000ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 0x13U))))));
        tracep->fullBit(oldp+1018,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0xdU])));
        tracep->fullBit(oldp+1019,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0xdU] >> 1U))));
        tracep->fullBit(oldp+1020,((1U & (~ (IData)(
                                                    (0x7fffffff80000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0x13U)))))));
        tracep->fullBit(oldp+1021,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffff80000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0x13U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffff80000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x13U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0xdU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0xdU]))));
        tracep->fullBit(oldp+1022,((1U & (IData)((0x3fffffffc0000ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 0x12U))))));
        tracep->fullBit(oldp+1023,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0xeU])));
        tracep->fullBit(oldp+1024,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0xeU] >> 1U))));
        tracep->fullBit(oldp+1025,((1U & (~ (IData)(
                                                    (0x3fffffffc0000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0x12U)))))));
        tracep->fullBit(oldp+1026,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffffc0000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0x12U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffffc0000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x12U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0xeU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0xeU]))));
        tracep->fullBit(oldp+1027,((1U & (IData)((0x1fffffffe0000ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 0x11U))))));
        tracep->fullBit(oldp+1028,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0xfU])));
        tracep->fullBit(oldp+1029,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0xfU] >> 1U))));
        tracep->fullBit(oldp+1030,((1U & (~ (IData)(
                                                    (0x1fffffffe0000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0x11U)))))));
        tracep->fullBit(oldp+1031,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffffe0000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0x11U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffffe0000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x11U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0xfU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0xfU]))));
        tracep->fullBit(oldp+1032,((1U & (IData)((0xffffffff0000ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 0x10U))))));
        tracep->fullBit(oldp+1033,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x10U])));
        tracep->fullBit(oldp+1034,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x10U] >> 1U))));
        tracep->fullBit(oldp+1035,((1U & (~ (IData)(
                                                    (0xffffffff0000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0x10U)))))));
        tracep->fullBit(oldp+1036,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffff0000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0x10U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0xffffffff0000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0x10U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x10U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x10U]))));
        tracep->fullBit(oldp+1037,((1U & (IData)((0x7fffffff8000ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 0xfU))))));
        tracep->fullBit(oldp+1038,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x11U])));
        tracep->fullBit(oldp+1039,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x11U] >> 1U))));
        tracep->fullBit(oldp+1040,((1U & (~ (IData)(
                                                    (0x7fffffff8000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0xfU)))))));
        tracep->fullBit(oldp+1041,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffff8000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0xfU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffff8000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0xfU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x11U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x11U]))));
        tracep->fullBit(oldp+1042,((1U & (IData)((0x3fffffffc000ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 0xeU))))));
        tracep->fullBit(oldp+1043,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x12U])));
        tracep->fullBit(oldp+1044,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x12U] >> 1U))));
        tracep->fullBit(oldp+1045,((1U & (~ (IData)(
                                                    (0x3fffffffc000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0xeU)))))));
        tracep->fullBit(oldp+1046,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffffc000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0xeU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffffc000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0xeU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x12U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x12U]))));
        tracep->fullBit(oldp+1047,((1U & (IData)((0x1fffffffe000ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 0xdU))))));
        tracep->fullBit(oldp+1048,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x13U])));
        tracep->fullBit(oldp+1049,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x13U] >> 1U))));
        tracep->fullBit(oldp+1050,((1U & (~ (IData)(
                                                    (0x1fffffffe000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0xdU)))))));
        tracep->fullBit(oldp+1051,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffffe000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0xdU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffffe000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0xdU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x13U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x13U]))));
        tracep->fullBit(oldp+1052,((1U & (IData)((0xffffffff000ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 0xcU))))));
        tracep->fullBit(oldp+1053,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x14U])));
        tracep->fullBit(oldp+1054,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x14U] >> 1U))));
        tracep->fullBit(oldp+1055,((1U & (~ (IData)(
                                                    (0xffffffff000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0xcU)))))));
        tracep->fullBit(oldp+1056,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffff000ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0xcU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0xffffffff000ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0xcU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x14U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x14U]))));
        tracep->fullBit(oldp+1057,((1U & (IData)((0x7fffffff800ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 0xbU))))));
        tracep->fullBit(oldp+1058,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x15U])));
        tracep->fullBit(oldp+1059,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x15U] >> 1U))));
        tracep->fullBit(oldp+1060,((1U & (~ (IData)(
                                                    (0x7fffffff800ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0xbU)))))));
        tracep->fullBit(oldp+1061,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffff800ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0xbU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffff800ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0xbU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x15U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x15U]))));
        tracep->fullBit(oldp+1062,((1U & (IData)((0x3fffffffc00ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 0xaU))))));
        tracep->fullBit(oldp+1063,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x16U])));
        tracep->fullBit(oldp+1064,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x16U] >> 1U))));
        tracep->fullBit(oldp+1065,((1U & (~ (IData)(
                                                    (0x3fffffffc00ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0xaU)))))));
        tracep->fullBit(oldp+1066,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffffc00ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 0xaU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffffc00ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 0xaU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x16U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x16U]))));
        tracep->fullBit(oldp+1067,((1U & (IData)((0x1fffffffe00ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 9U))))));
        tracep->fullBit(oldp+1068,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x17U])));
        tracep->fullBit(oldp+1069,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x17U] >> 1U))));
        tracep->fullBit(oldp+1070,((1U & (~ (IData)(
                                                    (0x1fffffffe00ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 9U)))))));
        tracep->fullBit(oldp+1071,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffffe00ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 9U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffffe00ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 9U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x17U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x17U]))));
        tracep->fullBit(oldp+1072,((1U & (IData)((0xffffffff00ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 8U))))));
        tracep->fullBit(oldp+1073,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x18U])));
        tracep->fullBit(oldp+1074,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x18U] >> 1U))));
        tracep->fullBit(oldp+1075,((1U & (~ (IData)(
                                                    (0xffffffff00ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 8U)))))));
        tracep->fullBit(oldp+1076,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffff00ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 8U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0xffffffff00ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 8U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x18U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x18U]))));
        tracep->fullBit(oldp+1077,((1U & (IData)((0x7fffffff80ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 7U))))));
        tracep->fullBit(oldp+1078,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x19U])));
        tracep->fullBit(oldp+1079,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x19U] >> 1U))));
        tracep->fullBit(oldp+1080,((1U & (~ (IData)(
                                                    (0x7fffffff80ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 7U)))))));
        tracep->fullBit(oldp+1081,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffff80ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 7U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffff80ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 7U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x19U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x19U]))));
        tracep->fullBit(oldp+1082,((1U & (IData)((0x3fffffffc0ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 6U))))));
        tracep->fullBit(oldp+1083,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x1aU])));
        tracep->fullBit(oldp+1084,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x1aU] >> 1U))));
        tracep->fullBit(oldp+1085,((1U & (~ (IData)(
                                                    (0x3fffffffc0ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 6U)))))));
        tracep->fullBit(oldp+1086,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffffc0ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 6U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffffc0ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 6U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x1aU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x1aU]))));
        tracep->fullBit(oldp+1087,((1U & (IData)((0x1fffffffe0ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 5U))))));
        tracep->fullBit(oldp+1088,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x1bU])));
        tracep->fullBit(oldp+1089,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x1bU] >> 1U))));
        tracep->fullBit(oldp+1090,((1U & (~ (IData)(
                                                    (0x1fffffffe0ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 5U)))))));
        tracep->fullBit(oldp+1091,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffffe0ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 5U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffffe0ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 5U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x1bU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x1bU]))));
        tracep->fullBit(oldp+1092,((1U & (IData)((0xffffffff0ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 4U))))));
        tracep->fullBit(oldp+1093,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x1cU])));
        tracep->fullBit(oldp+1094,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x1cU] >> 1U))));
        tracep->fullBit(oldp+1095,((1U & (~ (IData)(
                                                    (0xffffffff0ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 4U)))))));
        tracep->fullBit(oldp+1096,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffff0ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 4U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0xffffffff0ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 4U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x1cU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x1cU]))));
        tracep->fullBit(oldp+1097,((1U & (IData)((0x7fffffff8ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 3U))))));
        tracep->fullBit(oldp+1098,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x1dU])));
        tracep->fullBit(oldp+1099,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x1dU] >> 1U))));
        tracep->fullBit(oldp+1100,((1U & (~ (IData)(
                                                    (0x7fffffff8ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 3U)))))));
        tracep->fullBit(oldp+1101,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffff8ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 3U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffff8ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 3U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x1dU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x1dU]))));
        tracep->fullBit(oldp+1102,((1U & (IData)((0x3fffffffcULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 2U))))));
        tracep->fullBit(oldp+1103,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x1eU])));
        tracep->fullBit(oldp+1104,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x1eU] >> 1U))));
        tracep->fullBit(oldp+1105,((1U & (~ (IData)(
                                                    (0x3fffffffcULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 2U)))))));
        tracep->fullBit(oldp+1106,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffffcULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 2U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffffcULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 2U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x1eU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x1eU]))));
        tracep->fullBit(oldp+1107,((1U & (IData)((0x1fffffffeULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 1U))))));
        tracep->fullBit(oldp+1108,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x1fU])));
        tracep->fullBit(oldp+1109,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x1fU] >> 1U))));
        tracep->fullBit(oldp+1110,((1U & (~ (IData)(
                                                    (0x1fffffffeULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 1U)))))));
        tracep->fullBit(oldp+1111,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffffeULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 1U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffffeULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 1U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x1fU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x1fU]))));
        tracep->fullBit(oldp+1112,((1U & (IData)((0xffffffffULL 
                                                  & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX)))));
        tracep->fullBit(oldp+1113,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x20U])));
        tracep->fullBit(oldp+1114,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x20U] >> 1U))));
        tracep->fullBit(oldp+1115,((1U & (~ (IData)(
                                                    (0xffffffffULL 
                                                     & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX))))));
        tracep->fullBit(oldp+1116,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffffULL 
                                                     & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX)))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0xffffffffULL 
                                                    & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX)))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x20U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x20U]))));
        tracep->fullBit(oldp+1117,((1U & (IData)((0x7fffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 1U))))));
        tracep->fullBit(oldp+1118,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x21U])));
        tracep->fullBit(oldp+1119,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x21U] >> 1U))));
        tracep->fullBit(oldp+1120,((1U & (~ (IData)(
                                                    (0x7fffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 1U)))))));
        tracep->fullBit(oldp+1121,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 1U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 1U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x21U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x21U]))));
        tracep->fullBit(oldp+1122,((1U & (IData)((0x3fffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 2U))))));
        tracep->fullBit(oldp+1123,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x22U])));
        tracep->fullBit(oldp+1124,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x22U] >> 1U))));
        tracep->fullBit(oldp+1125,((1U & (~ (IData)(
                                                    (0x3fffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 2U)))))));
        tracep->fullBit(oldp+1126,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 2U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 2U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x22U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x22U]))));
        tracep->fullBit(oldp+1127,((1U & (IData)((0x1fffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 3U))))));
        tracep->fullBit(oldp+1128,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x23U])));
        tracep->fullBit(oldp+1129,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x23U] >> 1U))));
        tracep->fullBit(oldp+1130,((1U & (~ (IData)(
                                                    (0x1fffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 3U)))))));
        tracep->fullBit(oldp+1131,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 3U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 3U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x23U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x23U]))));
        tracep->fullBit(oldp+1132,((1U & (IData)((0xfffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 4U))))));
        tracep->fullBit(oldp+1133,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x24U])));
        tracep->fullBit(oldp+1134,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x24U] >> 1U))));
        tracep->fullBit(oldp+1135,((1U & (~ (IData)(
                                                    (0xfffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 4U)))))));
        tracep->fullBit(oldp+1136,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 4U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0xfffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 4U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x24U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x24U]))));
        tracep->fullBit(oldp+1137,((1U & (IData)((0x7ffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 5U))))));
        tracep->fullBit(oldp+1138,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x25U])));
        tracep->fullBit(oldp+1139,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x25U] >> 1U))));
        tracep->fullBit(oldp+1140,((1U & (~ (IData)(
                                                    (0x7ffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 5U)))))));
        tracep->fullBit(oldp+1141,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 5U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x7ffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 5U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x25U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x25U]))));
        tracep->fullBit(oldp+1142,((1U & (IData)((0x3ffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 6U))))));
        tracep->fullBit(oldp+1143,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x26U])));
        tracep->fullBit(oldp+1144,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x26U] >> 1U))));
        tracep->fullBit(oldp+1145,((1U & (~ (IData)(
                                                    (0x3ffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 6U)))))));
        tracep->fullBit(oldp+1146,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 6U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 6U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x26U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x26U]))));
        tracep->fullBit(oldp+1147,((1U & (IData)((0x1ffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 7U))))));
        tracep->fullBit(oldp+1148,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x27U])));
        tracep->fullBit(oldp+1149,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x27U] >> 1U))));
        tracep->fullBit(oldp+1150,((1U & (~ (IData)(
                                                    (0x1ffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 7U)))))));
        tracep->fullBit(oldp+1151,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 7U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x1ffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 7U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x27U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x27U]))));
        tracep->fullBit(oldp+1152,((1U & (IData)((0xffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 8U))))));
        tracep->fullBit(oldp+1153,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x28U])));
        tracep->fullBit(oldp+1154,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x28U] >> 1U))));
        tracep->fullBit(oldp+1155,((1U & (~ (IData)(
                                                    (0xffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 8U)))))));
        tracep->fullBit(oldp+1156,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 8U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0xffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 8U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x28U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x28U]))));
        tracep->fullBit(oldp+1157,((1U & (IData)((0x7fffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 9U))))));
        tracep->fullBit(oldp+1158,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x29U])));
        tracep->fullBit(oldp+1159,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x29U] >> 1U))));
        tracep->fullBit(oldp+1160,((1U & (~ (IData)(
                                                    (0x7fffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 9U)))))));
        tracep->fullBit(oldp+1161,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 9U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 9U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x29U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x29U]))));
        tracep->fullBit(oldp+1162,((1U & (IData)((0x3fffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xaU))))));
        tracep->fullBit(oldp+1163,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x2aU])));
        tracep->fullBit(oldp+1164,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x2aU] >> 1U))));
        tracep->fullBit(oldp+1165,((1U & (~ (IData)(
                                                    (0x3fffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xaU)))))));
        tracep->fullBit(oldp+1166,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xaU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xaU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x2aU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x2aU]))));
        tracep->fullBit(oldp+1167,((1U & (IData)((0x1fffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xbU))))));
        tracep->fullBit(oldp+1168,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x2bU])));
        tracep->fullBit(oldp+1169,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x2bU] >> 1U))));
        tracep->fullBit(oldp+1170,((1U & (~ (IData)(
                                                    (0x1fffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xbU)))))));
        tracep->fullBit(oldp+1171,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xbU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xbU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x2bU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x2bU]))));
        tracep->fullBit(oldp+1172,((1U & (IData)((0xfffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xcU))))));
        tracep->fullBit(oldp+1173,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x2cU])));
        tracep->fullBit(oldp+1174,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x2cU] >> 1U))));
        tracep->fullBit(oldp+1175,((1U & (~ (IData)(
                                                    (0xfffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xcU)))))));
        tracep->fullBit(oldp+1176,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xcU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0xfffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xcU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x2cU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x2cU]))));
        tracep->fullBit(oldp+1177,((1U & (IData)((0x7ffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xdU))))));
        tracep->fullBit(oldp+1178,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x2dU])));
        tracep->fullBit(oldp+1179,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x2dU] >> 1U))));
        tracep->fullBit(oldp+1180,((1U & (~ (IData)(
                                                    (0x7ffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xdU)))))));
        tracep->fullBit(oldp+1181,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xdU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x7ffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xdU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x2dU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x2dU]))));
        tracep->fullBit(oldp+1182,((1U & (IData)((0x3ffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xeU))))));
        tracep->fullBit(oldp+1183,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x2eU])));
        tracep->fullBit(oldp+1184,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x2eU] >> 1U))));
        tracep->fullBit(oldp+1185,((1U & (~ (IData)(
                                                    (0x3ffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xeU)))))));
        tracep->fullBit(oldp+1186,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xeU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xeU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x2eU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x2eU]))));
        tracep->fullBit(oldp+1187,((1U & (IData)((0x1ffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xfU))))));
        tracep->fullBit(oldp+1188,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x2fU])));
        tracep->fullBit(oldp+1189,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x2fU] >> 1U))));
        tracep->fullBit(oldp+1190,((1U & (~ (IData)(
                                                    (0x1ffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xfU)))))));
        tracep->fullBit(oldp+1191,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xfU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x1ffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xfU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x2fU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x2fU]))));
        tracep->fullBit(oldp+1192,((1U & (IData)((0xffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x10U))))));
        tracep->fullBit(oldp+1193,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x30U])));
        tracep->fullBit(oldp+1194,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x30U] >> 1U))));
        tracep->fullBit(oldp+1195,((1U & (~ (IData)(
                                                    (0xffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x10U)))))));
        tracep->fullBit(oldp+1196,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x10U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0xffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x10U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x30U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x30U]))));
        tracep->fullBit(oldp+1197,((1U & (IData)((0x7fffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x11U))))));
        tracep->fullBit(oldp+1198,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x31U])));
        tracep->fullBit(oldp+1199,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x31U] >> 1U))));
        tracep->fullBit(oldp+1200,((1U & (~ (IData)(
                                                    (0x7fffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x11U)))))));
        tracep->fullBit(oldp+1201,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x11U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x7fffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x11U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x31U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x31U]))));
        tracep->fullBit(oldp+1202,((1U & (IData)((0x3fffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x12U))))));
        tracep->fullBit(oldp+1203,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x32U])));
        tracep->fullBit(oldp+1204,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x32U] >> 1U))));
        tracep->fullBit(oldp+1205,((1U & (~ (IData)(
                                                    (0x3fffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x12U)))))));
        tracep->fullBit(oldp+1206,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x12U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x3fffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x12U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x32U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x32U]))));
        tracep->fullBit(oldp+1207,((1U & (IData)((0x1fffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x13U))))));
        tracep->fullBit(oldp+1208,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x33U])));
        tracep->fullBit(oldp+1209,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x33U] >> 1U))));
        tracep->fullBit(oldp+1210,((1U & (~ (IData)(
                                                    (0x1fffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x13U)))))));
        tracep->fullBit(oldp+1211,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x13U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x1fffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x13U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x33U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x33U]))));
        tracep->fullBit(oldp+1212,((1U & (IData)((0xfffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x14U))))));
        tracep->fullBit(oldp+1213,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x34U])));
        tracep->fullBit(oldp+1214,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x34U] >> 1U))));
        tracep->fullBit(oldp+1215,((1U & (~ (IData)(
                                                    (0xfffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x14U)))))));
        tracep->fullBit(oldp+1216,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x14U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0xfffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x14U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x34U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x34U]))));
        tracep->fullBit(oldp+1217,((1U & (IData)((0x7ffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x15U))))));
        tracep->fullBit(oldp+1218,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x35U])));
        tracep->fullBit(oldp+1219,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x35U] >> 1U))));
        tracep->fullBit(oldp+1220,((1U & (~ (IData)(
                                                    (0x7ffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x15U)))))));
        tracep->fullBit(oldp+1221,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x15U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x7ffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x15U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x35U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x35U]))));
        tracep->fullBit(oldp+1222,((1U & (IData)((0x3ffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x16U))))));
        tracep->fullBit(oldp+1223,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x36U])));
        tracep->fullBit(oldp+1224,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x36U] >> 1U))));
        tracep->fullBit(oldp+1225,((1U & (~ (IData)(
                                                    (0x3ffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x16U)))))));
        tracep->fullBit(oldp+1226,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x16U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x3ffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x16U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x36U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x36U]))));
        tracep->fullBit(oldp+1227,((1U & (IData)((0x1ffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x17U))))));
        tracep->fullBit(oldp+1228,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x37U])));
        tracep->fullBit(oldp+1229,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x37U] >> 1U))));
        tracep->fullBit(oldp+1230,((1U & (~ (IData)(
                                                    (0x1ffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x17U)))))));
        tracep->fullBit(oldp+1231,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x17U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x1ffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x17U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x37U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x37U]))));
        tracep->fullBit(oldp+1232,((1U & (IData)((0xffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x18U))))));
        tracep->fullBit(oldp+1233,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x38U])));
        tracep->fullBit(oldp+1234,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x38U] >> 1U))));
        tracep->fullBit(oldp+1235,((1U & (~ (IData)(
                                                    (0xffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x18U)))))));
        tracep->fullBit(oldp+1236,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x18U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0xffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x18U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x38U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x38U]))));
        tracep->fullBit(oldp+1237,((1U & (IData)((0x7fULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x19U))))));
        tracep->fullBit(oldp+1238,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x39U])));
        tracep->fullBit(oldp+1239,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x39U] >> 1U))));
        tracep->fullBit(oldp+1240,((1U & (~ (IData)(
                                                    (0x7fULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x19U)))))));
        tracep->fullBit(oldp+1241,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x19U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x7fULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x19U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x39U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x39U]))));
        tracep->fullBit(oldp+1242,((1U & (IData)((0x3fULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x1aU))))));
        tracep->fullBit(oldp+1243,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x3aU])));
        tracep->fullBit(oldp+1244,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x3aU] >> 1U))));
        tracep->fullBit(oldp+1245,((1U & (~ (IData)(
                                                    (0x3fULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1aU)))))));
        tracep->fullBit(oldp+1246,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1aU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x3fULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x1aU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x3aU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x3aU]))));
        tracep->fullBit(oldp+1247,((1U & (IData)((0x1fULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x1bU))))));
        tracep->fullBit(oldp+1248,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x3bU])));
        tracep->fullBit(oldp+1249,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x3bU] >> 1U))));
        tracep->fullBit(oldp+1250,((1U & (~ (IData)(
                                                    (0x1fULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1bU)))))));
        tracep->fullBit(oldp+1251,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1bU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0x1fULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x1bU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x3bU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x3bU]))));
        tracep->fullBit(oldp+1252,((1U & (IData)((0xfULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x1cU))))));
        tracep->fullBit(oldp+1253,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x3cU])));
        tracep->fullBit(oldp+1254,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x3cU] >> 1U))));
        tracep->fullBit(oldp+1255,((1U & (~ (IData)(
                                                    (0xfULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1cU)))))));
        tracep->fullBit(oldp+1256,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1cU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (0xfULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x1cU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x3cU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x3cU]))));
        tracep->fullBit(oldp+1257,((1U & (IData)((7ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x1dU))))));
        tracep->fullBit(oldp+1258,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x3dU])));
        tracep->fullBit(oldp+1259,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x3dU] >> 1U))));
        tracep->fullBit(oldp+1260,((1U & (~ (IData)(
                                                    (7ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1dU)))))));
        tracep->fullBit(oldp+1261,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (7ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1dU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (7ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x1dU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x3dU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x3dU]))));
        tracep->fullBit(oldp+1262,((1U & (IData)((3ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x1eU))))));
        tracep->fullBit(oldp+1263,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x3eU])));
        tracep->fullBit(oldp+1264,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x3eU] >> 1U))));
        tracep->fullBit(oldp+1265,((1U & (~ (IData)(
                                                    (3ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1eU)))))));
        tracep->fullBit(oldp+1266,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (3ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1eU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (3ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x1eU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x3eU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x3eU]))));
        tracep->fullBit(oldp+1267,((1U & (IData)((1ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x1fU))))));
        tracep->fullBit(oldp+1268,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                    [0x3fU])));
        tracep->fullBit(oldp+1269,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                          [0x3fU] >> 1U))));
        tracep->fullBit(oldp+1270,((1U & (~ (IData)(
                                                    (1ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1fU)))))));
        tracep->fullBit(oldp+1271,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx) 
                                       & (~ (IData)(
                                                    (1ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1fU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x) 
                                         & (IData)(
                                                   (1ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x1fU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                           [0x3fU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig
                                       [0x3fU]))));
        tracep->fullCData(oldp+1272,((7U & (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalY 
                                                    >> 1U)))),3);
        tracep->fullQData(oldp+1273,((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                      << 2U)),64);
        tracep->fullQData(oldp+1275,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__2__KET____DOT__ai__OutX),64);
        tracep->fullBit(oldp+1277,(((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                    | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x))));
        tracep->fullBit(oldp+1278,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx));
        tracep->fullBit(oldp+1279,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x));
        tracep->fullBit(oldp+1280,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x));
        tracep->fullBit(oldp+1281,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalY 
                                                  >> 3U)))));
        tracep->fullBit(oldp+1282,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalY 
                                                  >> 2U)))));
        tracep->fullBit(oldp+1283,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  << 2U)))));
        tracep->fullBit(oldp+1284,((1U & (~ (IData)(
                                                    (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 2U))))));
        tracep->fullBit(oldp+1285,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                      & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    << 2U)))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                        & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   << 2U)))) 
                                    | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x))));
        tracep->fullBit(oldp+1286,((1U & (IData)((0x7ffffffffffffffeULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 1U))))));
        tracep->fullBit(oldp+1287,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [1U])));
        tracep->fullBit(oldp+1288,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [1U] >> 1U))));
        tracep->fullBit(oldp+1289,((1U & (~ (IData)(
                                                    (0x7ffffffffffffffeULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 1U)))))));
        tracep->fullBit(oldp+1290,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffffffffffffffeULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 1U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7ffffffffffffffeULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 1U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [1U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [1U]))));
        tracep->fullBit(oldp+1291,((1U & (IData)((0x3fffffffffffffffULL 
                                                  & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX)))));
        tracep->fullBit(oldp+1292,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [2U])));
        tracep->fullBit(oldp+1293,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [2U] >> 1U))));
        tracep->fullBit(oldp+1294,((1U & (~ (IData)(
                                                    (0x3fffffffffffffffULL 
                                                     & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX))))));
        tracep->fullBit(oldp+1295,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffffffffffffULL 
                                                     & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX)))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffffffffffffULL 
                                                    & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX)))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [2U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [2U]))));
        tracep->fullBit(oldp+1296,((1U & (IData)((0x1fffffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 1U))))));
        tracep->fullBit(oldp+1297,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [3U])));
        tracep->fullBit(oldp+1298,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [3U] >> 1U))));
        tracep->fullBit(oldp+1299,((1U & (~ (IData)(
                                                    (0x1fffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 1U)))))));
        tracep->fullBit(oldp+1300,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 1U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 1U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [3U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [3U]))));
        tracep->fullBit(oldp+1301,((1U & (IData)((0xfffffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 2U))))));
        tracep->fullBit(oldp+1302,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [4U])));
        tracep->fullBit(oldp+1303,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [4U] >> 1U))));
        tracep->fullBit(oldp+1304,((1U & (~ (IData)(
                                                    (0xfffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 2U)))))));
        tracep->fullBit(oldp+1305,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 2U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xfffffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 2U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [4U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [4U]))));
        tracep->fullBit(oldp+1306,((1U & (IData)((0x7ffffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 3U))))));
        tracep->fullBit(oldp+1307,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [5U])));
        tracep->fullBit(oldp+1308,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [5U] >> 1U))));
        tracep->fullBit(oldp+1309,((1U & (~ (IData)(
                                                    (0x7ffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 3U)))))));
        tracep->fullBit(oldp+1310,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 3U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7ffffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 3U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [5U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [5U]))));
        tracep->fullBit(oldp+1311,((1U & (IData)((0x3ffffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 4U))))));
        tracep->fullBit(oldp+1312,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [6U])));
        tracep->fullBit(oldp+1313,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [6U] >> 1U))));
        tracep->fullBit(oldp+1314,((1U & (~ (IData)(
                                                    (0x3ffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 4U)))))));
        tracep->fullBit(oldp+1315,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 4U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 4U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [6U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [6U]))));
        tracep->fullBit(oldp+1316,((1U & (IData)((0x1ffffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 5U))))));
        tracep->fullBit(oldp+1317,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [7U])));
        tracep->fullBit(oldp+1318,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [7U] >> 1U))));
        tracep->fullBit(oldp+1319,((1U & (~ (IData)(
                                                    (0x1ffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 5U)))))));
        tracep->fullBit(oldp+1320,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 5U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1ffffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 5U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [7U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [7U]))));
        tracep->fullBit(oldp+1321,((1U & (IData)((0xffffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 6U))))));
        tracep->fullBit(oldp+1322,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [8U])));
        tracep->fullBit(oldp+1323,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [8U] >> 1U))));
        tracep->fullBit(oldp+1324,((1U & (~ (IData)(
                                                    (0xffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 6U)))))));
        tracep->fullBit(oldp+1325,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 6U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xffffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 6U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [8U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [8U]))));
        tracep->fullBit(oldp+1326,((1U & (IData)((0x7fffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 7U))))));
        tracep->fullBit(oldp+1327,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [9U])));
        tracep->fullBit(oldp+1328,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [9U] >> 1U))));
        tracep->fullBit(oldp+1329,((1U & (~ (IData)(
                                                    (0x7fffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 7U)))))));
        tracep->fullBit(oldp+1330,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 7U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 7U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [9U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [9U]))));
        tracep->fullBit(oldp+1331,((1U & (IData)((0x3fffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 8U))))));
        tracep->fullBit(oldp+1332,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0xaU])));
        tracep->fullBit(oldp+1333,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0xaU] >> 1U))));
        tracep->fullBit(oldp+1334,((1U & (~ (IData)(
                                                    (0x3fffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 8U)))))));
        tracep->fullBit(oldp+1335,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 8U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 8U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0xaU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0xaU]))));
        tracep->fullBit(oldp+1336,((1U & (IData)((0x1fffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 9U))))));
        tracep->fullBit(oldp+1337,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0xbU])));
        tracep->fullBit(oldp+1338,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0xbU] >> 1U))));
        tracep->fullBit(oldp+1339,((1U & (~ (IData)(
                                                    (0x1fffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 9U)))))));
        tracep->fullBit(oldp+1340,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 9U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 9U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0xbU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0xbU]))));
        tracep->fullBit(oldp+1341,((1U & (IData)((0xfffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xaU))))));
        tracep->fullBit(oldp+1342,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0xcU])));
        tracep->fullBit(oldp+1343,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0xcU] >> 1U))));
        tracep->fullBit(oldp+1344,((1U & (~ (IData)(
                                                    (0xfffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xaU)))))));
        tracep->fullBit(oldp+1345,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xaU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xfffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xaU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0xcU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0xcU]))));
        tracep->fullBit(oldp+1346,((1U & (IData)((0x7ffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xbU))))));
        tracep->fullBit(oldp+1347,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0xdU])));
        tracep->fullBit(oldp+1348,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0xdU] >> 1U))));
        tracep->fullBit(oldp+1349,((1U & (~ (IData)(
                                                    (0x7ffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xbU)))))));
        tracep->fullBit(oldp+1350,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xbU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7ffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xbU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0xdU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0xdU]))));
        tracep->fullBit(oldp+1351,((1U & (IData)((0x3ffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xcU))))));
        tracep->fullBit(oldp+1352,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0xeU])));
        tracep->fullBit(oldp+1353,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0xeU] >> 1U))));
        tracep->fullBit(oldp+1354,((1U & (~ (IData)(
                                                    (0x3ffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xcU)))))));
        tracep->fullBit(oldp+1355,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xcU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xcU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0xeU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0xeU]))));
        tracep->fullBit(oldp+1356,((1U & (IData)((0x1ffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xdU))))));
        tracep->fullBit(oldp+1357,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0xfU])));
        tracep->fullBit(oldp+1358,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0xfU] >> 1U))));
        tracep->fullBit(oldp+1359,((1U & (~ (IData)(
                                                    (0x1ffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xdU)))))));
        tracep->fullBit(oldp+1360,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xdU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1ffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xdU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0xfU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0xfU]))));
        tracep->fullBit(oldp+1361,((1U & (IData)((0xffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xeU))))));
        tracep->fullBit(oldp+1362,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x10U])));
        tracep->fullBit(oldp+1363,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x10U] >> 1U))));
        tracep->fullBit(oldp+1364,((1U & (~ (IData)(
                                                    (0xffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xeU)))))));
        tracep->fullBit(oldp+1365,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xeU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xeU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x10U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x10U]))));
        tracep->fullBit(oldp+1366,((1U & (IData)((0x7fffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xfU))))));
        tracep->fullBit(oldp+1367,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x11U])));
        tracep->fullBit(oldp+1368,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x11U] >> 1U))));
        tracep->fullBit(oldp+1369,((1U & (~ (IData)(
                                                    (0x7fffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xfU)))))));
        tracep->fullBit(oldp+1370,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xfU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xfU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x11U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x11U]))));
        tracep->fullBit(oldp+1371,((1U & (IData)((0x3fffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x10U))))));
        tracep->fullBit(oldp+1372,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x12U])));
        tracep->fullBit(oldp+1373,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x12U] >> 1U))));
        tracep->fullBit(oldp+1374,((1U & (~ (IData)(
                                                    (0x3fffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x10U)))))));
        tracep->fullBit(oldp+1375,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x10U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x10U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x12U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x12U]))));
        tracep->fullBit(oldp+1376,((1U & (IData)((0x1fffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x11U))))));
        tracep->fullBit(oldp+1377,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x13U])));
        tracep->fullBit(oldp+1378,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x13U] >> 1U))));
        tracep->fullBit(oldp+1379,((1U & (~ (IData)(
                                                    (0x1fffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x11U)))))));
        tracep->fullBit(oldp+1380,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x11U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x11U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x13U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x13U]))));
        tracep->fullBit(oldp+1381,((1U & (IData)((0xfffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x12U))))));
        tracep->fullBit(oldp+1382,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x14U])));
        tracep->fullBit(oldp+1383,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x14U] >> 1U))));
        tracep->fullBit(oldp+1384,((1U & (~ (IData)(
                                                    (0xfffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x12U)))))));
        tracep->fullBit(oldp+1385,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x12U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xfffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x12U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x14U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x14U]))));
        tracep->fullBit(oldp+1386,((1U & (IData)((0x7ffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x13U))))));
        tracep->fullBit(oldp+1387,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x15U])));
        tracep->fullBit(oldp+1388,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x15U] >> 1U))));
        tracep->fullBit(oldp+1389,((1U & (~ (IData)(
                                                    (0x7ffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x13U)))))));
        tracep->fullBit(oldp+1390,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x13U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7ffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x13U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x15U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x15U]))));
        tracep->fullBit(oldp+1391,((1U & (IData)((0x3ffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x14U))))));
        tracep->fullBit(oldp+1392,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x16U])));
        tracep->fullBit(oldp+1393,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x16U] >> 1U))));
        tracep->fullBit(oldp+1394,((1U & (~ (IData)(
                                                    (0x3ffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x14U)))))));
        tracep->fullBit(oldp+1395,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x14U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x14U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x16U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x16U]))));
        tracep->fullBit(oldp+1396,((1U & (IData)((0x1ffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x15U))))));
        tracep->fullBit(oldp+1397,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x17U])));
        tracep->fullBit(oldp+1398,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x17U] >> 1U))));
        tracep->fullBit(oldp+1399,((1U & (~ (IData)(
                                                    (0x1ffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x15U)))))));
        tracep->fullBit(oldp+1400,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x15U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1ffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x15U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x17U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x17U]))));
        tracep->fullBit(oldp+1401,((1U & (IData)((0xffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x16U))))));
        tracep->fullBit(oldp+1402,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x18U])));
        tracep->fullBit(oldp+1403,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x18U] >> 1U))));
        tracep->fullBit(oldp+1404,((1U & (~ (IData)(
                                                    (0xffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x16U)))))));
        tracep->fullBit(oldp+1405,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x16U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x16U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x18U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x18U]))));
        tracep->fullBit(oldp+1406,((1U & (IData)((0x7fffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x17U))))));
        tracep->fullBit(oldp+1407,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x19U])));
        tracep->fullBit(oldp+1408,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x19U] >> 1U))));
        tracep->fullBit(oldp+1409,((1U & (~ (IData)(
                                                    (0x7fffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x17U)))))));
        tracep->fullBit(oldp+1410,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x17U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x17U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x19U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x19U]))));
        tracep->fullBit(oldp+1411,((1U & (IData)((0x3fffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x18U))))));
        tracep->fullBit(oldp+1412,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x1aU])));
        tracep->fullBit(oldp+1413,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x1aU] >> 1U))));
        tracep->fullBit(oldp+1414,((1U & (~ (IData)(
                                                    (0x3fffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x18U)))))));
        tracep->fullBit(oldp+1415,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x18U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x18U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x1aU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x1aU]))));
        tracep->fullBit(oldp+1416,((1U & (IData)((0x1fffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x19U))))));
        tracep->fullBit(oldp+1417,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x1bU])));
        tracep->fullBit(oldp+1418,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x1bU] >> 1U))));
        tracep->fullBit(oldp+1419,((1U & (~ (IData)(
                                                    (0x1fffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x19U)))))));
        tracep->fullBit(oldp+1420,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x19U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x19U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x1bU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x1bU]))));
        tracep->fullBit(oldp+1421,((1U & (IData)((0xfffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x1aU))))));
        tracep->fullBit(oldp+1422,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x1cU])));
        tracep->fullBit(oldp+1423,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x1cU] >> 1U))));
        tracep->fullBit(oldp+1424,((1U & (~ (IData)(
                                                    (0xfffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1aU)))))));
        tracep->fullBit(oldp+1425,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1aU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xfffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x1aU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x1cU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x1cU]))));
        tracep->fullBit(oldp+1426,((1U & (IData)((0x7ffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x1bU))))));
        tracep->fullBit(oldp+1427,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x1dU])));
        tracep->fullBit(oldp+1428,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x1dU] >> 1U))));
        tracep->fullBit(oldp+1429,((1U & (~ (IData)(
                                                    (0x7ffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1bU)))))));
        tracep->fullBit(oldp+1430,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1bU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7ffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x1bU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x1dU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x1dU]))));
        tracep->fullBit(oldp+1431,((1U & (IData)((0x3ffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x1cU))))));
        tracep->fullBit(oldp+1432,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x1eU])));
        tracep->fullBit(oldp+1433,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x1eU] >> 1U))));
        tracep->fullBit(oldp+1434,((1U & (~ (IData)(
                                                    (0x3ffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1cU)))))));
        tracep->fullBit(oldp+1435,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1cU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x1cU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x1eU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x1eU]))));
        tracep->fullBit(oldp+1436,((1U & (IData)((0x1ffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x1dU))))));
        tracep->fullBit(oldp+1437,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x1fU])));
        tracep->fullBit(oldp+1438,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x1fU] >> 1U))));
        tracep->fullBit(oldp+1439,((1U & (~ (IData)(
                                                    (0x1ffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1dU)))))));
        tracep->fullBit(oldp+1440,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1dU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1ffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x1dU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x1fU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x1fU]))));
        tracep->fullBit(oldp+1441,((1U & (IData)((0xffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x1eU))))));
        tracep->fullBit(oldp+1442,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x20U])));
        tracep->fullBit(oldp+1443,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x20U] >> 1U))));
        tracep->fullBit(oldp+1444,((1U & (~ (IData)(
                                                    (0xffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1eU)))))));
        tracep->fullBit(oldp+1445,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1eU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x1eU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x20U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x20U]))));
        tracep->fullBit(oldp+1446,((1U & (IData)((0x7fffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x1fU))))));
        tracep->fullBit(oldp+1447,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x21U])));
        tracep->fullBit(oldp+1448,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x21U] >> 1U))));
        tracep->fullBit(oldp+1449,((1U & (~ (IData)(
                                                    (0x7fffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1fU)))))));
        tracep->fullBit(oldp+1450,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1fU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x1fU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x21U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x21U]))));
        tracep->fullBit(oldp+1451,((1U & (IData)((0x3fffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x20U))))));
        tracep->fullBit(oldp+1452,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x22U])));
        tracep->fullBit(oldp+1453,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x22U] >> 1U))));
        tracep->fullBit(oldp+1454,((1U & (~ (IData)(
                                                    (0x3fffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x20U)))))));
        tracep->fullBit(oldp+1455,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x20U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x20U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x22U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x22U]))));
        tracep->fullBit(oldp+1456,((1U & (IData)((0x1fffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x21U))))));
        tracep->fullBit(oldp+1457,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x23U])));
        tracep->fullBit(oldp+1458,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x23U] >> 1U))));
        tracep->fullBit(oldp+1459,((1U & (~ (IData)(
                                                    (0x1fffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x21U)))))));
        tracep->fullBit(oldp+1460,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x21U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x21U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x23U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x23U]))));
        tracep->fullBit(oldp+1461,((1U & (IData)((0xfffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x22U))))));
        tracep->fullBit(oldp+1462,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x24U])));
        tracep->fullBit(oldp+1463,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x24U] >> 1U))));
        tracep->fullBit(oldp+1464,((1U & (~ (IData)(
                                                    (0xfffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x22U)))))));
        tracep->fullBit(oldp+1465,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x22U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xfffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x22U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x24U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x24U]))));
        tracep->fullBit(oldp+1466,((1U & (IData)((0x7ffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x23U))))));
        tracep->fullBit(oldp+1467,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x25U])));
        tracep->fullBit(oldp+1468,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x25U] >> 1U))));
        tracep->fullBit(oldp+1469,((1U & (~ (IData)(
                                                    (0x7ffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x23U)))))));
        tracep->fullBit(oldp+1470,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x23U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7ffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x23U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x25U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x25U]))));
        tracep->fullBit(oldp+1471,((1U & (IData)((0x3ffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x24U))))));
        tracep->fullBit(oldp+1472,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x26U])));
        tracep->fullBit(oldp+1473,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x26U] >> 1U))));
        tracep->fullBit(oldp+1474,((1U & (~ (IData)(
                                                    (0x3ffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x24U)))))));
        tracep->fullBit(oldp+1475,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x24U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x24U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x26U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x26U]))));
        tracep->fullBit(oldp+1476,((1U & (IData)((0x1ffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x25U))))));
        tracep->fullBit(oldp+1477,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x27U])));
        tracep->fullBit(oldp+1478,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x27U] >> 1U))));
        tracep->fullBit(oldp+1479,((1U & (~ (IData)(
                                                    (0x1ffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x25U)))))));
        tracep->fullBit(oldp+1480,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x25U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1ffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x25U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x27U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x27U]))));
        tracep->fullBit(oldp+1481,((1U & (IData)((0xffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x26U))))));
        tracep->fullBit(oldp+1482,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x28U])));
        tracep->fullBit(oldp+1483,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x28U] >> 1U))));
        tracep->fullBit(oldp+1484,((1U & (~ (IData)(
                                                    (0xffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x26U)))))));
        tracep->fullBit(oldp+1485,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x26U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x26U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x28U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x28U]))));
        tracep->fullBit(oldp+1486,((1U & (IData)((0x7fffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x27U))))));
        tracep->fullBit(oldp+1487,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x29U])));
        tracep->fullBit(oldp+1488,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x29U] >> 1U))));
        tracep->fullBit(oldp+1489,((1U & (~ (IData)(
                                                    (0x7fffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x27U)))))));
        tracep->fullBit(oldp+1490,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x27U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x27U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x29U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x29U]))));
        tracep->fullBit(oldp+1491,((1U & (IData)((0x3fffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x28U))))));
        tracep->fullBit(oldp+1492,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x2aU])));
        tracep->fullBit(oldp+1493,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x2aU] >> 1U))));
        tracep->fullBit(oldp+1494,((1U & (~ (IData)(
                                                    (0x3fffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x28U)))))));
        tracep->fullBit(oldp+1495,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x28U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x28U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x2aU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x2aU]))));
        tracep->fullBit(oldp+1496,((1U & (IData)((0x1fffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x29U))))));
        tracep->fullBit(oldp+1497,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x2bU])));
        tracep->fullBit(oldp+1498,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x2bU] >> 1U))));
        tracep->fullBit(oldp+1499,((1U & (~ (IData)(
                                                    (0x1fffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x29U)))))));
        tracep->fullBit(oldp+1500,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x29U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x29U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x2bU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x2bU]))));
        tracep->fullBit(oldp+1501,((1U & (IData)((0xfffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x2aU))))));
        tracep->fullBit(oldp+1502,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x2cU])));
        tracep->fullBit(oldp+1503,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x2cU] >> 1U))));
        tracep->fullBit(oldp+1504,((1U & (~ (IData)(
                                                    (0xfffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2aU)))))));
        tracep->fullBit(oldp+1505,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2aU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xfffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x2aU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x2cU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x2cU]))));
        tracep->fullBit(oldp+1506,((1U & (IData)((0x7ffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x2bU))))));
        tracep->fullBit(oldp+1507,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x2dU])));
        tracep->fullBit(oldp+1508,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x2dU] >> 1U))));
        tracep->fullBit(oldp+1509,((1U & (~ (IData)(
                                                    (0x7ffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2bU)))))));
        tracep->fullBit(oldp+1510,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2bU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7ffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x2bU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x2dU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x2dU]))));
        tracep->fullBit(oldp+1511,((1U & (IData)((0x3ffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x2cU))))));
        tracep->fullBit(oldp+1512,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x2eU])));
        tracep->fullBit(oldp+1513,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x2eU] >> 1U))));
        tracep->fullBit(oldp+1514,((1U & (~ (IData)(
                                                    (0x3ffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2cU)))))));
        tracep->fullBit(oldp+1515,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2cU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x2cU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x2eU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x2eU]))));
        tracep->fullBit(oldp+1516,((1U & (IData)((0x1ffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x2dU))))));
        tracep->fullBit(oldp+1517,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x2fU])));
        tracep->fullBit(oldp+1518,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x2fU] >> 1U))));
        tracep->fullBit(oldp+1519,((1U & (~ (IData)(
                                                    (0x1ffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2dU)))))));
        tracep->fullBit(oldp+1520,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2dU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1ffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x2dU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x2fU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x2fU]))));
        tracep->fullBit(oldp+1521,((1U & (IData)((0xffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x2eU))))));
        tracep->fullBit(oldp+1522,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x30U])));
        tracep->fullBit(oldp+1523,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x30U] >> 1U))));
        tracep->fullBit(oldp+1524,((1U & (~ (IData)(
                                                    (0xffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2eU)))))));
        tracep->fullBit(oldp+1525,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2eU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x2eU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x30U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x30U]))));
        tracep->fullBit(oldp+1526,((1U & (IData)((0x7fffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x2fU))))));
        tracep->fullBit(oldp+1527,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x31U])));
        tracep->fullBit(oldp+1528,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x31U] >> 1U))));
        tracep->fullBit(oldp+1529,((1U & (~ (IData)(
                                                    (0x7fffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2fU)))))));
        tracep->fullBit(oldp+1530,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2fU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7fffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x2fU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x31U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x31U]))));
        tracep->fullBit(oldp+1531,((1U & (IData)((0x3fffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x30U))))));
        tracep->fullBit(oldp+1532,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x32U])));
        tracep->fullBit(oldp+1533,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x32U] >> 1U))));
        tracep->fullBit(oldp+1534,((1U & (~ (IData)(
                                                    (0x3fffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x30U)))))));
        tracep->fullBit(oldp+1535,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x30U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3fffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x30U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x32U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x32U]))));
        tracep->fullBit(oldp+1536,((1U & (IData)((0x1fffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x31U))))));
        tracep->fullBit(oldp+1537,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x33U])));
        tracep->fullBit(oldp+1538,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x33U] >> 1U))));
        tracep->fullBit(oldp+1539,((1U & (~ (IData)(
                                                    (0x1fffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x31U)))))));
        tracep->fullBit(oldp+1540,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x31U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1fffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x31U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x33U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x33U]))));
        tracep->fullBit(oldp+1541,((1U & (IData)((0xfffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x32U))))));
        tracep->fullBit(oldp+1542,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x34U])));
        tracep->fullBit(oldp+1543,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x34U] >> 1U))));
        tracep->fullBit(oldp+1544,((1U & (~ (IData)(
                                                    (0xfffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x32U)))))));
        tracep->fullBit(oldp+1545,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x32U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xfffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x32U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x34U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x34U]))));
        tracep->fullBit(oldp+1546,((1U & (IData)((0x7ffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x33U))))));
        tracep->fullBit(oldp+1547,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x35U])));
        tracep->fullBit(oldp+1548,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x35U] >> 1U))));
        tracep->fullBit(oldp+1549,((1U & (~ (IData)(
                                                    (0x7ffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x33U)))))));
        tracep->fullBit(oldp+1550,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x33U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7ffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x33U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x35U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x35U]))));
        tracep->fullBit(oldp+1551,((1U & (IData)((0x3ffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x34U))))));
        tracep->fullBit(oldp+1552,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x36U])));
        tracep->fullBit(oldp+1553,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x36U] >> 1U))));
        tracep->fullBit(oldp+1554,((1U & (~ (IData)(
                                                    (0x3ffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x34U)))))));
        tracep->fullBit(oldp+1555,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x34U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x34U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x36U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x36U]))));
        tracep->fullBit(oldp+1556,((1U & (IData)((0x1ffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x35U))))));
        tracep->fullBit(oldp+1557,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x37U])));
        tracep->fullBit(oldp+1558,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x37U] >> 1U))));
        tracep->fullBit(oldp+1559,((1U & (~ (IData)(
                                                    (0x1ffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x35U)))))));
        tracep->fullBit(oldp+1560,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x35U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1ffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x35U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x37U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x37U]))));
        tracep->fullBit(oldp+1561,((1U & (IData)((0xffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x36U))))));
        tracep->fullBit(oldp+1562,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x38U])));
        tracep->fullBit(oldp+1563,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x38U] >> 1U))));
        tracep->fullBit(oldp+1564,((1U & (~ (IData)(
                                                    (0xffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x36U)))))));
        tracep->fullBit(oldp+1565,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x36U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x36U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x38U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x38U]))));
        tracep->fullBit(oldp+1566,((1U & (IData)((0x7fULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x37U))))));
        tracep->fullBit(oldp+1567,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x39U])));
        tracep->fullBit(oldp+1568,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x39U] >> 1U))));
        tracep->fullBit(oldp+1569,((1U & (~ (IData)(
                                                    (0x7fULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x37U)))))));
        tracep->fullBit(oldp+1570,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x37U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7fULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x37U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x39U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x39U]))));
        tracep->fullBit(oldp+1571,((1U & (IData)((0x3fULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x38U))))));
        tracep->fullBit(oldp+1572,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x3aU])));
        tracep->fullBit(oldp+1573,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x3aU] >> 1U))));
        tracep->fullBit(oldp+1574,((1U & (~ (IData)(
                                                    (0x3fULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x38U)))))));
        tracep->fullBit(oldp+1575,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x38U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3fULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x38U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x3aU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x3aU]))));
        tracep->fullBit(oldp+1576,((1U & (IData)((0x1fULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x39U))))));
        tracep->fullBit(oldp+1577,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x3bU])));
        tracep->fullBit(oldp+1578,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x3bU] >> 1U))));
        tracep->fullBit(oldp+1579,((1U & (~ (IData)(
                                                    (0x1fULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x39U)))))));
        tracep->fullBit(oldp+1580,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x39U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1fULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x39U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x3bU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x3bU]))));
        tracep->fullBit(oldp+1581,((1U & (IData)((0xfULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x3aU))))));
        tracep->fullBit(oldp+1582,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x3cU])));
        tracep->fullBit(oldp+1583,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x3cU] >> 1U))));
        tracep->fullBit(oldp+1584,((1U & (~ (IData)(
                                                    (0xfULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x3aU)))))));
        tracep->fullBit(oldp+1585,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x3aU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xfULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x3aU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x3cU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x3cU]))));
        tracep->fullBit(oldp+1586,((1U & (IData)((7ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x3bU))))));
        tracep->fullBit(oldp+1587,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x3dU])));
        tracep->fullBit(oldp+1588,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x3dU] >> 1U))));
        tracep->fullBit(oldp+1589,((1U & (~ (IData)(
                                                    (7ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x3bU)))))));
        tracep->fullBit(oldp+1590,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (7ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x3bU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (7ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x3bU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x3dU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x3dU]))));
        tracep->fullBit(oldp+1591,((1U & (IData)((3ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x3cU))))));
        tracep->fullBit(oldp+1592,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x3eU])));
        tracep->fullBit(oldp+1593,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x3eU] >> 1U))));
        tracep->fullBit(oldp+1594,((1U & (~ (IData)(
                                                    (3ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x3cU)))))));
        tracep->fullBit(oldp+1595,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (3ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x3cU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (3ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x3cU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x3eU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x3eU]))));
        tracep->fullBit(oldp+1596,((1U & (IData)((1ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x3dU))))));
        tracep->fullBit(oldp+1597,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                    [0x3fU])));
        tracep->fullBit(oldp+1598,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                          [0x3fU] >> 1U))));
        tracep->fullBit(oldp+1599,((1U & (~ (IData)(
                                                    (1ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x3dU)))))));
        tracep->fullBit(oldp+1600,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (1ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x3dU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (1ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x3dU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                           [0x3fU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig
                                       [0x3fU]))));
        tracep->fullCData(oldp+1601,((7U & (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalY 
                                                    >> 3U)))),3);
        tracep->fullQData(oldp+1602,((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                      << 4U)),64);
        tracep->fullQData(oldp+1604,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__4__KET____DOT__ai__OutX),64);
        tracep->fullBit(oldp+1606,(((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                    | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x))));
        tracep->fullBit(oldp+1607,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx));
        tracep->fullBit(oldp+1608,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x));
        tracep->fullBit(oldp+1609,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x));
        tracep->fullBit(oldp+1610,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalY 
                                                  >> 5U)))));
        tracep->fullBit(oldp+1611,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalY 
                                                  >> 4U)))));
        tracep->fullBit(oldp+1612,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  << 4U)))));
        tracep->fullBit(oldp+1613,((1U & (~ (IData)(
                                                    (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 4U))))));
        tracep->fullBit(oldp+1614,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                      & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    << 4U)))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                        & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   << 4U)))) 
                                    | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x))));
        tracep->fullBit(oldp+1615,((1U & (IData)((0x7ffffffffffffff8ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 3U))))));
        tracep->fullBit(oldp+1616,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [1U])));
        tracep->fullBit(oldp+1617,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [1U] >> 1U))));
        tracep->fullBit(oldp+1618,((1U & (~ (IData)(
                                                    (0x7ffffffffffffff8ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 3U)))))));
        tracep->fullBit(oldp+1619,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffffffffffffff8ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 3U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7ffffffffffffff8ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 3U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [1U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [1U]))));
        tracep->fullBit(oldp+1620,((1U & (IData)((0x3ffffffffffffffcULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 2U))))));
        tracep->fullBit(oldp+1621,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [2U])));
        tracep->fullBit(oldp+1622,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [2U] >> 1U))));
        tracep->fullBit(oldp+1623,((1U & (~ (IData)(
                                                    (0x3ffffffffffffffcULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 2U)))))));
        tracep->fullBit(oldp+1624,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffffffffffffcULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 2U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffffffffffffcULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 2U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [2U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [2U]))));
        tracep->fullBit(oldp+1625,((1U & (IData)((0x1ffffffffffffffeULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 1U))))));
        tracep->fullBit(oldp+1626,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [3U])));
        tracep->fullBit(oldp+1627,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [3U] >> 1U))));
        tracep->fullBit(oldp+1628,((1U & (~ (IData)(
                                                    (0x1ffffffffffffffeULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 1U)))))));
        tracep->fullBit(oldp+1629,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffffffffffffffeULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 1U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1ffffffffffffffeULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 1U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [3U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [3U]))));
        tracep->fullBit(oldp+1630,((1U & (IData)((0xfffffffffffffffULL 
                                                  & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX)))));
        tracep->fullBit(oldp+1631,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [4U])));
        tracep->fullBit(oldp+1632,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [4U] >> 1U))));
        tracep->fullBit(oldp+1633,((1U & (~ (IData)(
                                                    (0xfffffffffffffffULL 
                                                     & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX))))));
        tracep->fullBit(oldp+1634,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffffffffffffffULL 
                                                     & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX)))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xfffffffffffffffULL 
                                                    & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX)))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [4U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [4U]))));
        tracep->fullBit(oldp+1635,((1U & (IData)((0x7ffffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 1U))))));
        tracep->fullBit(oldp+1636,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [5U])));
        tracep->fullBit(oldp+1637,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [5U] >> 1U))));
        tracep->fullBit(oldp+1638,((1U & (~ (IData)(
                                                    (0x7ffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 1U)))))));
        tracep->fullBit(oldp+1639,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 1U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7ffffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 1U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [5U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [5U]))));
        tracep->fullBit(oldp+1640,((1U & (IData)((0x3ffffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 2U))))));
        tracep->fullBit(oldp+1641,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [6U])));
        tracep->fullBit(oldp+1642,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [6U] >> 1U))));
        tracep->fullBit(oldp+1643,((1U & (~ (IData)(
                                                    (0x3ffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 2U)))))));
        tracep->fullBit(oldp+1644,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 2U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 2U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [6U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [6U]))));
        tracep->fullBit(oldp+1645,((1U & (IData)((0x1ffffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 3U))))));
        tracep->fullBit(oldp+1646,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [7U])));
        tracep->fullBit(oldp+1647,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [7U] >> 1U))));
        tracep->fullBit(oldp+1648,((1U & (~ (IData)(
                                                    (0x1ffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 3U)))))));
        tracep->fullBit(oldp+1649,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 3U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1ffffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 3U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [7U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [7U]))));
        tracep->fullBit(oldp+1650,((1U & (IData)((0xffffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 4U))))));
        tracep->fullBit(oldp+1651,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [8U])));
        tracep->fullBit(oldp+1652,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [8U] >> 1U))));
        tracep->fullBit(oldp+1653,((1U & (~ (IData)(
                                                    (0xffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 4U)))))));
        tracep->fullBit(oldp+1654,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 4U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xffffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 4U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [8U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [8U]))));
        tracep->fullBit(oldp+1655,((1U & (IData)((0x7fffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 5U))))));
        tracep->fullBit(oldp+1656,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [9U])));
        tracep->fullBit(oldp+1657,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [9U] >> 1U))));
        tracep->fullBit(oldp+1658,((1U & (~ (IData)(
                                                    (0x7fffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 5U)))))));
        tracep->fullBit(oldp+1659,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 5U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 5U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [9U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [9U]))));
        tracep->fullBit(oldp+1660,((1U & (IData)((0x3fffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 6U))))));
        tracep->fullBit(oldp+1661,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0xaU])));
        tracep->fullBit(oldp+1662,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0xaU] >> 1U))));
        tracep->fullBit(oldp+1663,((1U & (~ (IData)(
                                                    (0x3fffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 6U)))))));
        tracep->fullBit(oldp+1664,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 6U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 6U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0xaU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0xaU]))));
        tracep->fullBit(oldp+1665,((1U & (IData)((0x1fffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 7U))))));
        tracep->fullBit(oldp+1666,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0xbU])));
        tracep->fullBit(oldp+1667,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0xbU] >> 1U))));
        tracep->fullBit(oldp+1668,((1U & (~ (IData)(
                                                    (0x1fffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 7U)))))));
        tracep->fullBit(oldp+1669,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 7U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 7U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0xbU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0xbU]))));
        tracep->fullBit(oldp+1670,((1U & (IData)((0xfffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 8U))))));
        tracep->fullBit(oldp+1671,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0xcU])));
        tracep->fullBit(oldp+1672,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0xcU] >> 1U))));
        tracep->fullBit(oldp+1673,((1U & (~ (IData)(
                                                    (0xfffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 8U)))))));
        tracep->fullBit(oldp+1674,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 8U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xfffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 8U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0xcU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0xcU]))));
        tracep->fullBit(oldp+1675,((1U & (IData)((0x7ffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 9U))))));
        tracep->fullBit(oldp+1676,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0xdU])));
        tracep->fullBit(oldp+1677,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0xdU] >> 1U))));
        tracep->fullBit(oldp+1678,((1U & (~ (IData)(
                                                    (0x7ffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 9U)))))));
        tracep->fullBit(oldp+1679,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 9U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7ffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 9U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0xdU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0xdU]))));
        tracep->fullBit(oldp+1680,((1U & (IData)((0x3ffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xaU))))));
        tracep->fullBit(oldp+1681,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0xeU])));
        tracep->fullBit(oldp+1682,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0xeU] >> 1U))));
        tracep->fullBit(oldp+1683,((1U & (~ (IData)(
                                                    (0x3ffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xaU)))))));
        tracep->fullBit(oldp+1684,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xaU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xaU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0xeU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0xeU]))));
        tracep->fullBit(oldp+1685,((1U & (IData)((0x1ffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xbU))))));
        tracep->fullBit(oldp+1686,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0xfU])));
        tracep->fullBit(oldp+1687,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0xfU] >> 1U))));
        tracep->fullBit(oldp+1688,((1U & (~ (IData)(
                                                    (0x1ffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xbU)))))));
        tracep->fullBit(oldp+1689,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xbU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1ffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xbU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0xfU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0xfU]))));
        tracep->fullBit(oldp+1690,((1U & (IData)((0xffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xcU))))));
        tracep->fullBit(oldp+1691,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x10U])));
        tracep->fullBit(oldp+1692,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x10U] >> 1U))));
        tracep->fullBit(oldp+1693,((1U & (~ (IData)(
                                                    (0xffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xcU)))))));
        tracep->fullBit(oldp+1694,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xcU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xcU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x10U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x10U]))));
        tracep->fullBit(oldp+1695,((1U & (IData)((0x7fffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xdU))))));
        tracep->fullBit(oldp+1696,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x11U])));
        tracep->fullBit(oldp+1697,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x11U] >> 1U))));
        tracep->fullBit(oldp+1698,((1U & (~ (IData)(
                                                    (0x7fffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xdU)))))));
        tracep->fullBit(oldp+1699,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xdU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xdU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x11U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x11U]))));
        tracep->fullBit(oldp+1700,((1U & (IData)((0x3fffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xeU))))));
        tracep->fullBit(oldp+1701,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x12U])));
        tracep->fullBit(oldp+1702,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x12U] >> 1U))));
        tracep->fullBit(oldp+1703,((1U & (~ (IData)(
                                                    (0x3fffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xeU)))))));
        tracep->fullBit(oldp+1704,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xeU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xeU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x12U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x12U]))));
        tracep->fullBit(oldp+1705,((1U & (IData)((0x1fffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xfU))))));
        tracep->fullBit(oldp+1706,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x13U])));
        tracep->fullBit(oldp+1707,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x13U] >> 1U))));
        tracep->fullBit(oldp+1708,((1U & (~ (IData)(
                                                    (0x1fffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xfU)))))));
        tracep->fullBit(oldp+1709,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xfU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xfU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x13U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x13U]))));
        tracep->fullBit(oldp+1710,((1U & (IData)((0xfffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x10U))))));
        tracep->fullBit(oldp+1711,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x14U])));
        tracep->fullBit(oldp+1712,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x14U] >> 1U))));
        tracep->fullBit(oldp+1713,((1U & (~ (IData)(
                                                    (0xfffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x10U)))))));
        tracep->fullBit(oldp+1714,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x10U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xfffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x10U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x14U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x14U]))));
        tracep->fullBit(oldp+1715,((1U & (IData)((0x7ffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x11U))))));
        tracep->fullBit(oldp+1716,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x15U])));
        tracep->fullBit(oldp+1717,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x15U] >> 1U))));
        tracep->fullBit(oldp+1718,((1U & (~ (IData)(
                                                    (0x7ffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x11U)))))));
        tracep->fullBit(oldp+1719,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x11U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7ffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x11U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x15U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x15U]))));
        tracep->fullBit(oldp+1720,((1U & (IData)((0x3ffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x12U))))));
        tracep->fullBit(oldp+1721,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x16U])));
        tracep->fullBit(oldp+1722,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x16U] >> 1U))));
        tracep->fullBit(oldp+1723,((1U & (~ (IData)(
                                                    (0x3ffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x12U)))))));
        tracep->fullBit(oldp+1724,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x12U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x12U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x16U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x16U]))));
        tracep->fullBit(oldp+1725,((1U & (IData)((0x1ffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x13U))))));
        tracep->fullBit(oldp+1726,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x17U])));
        tracep->fullBit(oldp+1727,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x17U] >> 1U))));
        tracep->fullBit(oldp+1728,((1U & (~ (IData)(
                                                    (0x1ffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x13U)))))));
        tracep->fullBit(oldp+1729,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x13U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1ffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x13U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x17U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x17U]))));
        tracep->fullBit(oldp+1730,((1U & (IData)((0xffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x14U))))));
        tracep->fullBit(oldp+1731,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x18U])));
        tracep->fullBit(oldp+1732,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x18U] >> 1U))));
        tracep->fullBit(oldp+1733,((1U & (~ (IData)(
                                                    (0xffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x14U)))))));
        tracep->fullBit(oldp+1734,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x14U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x14U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x18U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x18U]))));
        tracep->fullBit(oldp+1735,((1U & (IData)((0x7fffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x15U))))));
        tracep->fullBit(oldp+1736,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x19U])));
        tracep->fullBit(oldp+1737,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x19U] >> 1U))));
        tracep->fullBit(oldp+1738,((1U & (~ (IData)(
                                                    (0x7fffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x15U)))))));
        tracep->fullBit(oldp+1739,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x15U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x15U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x19U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x19U]))));
        tracep->fullBit(oldp+1740,((1U & (IData)((0x3fffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x16U))))));
        tracep->fullBit(oldp+1741,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x1aU])));
        tracep->fullBit(oldp+1742,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x1aU] >> 1U))));
        tracep->fullBit(oldp+1743,((1U & (~ (IData)(
                                                    (0x3fffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x16U)))))));
        tracep->fullBit(oldp+1744,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x16U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x16U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x1aU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x1aU]))));
        tracep->fullBit(oldp+1745,((1U & (IData)((0x1fffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x17U))))));
        tracep->fullBit(oldp+1746,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x1bU])));
        tracep->fullBit(oldp+1747,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x1bU] >> 1U))));
        tracep->fullBit(oldp+1748,((1U & (~ (IData)(
                                                    (0x1fffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x17U)))))));
        tracep->fullBit(oldp+1749,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x17U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x17U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x1bU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x1bU]))));
        tracep->fullBit(oldp+1750,((1U & (IData)((0xfffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x18U))))));
        tracep->fullBit(oldp+1751,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x1cU])));
        tracep->fullBit(oldp+1752,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x1cU] >> 1U))));
        tracep->fullBit(oldp+1753,((1U & (~ (IData)(
                                                    (0xfffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x18U)))))));
        tracep->fullBit(oldp+1754,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x18U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xfffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x18U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x1cU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x1cU]))));
        tracep->fullBit(oldp+1755,((1U & (IData)((0x7ffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x19U))))));
        tracep->fullBit(oldp+1756,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x1dU])));
        tracep->fullBit(oldp+1757,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x1dU] >> 1U))));
        tracep->fullBit(oldp+1758,((1U & (~ (IData)(
                                                    (0x7ffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x19U)))))));
        tracep->fullBit(oldp+1759,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x19U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7ffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x19U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x1dU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x1dU]))));
        tracep->fullBit(oldp+1760,((1U & (IData)((0x3ffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x1aU))))));
        tracep->fullBit(oldp+1761,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x1eU])));
        tracep->fullBit(oldp+1762,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x1eU] >> 1U))));
        tracep->fullBit(oldp+1763,((1U & (~ (IData)(
                                                    (0x3ffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1aU)))))));
        tracep->fullBit(oldp+1764,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1aU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x1aU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x1eU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x1eU]))));
        tracep->fullBit(oldp+1765,((1U & (IData)((0x1ffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x1bU))))));
        tracep->fullBit(oldp+1766,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x1fU])));
        tracep->fullBit(oldp+1767,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x1fU] >> 1U))));
        tracep->fullBit(oldp+1768,((1U & (~ (IData)(
                                                    (0x1ffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1bU)))))));
        tracep->fullBit(oldp+1769,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1bU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1ffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x1bU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x1fU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x1fU]))));
        tracep->fullBit(oldp+1770,((1U & (IData)((0xffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x1cU))))));
        tracep->fullBit(oldp+1771,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x20U])));
        tracep->fullBit(oldp+1772,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x20U] >> 1U))));
        tracep->fullBit(oldp+1773,((1U & (~ (IData)(
                                                    (0xffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1cU)))))));
        tracep->fullBit(oldp+1774,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1cU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x1cU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x20U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x20U]))));
        tracep->fullBit(oldp+1775,((1U & (IData)((0x7fffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x1dU))))));
        tracep->fullBit(oldp+1776,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x21U])));
        tracep->fullBit(oldp+1777,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x21U] >> 1U))));
        tracep->fullBit(oldp+1778,((1U & (~ (IData)(
                                                    (0x7fffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1dU)))))));
        tracep->fullBit(oldp+1779,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1dU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x1dU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x21U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x21U]))));
        tracep->fullBit(oldp+1780,((1U & (IData)((0x3fffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x1eU))))));
        tracep->fullBit(oldp+1781,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x22U])));
        tracep->fullBit(oldp+1782,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x22U] >> 1U))));
        tracep->fullBit(oldp+1783,((1U & (~ (IData)(
                                                    (0x3fffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1eU)))))));
        tracep->fullBit(oldp+1784,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1eU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x1eU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x22U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x22U]))));
        tracep->fullBit(oldp+1785,((1U & (IData)((0x1fffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x1fU))))));
        tracep->fullBit(oldp+1786,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x23U])));
        tracep->fullBit(oldp+1787,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x23U] >> 1U))));
        tracep->fullBit(oldp+1788,((1U & (~ (IData)(
                                                    (0x1fffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1fU)))))));
        tracep->fullBit(oldp+1789,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x1fU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x1fU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x23U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x23U]))));
        tracep->fullBit(oldp+1790,((1U & (IData)((0xfffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x20U))))));
        tracep->fullBit(oldp+1791,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x24U])));
        tracep->fullBit(oldp+1792,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x24U] >> 1U))));
        tracep->fullBit(oldp+1793,((1U & (~ (IData)(
                                                    (0xfffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x20U)))))));
        tracep->fullBit(oldp+1794,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x20U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xfffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x20U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x24U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x24U]))));
        tracep->fullBit(oldp+1795,((1U & (IData)((0x7ffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x21U))))));
        tracep->fullBit(oldp+1796,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x25U])));
        tracep->fullBit(oldp+1797,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x25U] >> 1U))));
        tracep->fullBit(oldp+1798,((1U & (~ (IData)(
                                                    (0x7ffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x21U)))))));
        tracep->fullBit(oldp+1799,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x21U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7ffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x21U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x25U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x25U]))));
        tracep->fullBit(oldp+1800,((1U & (IData)((0x3ffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x22U))))));
        tracep->fullBit(oldp+1801,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x26U])));
        tracep->fullBit(oldp+1802,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x26U] >> 1U))));
        tracep->fullBit(oldp+1803,((1U & (~ (IData)(
                                                    (0x3ffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x22U)))))));
        tracep->fullBit(oldp+1804,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x22U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x22U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x26U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x26U]))));
        tracep->fullBit(oldp+1805,((1U & (IData)((0x1ffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x23U))))));
        tracep->fullBit(oldp+1806,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x27U])));
        tracep->fullBit(oldp+1807,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x27U] >> 1U))));
        tracep->fullBit(oldp+1808,((1U & (~ (IData)(
                                                    (0x1ffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x23U)))))));
        tracep->fullBit(oldp+1809,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x23U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1ffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x23U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x27U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x27U]))));
        tracep->fullBit(oldp+1810,((1U & (IData)((0xffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x24U))))));
        tracep->fullBit(oldp+1811,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x28U])));
        tracep->fullBit(oldp+1812,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x28U] >> 1U))));
        tracep->fullBit(oldp+1813,((1U & (~ (IData)(
                                                    (0xffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x24U)))))));
        tracep->fullBit(oldp+1814,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x24U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x24U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x28U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x28U]))));
        tracep->fullBit(oldp+1815,((1U & (IData)((0x7fffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x25U))))));
        tracep->fullBit(oldp+1816,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x29U])));
        tracep->fullBit(oldp+1817,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x29U] >> 1U))));
        tracep->fullBit(oldp+1818,((1U & (~ (IData)(
                                                    (0x7fffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x25U)))))));
        tracep->fullBit(oldp+1819,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x25U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x25U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x29U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x29U]))));
        tracep->fullBit(oldp+1820,((1U & (IData)((0x3fffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x26U))))));
        tracep->fullBit(oldp+1821,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x2aU])));
        tracep->fullBit(oldp+1822,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x2aU] >> 1U))));
        tracep->fullBit(oldp+1823,((1U & (~ (IData)(
                                                    (0x3fffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x26U)))))));
        tracep->fullBit(oldp+1824,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x26U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x26U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x2aU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x2aU]))));
        tracep->fullBit(oldp+1825,((1U & (IData)((0x1fffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x27U))))));
        tracep->fullBit(oldp+1826,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x2bU])));
        tracep->fullBit(oldp+1827,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x2bU] >> 1U))));
        tracep->fullBit(oldp+1828,((1U & (~ (IData)(
                                                    (0x1fffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x27U)))))));
        tracep->fullBit(oldp+1829,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x27U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x27U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x2bU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x2bU]))));
        tracep->fullBit(oldp+1830,((1U & (IData)((0xfffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x28U))))));
        tracep->fullBit(oldp+1831,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x2cU])));
        tracep->fullBit(oldp+1832,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x2cU] >> 1U))));
        tracep->fullBit(oldp+1833,((1U & (~ (IData)(
                                                    (0xfffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x28U)))))));
        tracep->fullBit(oldp+1834,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x28U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xfffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x28U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x2cU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x2cU]))));
        tracep->fullBit(oldp+1835,((1U & (IData)((0x7ffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x29U))))));
        tracep->fullBit(oldp+1836,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x2dU])));
        tracep->fullBit(oldp+1837,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x2dU] >> 1U))));
        tracep->fullBit(oldp+1838,((1U & (~ (IData)(
                                                    (0x7ffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x29U)))))));
        tracep->fullBit(oldp+1839,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x29U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7ffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x29U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x2dU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x2dU]))));
        tracep->fullBit(oldp+1840,((1U & (IData)((0x3ffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x2aU))))));
        tracep->fullBit(oldp+1841,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x2eU])));
        tracep->fullBit(oldp+1842,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x2eU] >> 1U))));
        tracep->fullBit(oldp+1843,((1U & (~ (IData)(
                                                    (0x3ffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2aU)))))));
        tracep->fullBit(oldp+1844,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2aU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x2aU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x2eU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x2eU]))));
        tracep->fullBit(oldp+1845,((1U & (IData)((0x1ffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x2bU))))));
        tracep->fullBit(oldp+1846,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x2fU])));
        tracep->fullBit(oldp+1847,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x2fU] >> 1U))));
        tracep->fullBit(oldp+1848,((1U & (~ (IData)(
                                                    (0x1ffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2bU)))))));
        tracep->fullBit(oldp+1849,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2bU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1ffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x2bU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x2fU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x2fU]))));
        tracep->fullBit(oldp+1850,((1U & (IData)((0xffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x2cU))))));
        tracep->fullBit(oldp+1851,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x30U])));
        tracep->fullBit(oldp+1852,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x30U] >> 1U))));
        tracep->fullBit(oldp+1853,((1U & (~ (IData)(
                                                    (0xffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2cU)))))));
        tracep->fullBit(oldp+1854,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2cU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x2cU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x30U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x30U]))));
        tracep->fullBit(oldp+1855,((1U & (IData)((0x7fffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x2dU))))));
        tracep->fullBit(oldp+1856,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x31U])));
        tracep->fullBit(oldp+1857,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x31U] >> 1U))));
        tracep->fullBit(oldp+1858,((1U & (~ (IData)(
                                                    (0x7fffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2dU)))))));
        tracep->fullBit(oldp+1859,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2dU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7fffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x2dU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x31U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x31U]))));
        tracep->fullBit(oldp+1860,((1U & (IData)((0x3fffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x2eU))))));
        tracep->fullBit(oldp+1861,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x32U])));
        tracep->fullBit(oldp+1862,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x32U] >> 1U))));
        tracep->fullBit(oldp+1863,((1U & (~ (IData)(
                                                    (0x3fffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2eU)))))));
        tracep->fullBit(oldp+1864,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2eU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3fffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x2eU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x32U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x32U]))));
        tracep->fullBit(oldp+1865,((1U & (IData)((0x1fffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x2fU))))));
        tracep->fullBit(oldp+1866,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x33U])));
        tracep->fullBit(oldp+1867,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x33U] >> 1U))));
        tracep->fullBit(oldp+1868,((1U & (~ (IData)(
                                                    (0x1fffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2fU)))))));
        tracep->fullBit(oldp+1869,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x2fU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1fffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x2fU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x33U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x33U]))));
        tracep->fullBit(oldp+1870,((1U & (IData)((0xfffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x30U))))));
        tracep->fullBit(oldp+1871,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x34U])));
        tracep->fullBit(oldp+1872,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x34U] >> 1U))));
        tracep->fullBit(oldp+1873,((1U & (~ (IData)(
                                                    (0xfffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x30U)))))));
        tracep->fullBit(oldp+1874,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x30U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xfffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x30U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x34U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x34U]))));
        tracep->fullBit(oldp+1875,((1U & (IData)((0x7ffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x31U))))));
        tracep->fullBit(oldp+1876,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x35U])));
        tracep->fullBit(oldp+1877,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x35U] >> 1U))));
        tracep->fullBit(oldp+1878,((1U & (~ (IData)(
                                                    (0x7ffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x31U)))))));
        tracep->fullBit(oldp+1879,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x31U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7ffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x31U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x35U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x35U]))));
        tracep->fullBit(oldp+1880,((1U & (IData)((0x3ffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x32U))))));
        tracep->fullBit(oldp+1881,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x36U])));
        tracep->fullBit(oldp+1882,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x36U] >> 1U))));
        tracep->fullBit(oldp+1883,((1U & (~ (IData)(
                                                    (0x3ffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x32U)))))));
        tracep->fullBit(oldp+1884,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x32U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x32U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x36U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x36U]))));
        tracep->fullBit(oldp+1885,((1U & (IData)((0x1ffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x33U))))));
        tracep->fullBit(oldp+1886,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x37U])));
        tracep->fullBit(oldp+1887,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x37U] >> 1U))));
        tracep->fullBit(oldp+1888,((1U & (~ (IData)(
                                                    (0x1ffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x33U)))))));
        tracep->fullBit(oldp+1889,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x33U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1ffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x33U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x37U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x37U]))));
        tracep->fullBit(oldp+1890,((1U & (IData)((0xffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x34U))))));
        tracep->fullBit(oldp+1891,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x38U])));
        tracep->fullBit(oldp+1892,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x38U] >> 1U))));
        tracep->fullBit(oldp+1893,((1U & (~ (IData)(
                                                    (0xffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x34U)))))));
        tracep->fullBit(oldp+1894,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x34U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x34U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x38U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x38U]))));
        tracep->fullBit(oldp+1895,((1U & (IData)((0x7fULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x35U))))));
        tracep->fullBit(oldp+1896,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x39U])));
        tracep->fullBit(oldp+1897,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x39U] >> 1U))));
        tracep->fullBit(oldp+1898,((1U & (~ (IData)(
                                                    (0x7fULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x35U)))))));
        tracep->fullBit(oldp+1899,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x35U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7fULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x35U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x39U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x39U]))));
        tracep->fullBit(oldp+1900,((1U & (IData)((0x3fULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x36U))))));
        tracep->fullBit(oldp+1901,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x3aU])));
        tracep->fullBit(oldp+1902,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x3aU] >> 1U))));
        tracep->fullBit(oldp+1903,((1U & (~ (IData)(
                                                    (0x3fULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x36U)))))));
        tracep->fullBit(oldp+1904,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x36U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3fULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x36U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x3aU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x3aU]))));
        tracep->fullBit(oldp+1905,((1U & (IData)((0x1fULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x37U))))));
        tracep->fullBit(oldp+1906,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x3bU])));
        tracep->fullBit(oldp+1907,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x3bU] >> 1U))));
        tracep->fullBit(oldp+1908,((1U & (~ (IData)(
                                                    (0x1fULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x37U)))))));
        tracep->fullBit(oldp+1909,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x37U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1fULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x37U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x3bU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x3bU]))));
        tracep->fullBit(oldp+1910,((1U & (IData)((0xfULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x38U))))));
        tracep->fullBit(oldp+1911,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x3cU])));
        tracep->fullBit(oldp+1912,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x3cU] >> 1U))));
        tracep->fullBit(oldp+1913,((1U & (~ (IData)(
                                                    (0xfULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x38U)))))));
        tracep->fullBit(oldp+1914,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x38U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xfULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x38U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x3cU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x3cU]))));
        tracep->fullBit(oldp+1915,((1U & (IData)((7ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x39U))))));
        tracep->fullBit(oldp+1916,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x3dU])));
        tracep->fullBit(oldp+1917,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x3dU] >> 1U))));
        tracep->fullBit(oldp+1918,((1U & (~ (IData)(
                                                    (7ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x39U)))))));
        tracep->fullBit(oldp+1919,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (7ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x39U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (7ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x39U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x3dU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x3dU]))));
        tracep->fullBit(oldp+1920,((1U & (IData)((3ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x3aU))))));
        tracep->fullBit(oldp+1921,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x3eU])));
        tracep->fullBit(oldp+1922,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x3eU] >> 1U))));
        tracep->fullBit(oldp+1923,((1U & (~ (IData)(
                                                    (3ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x3aU)))))));
        tracep->fullBit(oldp+1924,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (3ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x3aU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (3ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x3aU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x3eU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x3eU]))));
        tracep->fullBit(oldp+1925,((1U & (IData)((1ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x3bU))))));
        tracep->fullBit(oldp+1926,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                    [0x3fU])));
        tracep->fullBit(oldp+1927,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                          [0x3fU] >> 1U))));
        tracep->fullBit(oldp+1928,((1U & (~ (IData)(
                                                    (1ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x3bU)))))));
        tracep->fullBit(oldp+1929,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (1ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x3bU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (1ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x3bU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                           [0x3fU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig
                                       [0x3fU]))));
        tracep->fullCData(oldp+1930,((7U & (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalY 
                                                    >> 5U)))),3);
        tracep->fullQData(oldp+1931,((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                      << 6U)),64);
        tracep->fullQData(oldp+1933,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__6__KET____DOT__ai__OutX),64);
        tracep->fullBit(oldp+1935,(((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                    | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x))));
        tracep->fullBit(oldp+1936,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx));
        tracep->fullBit(oldp+1937,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x));
        tracep->fullBit(oldp+1938,(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x));
        tracep->fullBit(oldp+1939,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalY 
                                                  >> 7U)))));
        tracep->fullBit(oldp+1940,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalY 
                                                  >> 6U)))));
        tracep->fullBit(oldp+1941,((1U & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                  << 6U)))));
        tracep->fullBit(oldp+1942,((1U & (~ (IData)(
                                                    (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 6U))))));
        tracep->fullBit(oldp+1943,(((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                      & (~ (IData)(
                                                   (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                    << 6U)))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                        & (IData)((vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                   << 6U)))) 
                                    | (IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x))));
        tracep->fullBit(oldp+1944,((1U & (IData)((0x7fffffffffffffe0ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 5U))))));
        tracep->fullBit(oldp+1945,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [1U])));
        tracep->fullBit(oldp+1946,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [1U] >> 1U))));
        tracep->fullBit(oldp+1947,((1U & (~ (IData)(
                                                    (0x7fffffffffffffe0ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 5U)))))));
        tracep->fullBit(oldp+1948,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffffffffffe0ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 5U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffffffffffe0ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 5U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [1U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [1U]))));
        tracep->fullBit(oldp+1949,((1U & (IData)((0x3ffffffffffffff0ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 4U))))));
        tracep->fullBit(oldp+1950,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [2U])));
        tracep->fullBit(oldp+1951,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [2U] >> 1U))));
        tracep->fullBit(oldp+1952,((1U & (~ (IData)(
                                                    (0x3ffffffffffffff0ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 4U)))))));
        tracep->fullBit(oldp+1953,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffffffffffff0ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 4U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffffffffffff0ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 4U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [2U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [2U]))));
        tracep->fullBit(oldp+1954,((1U & (IData)((0x1ffffffffffffff8ULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 3U))))));
        tracep->fullBit(oldp+1955,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [3U])));
        tracep->fullBit(oldp+1956,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [3U] >> 1U))));
        tracep->fullBit(oldp+1957,((1U & (~ (IData)(
                                                    (0x1ffffffffffffff8ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 3U)))))));
        tracep->fullBit(oldp+1958,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffffffffffffff8ULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 3U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1ffffffffffffff8ULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 3U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [3U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [3U]))));
        tracep->fullBit(oldp+1959,((1U & (IData)((0xffffffffffffffcULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 2U))))));
        tracep->fullBit(oldp+1960,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [4U])));
        tracep->fullBit(oldp+1961,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [4U] >> 1U))));
        tracep->fullBit(oldp+1962,((1U & (~ (IData)(
                                                    (0xffffffffffffffcULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 2U)))))));
        tracep->fullBit(oldp+1963,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffffffffffcULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 2U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xffffffffffffffcULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 2U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [4U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [4U]))));
        tracep->fullBit(oldp+1964,((1U & (IData)((0x7fffffffffffffeULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     << 1U))))));
        tracep->fullBit(oldp+1965,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [5U])));
        tracep->fullBit(oldp+1966,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [5U] >> 1U))));
        tracep->fullBit(oldp+1967,((1U & (~ (IData)(
                                                    (0x7fffffffffffffeULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 1U)))))));
        tracep->fullBit(oldp+1968,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffffffffffeULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        << 1U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffffffffffeULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       << 1U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [5U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [5U]))));
        tracep->fullBit(oldp+1969,((1U & (IData)((0x3ffffffffffffffULL 
                                                  & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX)))));
        tracep->fullBit(oldp+1970,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [6U])));
        tracep->fullBit(oldp+1971,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [6U] >> 1U))));
        tracep->fullBit(oldp+1972,((1U & (~ (IData)(
                                                    (0x3ffffffffffffffULL 
                                                     & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX))))));
        tracep->fullBit(oldp+1973,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffffffffffffULL 
                                                     & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX)))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffffffffffffULL 
                                                    & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX)))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [6U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [6U]))));
        tracep->fullBit(oldp+1974,((1U & (IData)((0x1ffffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 1U))))));
        tracep->fullBit(oldp+1975,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [7U])));
        tracep->fullBit(oldp+1976,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [7U] >> 1U))));
        tracep->fullBit(oldp+1977,((1U & (~ (IData)(
                                                    (0x1ffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 1U)))))));
        tracep->fullBit(oldp+1978,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 1U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1ffffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 1U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [7U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [7U]))));
        tracep->fullBit(oldp+1979,((1U & (IData)((0xffffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 2U))))));
        tracep->fullBit(oldp+1980,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [8U])));
        tracep->fullBit(oldp+1981,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [8U] >> 1U))));
        tracep->fullBit(oldp+1982,((1U & (~ (IData)(
                                                    (0xffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 2U)))))));
        tracep->fullBit(oldp+1983,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 2U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xffffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 2U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [8U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [8U]))));
        tracep->fullBit(oldp+1984,((1U & (IData)((0x7fffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 3U))))));
        tracep->fullBit(oldp+1985,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [9U])));
        tracep->fullBit(oldp+1986,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [9U] >> 1U))));
        tracep->fullBit(oldp+1987,((1U & (~ (IData)(
                                                    (0x7fffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 3U)))))));
        tracep->fullBit(oldp+1988,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 3U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 3U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [9U] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [9U]))));
        tracep->fullBit(oldp+1989,((1U & (IData)((0x3fffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 4U))))));
        tracep->fullBit(oldp+1990,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0xaU])));
        tracep->fullBit(oldp+1991,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0xaU] >> 1U))));
        tracep->fullBit(oldp+1992,((1U & (~ (IData)(
                                                    (0x3fffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 4U)))))));
        tracep->fullBit(oldp+1993,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 4U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 4U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0xaU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0xaU]))));
        tracep->fullBit(oldp+1994,((1U & (IData)((0x1fffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 5U))))));
        tracep->fullBit(oldp+1995,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0xbU])));
        tracep->fullBit(oldp+1996,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0xbU] >> 1U))));
        tracep->fullBit(oldp+1997,((1U & (~ (IData)(
                                                    (0x1fffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 5U)))))));
        tracep->fullBit(oldp+1998,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 5U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 5U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0xbU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0xbU]))));
        tracep->fullBit(oldp+1999,((1U & (IData)((0xfffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 6U))))));
        tracep->fullBit(oldp+2000,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0xcU])));
        tracep->fullBit(oldp+2001,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0xcU] >> 1U))));
        tracep->fullBit(oldp+2002,((1U & (~ (IData)(
                                                    (0xfffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 6U)))))));
        tracep->fullBit(oldp+2003,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 6U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xfffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 6U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0xcU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0xcU]))));
        tracep->fullBit(oldp+2004,((1U & (IData)((0x7ffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 7U))))));
        tracep->fullBit(oldp+2005,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0xdU])));
        tracep->fullBit(oldp+2006,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0xdU] >> 1U))));
        tracep->fullBit(oldp+2007,((1U & (~ (IData)(
                                                    (0x7ffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 7U)))))));
        tracep->fullBit(oldp+2008,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 7U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7ffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 7U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0xdU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0xdU]))));
        tracep->fullBit(oldp+2009,((1U & (IData)((0x3ffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 8U))))));
        tracep->fullBit(oldp+2010,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0xeU])));
        tracep->fullBit(oldp+2011,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0xeU] >> 1U))));
        tracep->fullBit(oldp+2012,((1U & (~ (IData)(
                                                    (0x3ffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 8U)))))));
        tracep->fullBit(oldp+2013,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 8U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 8U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0xeU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0xeU]))));
        tracep->fullBit(oldp+2014,((1U & (IData)((0x1ffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 9U))))));
        tracep->fullBit(oldp+2015,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0xfU])));
        tracep->fullBit(oldp+2016,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0xfU] >> 1U))));
        tracep->fullBit(oldp+2017,((1U & (~ (IData)(
                                                    (0x1ffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 9U)))))));
        tracep->fullBit(oldp+2018,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 9U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1ffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 9U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0xfU] >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0xfU]))));
        tracep->fullBit(oldp+2019,((1U & (IData)((0xffffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xaU))))));
        tracep->fullBit(oldp+2020,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0x10U])));
        tracep->fullBit(oldp+2021,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0x10U] >> 1U))));
        tracep->fullBit(oldp+2022,((1U & (~ (IData)(
                                                    (0xffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xaU)))))));
        tracep->fullBit(oldp+2023,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xaU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xffffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xaU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0x10U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0x10U]))));
        tracep->fullBit(oldp+2024,((1U & (IData)((0x7fffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xbU))))));
        tracep->fullBit(oldp+2025,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0x11U])));
        tracep->fullBit(oldp+2026,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0x11U] >> 1U))));
        tracep->fullBit(oldp+2027,((1U & (~ (IData)(
                                                    (0x7fffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xbU)))))));
        tracep->fullBit(oldp+2028,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xbU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xbU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0x11U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0x11U]))));
        tracep->fullBit(oldp+2029,((1U & (IData)((0x3fffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xcU))))));
        tracep->fullBit(oldp+2030,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0x12U])));
        tracep->fullBit(oldp+2031,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0x12U] >> 1U))));
        tracep->fullBit(oldp+2032,((1U & (~ (IData)(
                                                    (0x3fffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xcU)))))));
        tracep->fullBit(oldp+2033,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xcU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xcU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0x12U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0x12U]))));
        tracep->fullBit(oldp+2034,((1U & (IData)((0x1fffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xdU))))));
        tracep->fullBit(oldp+2035,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0x13U])));
        tracep->fullBit(oldp+2036,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0x13U] >> 1U))));
        tracep->fullBit(oldp+2037,((1U & (~ (IData)(
                                                    (0x1fffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xdU)))))));
        tracep->fullBit(oldp+2038,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xdU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xdU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0x13U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0x13U]))));
        tracep->fullBit(oldp+2039,((1U & (IData)((0xfffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xeU))))));
        tracep->fullBit(oldp+2040,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0x14U])));
        tracep->fullBit(oldp+2041,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0x14U] >> 1U))));
        tracep->fullBit(oldp+2042,((1U & (~ (IData)(
                                                    (0xfffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xeU)))))));
        tracep->fullBit(oldp+2043,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xeU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xfffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xeU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0x14U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0x14U]))));
        tracep->fullBit(oldp+2044,((1U & (IData)((0x7ffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0xfU))))));
        tracep->fullBit(oldp+2045,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0x15U])));
        tracep->fullBit(oldp+2046,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0x15U] >> 1U))));
        tracep->fullBit(oldp+2047,((1U & (~ (IData)(
                                                    (0x7ffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xfU)))))));
        tracep->fullBit(oldp+2048,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0xfU))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7ffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0xfU))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0x15U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0x15U]))));
        tracep->fullBit(oldp+2049,((1U & (IData)((0x3ffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x10U))))));
        tracep->fullBit(oldp+2050,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0x16U])));
        tracep->fullBit(oldp+2051,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0x16U] >> 1U))));
        tracep->fullBit(oldp+2052,((1U & (~ (IData)(
                                                    (0x3ffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x10U)))))));
        tracep->fullBit(oldp+2053,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x10U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x10U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0x16U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0x16U]))));
        tracep->fullBit(oldp+2054,((1U & (IData)((0x1ffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x11U))))));
        tracep->fullBit(oldp+2055,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0x17U])));
        tracep->fullBit(oldp+2056,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0x17U] >> 1U))));
        tracep->fullBit(oldp+2057,((1U & (~ (IData)(
                                                    (0x1ffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x11U)))))));
        tracep->fullBit(oldp+2058,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1ffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x11U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1ffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x11U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0x17U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0x17U]))));
        tracep->fullBit(oldp+2059,((1U & (IData)((0xffffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x12U))))));
        tracep->fullBit(oldp+2060,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0x18U])));
        tracep->fullBit(oldp+2061,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0x18U] >> 1U))));
        tracep->fullBit(oldp+2062,((1U & (~ (IData)(
                                                    (0xffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x12U)))))));
        tracep->fullBit(oldp+2063,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xffffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x12U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xffffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x12U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0x18U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0x18U]))));
        tracep->fullBit(oldp+2064,((1U & (IData)((0x7fffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x13U))))));
        tracep->fullBit(oldp+2065,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0x19U])));
        tracep->fullBit(oldp+2066,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0x19U] >> 1U))));
        tracep->fullBit(oldp+2067,((1U & (~ (IData)(
                                                    (0x7fffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x13U)))))));
        tracep->fullBit(oldp+2068,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7fffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x13U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7fffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x13U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0x19U] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0x19U]))));
        tracep->fullBit(oldp+2069,((1U & (IData)((0x3fffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x14U))))));
        tracep->fullBit(oldp+2070,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0x1aU])));
        tracep->fullBit(oldp+2071,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0x1aU] >> 1U))));
        tracep->fullBit(oldp+2072,((1U & (~ (IData)(
                                                    (0x3fffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x14U)))))));
        tracep->fullBit(oldp+2073,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3fffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x14U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3fffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x14U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0x1aU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0x1aU]))));
        tracep->fullBit(oldp+2074,((1U & (IData)((0x1fffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x15U))))));
        tracep->fullBit(oldp+2075,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0x1bU])));
        tracep->fullBit(oldp+2076,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0x1bU] >> 1U))));
        tracep->fullBit(oldp+2077,((1U & (~ (IData)(
                                                    (0x1fffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x15U)))))));
        tracep->fullBit(oldp+2078,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x1fffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x15U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x1fffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x15U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0x1bU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0x1bU]))));
        tracep->fullBit(oldp+2079,((1U & (IData)((0xfffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x16U))))));
        tracep->fullBit(oldp+2080,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0x1cU])));
        tracep->fullBit(oldp+2081,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0x1cU] >> 1U))));
        tracep->fullBit(oldp+2082,((1U & (~ (IData)(
                                                    (0xfffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x16U)))))));
        tracep->fullBit(oldp+2083,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0xfffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x16U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0xfffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x16U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0x1cU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0x1cU]))));
        tracep->fullBit(oldp+2084,((1U & (IData)((0x7ffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x17U))))));
        tracep->fullBit(oldp+2085,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0x1dU])));
        tracep->fullBit(oldp+2086,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0x1dU] >> 1U))));
        tracep->fullBit(oldp+2087,((1U & (~ (IData)(
                                                    (0x7ffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x17U)))))));
        tracep->fullBit(oldp+2088,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x7ffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x17U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x7ffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x17U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0x1dU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0x1dU]))));
        tracep->fullBit(oldp+2089,((1U & (IData)((0x3ffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x18U))))));
        tracep->fullBit(oldp+2090,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0x1eU])));
        tracep->fullBit(oldp+2091,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0x1eU] >> 1U))));
        tracep->fullBit(oldp+2092,((1U & (~ (IData)(
                                                    (0x3ffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x18U)))))));
        tracep->fullBit(oldp+2093,((((((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx) 
                                       & (~ (IData)(
                                                    (0x3ffffffffULL 
                                                     & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                        >> 0x18U))))) 
                                      | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x) 
                                         & (IData)(
                                                   (0x3ffffffffULL 
                                                    & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                       >> 0x18U))))) 
                                     | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x) 
                                        & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                           [0x1eU] 
                                           >> 1U))) 
                                    | ((IData)(vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x) 
                                       & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                       [0x1eU]))));
        tracep->fullBit(oldp+2094,((1U & (IData)((0x1ffffffffULL 
                                                  & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX 
                                                     >> 0x19U))))));
        tracep->fullBit(oldp+2095,((1U & vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                    [0x1fU])));
        tracep->fullBit(oldp+2096,((1U & (vlSelf->simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig
                                          [0x1fU] >> 1U))));
    }
}
