------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 85C Model Setup 'u0|ant_clk|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : -4.272
TNS   : -169.370

Type  : Slow 1100mV 85C Model Setup 'FPGA_CLK1_50'
Slack : 4.954
TNS   : 0.000

Type  : Slow 1100mV 85C Model Setup 'altera_reserved_tck'
Slack : 10.320
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'FPGA_CLK1_50'
Slack : 0.301
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'u0|ant_clk|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.312
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'altera_reserved_tck'
Slack : 0.443
TNS   : 0.000

Type  : Slow 1100mV 85C Model Recovery 'FPGA_CLK1_50'
Slack : 15.886
TNS   : 0.000

Type  : Slow 1100mV 85C Model Recovery 'altera_reserved_tck'
Slack : 36.251
TNS   : 0.000

Type  : Slow 1100mV 85C Model Removal 'FPGA_CLK1_50'
Slack : 0.524
TNS   : 0.000

Type  : Slow 1100mV 85C Model Removal 'altera_reserved_tck'
Slack : 0.918
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'u0|ant_clk|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]'
Slack : 1.177
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'u0|ant_clk|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 7.525
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.899
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.836
TNS   : 0.000

Type  : Slow 1100mV 0C Model Setup 'u0|ant_clk|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : -4.092
TNS   : -162.451

Type  : Slow 1100mV 0C Model Setup 'FPGA_CLK1_50'
Slack : 5.316
TNS   : 0.000

Type  : Slow 1100mV 0C Model Setup 'altera_reserved_tck'
Slack : 10.460
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'FPGA_CLK1_50'
Slack : 0.284
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'u0|ant_clk|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.296
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.456
TNS   : 0.000

Type  : Slow 1100mV 0C Model Recovery 'FPGA_CLK1_50'
Slack : 16.064
TNS   : 0.000

Type  : Slow 1100mV 0C Model Recovery 'altera_reserved_tck'
Slack : 36.437
TNS   : 0.000

Type  : Slow 1100mV 0C Model Removal 'FPGA_CLK1_50'
Slack : 0.461
TNS   : 0.000

Type  : Slow 1100mV 0C Model Removal 'altera_reserved_tck'
Slack : 0.855
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'u0|ant_clk|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]'
Slack : 1.177
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'u0|ant_clk|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 7.458
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.941
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.809
TNS   : 0.000

Type  : Fast 1100mV 85C Model Setup 'u0|ant_clk|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : -3.469
TNS   : -134.299

Type  : Fast 1100mV 85C Model Setup 'FPGA_CLK1_50'
Slack : 9.999
TNS   : 0.000

Type  : Fast 1100mV 85C Model Setup 'altera_reserved_tck'
Slack : 12.377
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'FPGA_CLK1_50'
Slack : 0.169
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'altera_reserved_tck'
Slack : 0.171
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'u0|ant_clk|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.177
TNS   : 0.000

Type  : Fast 1100mV 85C Model Recovery 'FPGA_CLK1_50'
Slack : 17.208
TNS   : 0.000

Type  : Fast 1100mV 85C Model Recovery 'altera_reserved_tck'
Slack : 37.464
TNS   : 0.000

Type  : Fast 1100mV 85C Model Removal 'FPGA_CLK1_50'
Slack : 0.272
TNS   : 0.000

Type  : Fast 1100mV 85C Model Removal 'altera_reserved_tck'
Slack : 0.476
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'u0|ant_clk|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]'
Slack : 1.177
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'u0|ant_clk|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 7.788
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.480
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.746
TNS   : 0.000

Type  : Fast 1100mV 0C Model Setup 'u0|ant_clk|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : -3.009
TNS   : -116.616

Type  : Fast 1100mV 0C Model Setup 'FPGA_CLK1_50'
Slack : 10.796
TNS   : 0.000

Type  : Fast 1100mV 0C Model Setup 'altera_reserved_tck'
Slack : 12.555
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.156
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'FPGA_CLK1_50'
Slack : 0.157
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'u0|ant_clk|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 0.164
TNS   : 0.000

Type  : Fast 1100mV 0C Model Recovery 'FPGA_CLK1_50'
Slack : 17.576
TNS   : 0.000

Type  : Fast 1100mV 0C Model Recovery 'altera_reserved_tck'
Slack : 37.740
TNS   : 0.000

Type  : Fast 1100mV 0C Model Removal 'FPGA_CLK1_50'
Slack : 0.216
TNS   : 0.000

Type  : Fast 1100mV 0C Model Removal 'altera_reserved_tck'
Slack : 0.419
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'u0|ant_clk|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]'
Slack : 1.177
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'u0|ant_clk|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk'
Slack : 7.780
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.435
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.730
TNS   : 0.000

------------------------------------------------------------
