
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M300_W4/run.tcl
# read_verilog -sv runs/M300_W4/sum_signed.sv
# read_xdc runs/M300_W4/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2582989
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.297 ; gain = 239.832 ; free physical = 138335 ; free virtual = 209767
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.489; parent = 2373.319; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.344; parent = 3040.270; children = 973.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W4/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W4/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3119.234 ; gain = 321.770 ; free physical = 138241 ; free virtual = 209674
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.489; parent = 2373.319; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4092.312; parent = 3119.238; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3137.047 ; gain = 339.582 ; free physical = 138241 ; free virtual = 209674
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.489; parent = 2373.319; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4110.125; parent = 3137.051; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3137.047 ; gain = 339.582 ; free physical = 138242 ; free virtual = 209675
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.489; parent = 2373.319; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4110.125; parent = 3137.051; children = 973.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3137.047 ; gain = 0.000 ; free physical = 138244 ; free virtual = 209677
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W4/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W4/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.766 ; gain = 0.000 ; free physical = 138208 ; free virtual = 209641
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3298.766 ; gain = 0.000 ; free physical = 138208 ; free virtual = 209641
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3298.766 ; gain = 501.301 ; free physical = 138250 ; free virtual = 209683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.376; parent = 2383.206; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4239.828; parent = 3266.754; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3298.766 ; gain = 501.301 ; free physical = 138251 ; free virtual = 209683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.376; parent = 2383.206; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4239.828; parent = 3266.754; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3298.766 ; gain = 501.301 ; free physical = 138251 ; free virtual = 209683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.376; parent = 2383.206; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4239.828; parent = 3266.754; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3298.766 ; gain = 501.301 ; free physical = 138251 ; free virtual = 209685
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.376; parent = 2383.206; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4239.828; parent = 3266.754; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 9     
	   2 Input    8 Bit       Adders := 19    
	   2 Input    7 Bit       Adders := 37    
	   2 Input    6 Bit       Adders := 75    
	   2 Input    5 Bit       Adders := 150   
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 37    
	                6 Bit    Registers := 76    
	                5 Bit    Registers := 150   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3298.766 ; gain = 501.301 ; free physical = 138415 ; free virtual = 209854
Synthesis current peak Physical Memory [PSS] (MB): peak = 2637.376; parent = 2383.206; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4239.828; parent = 3266.754; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 3677.078 ; gain = 879.613 ; free physical = 137941 ; free virtual = 209382
Synthesis current peak Physical Memory [PSS] (MB): peak = 3215.294; parent = 2961.155; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4650.156; parent = 3677.082; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 3684.078 ; gain = 886.613 ; free physical = 137936 ; free virtual = 209377
Synthesis current peak Physical Memory [PSS] (MB): peak = 3221.642; parent = 2967.503; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4657.156; parent = 3684.082; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 3718.133 ; gain = 920.668 ; free physical = 137916 ; free virtual = 209356
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.708; parent = 2973.569; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4691.211; parent = 3718.137; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3732.008 ; gain = 934.543 ; free physical = 137954 ; free virtual = 209395
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.843; parent = 2973.710; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4705.086; parent = 3732.012; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3732.008 ; gain = 934.543 ; free physical = 137939 ; free virtual = 209380
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.864; parent = 2973.726; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4705.086; parent = 3732.012; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3732.008 ; gain = 934.543 ; free physical = 137941 ; free virtual = 209382
Synthesis current peak Physical Memory [PSS] (MB): peak = 3228.067; parent = 2973.929; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4705.086; parent = 3732.012; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3732.008 ; gain = 934.543 ; free physical = 137941 ; free virtual = 209382
Synthesis current peak Physical Memory [PSS] (MB): peak = 3228.130; parent = 2973.991; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4705.086; parent = 3732.012; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3732.008 ; gain = 934.543 ; free physical = 137941 ; free virtual = 209382
Synthesis current peak Physical Memory [PSS] (MB): peak = 3228.146; parent = 2974.007; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4705.086; parent = 3732.012; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3732.008 ; gain = 934.543 ; free physical = 137942 ; free virtual = 209383
Synthesis current peak Physical Memory [PSS] (MB): peak = 3228.177; parent = 2974.038; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4705.086; parent = 3732.012; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    92|
|3     |LUT1   |    74|
|4     |LUT2   |   740|
|5     |LUT3   |   375|
|6     |LUT4   |   225|
|7     |LUT5   |   150|
|8     |LUT6   |   450|
|9     |FDRE   |  1832|
|10    |IBUF   |  1203|
|11    |OBUF   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3732.008 ; gain = 934.543 ; free physical = 137943 ; free virtual = 209384
Synthesis current peak Physical Memory [PSS] (MB): peak = 3228.192; parent = 2974.054; children = 254.170
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4705.086; parent = 3732.012; children = 973.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 3732.008 ; gain = 772.824 ; free physical = 137943 ; free virtual = 209384
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 3732.016 ; gain = 934.543 ; free physical = 137948 ; free virtual = 209389
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3745.945 ; gain = 0.000 ; free physical = 138053 ; free virtual = 209494
INFO: [Netlist 29-17] Analyzing 1296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W4/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W4/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3800.676 ; gain = 0.000 ; free physical = 138037 ; free virtual = 209478
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1204 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1203 instances

Synth Design complete, checksum: 17eef528
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 3800.676 ; gain = 2096.031 ; free physical = 138108 ; free virtual = 209548
# report_utilization -file runs/M300_W4/util.rpt
# report_timing_summary -file runs/M300_W4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4577.680 ; gain = 777.004 ; free physical = 137670 ; free virtual = 209111
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 18:05:33 2025...
