INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab1441/RISC_V_SINGLE/RISC_V_SINGLE.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab1441/RISC_V_SINGLE/RISC_V_SINGLE.srcs/sim_1/new/test_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab1441/RISC_V_SINGLE/RISC_V_SINGLE.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
