<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::RISCVRegisterInfo Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="structllvm_1_1RISCVRegisterInfo.html">RISCVRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="structllvm_1_1RISCVRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::RISCVRegisterInfo Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="RISCVRegisterInfo_8h_source.html">Target/RISCV/RISCVRegisterInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::RISCVRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="structllvm_1_1RISCVRegisterInfo__inherit__graph.png" border="0" usemap="#allvm_1_1RISCVRegisterInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1RISCVRegisterInfo_inherit__map" id="allvm_1_1RISCVRegisterInfo_inherit__map">
<area shape="rect" title=" " alt="" coords="5,79,172,105"/>
<area shape="rect" href="classRISCVGenRegisterInfo.html" title=" " alt="" coords="9,5,168,31"/>
<area shape="poly" title=" " alt="" coords="91,46,91,79,86,79,86,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a4b15b21859e0755a1426d8b06b973d06" id="r_a4b15b21859e0755a1426d8b06b973d06"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b15b21859e0755a1426d8b06b973d06">RISCVRegisterInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> HwMode)</td></tr>
<tr class="separator:a4b15b21859e0755a1426d8b06b973d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314b61dda54f91c5b5b16c57495de91b" id="r_a314b61dda54f91c5b5b16c57495de91b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a314b61dda54f91c5b5b16c57495de91b">getCallPreservedMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, CallingConv::ID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a314b61dda54f91c5b5b16c57495de91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c02ac750fe944f0902c120ed0e773d" id="r_a24c02ac750fe944f0902c120ed0e773d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24c02ac750fe944f0902c120ed0e773d">getCalleeSavedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a24c02ac750fe944f0902c120ed0e773d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a277355964aa533df56cf3e0de6701b3d" id="r_a277355964aa533df56cf3e0de6701b3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a277355964aa533df56cf3e0de6701b3d">getReservedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a277355964aa533df56cf3e0de6701b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab249b9c1f964160b8283b88d89524e87" id="r_ab249b9c1f964160b8283b88d89524e87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab249b9c1f964160b8283b88d89524e87">isAsmClobberable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab249b9c1f964160b8283b88d89524e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b51b83e4a81bcd5cdc3fcf63835032" id="r_ab2b51b83e4a81bcd5cdc3fcf63835032"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2b51b83e4a81bcd5cdc3fcf63835032">getNoPreservedMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab2b51b83e4a81bcd5cdc3fcf63835032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4909014e5875c7b2d1cd6fdd7ab7e89" id="r_aa4909014e5875c7b2d1cd6fdd7ab7e89"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4909014e5875c7b2d1cd6fdd7ab7e89">adjustReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="NVVMIntrRange_8cpp.html#ac5804672fc0850438d63caec770647f8">II</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a> <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="el" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> Flag, <a class="el" href="structllvm_1_1MaybeAlign.html">MaybeAlign</a> RequiredAlign) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa4909014e5875c7b2d1cd6fdd7ab7e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afea15e305a01decf5c19eb0ccedc38a1" id="r_afea15e305a01decf5c19eb0ccedc38a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afea15e305a01decf5c19eb0ccedc38a1">eliminateFrameIndex</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int SPAdj, <a class="el" href="classunsigned.html">unsigned</a> FIOperandNum, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:afea15e305a01decf5c19eb0ccedc38a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03734d92bfe18e27f139b8a607b246a8" id="r_a03734d92bfe18e27f139b8a607b246a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a03734d92bfe18e27f139b8a607b246a8">requiresVirtualBaseRegisters</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a03734d92bfe18e27f139b8a607b246a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a019cd64618c63f99af8a18d51edd11e6" id="r_a019cd64618c63f99af8a18d51edd11e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a019cd64618c63f99af8a18d51edd11e6">needsFrameBaseReg</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a019cd64618c63f99af8a18d51edd11e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a21527d94be9d791694dc9a374b4245" id="r_a6a21527d94be9d791694dc9a374b4245"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6a21527d94be9d791694dc9a374b4245">isFrameOffsetLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> BaseReg, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a6a21527d94be9d791694dc9a374b4245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a497ba80da227001f952a7d30cfe0552f" id="r_a497ba80da227001f952a7d30cfe0552f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a497ba80da227001f952a7d30cfe0552f">materializeFrameBaseRegister</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, int FrameIdx, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a497ba80da227001f952a7d30cfe0552f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b3e9a806b1c44edf1125a7eeb79801" id="r_ad2b3e9a806b1c44edf1125a7eeb79801"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad2b3e9a806b1c44edf1125a7eeb79801">resolveFrameIndex</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> BaseReg, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad2b3e9a806b1c44edf1125a7eeb79801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce425f688e985438ed2aa38300b07b0" id="r_adce425f688e985438ed2aa38300b07b0"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adce425f688e985438ed2aa38300b07b0">getFrameIndexInstrOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:adce425f688e985438ed2aa38300b07b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7238a4dd92fc1bb51c004c49c2b22263" id="r_a7238a4dd92fc1bb51c004c49c2b22263"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7238a4dd92fc1bb51c004c49c2b22263">lowerVSPILL</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="NVVMIntrRange_8cpp.html#ac5804672fc0850438d63caec770647f8">II</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7238a4dd92fc1bb51c004c49c2b22263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a293e39e43b6f68064cdfd37061c84128" id="r_a293e39e43b6f68064cdfd37061c84128"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a293e39e43b6f68064cdfd37061c84128">lowerVRELOAD</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="NVVMIntrRange_8cpp.html#ac5804672fc0850438d63caec770647f8">II</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a293e39e43b6f68064cdfd37061c84128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e859708ad783a2c412c873b9dea6b4e" id="r_a7e859708ad783a2c412c873b9dea6b4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e859708ad783a2c412c873b9dea6b4e">getFrameRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a7e859708ad783a2c412c873b9dea6b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e69eb4f888c508479dc50ad1346169" id="r_a08e69eb4f888c508479dc50ad1346169"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08e69eb4f888c508479dc50ad1346169">requiresRegisterScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a08e69eb4f888c508479dc50ad1346169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409d7cf428109f17eaf4a55acc69c9c4" id="r_a409d7cf428109f17eaf4a55acc69c9c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a409d7cf428109f17eaf4a55acc69c9c4">requiresFrameIndexScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a409d7cf428109f17eaf4a55acc69c9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb71935589fd49e828bb9dd6d2fd7053" id="r_abb71935589fd49e828bb9dd6d2fd7053"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb71935589fd49e828bb9dd6d2fd7053">getPointerRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classunsigned.html">unsigned</a> Kind=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abb71935589fd49e828bb9dd6d2fd7053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12ace4f3daef15c858412ae8459af318" id="r_a12ace4f3daef15c858412ae8459af318"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a12ace4f3daef15c858412ae8459af318">getLargestLegalSuperClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a12ace4f3daef15c858412ae8459af318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a575bd978cab5f3910b4882f7f0c58217" id="r_a575bd978cab5f3910b4882f7f0c58217"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a575bd978cab5f3910b4882f7f0c58217">getOffsetOpcodes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt; &amp;Ops) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a575bd978cab5f3910b4882f7f0c58217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afafb9fe0c593f1f94f905d6186e8f712" id="r_afafb9fe0c593f1f94f905d6186e8f712"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afafb9fe0c593f1f94f905d6186e8f712">getRegisterCostTableIndex</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:afafb9fe0c593f1f94f905d6186e8f712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad490ad7663a07141538a6f4049299550" id="r_ad490ad7663a07141538a6f4049299550"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad490ad7663a07141538a6f4049299550">getRegAllocationHints</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VirtReg, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt; Order, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt; &amp;Hints, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> *<a class="el" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad490ad7663a07141538a6f4049299550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fde3da4928cf677828a8e84220e4d80" id="r_a4fde3da4928cf677828a8e84220e4d80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4fde3da4928cf677828a8e84220e4d80">getLargestSuperClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a4fde3da4928cf677828a8e84220e4d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68e66d1e9c4b7808bea812670cd544b5" id="r_a68e66d1e9c4b7808bea812670cd544b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68e66d1e9c4b7808bea812670cd544b5">doesRegClassHavePseudoInitUndef</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a68e66d1e9c4b7808bea812670cd544b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:acbb4c61a970c46bace27495c19538ac5" id="r_acbb4c61a970c46bace27495c19538ac5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acbb4c61a970c46bace27495c19538ac5">isVRRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:acbb4c61a970c46bace27495c19538ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332bd6d18c6843b98cd5638ed6516bf1" id="r_a332bd6d18c6843b98cd5638ed6516bf1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a332bd6d18c6843b98cd5638ed6516bf1">isVRNRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:a332bd6d18c6843b98cd5638ed6516bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b0e6be6a451881260fcd7f29b7fb4fc" id="r_a6b0e6be6a451881260fcd7f29b7fb4fc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6b0e6be6a451881260fcd7f29b7fb4fc">isRVVRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:a6b0e6be6a451881260fcd7f29b7fb4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8h_source.html#l00056">56</a> of file <a class="el" href="RISCVRegisterInfo_8h_source.html">RISCVRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a4b15b21859e0755a1426d8b06b973d06" name="a4b15b21859e0755a1426d8b06b973d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b15b21859e0755a1426d8b06b973d06">&#9670;&#160;</a></span>RISCVRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RISCVRegisterInfo::RISCVRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>HwMode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00055">55</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aa4909014e5875c7b2d1cd6fdd7ab7e89" name="aa4909014e5875c7b2d1cd6fdd7ab7e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4909014e5875c7b2d1cd6fdd7ab7e89">&#9670;&#160;</a></span>adjustReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVRegisterInfo::adjustReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>II</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a></td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a></td>          <td class="paramname"><span class="paramname"><em>Flag</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MaybeAlign.html">MaybeAlign</a></td>          <td class="paramname"><span class="paramname"><em>RequiredAlign</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00173">173</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00133">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00099">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Align</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00373">llvm::BuildMI()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00073">DL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00555">llvm::getKillRegState()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00310">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00727">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00717">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00052">II</a>, <a class="el" href="MathExtras_8h_source.html#l00169">llvm::isInt()</a>, <a class="el" href="MathExtras_8h_source.html#l00186">llvm::isShiftedInt()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00050">llvm::RegState::Kill</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="DWP_8cpp_source.html#l00480">llvm::Offset</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00280">llvm::MachineInstrBuilder::setMIFlag()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, <a class="el" href="Alignment_8h_source.html#l00085">llvm::Align::value()</a>, and <a class="el" href="Alignment_8h_source.html#l00141">llvm::MaybeAlign::valueOrOne()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVFrameLowering_8cpp_source.html#l01289">llvm::RISCVFrameLowering::eliminateCallFramePseudoInstr()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00452">eliminateFrameIndex()</a>, and <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00758">llvm::RISCVFrameLowering::emitEpilogue()</a>.</p>

</div>
</div>
<a id="a68e66d1e9c4b7808bea812670cd544b5" name="a68e66d1e9c4b7808bea812670cd544b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68e66d1e9c4b7808bea812670cd544b5">&#9670;&#160;</a></span>doesRegClassHavePseudoInitUndef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCVRegisterInfo::doesRegClassHavePseudoInitUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8h_source.html#l00146">146</a> of file <a class="el" href="RISCVRegisterInfo_8h_source.html">RISCVRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="RISCVRegisterInfo_8h_source.html#l00151">isVRRegClass()</a>.</p>

</div>
</div>
<a id="afea15e305a01decf5c19eb0ccedc38a1" name="afea15e305a01decf5c19eb0ccedc38a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afea15e305a01decf5c19eb0ccedc38a1">&#9670;&#160;</a></span>eliminateFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVRegisterInfo::eliminateFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>SPAdj</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>FIOperandNum</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *</td>          <td class="paramname"><span class="paramname"><em>RS</em></span><span class="paramdefsep"> = </span><span class="paramdefval">nullptr</span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00452">452</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00173">adjustReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00073">DL</a>, <a class="el" href="TypeSize_8h_source.html#l00044">llvm::StackOffset::get()</a>, <a class="el" href="TypeSize_8h_source.html#l00049">llvm::StackOffset::getFixed()</a>, <a class="el" href="MachineFunction_8h_source.html#l00727">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00717">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00052">II</a>, <a class="el" href="MathExtras_8h_source.html#l00169">llvm::isInt()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l03810">llvm::RISCV::isRVVSpill()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00382">lowerVRELOAD()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00305">lowerVSPILL()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineInstr_8h_source.html#l00084">llvm::MachineInstr::NoFlags</a>, <a class="el" href="DWP_8cpp_source.html#l00480">llvm::Offset</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00167">llvm::report_fatal_error()</a>, and <a class="el" href="MathExtras_8h_source.html#l00573">llvm::SignExtend64()</a>.</p>

</div>
</div>
<a id="a24c02ac750fe944f0902c120ed0e773d" name="a24c02ac750fe944f0902c120ed0e773d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c02ac750fe944f0902c120ed0e773d">&#9670;&#160;</a></span>getCalleeSavedRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> * RISCVRegisterInfo::getCalleeSavedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00060">60</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVBaseInfo_8h_source.html#l00448">llvm::RISCVABI::ABI_ILP32</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00450">llvm::RISCVABI::ABI_ILP32D</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00451">llvm::RISCVABI::ABI_ILP32E</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00449">llvm::RISCVABI::ABI_ILP32F</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00452">llvm::RISCVABI::ABI_LP64</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00454">llvm::RISCVABI::ABI_LP64D</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00455">llvm::RISCVABI::ABI_LP64E</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00453">llvm::RISCVABI::ABI_LP64F</a>, <a class="el" href="Function_8h_source.html#l00274">llvm::Function::getCallingConv()</a>, <a class="el" href="MachineFunction_8h_source.html#l00683">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00717">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="CallingConv_8h_source.html#l00050">llvm::CallingConv::GHC</a>, <a class="el" href="Function_8cpp_source.html#l00719">llvm::Function::hasFnAttribute()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="CallingConv_8h_source.html#l00268">llvm::CallingConv::RISCV_VectorCall</a>.</p>

</div>
</div>
<a id="a314b61dda54f91c5b5b16c57495de91b" name="a314b61dda54f91c5b5b16c57495de91b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314b61dda54f91c5b5b16c57495de91b">&#9670;&#160;</a></span>getCallPreservedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * RISCVRegisterInfo::getCallPreservedMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CallingConv::ID</td>          <td class="paramname"><span class="paramname"><em>CC</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00719">719</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVBaseInfo_8h_source.html#l00448">llvm::RISCVABI::ABI_ILP32</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00450">llvm::RISCVABI::ABI_ILP32D</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00451">llvm::RISCVABI::ABI_ILP32E</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00449">llvm::RISCVABI::ABI_ILP32F</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00452">llvm::RISCVABI::ABI_LP64</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00454">llvm::RISCVABI::ABI_LP64D</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00455">llvm::RISCVABI::ABI_LP64E</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00453">llvm::RISCVABI::ABI_LP64F</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="MachineFunction_8h_source.html#l00717">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="CallingConv_8h_source.html#l00050">llvm::CallingConv::GHC</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="CallingConv_8h_source.html#l00268">llvm::CallingConv::RISCV_VectorCall</a>.</p>

</div>
</div>
<a id="adce425f688e985438ed2aa38300b07b0" name="adce425f688e985438ed2aa38300b07b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adce425f688e985438ed2aa38300b07b0">&#9670;&#160;</a></span>getFrameIndexInstrOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int64_t RISCVRegisterInfo::getFrameIndexInstrOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Idx</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00703">703</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00130">llvm::RISCVII::getFormat()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00035">llvm::RISCVII::InstFormatI</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00036">llvm::RISCVII::InstFormatS</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00648">isFrameOffsetLegal()</a>, and <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00685">resolveFrameIndex()</a>.</p>

</div>
</div>
<a id="a7e859708ad783a2c412c873b9dea6b4e" name="a7e859708ad783a2c412c873b9dea6b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e859708ad783a2c412c873b9dea6b4e">&#9670;&#160;</a></span>getFrameRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> RISCVRegisterInfo::getFrameRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00713">713</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">llvm::TargetFrameLowering::hasFP()</a>.</p>

</div>
</div>
<a id="a12ace4f3daef15c858412ae8459af318" name="a12ace4f3daef15c858412ae8459af318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12ace4f3daef15c858412ae8459af318">&#9670;&#160;</a></span>getLargestLegalSuperClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * RISCVRegisterInfo::getLargestLegalSuperClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00750">750</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a4fde3da4928cf677828a8e84220e4d80" name="a4fde3da4928cf677828a8e84220e4d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fde3da4928cf677828a8e84220e4d80">&#9670;&#160;</a></span>getLargestSuperClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * llvm::RISCVRegisterInfo::getLargestSuperClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8h_source.html#l00134">134</a> of file <a class="el" href="RISCVRegisterInfo_8h_source.html">RISCVRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ab2b51b83e4a81bcd5cdc3fcf63835032" name="ab2b51b83e4a81bcd5cdc3fcf63835032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b51b83e4a81bcd5cdc3fcf63835032">&#9670;&#160;</a></span>getNoPreservedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * RISCVRegisterInfo::getNoPreservedMask </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00169">169</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a575bd978cab5f3910b4882f7f0c58217" name="a575bd978cab5f3910b4882f7f0c58217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a575bd978cab5f3910b4882f7f0c58217">&#9670;&#160;</a></span>getOffsetOpcodes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVRegisterInfo::getOffsetOpcodes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Ops</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00765">765</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00697">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="DebugInfoMetadata_8cpp_source.html#l01717">llvm::DIExpression::appendOffset()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="StackMaps_8cpp_source.html#l00195">getDwarfRegNum()</a>, <a class="el" href="DWP_8cpp_source.html#l00480">llvm::Offset</a>, and <a class="el" href="SmallVector_8h_source.html#l00427">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

</div>
</div>
<a id="abb71935589fd49e828bb9dd6d2fd7053" name="abb71935589fd49e828bb9dd6d2fd7053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb71935589fd49e828bb9dd6d2fd7053">&#9670;&#160;</a></span>getPointerRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * llvm::RISCVRegisterInfo::getPointerRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Kind</em></span><span class="paramdefsep"> = </span><span class="paramdefval">0</span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8h_source.html#l00114">114</a> of file <a class="el" href="RISCVRegisterInfo_8h_source.html">RISCVRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ad490ad7663a07141538a6f4049299550" name="ad490ad7663a07141538a6f4049299550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad490ad7663a07141538a6f4049299550">&#9670;&#160;</a></span>getRegAllocationHints()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVRegisterInfo::getRegAllocationHints </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>VirtReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Order</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Hints</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *</td>          <td class="paramname"><span class="paramname"><em>VRM</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> *</td>          <td class="paramname"><span class="paramname"><em>Matrix</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00802">802</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Value_8cpp_source.html#l00469">contains()</a>, <a class="el" href="SmallSet_8h_source.html#l00166">llvm::SmallSet&lt; T, N, C &gt;::count()</a>, <a class="el" href="RISCVRegisterInfo_8cpp.html#a6bbdb7adf279c6ca47307fda3fb4b7d7">DisableRegAllocHints</a>, <a class="el" href="VirtRegMap_8h_source.html#l00105">llvm::VirtRegMap::getPhys()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00419">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="MachineFunction_8h_source.html#l00727">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00717">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="SmallSet_8h_source.html#l00179">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="STLExtras_8h_source.html#l01879">llvm::is_contained()</a>, <a class="el" href="MathExtras_8h_source.html#l00169">llvm::isInt()</a>, <a class="el" href="Register_8h_source.html#l00095">llvm::Register::isPhysical()</a>, <a class="el" href="LiveRegMatrix_8cpp_source.html#l00044">Matrix</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="SmallVector_8h_source.html#l00427">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01927">Reg</a>, and <a class="el" href="Mem2Reg_8cpp_source.html#l00110">Register</a>.</p>

</div>
</div>
<a id="afafb9fe0c593f1f94f905d6186e8f712" name="afafb9fe0c593f1f94f905d6186e8f712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afafb9fe0c593f1f94f905d6186e8f712">&#9670;&#160;</a></span>getRegisterCostTableIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> RISCVRegisterInfo::getRegisterCostTableIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00793">793</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRegisterInfo_8cpp.html#ab2296ee8cb3ce0413ae1012a8b75e4dd">DisableCostPerUse</a>, and <a class="el" href="MachineFunction_8h_source.html#l00717">llvm::MachineFunction::getSubtarget()</a>.</p>

</div>
</div>
<a id="a277355964aa533df56cf3e0de6701b3d" name="a277355964aa533df56cf3e0de6701b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a277355964aa533df56cf3e0de6701b3d">&#9670;&#160;</a></span>getReservedRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> RISCVRegisterInfo::getReservedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00102">102</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVBaseInfo_8cpp_source.html#l00102">llvm::RISCVABI::getBPReg()</a>, <a class="el" href="Function_8h_source.html#l00274">llvm::Function::getCallingConv()</a>, <a class="el" href="MachineFunction_8h_source.html#l00683">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00717">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="CallingConv_8h_source.html#l00255">llvm::CallingConv::GRAAL</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00321">llvm::RISCVFrameLowering::hasBP()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00312">llvm::RISCVFrameLowering::hasFP()</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00167">llvm::report_fatal_error()</a>, and <a class="el" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">llvm::Reserved</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l21901">llvm::RISCVTargetLowering::getRegisterByName()</a>.</p>

</div>
</div>
<a id="ab249b9c1f964160b8283b88d89524e87" name="ab249b9c1f964160b8283b88d89524e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab249b9c1f964160b8283b88d89524e87">&#9670;&#160;</a></span>isAsmClobberable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVRegisterInfo::isAsmClobberable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>PhysReg</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00164">164</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00717">llvm::MachineFunction::getSubtarget()</a>.</p>

</div>
</div>
<a id="a6a21527d94be9d791694dc9a374b4245" name="a6a21527d94be9d791694dc9a374b4245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a21527d94be9d791694dc9a374b4245">&#9670;&#160;</a></span>isFrameOffsetLegal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVRegisterInfo::isFrameOffsetLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>BaseReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00648">648</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00703">getFrameIndexInstrOffset()</a>, <a class="el" href="MathExtras_8h_source.html#l00169">llvm::isInt()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, and <a class="el" href="DWP_8cpp_source.html#l00480">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00592">needsFrameBaseReg()</a>.</p>

</div>
</div>
<a id="a6b0e6be6a451881260fcd7f29b7fb4fc" name="a6b0e6be6a451881260fcd7f29b7fb4fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b0e6be6a451881260fcd7f29b7fb4fc">&#9670;&#160;</a></span>isRVVRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> llvm::RISCVRegisterInfo::isRVVRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8h_source.html#l00160">160</a> of file <a class="el" href="RISCVRegisterInfo_8h_source.html">RISCVRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="RISCVRegisterInfo_8h_source.html#l00041">llvm::RISCVRI::isVRegClass()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00064">llvm::TargetRegisterClass::TSFlags</a>.</p>

</div>
</div>
<a id="a332bd6d18c6843b98cd5638ed6516bf1" name="a332bd6d18c6843b98cd5638ed6516bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a332bd6d18c6843b98cd5638ed6516bf1">&#9670;&#160;</a></span>isVRNRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> llvm::RISCVRegisterInfo::isVRNRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8h_source.html#l00156">156</a> of file <a class="el" href="RISCVRegisterInfo_8h_source.html">RISCVRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="RISCVRegisterInfo_8h_source.html#l00051">llvm::RISCVRI::getNF()</a>, <a class="el" href="RISCVRegisterInfo_8h_source.html#l00041">llvm::RISCVRI::isVRegClass()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00064">llvm::TargetRegisterClass::TSFlags</a>.</p>

</div>
</div>
<a id="acbb4c61a970c46bace27495c19538ac5" name="acbb4c61a970c46bace27495c19538ac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbb4c61a970c46bace27495c19538ac5">&#9670;&#160;</a></span>isVRRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> llvm::RISCVRegisterInfo::isVRRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8h_source.html#l00151">151</a> of file <a class="el" href="RISCVRegisterInfo_8h_source.html">RISCVRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="RISCVRegisterInfo_8h_source.html#l00051">llvm::RISCVRI::getNF()</a>, <a class="el" href="RISCVRegisterInfo_8h_source.html#l00041">llvm::RISCVRI::isVRegClass()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00064">llvm::TargetRegisterClass::TSFlags</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVRegisterInfo_8h_source.html#l00146">doesRegClassHavePseudoInitUndef()</a>.</p>

</div>
</div>
<a id="a293e39e43b6f68064cdfd37061c84128" name="a293e39e43b6f68064cdfd37061c84128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a293e39e43b6f68064cdfd37061c84128">&#9670;&#160;</a></span>lowerVRELOAD()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVRegisterInfo::lowerVRELOAD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>II</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00382">382</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00133">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00204">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00099">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00373">llvm::BuildMI()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00073">DL</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00112">llvm::RISCVSubtarget::getInstrInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00555">llvm::getKillRegState()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00310">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00194">llvm::RISCVSubtarget::getRealVLen()</a>, <a class="el" href="MachineFunction_8h_source.html#l00727">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00113">llvm::RISCVSubtarget::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00717">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00052">II</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l03821">llvm::RISCV::isRVVSpillForZvlsseg()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MathExtras_8h_source.html#l00340">llvm::Log2_32()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00780">llvm::RISCVInstrInfo::movImm()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="DWP_8cpp_source.html#l00480">llvm::Offset</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00452">eliminateFrameIndex()</a>.</p>

</div>
</div>
<a id="a7238a4dd92fc1bb51c004c49c2b22263" name="a7238a4dd92fc1bb51c004c49c2b22263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7238a4dd92fc1bb51c004c49c2b22263">&#9670;&#160;</a></span>lowerVSPILL()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVRegisterInfo::lowerVSPILL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>II</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00305">305</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00133">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00204">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00099">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00373">llvm::BuildMI()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00073">DL</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00112">llvm::RISCVSubtarget::getInstrInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00555">llvm::getKillRegState()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00310">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00194">llvm::RISCVSubtarget::getRealVLen()</a>, <a class="el" href="MachineFunction_8h_source.html#l00727">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00113">llvm::RISCVSubtarget::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00717">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00052">II</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Implicit</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l03821">llvm::RISCV::isRVVSpillForZvlsseg()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MathExtras_8h_source.html#l00340">llvm::Log2_32()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00780">llvm::RISCVInstrInfo::movImm()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="DWP_8cpp_source.html#l00480">llvm::Offset</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00452">eliminateFrameIndex()</a>.</p>

</div>
</div>
<a id="a497ba80da227001f952a7d30cfe0552f" name="a497ba80da227001f952a7d30cfe0552f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a497ba80da227001f952a7d30cfe0552f">&#9670;&#160;</a></span>materializeFrameBaseRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> RISCVRegisterInfo::materializeFrameBaseRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FrameIdx</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00665">665</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00154">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00133">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00354">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00373">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00159">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00073">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00356">llvm::MachineBasicBlock::end()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00096">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00310">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00727">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00717">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00072">MBBI</a>, <a class="el" href="DWP_8cpp_source.html#l00480">llvm::Offset</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="a019cd64618c63f99af8a18d51edd11e6" name="a019cd64618c63f99af8a18d51edd11e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a019cd64618c63f99af8a18d51edd11e6">&#9670;&#160;</a></span>needsFrameBaseReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVRegisterInfo::needsFrameBaseReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00592">592</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Value_8cpp_source.html#l00469">contains()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00130">llvm::RISCVII::getFormat()</a>, <a class="el" href="MachineFunction_8h_source.html#l00733">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00440">llvm::MachineFrameInfo::getLocalFrameSize()</a>, <a class="el" href="MachineFunction_8h_source.html#l00727">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00717">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00312">llvm::RISCVFrameLowering::hasFP()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00035">llvm::RISCVII::InstFormatI</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00036">llvm::RISCVII::InstFormatS</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00648">isFrameOffsetLegal()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="DWP_8cpp_source.html#l00480">llvm::Offset</a>.</p>

</div>
</div>
<a id="a409d7cf428109f17eaf4a55acc69c9c4" name="a409d7cf428109f17eaf4a55acc69c9c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a409d7cf428109f17eaf4a55acc69c9c4">&#9670;&#160;</a></span>requiresFrameIndexScavenging()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCVRegisterInfo::requiresFrameIndexScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8h_source.html#l00109">109</a> of file <a class="el" href="RISCVRegisterInfo_8h_source.html">RISCVRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a08e69eb4f888c508479dc50ad1346169" name="a08e69eb4f888c508479dc50ad1346169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08e69eb4f888c508479dc50ad1346169">&#9670;&#160;</a></span>requiresRegisterScavenging()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCVRegisterInfo::requiresRegisterScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8h_source.html#l00105">105</a> of file <a class="el" href="RISCVRegisterInfo_8h_source.html">RISCVRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a03734d92bfe18e27f139b8a607b246a8" name="a03734d92bfe18e27f139b8a607b246a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03734d92bfe18e27f139b8a607b246a8">&#9670;&#160;</a></span>requiresVirtualBaseRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> RISCVRegisterInfo::requiresVirtualBaseRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00583">583</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="ad2b3e9a806b1c44edf1125a7eeb79801" name="ad2b3e9a806b1c44edf1125a7eeb79801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2b3e9a806b1c44edf1125a7eeb79801">&#9670;&#160;</a></span>resolveFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVRegisterInfo::resolveFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>BaseReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00685">685</a> of file <a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00703">getFrameIndexInstrOffset()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, and <a class="el" href="DWP_8cpp_source.html#l00480">llvm::Offset</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>lib/Target/RISCV/<a class="el" href="RISCVRegisterInfo_8h_source.html">RISCVRegisterInfo.h</a></li>
<li>lib/Target/RISCV/<a class="el" href="RISCVRegisterInfo_8cpp_source.html">RISCVRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:59:27 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
