// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in

// Design a module that outputs a sum of all the input values
module sum( input [3] in, output sum );
// write sum to the input value

// Design a module that outputs a min of all the input values
module min( input [3] in, output min );
// write min to the input value

// Design a module that outputs a max of all the input values
module max( input [3] in, output max );
// write max to the input value

// Design a module that outputs a avg of all the input values
module avg( input [3] in, output avg );
// write avg to the input value

// Design a module that outputs the input value to the out port
module out( input in, output [3] out );
// write out to the input value

// Design a module that assigns the input value to the sum module
module sum_assignendmodule
