/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  reg [3:0] _04_;
  wire [4:0] _05_;
  wire [8:0] _06_;
  wire celloutsig_0_0z;
  wire [45:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [18:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [18:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [9:0] celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [29:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_44z;
  wire [15:0] celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [19:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [26:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_5z ? _01_ : _00_;
  assign celloutsig_0_20z = celloutsig_0_5z ? celloutsig_0_12z : celloutsig_0_15z[4];
  assign celloutsig_0_31z = celloutsig_0_4z[4] | ~(celloutsig_0_5z);
  assign celloutsig_1_12z = _02_ | ~(celloutsig_1_2z);
  assign celloutsig_1_18z = celloutsig_1_16z[2] | ~(celloutsig_1_14z[6]);
  assign celloutsig_0_1z = in_data[5] | ~(celloutsig_0_0z);
  assign celloutsig_1_9z = celloutsig_1_0z[0] | celloutsig_1_6z;
  assign celloutsig_0_0z = in_data[30] ^ in_data[24];
  assign celloutsig_0_5z = celloutsig_0_1z ^ celloutsig_0_0z;
  assign celloutsig_0_23z = celloutsig_0_15z[1] ^ celloutsig_0_11z;
  assign celloutsig_0_26z = celloutsig_0_16z ^ celloutsig_0_12z;
  assign celloutsig_0_30z = celloutsig_0_1z ^ celloutsig_0_6z;
  assign celloutsig_1_8z = { celloutsig_1_7z[3:2], celloutsig_1_6z, celloutsig_1_7z } + { celloutsig_1_4z[7:2], celloutsig_1_2z };
  assign celloutsig_1_13z = { in_data[182:181], celloutsig_1_2z, celloutsig_1_5z } + { in_data[168:167], celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_14z = { _03_[11], celloutsig_1_8z, celloutsig_1_7z } + { celloutsig_1_4z[5:3], celloutsig_1_4z, celloutsig_1_6z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 4'h0;
    else _04_ <= { celloutsig_0_44z[7:5], celloutsig_0_30z };
  reg [4:0] _23_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _23_ <= 5'h00;
    else _23_ <= { in_data[99:96], celloutsig_1_9z };
  assign { _05_[4:3], _02_, _05_[1], _03_[11] } = _23_;
  reg [8:0] _24_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _24_ <= 9'h000;
    else _24_ <= { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z };
  assign { _06_[8:5], _01_, _06_[3:1], _00_ } = _24_;
  assign celloutsig_0_44z = { celloutsig_0_24z[5:0], celloutsig_0_34z, celloutsig_0_28z, celloutsig_0_31z } / { 1'h1, in_data[81:75], celloutsig_0_28z };
  assign celloutsig_1_10z = { in_data[144:131], celloutsig_1_0z } / { 1'h1, celloutsig_1_4z[3:2], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z[5:1], in_data[96] };
  assign celloutsig_0_14z = { in_data[65:54], celloutsig_0_6z } / { 1'h1, celloutsig_0_3z[14:5], celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_29z = { celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_26z, celloutsig_0_15z } / { 1'h1, _06_[2:1], celloutsig_0_4z };
  assign celloutsig_0_34z = { _06_[6:5], _01_, _06_[3:1], _00_ } === { celloutsig_0_4z[4:1], celloutsig_0_33z };
  assign celloutsig_1_2z = celloutsig_1_0z[4:1] === celloutsig_1_0z[5:2];
  assign celloutsig_0_12z = { celloutsig_0_3z[15:4], celloutsig_0_9z } === { in_data[76:72], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_16z = { in_data[53:40], celloutsig_0_5z } === { in_data[24:12], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_27z = celloutsig_0_24z[17:12] === { celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_25z };
  assign celloutsig_0_50z = { celloutsig_0_3z[12:7], celloutsig_0_4z } < { celloutsig_0_44z[7:3], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_20z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_1z } < { in_data[187:182], celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_0z[3:1], celloutsig_1_3z } < in_data[148:145];
  assign celloutsig_1_6z = { in_data[151:140], celloutsig_1_3z } < { celloutsig_1_4z[7:3], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_3z[8:3] < celloutsig_0_2z[7:2];
  assign celloutsig_0_19z = celloutsig_0_2z[11:1] < celloutsig_0_10z[39:29];
  assign celloutsig_1_1z = celloutsig_1_0z[5] & ~(in_data[151]);
  assign celloutsig_0_11z = celloutsig_0_4z[1] & ~(celloutsig_0_4z[1]);
  assign celloutsig_0_13z = celloutsig_0_12z & ~(in_data[29]);
  assign celloutsig_0_25z = celloutsig_0_18z[3] & ~(celloutsig_0_9z);
  assign celloutsig_0_28z = celloutsig_0_13z & ~(celloutsig_0_1z);
  assign celloutsig_0_4z = celloutsig_0_3z[12:6] % { 1'h1, in_data[83:78] };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z } % { 1'h1, in_data[128:124], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_17z = celloutsig_1_10z[8:1] % { 1'h1, celloutsig_1_16z[3:2], celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_0_8z = celloutsig_0_3z[23:18] % { 1'h1, _06_[7:5], _01_, celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_14z[12:1], celloutsig_0_4z } % { 1'h1, celloutsig_0_15z[2], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_3z = celloutsig_0_2z[5] ? in_data[64:35] : { in_data[36:8], celloutsig_0_0z };
  assign celloutsig_1_7z = celloutsig_1_2z ? { in_data[165:163], celloutsig_1_6z } : { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_16z = celloutsig_1_13z[3] ? { celloutsig_1_10z[15], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z } : celloutsig_1_14z[11:7];
  assign { celloutsig_0_10z[45:44], celloutsig_0_10z[41:3], celloutsig_0_10z[42], celloutsig_0_10z[0] } = in_data[63] ? { celloutsig_0_3z[20], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_9z } : { _06_[7], celloutsig_0_9z, celloutsig_0_3z, _06_[8:5], _01_, _06_[3:1], _00_, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_15z = celloutsig_0_1z ? { _06_[7:5], _01_, _06_[3:2] } : { celloutsig_0_8z[5:1], celloutsig_0_9z };
  assign celloutsig_0_17z = { in_data[15:14], celloutsig_0_16z, celloutsig_0_6z } >> { celloutsig_0_14z[11:9], celloutsig_0_11z };
  assign celloutsig_0_2z = { in_data[91:85], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } >> { in_data[17:6], celloutsig_0_0z };
  assign celloutsig_0_33z = celloutsig_0_29z[9:7] - { celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_26z };
  assign celloutsig_1_0z = in_data[168:163] - in_data[115:110];
  assign celloutsig_0_49z = { celloutsig_0_3z[10:1], _04_, celloutsig_0_27z, celloutsig_0_1z } ~^ { celloutsig_0_44z[7:6], celloutsig_0_30z, celloutsig_0_0z, _06_[8:5], _01_, _06_[3:1], _00_, celloutsig_0_31z, celloutsig_0_34z, celloutsig_0_11z };
  assign celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_4z, _05_[4:3], _02_, _05_[1], _03_[11], celloutsig_1_9z } ~^ { celloutsig_1_10z[13:11], celloutsig_1_7z, celloutsig_1_12z, _05_[4:3], _02_, _05_[1], _03_[11], celloutsig_1_5z, _05_[4:3], _02_, _05_[1], _03_[11], celloutsig_1_17z };
  assign celloutsig_0_24z = { celloutsig_0_10z[37:35], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_23z } ~^ celloutsig_0_3z[28:10];
  assign _03_[10:0] = { celloutsig_1_8z, celloutsig_1_7z };
  assign { _05_[2], _05_[0] } = { _02_, _03_[11] };
  assign { _06_[4], _06_[0] } = { _01_, _00_ };
  assign { celloutsig_0_10z[43], celloutsig_0_10z[2:1] } = { celloutsig_0_10z[44], celloutsig_0_10z[42], celloutsig_0_5z };
  assign { out_data[128], out_data[122:96], out_data[47:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
