

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Thu Sep 14 01:53:15 2017

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        gradient_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.62|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  50089|    1|  50089|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- compute_epoch  |  50086|  50086|        72|          1|          1|  50016|    yes   |
        +-----------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1141|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     52|    7856|    7166|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     288|
|Register         |        0|      -|    2973|     519|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     52|   10829|    9114|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|       1|       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |                     Instance                     |                    Module                    | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U29  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U30  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U31  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U32  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U33  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp_U34  |gradient_kernel_fadd_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fdiv_32ns_32ns_32_16_U43          |gradient_kernel_fdiv_32ns_32ns_32_16          |        0|      0|  748|  800|
    |gradient_kernel_fdiv_32ns_32ns_32_16_U44          |gradient_kernel_fdiv_32ns_32ns_32_16          |        0|      0|  748|  800|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U35   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U36   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U37   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U38   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U39   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U40   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U41   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp_U42   |gradient_kernel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  145|
    |gradient_kernel_fsqrt_32ns_32ns_32_16_U45         |gradient_kernel_fsqrt_32ns_32ns_32_16         |        0|      0|  504|  530|
    |gradient_kernel_fsqrt_32ns_32ns_32_16_U46         |gradient_kernel_fsqrt_32ns_32ns_32_16         |        0|      0|  504|  530|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U21  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U22  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U23  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U24  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U25  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U26  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U27  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp_U28  |gradient_kernel_fsub_32ns_32ns_32_8_full_dsp  |        0|      2|  296|  239|
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |Total                                             |                                              |        0|     52| 7856| 7166|
    +--------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |epoch_1_fu_931_p2            |     +    |      0|  0|  23|          16|           1|
    |tmp_11_fu_1069_p2            |     +    |      0|  0|  39|          32|           1|
    |tmp_1_fu_981_p2              |     +    |      0|  0|  39|           1|          32|
    |tmp_35_1_fu_1003_p2          |     +    |      0|  0|  39|          32|           2|
    |tmp_38_1_fu_1015_p2          |     +    |      0|  0|  39|          32|          12|
    |tmp_39_1_fu_1021_p2          |     +    |      0|  0|  39|          32|           1|
    |tmp_5_fu_1049_p2             |     +    |      0|  0|  39|          32|           1|
    |tmp_7_fu_963_p2              |     +    |      0|  0|  39|           2|          32|
    |tmp_9_fu_975_p2              |     +    |      0|  0|  39|          12|          32|
    |exitcond3_fu_925_p2          |   icmp   |      0|  0|  13|          16|          15|
    |sel_tmp10_fu_1173_p2         |   icmp   |      0|  0|   9|           4|           4|
    |sel_tmp12_fu_1178_p2         |   icmp   |      0|  0|   9|           4|           4|
    |sel_tmp2_fu_1113_p2          |   icmp   |      0|  0|   9|           4|           2|
    |sel_tmp4_fu_1143_p2          |   icmp   |      0|  0|   9|           4|           3|
    |sel_tmp6_fu_1155_p2          |   icmp   |      0|  0|   9|           4|           3|
    |sel_tmp8_fu_1168_p2          |   icmp   |      0|  0|  11|           4|           5|
    |sel_tmp_fu_1099_p2           |   icmp   |      0|  0|   9|           4|           1|
    |tmp_10_fu_1063_p2            |   icmp   |      0|  0|  18|          32|          10|
    |tmp_2_fu_1043_p2             |   icmp   |      0|  0|  18|          32|          10|
    |tmp_36_1_fu_1009_p2          |   icmp   |      0|  0|  18|          32|          11|
    |tmp_8_fu_969_p2              |   icmp   |      0|  0|  18|          32|          11|
    |i_base2_1_fu_1027_p3         |  select  |      0|  0|  32|           1|          32|
    |i_base_1_fu_987_p3           |  select  |      0|  0|  32|           1|          32|
    |input_load_0_phi_fu_1224_p3  |  select  |      0|  0|  32|           1|          32|
    |input_load_1_phi_fu_1230_p3  |  select  |      0|  0|  32|           1|          32|
    |j_base3_1_fu_1035_p3         |  select  |      0|  0|  32|           1|          32|
    |j_base_1_fu_995_p3           |  select  |      0|  0|  32|           1|          32|
    |p_tmp_s_fu_1055_p3           |  select  |      0|  0|  32|           1|           1|
    |sel_tmp11_fu_1204_p3         |  select  |      0|  0|  32|           1|          32|
    |sel_tmp13_fu_1127_p3         |  select  |      0|  0|  32|           1|          32|
    |sel_tmp14_fu_1135_p3         |  select  |      0|  0|  32|           1|          32|
    |sel_tmp15_fu_1183_p3         |  select  |      0|  0|  32|           1|          32|
    |sel_tmp16_fu_1190_p3         |  select  |      0|  0|  32|           1|          32|
    |sel_tmp17_fu_1211_p3         |  select  |      0|  0|  32|           1|          32|
    |sel_tmp18_fu_1217_p3         |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_1105_p3          |  select  |      0|  0|  32|           1|          32|
    |sel_tmp3_fu_1119_p3          |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_fu_1148_p3          |  select  |      0|  0|  32|           1|          32|
    |sel_tmp7_fu_1160_p3          |  select  |      0|  0|  32|           1|          32|
    |sel_tmp9_fu_1198_p3          |  select  |      0|  0|  32|           1|          32|
    |tmp_12_fu_1075_p3            |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1      |    xor   |      0|  0|   8|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|1141|         385|         775|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |FF_0_o                    |   9|          2|   32|         64|
    |FF_1_o                    |   9|          2|   32|         64|
    |FIFO_ptrs12_1_reg_763     |   9|          2|   32|         64|
    |FIFO_ptrs1_phi_fu_695_p4  |   9|          2|   32|         64|
    |FIFO_ptrs1_reg_692        |   9|          2|   32|         64|
    |FIFO_ptrs_1_reg_753       |   9|          2|   32|         64|
    |FIFO_ptrs_phi_fu_685_p4   |   9|          2|   32|         64|
    |FIFO_ptrs_reg_682         |   9|          2|   32|         64|
    |ap_NS_fsm                 |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter71  |   9|          2|    1|          2|
    |ap_return_0               |   9|          2|   32|         64|
    |ap_return_1               |   9|          2|   32|         64|
    |ap_return_2               |   9|          2|   32|         64|
    |ap_return_3               |   9|          2|   32|         64|
    |ap_return_4               |   9|          2|   32|         64|
    |ap_return_5               |   9|          2|   32|         64|
    |epoch_reg_742             |   9|          2|   16|         32|
    |i_base2_2_reg_783         |   9|          2|   32|         64|
    |i_base2_phi_fu_715_p4     |   9|          2|   32|         64|
    |i_base2_reg_712           |   9|          2|   32|         64|
    |i_base_2_reg_773          |   9|          2|   32|         64|
    |i_base_phi_fu_705_p4      |   9|          2|   32|         64|
    |i_base_reg_702            |   9|          2|   32|         64|
    |j_base3_2_reg_803         |   9|          2|   32|         64|
    |j_base3_phi_fu_735_p4     |   9|          2|   32|         64|
    |j_base3_reg_732           |   9|          2|   32|         64|
    |j_base_2_reg_793          |   9|          2|   32|         64|
    |j_base_phi_fu_725_p4      |   9|          2|   32|         64|
    |j_base_reg_722            |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 288|         63|  851|       1705|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |FF_1_read_reg_1415                          |  32|   0|   32|          0|
    |FIFO_1000_0_0_reg_1390                      |  32|   0|   32|          0|
    |FIFO_1000_0_1_reg_1395                      |  32|   0|   32|          0|
    |FIFO_1000_0_addr_reg_1343                   |  10|   0|   10|          0|
    |FIFO_1000_1_addr_reg_1349                   |  10|   0|   10|          0|
    |FIFO_999_0_0_reg_1385                       |  32|   0|   32|          0|
    |FIFO_999_0_1_reg_1405                       |  32|   0|   32|          0|
    |FIFO_999_0_addr_reg_1331                    |  10|   0|   10|          0|
    |FIFO_999_1_addr_reg_1337                    |  10|   0|   10|          0|
    |FIFO_ptrs12_1_reg_763                       |  32|   0|   32|          0|
    |FIFO_ptrs1_reg_692                          |  32|   0|   32|          0|
    |FIFO_ptrs_1_reg_753                         |  32|   0|   32|          0|
    |FIFO_ptrs_reg_682                           |  32|   0|   32|          0|
    |ap_CS_fsm                                   |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_FIFO_1000_0_addr_reg_1343  |  10|   0|   10|          0|
    |ap_reg_pp0_iter1_FIFO_999_0_addr_reg_1331   |  10|   0|   10|          0|
    |ap_reg_pp0_iter8_sel_tmp12_reg_1550         |   1|   0|    1|          0|
    |ap_return_0_preg                            |  32|   0|   32|          0|
    |ap_return_1_preg                            |  32|   0|   32|          0|
    |ap_return_2_preg                            |  32|   0|   32|          0|
    |ap_return_3_preg                            |  32|   0|   32|          0|
    |ap_return_4_preg                            |  32|   0|   32|          0|
    |ap_return_5_preg                            |  32|   0|   32|          0|
    |arrayNo_reg_1484                            |   3|   0|    4|          1|
    |assign_101_1_reg_1615                       |  32|   0|   32|          0|
    |assign_103_1_reg_1621                       |  32|   0|   32|          0|
    |assign_10_reg_1711                          |  32|   0|   32|          0|
    |assign_110_1_reg_1659                       |  32|   0|   32|          0|
    |assign_113_1_reg_1665                       |  32|   0|   32|          0|
    |assign_114_1_reg_1637                       |  32|   0|   32|          0|
    |assign_115_1_reg_1642                       |  32|   0|   32|          0|
    |assign_116_1_reg_1681                       |  32|   0|   32|          0|
    |assign_117_1_reg_1686                       |  32|   0|   32|          0|
    |assign_118_1_reg_1701                       |  32|   0|   32|          0|
    |assign_119_1_reg_1706                       |  32|   0|   32|          0|
    |assign_11_reg_1721                          |  32|   0|   32|          0|
    |assign_120_1_reg_1716                       |  32|   0|   32|          0|
    |assign_121_1_reg_1726                       |  32|   0|   32|          0|
    |assign_122_1_reg_1743                       |  32|   0|   32|          0|
    |assign_12_reg_1731                          |  32|   0|   32|          0|
    |assign_1_reg_1609                           |  32|   0|   32|          0|
    |assign_2_reg_1647                           |  32|   0|   32|          0|
    |assign_3_reg_1653                           |  32|   0|   32|          0|
    |assign_4_reg_1627                           |  32|   0|   32|          0|
    |assign_5_reg_1632                           |  32|   0|   32|          0|
    |assign_6_reg_1671                           |  32|   0|   32|          0|
    |assign_7_reg_1676                           |  32|   0|   32|          0|
    |assign_8_reg_1691                           |  32|   0|   32|          0|
    |assign_9_reg_1696                           |  32|   0|   32|          0|
    |assign_s_reg_1603                           |  32|   0|   32|          0|
    |epoch_reg_742                               |  16|   0|   16|          0|
    |exitcond3_reg_1312                          |   1|   0|    1|          0|
    |i_base2_1_reg_1365                          |  32|   0|   32|          0|
    |i_base2_2_reg_783                           |  32|   0|   32|          0|
    |i_base2_reg_712                             |  32|   0|   32|          0|
    |i_base_1_reg_1355                           |  32|   0|   32|          0|
    |i_base_2_reg_773                            |  32|   0|   32|          0|
    |i_base_reg_702                              |  32|   0|   32|          0|
    |input_load_0_phi_reg_1591                   |  32|   0|   32|          0|
    |input_load_1_phi_reg_1597                   |  32|   0|   32|          0|
    |j_base3_1_reg_1370                          |  32|   0|   32|          0|
    |j_base3_2_reg_803                           |  32|   0|   32|          0|
    |j_base3_reg_732                             |  32|   0|   32|          0|
    |j_base_1_reg_1360                           |  32|   0|   32|          0|
    |j_base_2_reg_793                            |  32|   0|   32|          0|
    |j_base_reg_722                              |  32|   0|   32|          0|
    |newIndex1_reg_1424                          |  13|   0|   64|         51|
    |p_tmp_s_reg_1375                            |  32|   0|   32|          0|
    |sel_tmp10_reg_1544                          |   1|   0|    1|          0|
    |sel_tmp11_reg_1576                          |  32|   0|   32|          0|
    |sel_tmp12_reg_1550                          |   1|   0|    1|          0|
    |sel_tmp14_reg_1518                          |  32|   0|   32|          0|
    |sel_tmp16_reg_1566                          |  32|   0|   32|          0|
    |sel_tmp18_reg_1586                          |  32|   0|   32|          0|
    |sel_tmp3_reg_1503                           |  32|   0|   32|          0|
    |sel_tmp7_reg_1533                           |  32|   0|   32|          0|
    |sel_tmp8_reg_1538                           |   1|   0|    1|          0|
    |tmp_12_reg_1380                             |  32|   0|   32|          0|
    |tmp_5_cast_reg_1326                         |  13|   0|   13|          0|
    |tmp_reg_1321                                |   3|   0|    3|          0|
    |FF_1_read_reg_1415                          |  64|  32|   32|          0|
    |FIFO_1000_0_1_reg_1395                      |  64|  32|   32|          0|
    |FIFO_1000_1_addr_reg_1349                   |  64|  32|   10|          0|
    |FIFO_999_0_1_reg_1405                       |  64|  32|   32|          0|
    |FIFO_999_1_addr_reg_1337                    |  64|  32|   10|          0|
    |arrayNo_reg_1484                            |  64|  64|    4|          1|
    |assign_113_1_reg_1665                       |  64|  32|   32|          0|
    |assign_3_reg_1653                           |  64|  32|   32|          0|
    |exitcond3_reg_1312                          |  64|  96|    1|          0|
    |newIndex1_reg_1424                          |  64|  71|   64|         51|
    |tmp_5_cast_reg_1326                         |  64|  32|   13|          0|
    |tmp_reg_1321                                |  64|  32|    3|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |2973| 519| 2522|        104|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |      compute     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |      compute     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |      compute     | return value |
|ap_done               | out |    1| ap_ctrl_hs |      compute     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |      compute     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |      compute     | return value |
|ap_return_0           | out |   32| ap_ctrl_hs |      compute     | return value |
|ap_return_1           | out |   32| ap_ctrl_hs |      compute     | return value |
|ap_return_2           | out |   32| ap_ctrl_hs |      compute     | return value |
|ap_return_3           | out |   32| ap_ctrl_hs |      compute     | return value |
|ap_return_4           | out |   32| ap_ctrl_hs |      compute     | return value |
|ap_return_5           | out |   32| ap_ctrl_hs |      compute     | return value |
|compute_flag          |  in |    1|   ap_none  |   compute_flag   |    scalar    |
|output_0_address0     | out |   13|  ap_memory |     output_0     |     array    |
|output_0_ce0          | out |    1|  ap_memory |     output_0     |     array    |
|output_0_we0          | out |    1|  ap_memory |     output_0     |     array    |
|output_0_d0           | out |   32|  ap_memory |     output_0     |     array    |
|output_1_address0     | out |   13|  ap_memory |     output_1     |     array    |
|output_1_ce0          | out |    1|  ap_memory |     output_1     |     array    |
|output_1_we0          | out |    1|  ap_memory |     output_1     |     array    |
|output_1_d0           | out |   32|  ap_memory |     output_1     |     array    |
|output_2_address0     | out |   13|  ap_memory |     output_2     |     array    |
|output_2_ce0          | out |    1|  ap_memory |     output_2     |     array    |
|output_2_we0          | out |    1|  ap_memory |     output_2     |     array    |
|output_2_d0           | out |   32|  ap_memory |     output_2     |     array    |
|output_3_address0     | out |   13|  ap_memory |     output_3     |     array    |
|output_3_ce0          | out |    1|  ap_memory |     output_3     |     array    |
|output_3_we0          | out |    1|  ap_memory |     output_3     |     array    |
|output_3_d0           | out |   32|  ap_memory |     output_3     |     array    |
|output_4_address0     | out |   13|  ap_memory |     output_4     |     array    |
|output_4_ce0          | out |    1|  ap_memory |     output_4     |     array    |
|output_4_we0          | out |    1|  ap_memory |     output_4     |     array    |
|output_4_d0           | out |   32|  ap_memory |     output_4     |     array    |
|output_5_address0     | out |   13|  ap_memory |     output_5     |     array    |
|output_5_ce0          | out |    1|  ap_memory |     output_5     |     array    |
|output_5_we0          | out |    1|  ap_memory |     output_5     |     array    |
|output_5_d0           | out |   32|  ap_memory |     output_5     |     array    |
|output_6_address0     | out |   13|  ap_memory |     output_6     |     array    |
|output_6_ce0          | out |    1|  ap_memory |     output_6     |     array    |
|output_6_we0          | out |    1|  ap_memory |     output_6     |     array    |
|output_6_d0           | out |   32|  ap_memory |     output_6     |     array    |
|output_7_address0     | out |   13|  ap_memory |     output_7     |     array    |
|output_7_ce0          | out |    1|  ap_memory |     output_7     |     array    |
|output_7_we0          | out |    1|  ap_memory |     output_7     |     array    |
|output_7_d0           | out |   32|  ap_memory |     output_7     |     array    |
|output_8_address0     | out |   13|  ap_memory |     output_8     |     array    |
|output_8_ce0          | out |    1|  ap_memory |     output_8     |     array    |
|output_8_we0          | out |    1|  ap_memory |     output_8     |     array    |
|output_8_d0           | out |   32|  ap_memory |     output_8     |     array    |
|output_9_address0     | out |   13|  ap_memory |     output_9     |     array    |
|output_9_ce0          | out |    1|  ap_memory |     output_9     |     array    |
|output_9_we0          | out |    1|  ap_memory |     output_9     |     array    |
|output_9_d0           | out |   32|  ap_memory |     output_9     |     array    |
|output_10_address0    | out |   13|  ap_memory |     output_10    |     array    |
|output_10_ce0         | out |    1|  ap_memory |     output_10    |     array    |
|output_10_we0         | out |    1|  ap_memory |     output_10    |     array    |
|output_10_d0          | out |   32|  ap_memory |     output_10    |     array    |
|output_11_address0    | out |   13|  ap_memory |     output_11    |     array    |
|output_11_ce0         | out |    1|  ap_memory |     output_11    |     array    |
|output_11_we0         | out |    1|  ap_memory |     output_11    |     array    |
|output_11_d0          | out |   32|  ap_memory |     output_11    |     array    |
|output_12_address0    | out |   13|  ap_memory |     output_12    |     array    |
|output_12_ce0         | out |    1|  ap_memory |     output_12    |     array    |
|output_12_we0         | out |    1|  ap_memory |     output_12    |     array    |
|output_12_d0          | out |   32|  ap_memory |     output_12    |     array    |
|output_13_address0    | out |   13|  ap_memory |     output_13    |     array    |
|output_13_ce0         | out |    1|  ap_memory |     output_13    |     array    |
|output_13_we0         | out |    1|  ap_memory |     output_13    |     array    |
|output_13_d0          | out |   32|  ap_memory |     output_13    |     array    |
|output_14_address0    | out |   13|  ap_memory |     output_14    |     array    |
|output_14_ce0         | out |    1|  ap_memory |     output_14    |     array    |
|output_14_we0         | out |    1|  ap_memory |     output_14    |     array    |
|output_14_d0          | out |   32|  ap_memory |     output_14    |     array    |
|output_15_address0    | out |   13|  ap_memory |     output_15    |     array    |
|output_15_ce0         | out |    1|  ap_memory |     output_15    |     array    |
|output_15_we0         | out |    1|  ap_memory |     output_15    |     array    |
|output_15_d0          | out |   32|  ap_memory |     output_15    |     array    |
|input_0_address0      | out |   13|  ap_memory |      input_0     |     array    |
|input_0_ce0           | out |    1|  ap_memory |      input_0     |     array    |
|input_0_q0            |  in |   32|  ap_memory |      input_0     |     array    |
|input_1_address0      | out |   13|  ap_memory |      input_1     |     array    |
|input_1_ce0           | out |    1|  ap_memory |      input_1     |     array    |
|input_1_q0            |  in |   32|  ap_memory |      input_1     |     array    |
|input_2_address0      | out |   13|  ap_memory |      input_2     |     array    |
|input_2_ce0           | out |    1|  ap_memory |      input_2     |     array    |
|input_2_q0            |  in |   32|  ap_memory |      input_2     |     array    |
|input_3_address0      | out |   13|  ap_memory |      input_3     |     array    |
|input_3_ce0           | out |    1|  ap_memory |      input_3     |     array    |
|input_3_q0            |  in |   32|  ap_memory |      input_3     |     array    |
|input_4_address0      | out |   13|  ap_memory |      input_4     |     array    |
|input_4_ce0           | out |    1|  ap_memory |      input_4     |     array    |
|input_4_q0            |  in |   32|  ap_memory |      input_4     |     array    |
|input_5_address0      | out |   13|  ap_memory |      input_5     |     array    |
|input_5_ce0           | out |    1|  ap_memory |      input_5     |     array    |
|input_5_q0            |  in |   32|  ap_memory |      input_5     |     array    |
|input_6_address0      | out |   13|  ap_memory |      input_6     |     array    |
|input_6_ce0           | out |    1|  ap_memory |      input_6     |     array    |
|input_6_q0            |  in |   32|  ap_memory |      input_6     |     array    |
|input_7_address0      | out |   13|  ap_memory |      input_7     |     array    |
|input_7_ce0           | out |    1|  ap_memory |      input_7     |     array    |
|input_7_q0            |  in |   32|  ap_memory |      input_7     |     array    |
|input_8_address0      | out |   13|  ap_memory |      input_8     |     array    |
|input_8_ce0           | out |    1|  ap_memory |      input_8     |     array    |
|input_8_q0            |  in |   32|  ap_memory |      input_8     |     array    |
|input_9_address0      | out |   13|  ap_memory |      input_9     |     array    |
|input_9_ce0           | out |    1|  ap_memory |      input_9     |     array    |
|input_9_q0            |  in |   32|  ap_memory |      input_9     |     array    |
|input_10_address0     | out |   13|  ap_memory |     input_10     |     array    |
|input_10_ce0          | out |    1|  ap_memory |     input_10     |     array    |
|input_10_q0           |  in |   32|  ap_memory |     input_10     |     array    |
|input_11_address0     | out |   13|  ap_memory |     input_11     |     array    |
|input_11_ce0          | out |    1|  ap_memory |     input_11     |     array    |
|input_11_q0           |  in |   32|  ap_memory |     input_11     |     array    |
|input_12_address0     | out |   13|  ap_memory |     input_12     |     array    |
|input_12_ce0          | out |    1|  ap_memory |     input_12     |     array    |
|input_12_q0           |  in |   32|  ap_memory |     input_12     |     array    |
|input_13_address0     | out |   13|  ap_memory |     input_13     |     array    |
|input_13_ce0          | out |    1|  ap_memory |     input_13     |     array    |
|input_13_q0           |  in |   32|  ap_memory |     input_13     |     array    |
|input_14_address0     | out |   13|  ap_memory |     input_14     |     array    |
|input_14_ce0          | out |    1|  ap_memory |     input_14     |     array    |
|input_14_q0           |  in |   32|  ap_memory |     input_14     |     array    |
|input_15_address0     | out |   13|  ap_memory |     input_15     |     array    |
|input_15_ce0          | out |    1|  ap_memory |     input_15     |     array    |
|input_15_q0           |  in |   32|  ap_memory |     input_15     |     array    |
|FF_0_i                |  in |   32|   ap_ovld  |       FF_0       |    pointer   |
|FF_0_o                | out |   32|   ap_ovld  |       FF_0       |    pointer   |
|FF_0_o_ap_vld         | out |    1|   ap_ovld  |       FF_0       |    pointer   |
|FF_1_i                |  in |   32|   ap_ovld  |       FF_1       |    pointer   |
|FF_1_o                | out |   32|   ap_ovld  |       FF_1       |    pointer   |
|FF_1_o_ap_vld         | out |    1|   ap_ovld  |       FF_1       |    pointer   |
|FIFO_999_0_address0   | out |   10|  ap_memory |    FIFO_999_0    |     array    |
|FIFO_999_0_ce0        | out |    1|  ap_memory |    FIFO_999_0    |     array    |
|FIFO_999_0_q0         |  in |   32|  ap_memory |    FIFO_999_0    |     array    |
|FIFO_999_0_address1   | out |   10|  ap_memory |    FIFO_999_0    |     array    |
|FIFO_999_0_ce1        | out |    1|  ap_memory |    FIFO_999_0    |     array    |
|FIFO_999_0_we1        | out |    1|  ap_memory |    FIFO_999_0    |     array    |
|FIFO_999_0_d1         | out |   32|  ap_memory |    FIFO_999_0    |     array    |
|FIFO_999_1_address0   | out |   10|  ap_memory |    FIFO_999_1    |     array    |
|FIFO_999_1_ce0        | out |    1|  ap_memory |    FIFO_999_1    |     array    |
|FIFO_999_1_q0         |  in |   32|  ap_memory |    FIFO_999_1    |     array    |
|FIFO_999_1_address1   | out |   10|  ap_memory |    FIFO_999_1    |     array    |
|FIFO_999_1_ce1        | out |    1|  ap_memory |    FIFO_999_1    |     array    |
|FIFO_999_1_we1        | out |    1|  ap_memory |    FIFO_999_1    |     array    |
|FIFO_999_1_d1         | out |   32|  ap_memory |    FIFO_999_1    |     array    |
|FIFO_1000_0_address0  | out |   10|  ap_memory |    FIFO_1000_0   |     array    |
|FIFO_1000_0_ce0       | out |    1|  ap_memory |    FIFO_1000_0   |     array    |
|FIFO_1000_0_q0        |  in |   32|  ap_memory |    FIFO_1000_0   |     array    |
|FIFO_1000_0_address1  | out |   10|  ap_memory |    FIFO_1000_0   |     array    |
|FIFO_1000_0_ce1       | out |    1|  ap_memory |    FIFO_1000_0   |     array    |
|FIFO_1000_0_we1       | out |    1|  ap_memory |    FIFO_1000_0   |     array    |
|FIFO_1000_0_d1        | out |   32|  ap_memory |    FIFO_1000_0   |     array    |
|FIFO_1000_1_address0  | out |   10|  ap_memory |    FIFO_1000_1   |     array    |
|FIFO_1000_1_ce0       | out |    1|  ap_memory |    FIFO_1000_1   |     array    |
|FIFO_1000_1_q0        |  in |   32|  ap_memory |    FIFO_1000_1   |     array    |
|FIFO_1000_1_address1  | out |   10|  ap_memory |    FIFO_1000_1   |     array    |
|FIFO_1000_1_ce1       | out |    1|  ap_memory |    FIFO_1000_1   |     array    |
|FIFO_1000_1_we1       | out |    1|  ap_memory |    FIFO_1000_1   |     array    |
|FIFO_1000_1_d1        | out |   32|  ap_memory |    FIFO_1000_1   |     array    |
|FIFO_ptrs_0_read      |  in |   32|   ap_none  | FIFO_ptrs_0_read |    scalar    |
|FIFO_ptrs_1_read      |  in |   32|   ap_none  | FIFO_ptrs_1_read |    scalar    |
|i_base_0_read         |  in |   32|   ap_none  |   i_base_0_read  |    scalar    |
|i_base_1_read         |  in |   32|   ap_none  |   i_base_1_read  |    scalar    |
|j_base_0_read         |  in |   32|   ap_none  |   j_base_0_read  |    scalar    |
|j_base_1_read         |  in |   32|   ap_none  |   j_base_1_read  |    scalar    |
+----------------------+-----+-----+------------+------------------+--------------+

