Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Aug 11 10:40:30 2020
| Host         : talonpc running 64-bit Pop!_OS 18.04 LTS
| Command      : report_control_sets -verbose -file rTwoSDF_control_sets_placed.rpt
| Design       : rTwoSDF
| Device       : xc7vx690t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    42 |
|    Minimum number of control sets                        |    42 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   190 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    42 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1967 |          543 |
| No           | No                    | Yes                    |              29 |           25 |
| No           | Yes                   | No                     |             532 |          204 |
| Yes          | No                    | No                     |             547 |          272 |
| Yes          | No                    | Yes                    |            2135 |          515 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                            Enable Signal                           |                                   Set/Reset Signal                                  | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                    | gen_fft[10].u_stage/u_TwiddleMult/gen_truncate.gen_reg.round_im_reg[21]_2           |                1 |              1 |
|  clk_IBUF_BUFG | ce_IBUF                                                            |                                                                                     |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[3].u_stage/u_TwiddleMult/gen_truncate.gen_reg.round_re_reg[21]_0[0]         |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[3].u_stage/u_TwiddleMult/gen_truncate.gen_reg.round_im_reg[21]_2            |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[4].u_stage/u_TwiddleMult/gen_truncate.gen_reg.round_re_reg[21]_0[0]         |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[4].u_stage/u_TwiddleMult/gen_truncate.gen_reg.round_im_reg[21]_2            |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[5].u_stage/u_TwiddleMult/gen_truncate.gen_reg.round_re_reg[21]_0[0]         |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[5].u_stage/u_TwiddleMult/gen_truncate.gen_reg.round_im_reg[21]_2            |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[11].u_stage/u_TwiddleMult/u_re_lat/gen_truncate.gen_reg.round_re_reg[21][0] |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[11].u_stage/u_TwiddleMult/u_im_lat/gen_truncate.gen_reg.round_im_reg[21]_0  |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[6].u_stage/u_TwiddleMult/gen_truncate.gen_reg.round_re_reg[21]_0[0]         |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[6].u_stage/u_TwiddleMult/gen_truncate.gen_reg.round_im_reg[21]_2            |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[7].u_stage/u_TwiddleMult/gen_truncate.gen_reg.round_re_reg[21]_0[0]         |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[7].u_stage/u_TwiddleMult/gen_truncate.gen_reg.round_im_reg[21]_2            |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[8].u_stage/u_TwiddleMult/gen_truncate.gen_reg.round_re_reg[21]_0[0]         |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[8].u_stage/u_TwiddleMult/gen_truncate.gen_reg.round_im_reg[21]_2            |                1 |              1 |
|  clk_IBUF_BUFG |                                                                    | gen_fft[10].u_stage/u_TwiddleMult/gen_truncate.gen_reg.round_re_reg[21]_0[0]        |                1 |              1 |
|  clk_IBUF_BUFG | gen_reorder.u_cplx/u_adr_point_cnt/next_page                       | rst_IBUF                                                                            |                1 |              2 |
|  clk_IBUF_BUFG | gen_fft[3].u_stage/u_val_lat/u_sl/D[0]                             | rst_IBUF                                                                            |                3 |              6 |
|  clk_IBUF_BUFG | gen_fft[4].u_stage/u_val_lat/u_sl/data_val_3                       | rst_IBUF                                                                            |                5 |              8 |
|  clk_IBUF_BUFG | gen_fft[1].u_stage/u_val_lat/u_sl/p_0_out                          | rst_IBUF                                                                            |                6 |             11 |
|  clk_IBUF_BUFG | gen_fft[5].u_stage/u_val_lat/u_sl/data_val_4                       | rst_IBUF                                                                            |                4 |             13 |
|  clk_IBUF_BUFG | gen_fft[6].u_stage/u_val_lat/u_sl/data_val_5                       | rst_IBUF                                                                            |                5 |             22 |
|  clk_IBUF_BUFG | gen_fft[7].u_stage/u_val_lat/u_sl/data_val_6                       | rst_IBUF                                                                            |                8 |             39 |
|  clk_IBUF_BUFG | gen_fft[2].u_stage/u_val_lat/u_sl/gen_pipe_n.out_dat_p_reg[1][0]_0 |                                                                                     |                8 |             44 |
|  clk_IBUF_BUFG | gen_fft[8].u_stage/u_val_lat/u_sl/data_val_7                       | rst_IBUF                                                                            |               17 |             72 |
|  clk_IBUF_BUFG | gen_fft[3].u_stage/u_val_lat/u_sl/D[0]                             |                                                                                     |               21 |             88 |
|  clk_IBUF_BUFG | gen_fft[6].u_stage/u_val_lat/u_sl/data_val_5                       |                                                                                     |                8 |             92 |
|  clk_IBUF_BUFG | gen_fft[7].u_stage/u_val_lat/u_sl/data_val_6                       |                                                                                     |               12 |             92 |
|  clk_IBUF_BUFG | gen_fft[4].u_stage/u_val_lat/u_sl/data_val_3                       |                                                                                     |                7 |             92 |
|  clk_IBUF_BUFG | gen_fft[5].u_stage/u_val_lat/u_sl/data_val_4                       |                                                                                     |                7 |             92 |
|  clk_IBUF_BUFG | gen_fft[9].u_stage/u_val_lat/u_sl/data_val_8                       | rst_IBUF                                                                            |               36 |            137 |
|  clk_IBUF_BUFG | gen_fft[8].u_stage/u_val_lat/u_sl/data_val_7                       |                                                                                     |               24 |            138 |
|  clk_IBUF_BUFG | gen_fft[9].u_stage/u_val_lat/u_sl/data_val_8                       |                                                                                     |               46 |            230 |
|  clk_IBUF_BUFG | gen_fft[10].u_stage/u_val_lat/u_sl/data_val_9                      | rst_IBUF                                                                            |               63 |            266 |
|  clk_IBUF_BUFG | gen_fft[10].u_stage/u_val_lat/u_sl/data_val_9                      |                                                                                     |               92 |            414 |
|  clk_IBUF_BUFG | gen_fft[11].u_stage/u_val_lat/u_sl/out_val                         | rst_IBUF                                                                            |              105 |            523 |
|  clk_IBUF_BUFG |                                                                    | rst_IBUF                                                                            |              213 |            545 |
|  clk_IBUF_BUFG | gen_fft[11].u_stage/u_val_lat/u_sl/out_val                         |                                                                                     |              184 |            782 |
|  clk_IBUF_BUFG | in_val_IBUF                                                        | rst_IBUF                                                                            |              262 |           1036 |
|  clk_IBUF_BUFG | in_val_IBUF                                                        |                                                                                     |              368 |           1518 |
|  clk_IBUF_BUFG |                                                                    |                                                                                     |              543 |           2473 |
+----------------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+


