=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\phi4_14b_0shot_temp0.0\Prob037_review2015_count1k/Prob037_review2015_count1k_sample01 results\phi4_14b_0shot_temp0.0\Prob037_review2015_count1k/Prob037_review2015_count1k_sample01.sv dataset_code-complete-iccad2023/Prob037_review2015_count1k_test.sv dataset_code-complete-iccad2023/Prob037_review2015_count1k_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\phi4_14b_0shot_temp0.0\Prob037_review2015_count1k/Prob037_review2015_count1k_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Your reset should be synchronous, but doesn't appear to be.
Hint: Output 'q' has 834 mismatches. First mismatch occurred at time 55.
Hint: Total mismatched samples is 834 out of 8027 samples

Simulation finished at 40136 ps
Mismatches: 834 in 8027 samples


--- stderr ---
