
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v' to AST representation.
Generating RTLIL representation for module `\elementwise_add_core_18_18_16'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: elementwise_add_core_18_18_16
Automatically selected elementwise_add_core_18_18_16 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \elementwise_add_core_18_18_16

2.3. Analyzing design hierarchy..
Top module:  \elementwise_add_core_18_18_16
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1 in module elementwise_add_core_18_18_16.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
     1/50: $0\valid_C[0:0]
     2/50: $0\valid_A_B[0:0]
     3/50: $0\reg_C_15[17:0]
     4/50: $0\reg_B_15[17:0]
     5/50: $0\reg_A_15[17:0]
     6/50: $0\reg_C_14[17:0]
     7/50: $0\reg_B_14[17:0]
     8/50: $0\reg_A_14[17:0]
     9/50: $0\reg_C_13[17:0]
    10/50: $0\reg_B_13[17:0]
    11/50: $0\reg_A_13[17:0]
    12/50: $0\reg_C_12[17:0]
    13/50: $0\reg_B_12[17:0]
    14/50: $0\reg_A_12[17:0]
    15/50: $0\reg_C_11[17:0]
    16/50: $0\reg_B_11[17:0]
    17/50: $0\reg_A_11[17:0]
    18/50: $0\reg_C_10[17:0]
    19/50: $0\reg_B_10[17:0]
    20/50: $0\reg_A_10[17:0]
    21/50: $0\reg_C_9[17:0]
    22/50: $0\reg_B_9[17:0]
    23/50: $0\reg_A_9[17:0]
    24/50: $0\reg_C_8[17:0]
    25/50: $0\reg_B_8[17:0]
    26/50: $0\reg_A_8[17:0]
    27/50: $0\reg_C_7[17:0]
    28/50: $0\reg_B_7[17:0]
    29/50: $0\reg_A_7[17:0]
    30/50: $0\reg_C_6[17:0]
    31/50: $0\reg_B_6[17:0]
    32/50: $0\reg_A_6[17:0]
    33/50: $0\reg_C_5[17:0]
    34/50: $0\reg_B_5[17:0]
    35/50: $0\reg_A_5[17:0]
    36/50: $0\reg_C_4[17:0]
    37/50: $0\reg_B_4[17:0]
    38/50: $0\reg_A_4[17:0]
    39/50: $0\reg_C_3[17:0]
    40/50: $0\reg_B_3[17:0]
    41/50: $0\reg_A_3[17:0]
    42/50: $0\reg_C_2[17:0]
    43/50: $0\reg_B_2[17:0]
    44/50: $0\reg_A_2[17:0]
    45/50: $0\reg_C_1[17:0]
    46/50: $0\reg_B_1[17:0]
    47/50: $0\reg_A_1[17:0]
    48/50: $0\reg_C_0[17:0]
    49/50: $0\reg_B_0[17:0]
    50/50: $0\reg_A_0[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_0' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$269' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_0' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$270' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_0' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$271' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_1' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$272' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_1' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$273' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_1' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$274' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_2' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$275' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_2' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$276' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_2' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$277' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_3' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$278' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_3' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$279' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_3' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$280' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_4' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$281' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_4' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$282' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_4' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$283' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_5' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$284' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_5' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$285' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_5' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$286' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_6' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$287' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_6' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$288' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_6' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$289' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_7' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$290' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_7' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$291' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_7' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$292' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_8' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$293' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_8' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$294' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_8' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$295' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_9' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$296' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_9' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$297' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_9' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$298' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_10' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$299' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_10' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$300' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_10' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$301' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_11' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$302' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_11' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$303' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_11' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$304' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_12' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$305' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_12' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$306' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_12' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$307' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_13' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$308' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_13' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$309' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_13' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$310' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_14' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$311' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_14' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$312' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_14' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$313' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_A_15' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$314' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_B_15' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$315' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\reg_C_15' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$316' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\valid_A_B' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$317' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_16.\valid_C' using process `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
  created $dff cell `$procdff$318' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
Removing empty process `elementwise_add_core_18_18_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:113$1'.
Cleaned up 2 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module elementwise_add_core_18_18_16.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module elementwise_add_core_18_18_16.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\elementwise_add_core_18_18_16'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \elementwise_add_core_18_18_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~50 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \elementwise_add_core_18_18_16.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\elementwise_add_core_18_18_16'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$269 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$264_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$319 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$270 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$259_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$321 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$271 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$254_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$323 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:168$2_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$272 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$249_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$325 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$273 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$244_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$327 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$274 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$239_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$329 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:171$3_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$275 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$234_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$331 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$276 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$229_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$333 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$277 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$224_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$335 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:174$4_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$278 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$219_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$337 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$279 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$214_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$339 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$280 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$209_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$341 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:177$5_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$281 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$204_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$343 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$282 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$199_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$345 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$283 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$194_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$347 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:180$6_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$284 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$189_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$349 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$285 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$184_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$351 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$286 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$179_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$353 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:183$7_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$287 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$174_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$355 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$288 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$169_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$357 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$289 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$164_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$359 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:186$8_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$290 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$159_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$361 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$291 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$154_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$363 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$292 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$149_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$365 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:189$9_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$293 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$144_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$367 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$294 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$139_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$369 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$295 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$134_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$371 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:192$10_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$296 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$129_Y, Q = \reg_A_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$373 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_9, Q = \reg_A_9).
Adding SRST signal on $procdff$297 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$124_Y, Q = \reg_B_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$375 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_9, Q = \reg_B_9).
Adding SRST signal on $procdff$298 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$119_Y, Q = \reg_C_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$377 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:195$11_Y, Q = \reg_C_9).
Adding SRST signal on $procdff$299 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$114_Y, Q = \reg_A_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$379 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_10, Q = \reg_A_10).
Adding SRST signal on $procdff$300 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$109_Y, Q = \reg_B_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$381 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_10, Q = \reg_B_10).
Adding SRST signal on $procdff$301 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$104_Y, Q = \reg_C_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$383 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:198$12_Y, Q = \reg_C_10).
Adding SRST signal on $procdff$302 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$99_Y, Q = \reg_A_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$385 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_11, Q = \reg_A_11).
Adding SRST signal on $procdff$303 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$94_Y, Q = \reg_B_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$387 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_11, Q = \reg_B_11).
Adding SRST signal on $procdff$304 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$89_Y, Q = \reg_C_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$389 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:201$13_Y, Q = \reg_C_11).
Adding SRST signal on $procdff$305 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$84_Y, Q = \reg_A_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$391 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_12, Q = \reg_A_12).
Adding SRST signal on $procdff$306 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$79_Y, Q = \reg_B_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$393 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_12, Q = \reg_B_12).
Adding SRST signal on $procdff$307 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$74_Y, Q = \reg_C_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$395 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:204$14_Y, Q = \reg_C_12).
Adding SRST signal on $procdff$308 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$69_Y, Q = \reg_A_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$397 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_13, Q = \reg_A_13).
Adding SRST signal on $procdff$309 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$64_Y, Q = \reg_B_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$399 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_13, Q = \reg_B_13).
Adding SRST signal on $procdff$310 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$59_Y, Q = \reg_C_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$401 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:207$15_Y, Q = \reg_C_13).
Adding SRST signal on $procdff$311 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$54_Y, Q = \reg_A_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$403 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_14, Q = \reg_A_14).
Adding SRST signal on $procdff$312 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$49_Y, Q = \reg_B_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$405 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_14, Q = \reg_B_14).
Adding SRST signal on $procdff$313 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$44_Y, Q = \reg_C_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$407 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:210$16_Y, Q = \reg_C_14).
Adding SRST signal on $procdff$314 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$39_Y, Q = \reg_A_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$409 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_A_15, Q = \reg_A_15).
Adding SRST signal on $procdff$315 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$34_Y, Q = \reg_B_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$411 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_B_15, Q = \reg_B_15).
Adding SRST signal on $procdff$316 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$29_Y, Q = \reg_C_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$413 ($sdff) from module elementwise_add_core_18_18_16 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v:213$17_Y, Q = \reg_C_15).
Adding SRST signal on $procdff$317 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$24_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$415 ($sdff) from module elementwise_add_core_18_18_16 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$318 ($dff) from module elementwise_add_core_18_18_16 (D = $procmux$19_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$417 ($sdff) from module elementwise_add_core_18_18_16 (D = \valid_A_B, Q = \valid_C).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \elementwise_add_core_18_18_16..
Removed 100 unused cells and 251 unused wires.
<suppressed ~101 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module elementwise_add_core_18_18_16.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \elementwise_add_core_18_18_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \elementwise_add_core_18_18_16.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\elementwise_add_core_18_18_16'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \elementwise_add_core_18_18_16..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module elementwise_add_core_18_18_16.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== elementwise_add_core_18_18_16 ===

   Number of wires:                121
   Number of wire bits:           2025
   Number of public wires:         105
   Number of public wire bits:    1737
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     $add                          288
     $and                            1
     $sdffe                        866

End of script. Logfile hash: d1ae41cd1b, CPU: user 0.09s system 0.00s, MEM: 15.01 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 21% 4x opt_expr (0 sec), 21% 2x opt_dff (0 sec), ...
