// Seed: 271105198
module module_0 (
    output tri id_0,
    output tri id_1,
    output supply1 id_2,
    input uwire id_3
);
  always @(id_3 or posedge id_3) assert (1);
  not (id_0, id_3);
  module_3();
endmodule
program module_1 (
    input supply0 id_0,
    output tri1 id_1
);
  reg id_3 = 1;
  module_0(
      id_1, id_1, id_1, id_0
  );
  always_ff @(id_3) begin
    id_3 <= id_3;
  end
endprogram
module module_2 (
    output tri0 id_0,
    output supply1 id_1,
    input wor id_2
);
  module_0(
      id_0, id_1, id_1, id_2
  );
endmodule
module module_3;
  assign id_1 = id_1;
endmodule
