CORE
continuous_assignment_to_variable_systemverilog.sv

^\[main\.p1\] always main\.some_reg == main\.i: PROVED$
^EXIT=0$
^SIGNAL=0$
--
