#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Sep 25 14:40:22 2023
# Process ID: 22074
# Current directory: /home/sszabo/github/CPRE587/lab3/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.runs/synth_1
# Command line: vivado -log staged_mac.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source staged_mac.tcl
# Log file: /home/sszabo/github/CPRE587/lab3/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.runs/synth_1/staged_mac.vds
# Journal file: /home/sszabo/github/CPRE587/lab3/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source staged_mac.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sszabo/github/CPRE587/lab3/hw/staged_mac'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/sszabo/github/CPRE587/lab3/hw/staged_mac' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/sszabo/github/CPRE587/lab3/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/Xilinx/2020.1/Vivado/2020.1/data/ip'.
Command: synth_design -top staged_mac -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22122
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2395.348 ; gain = 21.848 ; free physical = 4934 ; free virtual = 17774
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'staged_mac' [/home/sszabo/github/CPRE587/lab3/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.srcs/sources_1/imports/hdl/staged_mac.sv:3]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ACCUM_BITS bound to: 8 - type: integer 
	Parameter AB_2 bound to: 4 - type: integer 
	Parameter DW_2 bound to: 16 - type: integer 
	Parameter DW_HI bound to: 31 - type: integer 
	Parameter DW2_HI bound to: 63 - type: integer 
	Parameter ACCUM_HI bound to: 71 - type: integer 
	Parameter INIT_ACCUM bound to: 3'b000 
	Parameter GET_DATA bound to: 3'b001 
	Parameter MULT bound to: 3'b010 
	Parameter ACCUM bound to: 3'b011 
	Parameter WR_OUT bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sszabo/github/CPRE587/lab3/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.srcs/sources_1/imports/hdl/staged_mac.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'staged_mac' (1#1) [/home/sszabo/github/CPRE587/lab3/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.srcs/sources_1/imports/hdl/staged_mac.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2435.285 ; gain = 61.785 ; free physical = 5010 ; free virtual = 17851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2451.129 ; gain = 77.629 ; free physical = 5005 ; free virtual = 17845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2451.129 ; gain = 77.629 ; free physical = 5005 ; free virtual = 17845
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2451.129 ; gain = 0.000 ; free physical = 4997 ; free virtual = 17837
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sszabo/github/CPRE587/lab3/hw/staged_mac/hdl/zedboard.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/sszabo/github/CPRE587/lab3/hw/staged_mac/hdl/zedboard.xdc:361]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/sszabo/github/CPRE587/lab3/hw/staged_mac/hdl/zedboard.xdc:366]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/sszabo/github/CPRE587/lab3/hw/staged_mac/hdl/zedboard.xdc:371]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/sszabo/github/CPRE587/lab3/hw/staged_mac/hdl/zedboard.xdc:374]
Finished Parsing XDC File [/home/sszabo/github/CPRE587/lab3/hw/staged_mac/hdl/zedboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sszabo/github/CPRE587/lab3/hw/staged_mac/hdl/zedboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/staged_mac_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/staged_mac_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.863 ; gain = 0.000 ; free physical = 4908 ; free virtual = 17749
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2558.863 ; gain = 0.000 ; free physical = 4908 ; free virtual = 17749
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2558.863 ; gain = 185.363 ; free physical = 4975 ; free virtual = 17815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2558.863 ; gain = 185.363 ; free physical = 4975 ; free virtual = 17815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2558.863 ; gain = 185.363 ; free physical = 4974 ; free virtual = 17815
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'tlast_reg_reg' [/home/sszabo/github/CPRE587/lab3/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.srcs/sources_1/imports/hdl/staged_mac.sv:69]
WARNING: [Synth 8-327] inferring latch for variable 'accum_reg_reg' [/home/sszabo/github/CPRE587/lab3/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.srcs/sources_1/imports/hdl/staged_mac.sv:68]
WARNING: [Synth 8-327] inferring latch for variable 'tid_reg_reg' [/home/sszabo/github/CPRE587/lab3/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.srcs/sources_1/imports/hdl/staged_mac.sv:70]
WARNING: [Synth 8-327] inferring latch for variable 'mult_reg_reg' [/home/sszabo/github/CPRE587/lab3/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.srcs/sources_1/imports/hdl/staged_mac.sv:132]
WARNING: [Synth 8-327] inferring latch for variable 'activation_reg_reg' [/home/sszabo/github/CPRE587/lab3/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.srcs/sources_1/imports/hdl/staged_mac.sv:101]
WARNING: [Synth 8-327] inferring latch for variable 'weight_reg_reg' [/home/sszabo/github/CPRE587/lab3/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.srcs/sources_1/imports/hdl/staged_mac.sv:100]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2558.863 ; gain = 185.363 ; free physical = 4968 ; free virtual = 17809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   72 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   6 Input   72 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mult_reg0, operation Mode is: A*B.
DSP Report: operator mult_reg0 is absorbed into DSP mult_reg0.
DSP Report: operator mult_reg0 is absorbed into DSP mult_reg0.
DSP Report: Generating DSP mult_reg0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_reg0 is absorbed into DSP mult_reg0.
DSP Report: operator mult_reg0 is absorbed into DSP mult_reg0.
DSP Report: Generating DSP mult_reg0, operation Mode is: A*B.
DSP Report: operator mult_reg0 is absorbed into DSP mult_reg0.
DSP Report: operator mult_reg0 is absorbed into DSP mult_reg0.
DSP Report: Generating DSP mult_reg0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_reg0 is absorbed into DSP mult_reg0.
DSP Report: operator mult_reg0 is absorbed into DSP mult_reg0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2558.863 ; gain = 185.363 ; free physical = 4954 ; free virtual = 17799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|staged_mac  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|staged_mac  | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|staged_mac  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|staged_mac  | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2572.863 ; gain = 199.363 ; free physical = 4768 ; free virtual = 17613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2582.879 ; gain = 209.379 ; free physical = 4767 ; free virtual = 17612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2600.902 ; gain = 227.402 ; free physical = 4767 ; free virtual = 17612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2600.902 ; gain = 227.402 ; free physical = 4797 ; free virtual = 17644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2600.902 ; gain = 227.402 ; free physical = 4797 ; free virtual = 17644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2600.902 ; gain = 227.402 ; free physical = 4797 ; free virtual = 17644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2600.902 ; gain = 227.402 ; free physical = 4797 ; free virtual = 17644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2600.902 ; gain = 227.402 ; free physical = 4797 ; free virtual = 17644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2600.902 ; gain = 227.402 ; free physical = 4797 ; free virtual = 17644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     4|
|2     |CARRY4  |    21|
|3     |DSP48E1 |     4|
|4     |LUT2    |    98|
|5     |LUT3    |     3|
|6     |LUT4    |    76|
|7     |LUT5    |    33|
|8     |LUT6    |     3|
|9     |FDRE    |     3|
|10    |LD      |   170|
|11    |IBUF    |    78|
|12    |OBUF    |    43|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2600.902 ; gain = 227.402 ; free physical = 4797 ; free virtual = 17644
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2600.902 ; gain = 119.668 ; free physical = 4862 ; free virtual = 17708
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2600.910 ; gain = 227.402 ; free physical = 4862 ; free virtual = 17709
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.910 ; gain = 0.000 ; free physical = 4925 ; free virtual = 17776
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.910 ; gain = 0.000 ; free physical = 4865 ; free virtual = 17716
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 170 instances were transformed.
  LD => LDCE: 170 instances

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 2600.910 ; gain = 231.590 ; free physical = 4927 ; free virtual = 17778
INFO: [Common 17-1381] The checkpoint '/home/sszabo/github/CPRE587/lab3/hw/staged_mac/vivado/tc_staged_mac/tc_staged_mac.runs/synth_1/staged_mac.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file staged_mac_utilization_synth.rpt -pb staged_mac_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 25 14:41:19 2023...
