Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Sep 11 15:48:22 2019
| Host         : osboxes running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -file ./outCellular/post_place_timing_summary.rpt
| Design       : CellularTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.776        0.000                      0                   83        0.179        0.000                      0                   83        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.776        0.000                      0                   83        0.179        0.000                      0                   83        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.776ns  (required time - arrival time)
  Source:                 CELLULAR_inst/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CELLULAR_inst/cellular_register_0.#r_rec_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.704ns (23.728%)  route 2.263ns (76.272%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, estimated)       1.718     5.321    CELLULAR_inst/CLK
    SLICE_X86Y71         FDCE                                         r  CELLULAR_inst/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDCE (Prop_fdce_C_Q)         0.456     5.777 f  CELLULAR_inst/cnt_reg[22]/Q
                         net (fo=2, estimated)        1.009     6.786    CELLULAR_inst/cnt_reg[22]
    SLICE_X87Y71         LUT6 (Prop_lut6_I0_O)        0.124     6.910 r  CELLULAR_inst/cellular_register_0.#r_rec[15]_i_3/O
                         net (fo=1, estimated)        0.718     7.628    CELLULAR_inst/cellular_register_0.#r_rec[15]_i_3_n_0
    SLICE_X87Y68         LUT4 (Prop_lut4_I1_O)        0.124     7.752 r  CELLULAR_inst/cellular_register_0.#r_rec[15]_i_1/O
                         net (fo=16, estimated)       0.536     8.288    CELLULAR_inst/ce_0
    SLICE_X89Y65         FDCE                                         r  CELLULAR_inst/cellular_register_0.#r_rec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, estimated)       1.606    15.032    CELLULAR_inst/CLK
    SLICE_X89Y65         FDCE                                         r  CELLULAR_inst/cellular_register_0.#r_rec_reg[0]/C
                         clock pessimism              0.272    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X89Y65         FDCE (Setup_fdce_C_CE)      -0.205    15.063    CELLULAR_inst/cellular_register_0.#r_rec_reg[0]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                  6.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CELLULAR_inst/cellular_register_0.#r_rec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CELLULAR_inst/cellular_carray3t_r_app_arg_0/eta2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.368%)  route 0.127ns (40.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, estimated)       0.602     1.731    CELLULAR_inst/CLK
    SLICE_X89Y65         FDCE                                         r  CELLULAR_inst/cellular_register_0.#r_rec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDCE (Prop_fdce_C_Q)         0.141     1.872 r  CELLULAR_inst/cellular_register_0.#r_rec_reg[0]/Q
                         net (fo=4, estimated)        0.127     2.000    CELLULAR_inst/cellular_carray3t_r_app_arg_0/eta2_reg[15]_0[0]
    SLICE_X88Y65         LUT3 (Prop_lut3_I2_O)        0.045     2.045 r  CELLULAR_inst/cellular_carray3t_r_app_arg_0/#tup_app_arg_0_1/O
                         net (fo=1, routed)           0.000     2.045    CELLULAR_inst/cellular_carray3t_r_app_arg_0/result[1]
    SLICE_X88Y65         FDCE                                         r  CELLULAR_inst/cellular_carray3t_r_app_arg_0/eta2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk100_IBUF_BUFG_inst/O
                         net (fo=56, estimated)       0.872     2.237    CELLULAR_inst/cellular_carray3t_r_app_arg_0/CLK
    SLICE_X88Y65         FDCE                                         r  CELLULAR_inst/cellular_carray3t_r_app_arg_0/eta2_reg[1]/C
                         clock pessimism             -0.492     1.745    
    SLICE_X88Y65         FDCE (Hold_fdce_C_D)         0.120     1.865    CELLULAR_inst/cellular_carray3t_r_app_arg_0/eta2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    CELLULAR_inst/cellular_carray3t_r_app_arg_0/eta2_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X88Y65    CELLULAR_inst/cellular_carray3t_r_app_arg_0/eta2_reg[0]/C



