#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec 19 17:52:46 2023
# Process ID: 52743
# Current directory: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/vivado.log
# Journal file: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 25
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 52864
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2080.691 ; gain = 0.000 ; free physical = 736 ; free virtual = 3757
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:56]
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_U0' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1035]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:54]
INFO: [Synth 8-3491] module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:12' bound to instance 'grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s_fu_203' of component 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:240]
INFO: [Synth 8-638] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:57]
INFO: [Synth 8-3491] module 'dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0.vhd:12' bound to instance 'grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_210' of component 'dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:343]
INFO: [Synth 8-638] synthesizing module 'dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0' (1#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0.vhd:41]
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.vhd:12' bound to instance 'call_ret19_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:370]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.vhd:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.vhd:59' bound to instance 'line_buffer_Array_V_0_0_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.vhd:80]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.vhd:12' bound to instance 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.vhd:90]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' (2#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' (3#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.vhd:59' bound to instance 'line_buffer_Array_V_1232_0_U' of component 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' (4#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s' (5#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:57]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_V_U' of component 'regslice_both' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:283]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (6#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (7#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (8#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s' (9#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_8u_config2_s.vhd:54]
INFO: [Synth 8-3491] module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s.vhd:12' bound to instance 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_U0' of component 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1075]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s' (10#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config3_s.vhd:75]
INFO: [Synth 8-3491] module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:12' bound to instance 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_U0' of component 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1136]
INFO: [Synth 8-638] synthesizing module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:75]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_0_U' of component 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:744]
INFO: [Synth 8-638] synthesizing module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe_core' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:12' bound to instance 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe_core_U' of component 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe_core' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:90]
INFO: [Synth 8-638] synthesizing module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe_core' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe_core' (11#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' (12#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_0_U' of component 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:758]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_1_U' of component 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:772]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_1_U' of component 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:786]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_2_U' of component 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:800]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_2_U' of component 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:814]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_3_U' of component 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:828]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_3_U' of component 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:842]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_4_U' of component 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:856]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_4_U' of component 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:870]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_5_U' of component 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:884]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_5_U' of component 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:898]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_6_U' of component 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:912]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_6_U' of component 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:926]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_7_U' of component 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:940]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_1_7_U' of component 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s_line_bufferdEe' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:954]
INFO: [Synth 8-256] done synthesizing module 'depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s' (13#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config4_s.vhd:75]
INFO: [Synth 8-3491] module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config5_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config5_s.vhd:12' bound to instance 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config5_U0' of component 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config5_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1197]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config5_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config5_s.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config5_s' (14#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config5_s.vhd:75]
INFO: [Synth 8-3491] module 'global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config6_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.vhd:12' bound to instance 'global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config6_U0' of component 'global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config6_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1258]
INFO: [Synth 8-638] synthesizing module 'global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config6_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.vhd:75]
INFO: [Synth 8-3491] module 'compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.vhd:12' bound to instance 'grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_314' of component 'compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.vhd:3134]
INFO: [Synth 8-638] synthesizing module 'compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s' (15#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.vhd:42]
INFO: [Synth 8-3491] module 'compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.vhd:12' bound to instance 'call_ret1_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_342' of component 'compute_global_pool_array_array_ap_fixed_16_6_5_3_0_8u_config6_s' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.vhd:3162]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16ns_18ns_34_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_18ns_34_1_1.vhd:31' bound to instance 'myproject_mul_mul_16ns_18ns_34_1_1_U102' of component 'myproject_mul_mul_16ns_18ns_34_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.vhd:3190]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16ns_18ns_34_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_18ns_34_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16ns_18ns_34_1_1_DSP48_0' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_18ns_34_1_1.vhd:6' bound to instance 'myproject_mul_mul_16ns_18ns_34_1_1_DSP48_0_U' of component 'myproject_mul_mul_16ns_18ns_34_1_1_DSP48_0' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_18ns_34_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16ns_18ns_34_1_1_DSP48_0' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_18ns_34_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16ns_18ns_34_1_1_DSP48_0' (16#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_18ns_34_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16ns_18ns_34_1_1' (17#1) [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_18ns_34_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16ns_18ns_34_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_18ns_34_1_1.vhd:31' bound to instance 'myproject_mul_mul_16ns_18ns_34_1_1_U103' of component 'myproject_mul_mul_16ns_18ns_34_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.vhd:3202]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16ns_18ns_34_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_18ns_34_1_1.vhd:31' bound to instance 'myproject_mul_mul_16ns_18ns_34_1_1_U104' of component 'myproject_mul_mul_16ns_18ns_34_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.vhd:3214]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16ns_18ns_34_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_18ns_34_1_1.vhd:31' bound to instance 'myproject_mul_mul_16ns_18ns_34_1_1_U105' of component 'myproject_mul_mul_16ns_18ns_34_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.vhd:3226]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16ns_18ns_34_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_18ns_34_1_1.vhd:31' bound to instance 'myproject_mul_mul_16ns_18ns_34_1_1_U106' of component 'myproject_mul_mul_16ns_18ns_34_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.vhd:3238]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16ns_18ns_34_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_18ns_34_1_1.vhd:31' bound to instance 'myproject_mul_mul_16ns_18ns_34_1_1_U107' of component 'myproject_mul_mul_16ns_18ns_34_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.vhd:3250]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16ns_18ns_34_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_18ns_34_1_1.vhd:31' bound to instance 'myproject_mul_mul_16ns_18ns_34_1_1_U108' of component 'myproject_mul_mul_16ns_18ns_34_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.vhd:3262]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16ns_18ns_34_1_1' declared at '/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16ns_18ns_34_1_1.vhd:31' bound to instance 'myproject_mul_mul_16ns_18ns_34_1_1_U109' of component 'myproject_mul_mul_16ns_18ns_34_1_1' [/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.vhd:3274]
