--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

X:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml invaders_top_preroute.twx invaders_top_map.ncd -o
invaders_top_preroute.twr invaders_top.pcf -ucf SpaceInvaders.ucf

Design file:              invaders_top_map.ncd
Physical constraint file: invaders_top.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2011-02-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - I_CLK_REF does not clock data from I_RESET
WARNING:Timing:3225 - Timing constraint COMP "I_RESET" OFFSET = IN 10 ns VALID 
   20 ns BEFORE COMP "I_CLK_REF" "RISING"; ignored during timing analysis
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_I_CLK_REF = PERIOD TIMEGRP "I_CLK_REF" 20 ns HIGH 50% 
INPUT_JITTER 0.02 ns;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_I_CLK_REF = PERIOD TIMEGRP "I_CLK_REF" 20 ns HIGH 50% INPUT_JITTER 0.02 ns;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u_clocks/dcma.dcm_inst/CLKIN
  Logical resource: u_clocks/dcma.dcm_inst/CLKIN
  Location pin: DCM.CLKIN
  Clock network: u_clocks/clk_ref_ibuf
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u_clocks/dcma.dcm_inst/CLKIN
  Logical resource: u_clocks/dcma.dcm_inst/CLKIN
  Location pin: DCM.CLKIN
  Clock network: u_clocks/clk_ref_ibuf
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: u_clocks/dcma.dcm_inst/CLKIN
  Logical resource: u_clocks/dcma.dcm_inst/CLKIN
  Location pin: DCM.CLKIN
  Clock network: u_clocks/clk_ref_ibuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_clocks_clk_dcm_op_dv = PERIOD TIMEGRP 
"u_clocks_clk_dcm_op_dv"         TS_I_CLK_REF * 5 HIGH 50% INPUT_JITTER 0.02 
ns;

 1141562 paths analyzed, 2853 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.792ns.
--------------------------------------------------------------------------------

Paths for end point core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F (SLICEM.BY), 26231 paths
--------------------------------------------------------------------------------
Slack (setup path):     87.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core/u_mw8080/u_8080/u0/IR_4_1 (FF)
  Destination:          core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F (RAM)
  Requirement:          100.000ns
  Data Path Delay:      12.782ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk rising at 0.000ns
  Destination Clock:    Clk rising at 100.000ns
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: core/u_mw8080/u_8080/u0/IR_4_1 to core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   core/u_mw8080/u_8080/u0/IR_4_1
                                                       core/u_mw8080/u_8080/u0/IR_4_1
    SLICEL.G1            net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/IR_4_1
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N121
                                                       core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019
    SLICEL.F2            net (fanout=10)    e  0.100   core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N121
                                                       core/u_mw8080/u_8080/u0/mcode/LDZ112
    SLICEL.G2            net (fanout=5)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N121
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N61
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101121
    SLICEL.F4            net (fanout=6)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N182
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N61
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120
    SLICEL.G3            net (fanout=5)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N61
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/N71
                                                       core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297
    SLICEL.F2            net (fanout=4)     e  0.100   core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/N71
                                                       core/u_mw8080/u_8080/u0/IncDecZ_not000111
    SLICEL.G4            net (fanout=3)     e  0.100   core/u_mw8080/u_8080/u0/N71
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegAddrA<1>
                                                       core/u_mw8080/u_8080/u0/RegAddrA_and00021
    SLICEL.F2            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegAddrA_and0002
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegAddrA<1>
                                                       core/u_mw8080/u_8080/u0/RegAddrA<1>
    SLICEM.G2            net (fanout=32)    e  0.100   core/u_mw8080/u_8080/u0/RegAddrA<1>
    SLICEM.Y             Tilo                  0.759   core/u_mw8080/u_8080/u0/RegBusA_r<0>
                                                       core/u_mw8080/u_8080/u0/Regs/Mram_RegsL1.SLICEM_G
    SLICEL.F1            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegBusA<0>
    SLICEL.COUT          Topcyf                1.162   core/u_mw8080/u_8080/u0/ID16<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_lut<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<1>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<2>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<2>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<3>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<4>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<4>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<5>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<6>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<6>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<7>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<8>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<8>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<9>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<10>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<10>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<11>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<12>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<12>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<13>
    SLICEL.Y             Tciny                 0.869   core/u_mw8080/u_8080/u0/ID16<14>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<14>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_xor<15>
    SLICEL.F2            net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/ID16<15>
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegDIH<7>
                                                       core/u_mw8080/u_8080/u0/RegDIH<7>13
    SLICEM.BY            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegDIH<7>
    SLICEM.CLK           Tds                   0.461   core/u_mw8080/u_8080/u0/RegBusA_r<15>
                                                       core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     12.782ns (10.882ns logic, 1.900ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     87.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core/u_mw8080/u_8080/u0/IR_5_1 (FF)
  Destination:          core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F (RAM)
  Requirement:          100.000ns
  Data Path Delay:      12.782ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk rising at 0.000ns
  Destination Clock:    Clk rising at 100.000ns
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: core/u_mw8080/u_8080/u0/IR_5_1 to core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   core/u_mw8080/u_8080/u0/IR_5_1
                                                       core/u_mw8080/u_8080/u0/IR_5_1
    SLICEL.G2            net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/IR_5_1
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N121
                                                       core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019
    SLICEL.F2            net (fanout=10)    e  0.100   core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N121
                                                       core/u_mw8080/u_8080/u0/mcode/LDZ112
    SLICEL.G2            net (fanout=5)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N121
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N61
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101121
    SLICEL.F4            net (fanout=6)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N182
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N61
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120
    SLICEL.G3            net (fanout=5)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N61
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/N71
                                                       core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297
    SLICEL.F2            net (fanout=4)     e  0.100   core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/N71
                                                       core/u_mw8080/u_8080/u0/IncDecZ_not000111
    SLICEL.G4            net (fanout=3)     e  0.100   core/u_mw8080/u_8080/u0/N71
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegAddrA<1>
                                                       core/u_mw8080/u_8080/u0/RegAddrA_and00021
    SLICEL.F2            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegAddrA_and0002
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegAddrA<1>
                                                       core/u_mw8080/u_8080/u0/RegAddrA<1>
    SLICEM.G2            net (fanout=32)    e  0.100   core/u_mw8080/u_8080/u0/RegAddrA<1>
    SLICEM.Y             Tilo                  0.759   core/u_mw8080/u_8080/u0/RegBusA_r<0>
                                                       core/u_mw8080/u_8080/u0/Regs/Mram_RegsL1.SLICEM_G
    SLICEL.F1            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegBusA<0>
    SLICEL.COUT          Topcyf                1.162   core/u_mw8080/u_8080/u0/ID16<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_lut<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<1>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<2>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<2>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<3>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<4>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<4>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<5>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<6>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<6>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<7>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<8>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<8>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<9>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<10>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<10>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<11>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<12>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<12>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<13>
    SLICEL.Y             Tciny                 0.869   core/u_mw8080/u_8080/u0/ID16<14>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<14>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_xor<15>
    SLICEL.F2            net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/ID16<15>
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegDIH<7>
                                                       core/u_mw8080/u_8080/u0/RegDIH<7>13
    SLICEM.BY            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegDIH<7>
    SLICEM.CLK           Tds                   0.461   core/u_mw8080/u_8080/u0/RegBusA_r<15>
                                                       core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     12.782ns (10.882ns logic, 1.900ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     87.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core/u_mw8080/u_8080/u0/IR_2_1 (FF)
  Destination:          core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F (RAM)
  Requirement:          100.000ns
  Data Path Delay:      12.782ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk rising at 0.000ns
  Destination Clock:    Clk rising at 100.000ns
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: core/u_mw8080/u_8080/u0/IR_2_1 to core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   core/u_mw8080/u_8080/u0/IR_2_1
                                                       core/u_mw8080/u_8080/u0/IR_2_1
    SLICEL.G4            net (fanout=3)     e  0.100   core/u_mw8080/u_8080/u0/IR_2_1
    SLICEL.Y             Tilo                  0.704   N311
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161_SW0_SW0
    SLICEL.F4            net (fanout=2)     e  0.100   N320
    SLICEL.X             Tilo                  0.704   N311
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161_SW0
    SLICEL.F4            net (fanout=1)     e  0.100   N311
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161
    SLICEL.F3            net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N61
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120
    SLICEL.G3            net (fanout=5)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N61
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/N71
                                                       core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297
    SLICEL.F2            net (fanout=4)     e  0.100   core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/N71
                                                       core/u_mw8080/u_8080/u0/IncDecZ_not000111
    SLICEL.G4            net (fanout=3)     e  0.100   core/u_mw8080/u_8080/u0/N71
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegAddrA<1>
                                                       core/u_mw8080/u_8080/u0/RegAddrA_and00021
    SLICEL.F2            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegAddrA_and0002
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegAddrA<1>
                                                       core/u_mw8080/u_8080/u0/RegAddrA<1>
    SLICEM.G2            net (fanout=32)    e  0.100   core/u_mw8080/u_8080/u0/RegAddrA<1>
    SLICEM.Y             Tilo                  0.759   core/u_mw8080/u_8080/u0/RegBusA_r<0>
                                                       core/u_mw8080/u_8080/u0/Regs/Mram_RegsL1.SLICEM_G
    SLICEL.F1            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegBusA<0>
    SLICEL.COUT          Topcyf                1.162   core/u_mw8080/u_8080/u0/ID16<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_lut<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<1>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<2>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<2>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<3>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<4>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<4>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<5>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<6>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<6>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<7>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<8>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<8>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<9>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<10>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<10>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<11>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<12>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<12>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<13>
    SLICEL.Y             Tciny                 0.869   core/u_mw8080/u_8080/u0/ID16<14>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<14>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_xor<15>
    SLICEL.F2            net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/ID16<15>
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegDIH<7>
                                                       core/u_mw8080/u_8080/u0/RegDIH<7>13
    SLICEM.BY            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegDIH<7>
    SLICEM.CLK           Tds                   0.461   core/u_mw8080/u_8080/u0/RegBusA_r<15>
                                                       core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     12.782ns (10.882ns logic, 1.900ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F (SLICEM.BY), 26231 paths
--------------------------------------------------------------------------------
Slack (setup path):     87.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core/u_mw8080/u_8080/u0/IR_4_1 (FF)
  Destination:          core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F (RAM)
  Requirement:          100.000ns
  Data Path Delay:      12.782ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk rising at 0.000ns
  Destination Clock:    Clk rising at 100.000ns
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: core/u_mw8080/u_8080/u0/IR_4_1 to core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   core/u_mw8080/u_8080/u0/IR_4_1
                                                       core/u_mw8080/u_8080/u0/IR_4_1
    SLICEL.G1            net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/IR_4_1
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N121
                                                       core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019
    SLICEL.F2            net (fanout=10)    e  0.100   core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N121
                                                       core/u_mw8080/u_8080/u0/mcode/LDZ112
    SLICEL.G2            net (fanout=5)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N121
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N61
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101121
    SLICEL.F4            net (fanout=6)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N182
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N61
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120
    SLICEL.G3            net (fanout=5)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N61
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/N71
                                                       core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297
    SLICEL.F2            net (fanout=4)     e  0.100   core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/N71
                                                       core/u_mw8080/u_8080/u0/IncDecZ_not000111
    SLICEL.G4            net (fanout=3)     e  0.100   core/u_mw8080/u_8080/u0/N71
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegAddrA<1>
                                                       core/u_mw8080/u_8080/u0/RegAddrA_and00021
    SLICEL.F2            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegAddrA_and0002
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegAddrA<1>
                                                       core/u_mw8080/u_8080/u0/RegAddrA<1>
    SLICEM.G2            net (fanout=32)    e  0.100   core/u_mw8080/u_8080/u0/RegAddrA<1>
    SLICEM.Y             Tilo                  0.759   core/u_mw8080/u_8080/u0/RegBusA_r<0>
                                                       core/u_mw8080/u_8080/u0/Regs/Mram_RegsL1.SLICEM_G
    SLICEL.F1            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegBusA<0>
    SLICEL.COUT          Topcyf                1.162   core/u_mw8080/u_8080/u0/ID16<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_lut<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<1>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<2>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<2>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<3>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<4>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<4>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<5>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<6>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<6>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<7>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<8>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<8>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<9>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<10>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<10>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<11>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<12>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<12>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<13>
    SLICEL.Y             Tciny                 0.869   core/u_mw8080/u_8080/u0/ID16<14>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<14>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_xor<15>
    SLICEL.F2            net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/ID16<15>
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegDIH<7>
                                                       core/u_mw8080/u_8080/u0/RegDIH<7>13
    SLICEM.BY            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegDIH<7>
    SLICEM.CLK           Tds                   0.461   core/u_mw8080/u_8080/u0/RegBusC<15>
                                                       core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     12.782ns (10.882ns logic, 1.900ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     87.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core/u_mw8080/u_8080/u0/IR_5_1 (FF)
  Destination:          core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F (RAM)
  Requirement:          100.000ns
  Data Path Delay:      12.782ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk rising at 0.000ns
  Destination Clock:    Clk rising at 100.000ns
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: core/u_mw8080/u_8080/u0/IR_5_1 to core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   core/u_mw8080/u_8080/u0/IR_5_1
                                                       core/u_mw8080/u_8080/u0/IR_5_1
    SLICEL.G2            net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/IR_5_1
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N121
                                                       core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019
    SLICEL.F2            net (fanout=10)    e  0.100   core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N121
                                                       core/u_mw8080/u_8080/u0/mcode/LDZ112
    SLICEL.G2            net (fanout=5)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N121
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N61
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101121
    SLICEL.F4            net (fanout=6)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N182
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N61
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120
    SLICEL.G3            net (fanout=5)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N61
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/N71
                                                       core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297
    SLICEL.F2            net (fanout=4)     e  0.100   core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/N71
                                                       core/u_mw8080/u_8080/u0/IncDecZ_not000111
    SLICEL.G4            net (fanout=3)     e  0.100   core/u_mw8080/u_8080/u0/N71
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegAddrA<1>
                                                       core/u_mw8080/u_8080/u0/RegAddrA_and00021
    SLICEL.F2            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegAddrA_and0002
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegAddrA<1>
                                                       core/u_mw8080/u_8080/u0/RegAddrA<1>
    SLICEM.G2            net (fanout=32)    e  0.100   core/u_mw8080/u_8080/u0/RegAddrA<1>
    SLICEM.Y             Tilo                  0.759   core/u_mw8080/u_8080/u0/RegBusA_r<0>
                                                       core/u_mw8080/u_8080/u0/Regs/Mram_RegsL1.SLICEM_G
    SLICEL.F1            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegBusA<0>
    SLICEL.COUT          Topcyf                1.162   core/u_mw8080/u_8080/u0/ID16<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_lut<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<1>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<2>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<2>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<3>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<4>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<4>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<5>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<6>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<6>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<7>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<8>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<8>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<9>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<10>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<10>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<11>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<12>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<12>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<13>
    SLICEL.Y             Tciny                 0.869   core/u_mw8080/u_8080/u0/ID16<14>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<14>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_xor<15>
    SLICEL.F2            net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/ID16<15>
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegDIH<7>
                                                       core/u_mw8080/u_8080/u0/RegDIH<7>13
    SLICEM.BY            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegDIH<7>
    SLICEM.CLK           Tds                   0.461   core/u_mw8080/u_8080/u0/RegBusC<15>
                                                       core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     12.782ns (10.882ns logic, 1.900ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     87.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core/u_mw8080/u_8080/u0/IR_2_1 (FF)
  Destination:          core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F (RAM)
  Requirement:          100.000ns
  Data Path Delay:      12.782ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk rising at 0.000ns
  Destination Clock:    Clk rising at 100.000ns
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: core/u_mw8080/u_8080/u0/IR_2_1 to core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   core/u_mw8080/u_8080/u0/IR_2_1
                                                       core/u_mw8080/u_8080/u0/IR_2_1
    SLICEL.G4            net (fanout=3)     e  0.100   core/u_mw8080/u_8080/u0/IR_2_1
    SLICEL.Y             Tilo                  0.704   N311
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161_SW0_SW0
    SLICEL.F4            net (fanout=2)     e  0.100   N320
    SLICEL.X             Tilo                  0.704   N311
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161_SW0
    SLICEL.F4            net (fanout=1)     e  0.100   N311
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161
    SLICEL.F3            net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N61
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120
    SLICEL.G3            net (fanout=5)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N61
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/N71
                                                       core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297
    SLICEL.F2            net (fanout=4)     e  0.100   core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/N71
                                                       core/u_mw8080/u_8080/u0/IncDecZ_not000111
    SLICEL.G4            net (fanout=3)     e  0.100   core/u_mw8080/u_8080/u0/N71
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegAddrA<1>
                                                       core/u_mw8080/u_8080/u0/RegAddrA_and00021
    SLICEL.F2            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegAddrA_and0002
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegAddrA<1>
                                                       core/u_mw8080/u_8080/u0/RegAddrA<1>
    SLICEM.G2            net (fanout=32)    e  0.100   core/u_mw8080/u_8080/u0/RegAddrA<1>
    SLICEM.Y             Tilo                  0.759   core/u_mw8080/u_8080/u0/RegBusA_r<0>
                                                       core/u_mw8080/u_8080/u0/Regs/Mram_RegsL1.SLICEM_G
    SLICEL.F1            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegBusA<0>
    SLICEL.COUT          Topcyf                1.162   core/u_mw8080/u_8080/u0/ID16<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_lut<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<1>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<2>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<2>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<3>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<4>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<4>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<5>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<6>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<6>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<7>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<8>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<8>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<9>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<10>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<10>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<11>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<12>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<12>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<13>
    SLICEL.Y             Tciny                 0.869   core/u_mw8080/u_8080/u0/ID16<14>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<14>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_xor<15>
    SLICEL.F2            net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/ID16<15>
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegDIH<7>
                                                       core/u_mw8080/u_8080/u0/RegDIH<7>13
    SLICEM.BY            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegDIH<7>
    SLICEM.CLK           Tds                   0.461   core/u_mw8080/u_8080/u0/RegBusC<15>
                                                       core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     12.782ns (10.882ns logic, 1.900ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G (SLICEM.BY), 26231 paths
--------------------------------------------------------------------------------
Slack (setup path):     87.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core/u_mw8080/u_8080/u0/IR_4_1 (FF)
  Destination:          core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G (RAM)
  Requirement:          100.000ns
  Data Path Delay:      12.763ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk rising at 0.000ns
  Destination Clock:    Clk rising at 100.000ns
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: core/u_mw8080/u_8080/u0/IR_4_1 to core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   core/u_mw8080/u_8080/u0/IR_4_1
                                                       core/u_mw8080/u_8080/u0/IR_4_1
    SLICEL.G1            net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/IR_4_1
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N121
                                                       core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019
    SLICEL.F2            net (fanout=10)    e  0.100   core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N121
                                                       core/u_mw8080/u_8080/u0/mcode/LDZ112
    SLICEL.G2            net (fanout=5)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N121
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N61
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101121
    SLICEL.F4            net (fanout=6)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N182
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N61
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120
    SLICEL.G3            net (fanout=5)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N61
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/N71
                                                       core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297
    SLICEL.F2            net (fanout=4)     e  0.100   core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/N71
                                                       core/u_mw8080/u_8080/u0/IncDecZ_not000111
    SLICEL.G4            net (fanout=3)     e  0.100   core/u_mw8080/u_8080/u0/N71
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegAddrA<1>
                                                       core/u_mw8080/u_8080/u0/RegAddrA_and00021
    SLICEL.F2            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegAddrA_and0002
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegAddrA<1>
                                                       core/u_mw8080/u_8080/u0/RegAddrA<1>
    SLICEM.G2            net (fanout=32)    e  0.100   core/u_mw8080/u_8080/u0/RegAddrA<1>
    SLICEM.Y             Tilo                  0.759   core/u_mw8080/u_8080/u0/RegBusA_r<0>
                                                       core/u_mw8080/u_8080/u0/Regs/Mram_RegsL1.SLICEM_G
    SLICEL.F1            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegBusA<0>
    SLICEL.COUT          Topcyf                1.162   core/u_mw8080/u_8080/u0/ID16<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_lut<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<1>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<2>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<2>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<3>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<4>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<4>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<5>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<6>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<6>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<7>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<8>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<8>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<9>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<10>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<10>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<11>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<12>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<12>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<13>
    SLICEL.Y             Tciny                 0.869   core/u_mw8080/u_8080/u0/ID16<14>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<14>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_xor<15>
    SLICEL.F2            net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/ID16<15>
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegDIH<7>
                                                       core/u_mw8080/u_8080/u0/RegDIH<7>13
    SLICEM.BY            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegDIH<7>
    SLICEM.CLK           Tds                   0.442   core/u_mw8080/u_8080/u0/RegBusA_r<15>
                                                       core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     12.763ns (10.863ns logic, 1.900ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     87.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core/u_mw8080/u_8080/u0/IR_5_1 (FF)
  Destination:          core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G (RAM)
  Requirement:          100.000ns
  Data Path Delay:      12.763ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk rising at 0.000ns
  Destination Clock:    Clk rising at 100.000ns
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: core/u_mw8080/u_8080/u0/IR_5_1 to core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   core/u_mw8080/u_8080/u0/IR_5_1
                                                       core/u_mw8080/u_8080/u0/IR_5_1
    SLICEL.G2            net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/IR_5_1
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N121
                                                       core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019
    SLICEL.F2            net (fanout=10)    e  0.100   core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N121
                                                       core/u_mw8080/u_8080/u0/mcode/LDZ112
    SLICEL.G2            net (fanout=5)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N121
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N61
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101121
    SLICEL.F4            net (fanout=6)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N182
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N61
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120
    SLICEL.G3            net (fanout=5)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N61
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/N71
                                                       core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297
    SLICEL.F2            net (fanout=4)     e  0.100   core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/N71
                                                       core/u_mw8080/u_8080/u0/IncDecZ_not000111
    SLICEL.G4            net (fanout=3)     e  0.100   core/u_mw8080/u_8080/u0/N71
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegAddrA<1>
                                                       core/u_mw8080/u_8080/u0/RegAddrA_and00021
    SLICEL.F2            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegAddrA_and0002
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegAddrA<1>
                                                       core/u_mw8080/u_8080/u0/RegAddrA<1>
    SLICEM.G2            net (fanout=32)    e  0.100   core/u_mw8080/u_8080/u0/RegAddrA<1>
    SLICEM.Y             Tilo                  0.759   core/u_mw8080/u_8080/u0/RegBusA_r<0>
                                                       core/u_mw8080/u_8080/u0/Regs/Mram_RegsL1.SLICEM_G
    SLICEL.F1            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegBusA<0>
    SLICEL.COUT          Topcyf                1.162   core/u_mw8080/u_8080/u0/ID16<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_lut<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<1>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<2>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<2>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<3>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<4>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<4>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<5>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<6>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<6>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<7>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<8>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<8>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<9>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<10>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<10>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<11>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<12>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<12>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<13>
    SLICEL.Y             Tciny                 0.869   core/u_mw8080/u_8080/u0/ID16<14>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<14>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_xor<15>
    SLICEL.F2            net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/ID16<15>
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegDIH<7>
                                                       core/u_mw8080/u_8080/u0/RegDIH<7>13
    SLICEM.BY            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegDIH<7>
    SLICEM.CLK           Tds                   0.442   core/u_mw8080/u_8080/u0/RegBusA_r<15>
                                                       core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     12.763ns (10.863ns logic, 1.900ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     87.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core/u_mw8080/u_8080/u0/IR_2_1 (FF)
  Destination:          core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G (RAM)
  Requirement:          100.000ns
  Data Path Delay:      12.763ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk rising at 0.000ns
  Destination Clock:    Clk rising at 100.000ns
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: core/u_mw8080/u_8080/u0/IR_2_1 to core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   core/u_mw8080/u_8080/u0/IR_2_1
                                                       core/u_mw8080/u_8080/u0/IR_2_1
    SLICEL.G4            net (fanout=3)     e  0.100   core/u_mw8080/u_8080/u0/IR_2_1
    SLICEL.Y             Tilo                  0.704   N311
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161_SW0_SW0
    SLICEL.F4            net (fanout=2)     e  0.100   N320
    SLICEL.X             Tilo                  0.704   N311
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161_SW0
    SLICEL.F4            net (fanout=1)     e  0.100   N311
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161
    SLICEL.F3            net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/mcode/N61
                                                       core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120
    SLICEL.G3            net (fanout=5)     e  0.100   core/u_mw8080/u_8080/u0/mcode/N61
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/N71
                                                       core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297
    SLICEL.F2            net (fanout=4)     e  0.100   core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/N71
                                                       core/u_mw8080/u_8080/u0/IncDecZ_not000111
    SLICEL.G4            net (fanout=3)     e  0.100   core/u_mw8080/u_8080/u0/N71
    SLICEL.Y             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegAddrA<1>
                                                       core/u_mw8080/u_8080/u0/RegAddrA_and00021
    SLICEL.F2            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegAddrA_and0002
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegAddrA<1>
                                                       core/u_mw8080/u_8080/u0/RegAddrA<1>
    SLICEM.G2            net (fanout=32)    e  0.100   core/u_mw8080/u_8080/u0/RegAddrA<1>
    SLICEM.Y             Tilo                  0.759   core/u_mw8080/u_8080/u0/RegBusA_r<0>
                                                       core/u_mw8080/u_8080/u0/Regs/Mram_RegsL1.SLICEM_G
    SLICEL.F1            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegBusA<0>
    SLICEL.COUT          Topcyf                1.162   core/u_mw8080/u_8080/u0/ID16<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_lut<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<0>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<1>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<2>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<2>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<3>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<4>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<4>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<5>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<6>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<6>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<7>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<8>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<8>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<9>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<10>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<10>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<11>
    SLICEL.COUT          Tbyp                  0.118   core/u_mw8080/u_8080/u0/ID16<12>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<12>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<13>
    SLICEL.Y             Tciny                 0.869   core/u_mw8080/u_8080/u0/ID16<14>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_cy<14>
                                                       core/u_mw8080/u_8080/u0/Maddsub_ID16_xor<15>
    SLICEL.F2            net (fanout=1)     e  0.100   core/u_mw8080/u_8080/u0/ID16<15>
    SLICEL.X             Tilo                  0.704   core/u_mw8080/u_8080/u0/RegDIH<7>
                                                       core/u_mw8080/u_8080/u0/RegDIH<7>13
    SLICEM.BY            net (fanout=2)     e  0.100   core/u_mw8080/u_8080/u0/RegDIH<7>
    SLICEM.CLK           Tds                   0.442   core/u_mw8080/u_8080/u0/RegBusA_r<15>
                                                       core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     12.763ns (10.863ns logic, 1.900ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_clocks_clk_dcm_op_dv = PERIOD TIMEGRP "u_clocks_clk_dcm_op_dv"
        TS_I_CLK_REF * 5 HIGH 50% INPUT_JITTER 0.02 ns;
--------------------------------------------------------------------------------

Paths for end point u_dblscan/u_ram_a.A (RAMB16.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dblscan/hpos_i_7 (FF)
  Destination:          u_dblscan/u_ram_a.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk rising at 100.000ns
  Destination Clock:    Clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_dblscan/hpos_i_7 to u_dblscan/u_ram_a.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.470   u_dblscan/hpos_i<6>
                                                       u_dblscan/hpos_i_7
    RAMB16.ADDRA10       net (fanout=3)     e  0.100   u_dblscan/hpos_i<7>
    RAMB16.CLKA          Tbcka       (-Th)     0.131   u_dblscan/u_ram_a
                                                       u_dblscan/u_ram_a.A
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.339ns logic, 0.100ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point u_dblscan/u_ram_a.A (RAMB16.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dblscan/hpos_i_9 (FF)
  Destination:          u_dblscan/u_ram_a.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk rising at 100.000ns
  Destination Clock:    Clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_dblscan/hpos_i_9 to u_dblscan/u_ram_a.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.470   u_dblscan/hpos_i<8>
                                                       u_dblscan/hpos_i_9
    RAMB16.ADDRA12       net (fanout=3)     e  0.100   u_dblscan/hpos_i<9>
    RAMB16.CLKA          Tbcka       (-Th)     0.131   u_dblscan/u_ram_a
                                                       u_dblscan/u_ram_a.A
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.339ns logic, 0.100ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point u_dblscan/u_ram_a.A (RAMB16.ADDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dblscan/hpos_i_1 (FF)
  Destination:          u_dblscan/u_ram_a.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk rising at 100.000ns
  Destination Clock:    Clk rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_dblscan/hpos_i_1 to u_dblscan/u_ram_a.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.470   u_dblscan/hpos_i<0>
                                                       u_dblscan/hpos_i_1
    RAMB16.ADDRA4        net (fanout=3)     e  0.100   u_dblscan/hpos_i<1>
    RAMB16.CLKA          Tbcka       (-Th)     0.131   u_dblscan/u_ram_a
                                                       u_dblscan/u_ram_a.A
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.339ns logic, 0.100ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_clocks_clk_dcm_op_dv = PERIOD TIMEGRP "u_clocks_clk_dcm_op_dv"
        TS_I_CLK_REF * 5 HIGH 50% INPUT_JITTER 0.02 ns;
--------------------------------------------------------------------------------
Slack: 96.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: HCnt<0>/SR
  Logical resource: HCnt_0/SR
  Location pin: SLICEL.SR
  Clock network: core/Rst_n_s_i
--------------------------------------------------------------------------------
Slack: 96.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: HCnt<0>/SR
  Logical resource: HCnt_0/SR
  Location pin: SLICEL.SR
  Clock network: core/Rst_n_s_i
--------------------------------------------------------------------------------
Slack: 96.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: HCnt<0>/SR
  Logical resource: HCnt_1/SR
  Location pin: SLICEL.SR
  Clock network: core/Rst_n_s_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_clocks_clk_dcm_op_fx = PERIOD TIMEGRP 
"u_clocks_clk_dcm_op_fx"         TS_I_CLK_REF / 0.4 HIGH 50% INPUT_JITTER 0.02 
ns;

 278 paths analyzed, 89 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.023ns.
--------------------------------------------------------------------------------

Paths for end point u_dblscan/hpos_o_0 (SLICEL.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     45.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dblscan/hpos_o_4 (FF)
  Destination:          u_dblscan/hpos_o_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_x2 rising at 0.000ns
  Destination Clock:    Clk_x2 rising at 50.000ns
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_dblscan/hpos_o_4 to u_dblscan/hpos_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.591   u_dblscan/hpos_o<4>
                                                       u_dblscan/hpos_o_4
    SLICEL.F1            net (fanout=4)     e  0.100   u_dblscan/hpos_o<4>
    SLICEL.X             Tilo                  0.704   u_dblscan/hpos_o_or000019
                                                       u_dblscan/hpos_o_or000019
    SLICEL.F3            net (fanout=1)     e  0.100   u_dblscan/hpos_o_or000019
    SLICEL.X             Tilo                  0.704   N552
                                                       u_dblscan/hpos_o_or000041_SW0
    SLICEL.F3            net (fanout=1)     e  0.100   N552
    SLICEL.X             Tilo                  0.704   u_dblscan/hpos_o_or0000
                                                       u_dblscan/hpos_o_or000041
    SLICEL.SR            net (fanout=6)     e  0.100   u_dblscan/hpos_o_or0000
    SLICEL.CLK           Tsrck                 0.910   u_dblscan/hpos_o<0>
                                                       u_dblscan/hpos_o_0
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (3.613ns logic, 0.400ns route)
                                                       (90.0% logic, 10.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dblscan/hpos_o_2 (FF)
  Destination:          u_dblscan/hpos_o_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_x2 rising at 0.000ns
  Destination Clock:    Clk_x2 rising at 50.000ns
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_dblscan/hpos_o_2 to u_dblscan/hpos_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.591   u_dblscan/hpos_o<2>
                                                       u_dblscan/hpos_o_2
    SLICEL.F3            net (fanout=4)     e  0.100   u_dblscan/hpos_o<2>
    SLICEL.X             Tilo                  0.704   u_dblscan/hpos_o_or000019
                                                       u_dblscan/hpos_o_or000019
    SLICEL.F3            net (fanout=1)     e  0.100   u_dblscan/hpos_o_or000019
    SLICEL.X             Tilo                  0.704   N552
                                                       u_dblscan/hpos_o_or000041_SW0
    SLICEL.F3            net (fanout=1)     e  0.100   N552
    SLICEL.X             Tilo                  0.704   u_dblscan/hpos_o_or0000
                                                       u_dblscan/hpos_o_or000041
    SLICEL.SR            net (fanout=6)     e  0.100   u_dblscan/hpos_o_or0000
    SLICEL.CLK           Tsrck                 0.910   u_dblscan/hpos_o<0>
                                                       u_dblscan/hpos_o_0
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (3.613ns logic, 0.400ns route)
                                                       (90.0% logic, 10.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dblscan/hpos_o_6 (FF)
  Destination:          u_dblscan/hpos_o_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_x2 rising at 0.000ns
  Destination Clock:    Clk_x2 rising at 50.000ns
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_dblscan/hpos_o_6 to u_dblscan/hpos_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.591   u_dblscan/hpos_o<6>
                                                       u_dblscan/hpos_o_6
    SLICEL.G3            net (fanout=5)     e  0.100   u_dblscan/hpos_o<6>
    SLICEL.Y             Tilo                  0.704   N552
                                                       u_dblscan/hpos_o_or00008
    SLICEL.F1            net (fanout=1)     e  0.100   u_dblscan/hpos_o_or00008/O
    SLICEL.X             Tilo                  0.704   N552
                                                       u_dblscan/hpos_o_or000041_SW0
    SLICEL.F3            net (fanout=1)     e  0.100   N552
    SLICEL.X             Tilo                  0.704   u_dblscan/hpos_o_or0000
                                                       u_dblscan/hpos_o_or000041
    SLICEL.SR            net (fanout=6)     e  0.100   u_dblscan/hpos_o_or0000
    SLICEL.CLK           Tsrck                 0.910   u_dblscan/hpos_o<0>
                                                       u_dblscan/hpos_o_0
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (3.613ns logic, 0.400ns route)
                                                       (90.0% logic, 10.0% route)

--------------------------------------------------------------------------------

Paths for end point u_dblscan/hpos_o_1 (SLICEL.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     45.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dblscan/hpos_o_4 (FF)
  Destination:          u_dblscan/hpos_o_1 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_x2 rising at 0.000ns
  Destination Clock:    Clk_x2 rising at 50.000ns
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_dblscan/hpos_o_4 to u_dblscan/hpos_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.591   u_dblscan/hpos_o<4>
                                                       u_dblscan/hpos_o_4
    SLICEL.F1            net (fanout=4)     e  0.100   u_dblscan/hpos_o<4>
    SLICEL.X             Tilo                  0.704   u_dblscan/hpos_o_or000019
                                                       u_dblscan/hpos_o_or000019
    SLICEL.F3            net (fanout=1)     e  0.100   u_dblscan/hpos_o_or000019
    SLICEL.X             Tilo                  0.704   N552
                                                       u_dblscan/hpos_o_or000041_SW0
    SLICEL.F3            net (fanout=1)     e  0.100   N552
    SLICEL.X             Tilo                  0.704   u_dblscan/hpos_o_or0000
                                                       u_dblscan/hpos_o_or000041
    SLICEL.SR            net (fanout=6)     e  0.100   u_dblscan/hpos_o_or0000
    SLICEL.CLK           Tsrck                 0.910   u_dblscan/hpos_o<0>
                                                       u_dblscan/hpos_o_1
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (3.613ns logic, 0.400ns route)
                                                       (90.0% logic, 10.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dblscan/hpos_o_2 (FF)
  Destination:          u_dblscan/hpos_o_1 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_x2 rising at 0.000ns
  Destination Clock:    Clk_x2 rising at 50.000ns
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_dblscan/hpos_o_2 to u_dblscan/hpos_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.591   u_dblscan/hpos_o<2>
                                                       u_dblscan/hpos_o_2
    SLICEL.F3            net (fanout=4)     e  0.100   u_dblscan/hpos_o<2>
    SLICEL.X             Tilo                  0.704   u_dblscan/hpos_o_or000019
                                                       u_dblscan/hpos_o_or000019
    SLICEL.F3            net (fanout=1)     e  0.100   u_dblscan/hpos_o_or000019
    SLICEL.X             Tilo                  0.704   N552
                                                       u_dblscan/hpos_o_or000041_SW0
    SLICEL.F3            net (fanout=1)     e  0.100   N552
    SLICEL.X             Tilo                  0.704   u_dblscan/hpos_o_or0000
                                                       u_dblscan/hpos_o_or000041
    SLICEL.SR            net (fanout=6)     e  0.100   u_dblscan/hpos_o_or0000
    SLICEL.CLK           Tsrck                 0.910   u_dblscan/hpos_o<0>
                                                       u_dblscan/hpos_o_1
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (3.613ns logic, 0.400ns route)
                                                       (90.0% logic, 10.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dblscan/hpos_o_6 (FF)
  Destination:          u_dblscan/hpos_o_1 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_x2 rising at 0.000ns
  Destination Clock:    Clk_x2 rising at 50.000ns
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_dblscan/hpos_o_6 to u_dblscan/hpos_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.591   u_dblscan/hpos_o<6>
                                                       u_dblscan/hpos_o_6
    SLICEL.G3            net (fanout=5)     e  0.100   u_dblscan/hpos_o<6>
    SLICEL.Y             Tilo                  0.704   N552
                                                       u_dblscan/hpos_o_or00008
    SLICEL.F1            net (fanout=1)     e  0.100   u_dblscan/hpos_o_or00008/O
    SLICEL.X             Tilo                  0.704   N552
                                                       u_dblscan/hpos_o_or000041_SW0
    SLICEL.F3            net (fanout=1)     e  0.100   N552
    SLICEL.X             Tilo                  0.704   u_dblscan/hpos_o_or0000
                                                       u_dblscan/hpos_o_or000041
    SLICEL.SR            net (fanout=6)     e  0.100   u_dblscan/hpos_o_or0000
    SLICEL.CLK           Tsrck                 0.910   u_dblscan/hpos_o<0>
                                                       u_dblscan/hpos_o_1
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (3.613ns logic, 0.400ns route)
                                                       (90.0% logic, 10.0% route)

--------------------------------------------------------------------------------

Paths for end point u_dblscan/hpos_o_2 (SLICEL.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     45.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dblscan/hpos_o_4 (FF)
  Destination:          u_dblscan/hpos_o_2 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_x2 rising at 0.000ns
  Destination Clock:    Clk_x2 rising at 50.000ns
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_dblscan/hpos_o_4 to u_dblscan/hpos_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.591   u_dblscan/hpos_o<4>
                                                       u_dblscan/hpos_o_4
    SLICEL.F1            net (fanout=4)     e  0.100   u_dblscan/hpos_o<4>
    SLICEL.X             Tilo                  0.704   u_dblscan/hpos_o_or000019
                                                       u_dblscan/hpos_o_or000019
    SLICEL.F3            net (fanout=1)     e  0.100   u_dblscan/hpos_o_or000019
    SLICEL.X             Tilo                  0.704   N552
                                                       u_dblscan/hpos_o_or000041_SW0
    SLICEL.F3            net (fanout=1)     e  0.100   N552
    SLICEL.X             Tilo                  0.704   u_dblscan/hpos_o_or0000
                                                       u_dblscan/hpos_o_or000041
    SLICEL.SR            net (fanout=6)     e  0.100   u_dblscan/hpos_o_or0000
    SLICEL.CLK           Tsrck                 0.910   u_dblscan/hpos_o<2>
                                                       u_dblscan/hpos_o_2
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (3.613ns logic, 0.400ns route)
                                                       (90.0% logic, 10.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dblscan/hpos_o_2 (FF)
  Destination:          u_dblscan/hpos_o_2 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_x2 rising at 0.000ns
  Destination Clock:    Clk_x2 rising at 50.000ns
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_dblscan/hpos_o_2 to u_dblscan/hpos_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.591   u_dblscan/hpos_o<2>
                                                       u_dblscan/hpos_o_2
    SLICEL.F3            net (fanout=4)     e  0.100   u_dblscan/hpos_o<2>
    SLICEL.X             Tilo                  0.704   u_dblscan/hpos_o_or000019
                                                       u_dblscan/hpos_o_or000019
    SLICEL.F3            net (fanout=1)     e  0.100   u_dblscan/hpos_o_or000019
    SLICEL.X             Tilo                  0.704   N552
                                                       u_dblscan/hpos_o_or000041_SW0
    SLICEL.F3            net (fanout=1)     e  0.100   N552
    SLICEL.X             Tilo                  0.704   u_dblscan/hpos_o_or0000
                                                       u_dblscan/hpos_o_or000041
    SLICEL.SR            net (fanout=6)     e  0.100   u_dblscan/hpos_o_or0000
    SLICEL.CLK           Tsrck                 0.910   u_dblscan/hpos_o<2>
                                                       u_dblscan/hpos_o_2
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (3.613ns logic, 0.400ns route)
                                                       (90.0% logic, 10.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dblscan/hpos_o_6 (FF)
  Destination:          u_dblscan/hpos_o_2 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_x2 rising at 0.000ns
  Destination Clock:    Clk_x2 rising at 50.000ns
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_dblscan/hpos_o_6 to u_dblscan/hpos_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.591   u_dblscan/hpos_o<6>
                                                       u_dblscan/hpos_o_6
    SLICEL.G3            net (fanout=5)     e  0.100   u_dblscan/hpos_o<6>
    SLICEL.Y             Tilo                  0.704   N552
                                                       u_dblscan/hpos_o_or00008
    SLICEL.F1            net (fanout=1)     e  0.100   u_dblscan/hpos_o_or00008/O
    SLICEL.X             Tilo                  0.704   N552
                                                       u_dblscan/hpos_o_or000041_SW0
    SLICEL.F3            net (fanout=1)     e  0.100   N552
    SLICEL.X             Tilo                  0.704   u_dblscan/hpos_o_or0000
                                                       u_dblscan/hpos_o_or000041
    SLICEL.SR            net (fanout=6)     e  0.100   u_dblscan/hpos_o_or0000
    SLICEL.CLK           Tsrck                 0.910   u_dblscan/hpos_o<2>
                                                       u_dblscan/hpos_o_2
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (3.613ns logic, 0.400ns route)
                                                       (90.0% logic, 10.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_clocks_clk_dcm_op_fx = PERIOD TIMEGRP "u_clocks_clk_dcm_op_fx"
        TS_I_CLK_REF / 0.4 HIGH 50% INPUT_JITTER 0.02 ns;
--------------------------------------------------------------------------------

Paths for end point u_dblscan/u_ram_a.B (RAMB16.ADDRB10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dblscan/hpos_o_7 (FF)
  Destination:          u_dblscan/u_ram_a.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_x2 rising at 50.000ns
  Destination Clock:    Clk_x2 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_dblscan/hpos_o_7 to u_dblscan/u_ram_a.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.470   u_dblscan/hpos_o<6>
                                                       u_dblscan/hpos_o_7
    RAMB16.ADDRB10       net (fanout=5)     e  0.100   u_dblscan/hpos_o<7>
    RAMB16.CLKB          Tbcka       (-Th)     0.131   u_dblscan/u_ram_a
                                                       u_dblscan/u_ram_a.B
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.339ns logic, 0.100ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point u_dblscan/u_ram_a.B (RAMB16.ADDRB12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dblscan/hpos_o_9 (FF)
  Destination:          u_dblscan/u_ram_a.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_x2 rising at 50.000ns
  Destination Clock:    Clk_x2 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_dblscan/hpos_o_9 to u_dblscan/u_ram_a.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.470   u_dblscan/hpos_o<8>
                                                       u_dblscan/hpos_o_9
    RAMB16.ADDRB12       net (fanout=5)     e  0.100   u_dblscan/hpos_o<9>
    RAMB16.CLKB          Tbcka       (-Th)     0.131   u_dblscan/u_ram_a
                                                       u_dblscan/u_ram_a.B
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.339ns logic, 0.100ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point u_dblscan/u_ram_a.B (RAMB16.ADDRB4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dblscan/hpos_o_1 (FF)
  Destination:          u_dblscan/u_ram_a.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_x2 rising at 50.000ns
  Destination Clock:    Clk_x2 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_dblscan/hpos_o_1 to u_dblscan/u_ram_a.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.470   u_dblscan/hpos_o<0>
                                                       u_dblscan/hpos_o_1
    RAMB16.ADDRB4        net (fanout=4)     e  0.100   u_dblscan/hpos_o<1>
    RAMB16.CLKB          Tbcka       (-Th)     0.131   u_dblscan/u_ram_a
                                                       u_dblscan/u_ram_a.B
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.339ns logic, 0.100ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_clocks_clk_dcm_op_fx = PERIOD TIMEGRP "u_clocks_clk_dcm_op_fx"
        TS_I_CLK_REF / 0.4 HIGH 50% INPUT_JITTER 0.02 ns;
--------------------------------------------------------------------------------
Slack: 46.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: u_dblscan/u_ram_a/CLKB
  Logical resource: u_dblscan/u_ram_a.B/CLKB
  Location pin: RAMB16.CLKB
  Clock network: Clk_x2
--------------------------------------------------------------------------------
Slack: 46.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: u_dblscan/u_ram_a/CLKB
  Logical resource: u_dblscan/u_ram_a.B/CLKB
  Location pin: RAMB16.CLKB
  Clock network: Clk_x2
--------------------------------------------------------------------------------
Slack: 46.824ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: u_dblscan/u_ram_a/CLKB
  Logical resource: u_dblscan/u_ram_a.B/CLKB
  Location pin: RAMB16.CLKB
  Clock network: Clk_x2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "I_PS2_CLK" OFFSET = IN 5 ns VALID 20 ns BEFORE COMP 
"I_CLK_REF"         "RISING";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.532ns.
--------------------------------------------------------------------------------

Paths for end point kbd/PS2_Clk_r_0 (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.468ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               I_PS2_CLK (PAD)
  Destination:          kbd/PS2_Clk_r_0 (FF)
  Destination Clock:    Clk rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      1.761ns (Levels of Logic = 1)
  Clock Path Delay:     -0.761ns (Levels of Logic = 3)
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: I_PS2_CLK to kbd/PS2_Clk_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   I_PS2_CLK
                                                       I_PS2_CLK
                                                       I_PS2_CLK_IBUF
    SLICEL.BY            net (fanout=1)     e  0.100   I_PS2_CLK_IBUF
    SLICEL.CLK           Tdick                 0.361   kbd/PS2_Clk_r<1>
                                                       kbd/PS2_Clk_r_0
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (1.661ns logic, 0.100ns route)
                                                       (94.3% logic, 5.7% route)

  Minimum Clock Path: I_CLK_REF to kbd/PS2_Clk_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   I_CLK_REF
                                                       I_CLK_REF
                                                       u_clocks/IBUFG0
    DCM.CLKIN            net (fanout=1)     e  0.100   u_clocks/clk_ref_ibuf
    DCM.CLKDV            Tdcmino              -3.267   u_clocks/dcma.dcm_inst
                                                       u_clocks/dcma.dcm_inst
    BUFGMUX.I0           net (fanout=1)     e  0.100   u_clocks/clk_dcm_op_dv
    BUFGMUX.O            Tgi0o                 1.166   u_clocks/BUFG1
                                                       u_clocks/BUFG1.GCLKMUX
                                                       u_clocks/BUFG1
    SLICEL.CLK           net (fanout=440)   e  0.100   Clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.761ns (-1.061ns logic, 0.300ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "I_PS2_CLK" OFFSET = IN 5 ns VALID 20 ns BEFORE COMP "I_CLK_REF"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point kbd/PS2_Clk_r_0 (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      16.133ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               I_PS2_CLK (PAD)
  Destination:          kbd/PS2_Clk_r_0 (FF)
  Destination Clock:    Clk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Clock Path Delay:     0.132ns (Levels of Logic = 3)
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: I_PS2_CLK to kbd/PS2_Clk_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   I_PS2_CLK
                                                       I_PS2_CLK
                                                       I_PS2_CLK_IBUF
    SLICEL.BY            net (fanout=1)     e  0.100   I_PS2_CLK_IBUF
    SLICEL.CLK           Tckdi       (-Th)    -0.135   kbd/PS2_Clk_r<1>
                                                       kbd/PS2_Clk_r_0
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (1.175ns logic, 0.100ns route)
                                                       (92.2% logic, 7.8% route)

  Maximum Clock Path: I_CLK_REF to kbd/PS2_Clk_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   I_CLK_REF
                                                       I_CLK_REF
                                                       u_clocks/IBUFG0
    DCM.CLKIN            net (fanout=1)     e  0.100   u_clocks/clk_ref_ibuf
    DCM.CLKDV            Tdcmino              -2.925   u_clocks/dcma.dcm_inst
                                                       u_clocks/dcma.dcm_inst
    BUFGMUX.I0           net (fanout=1)     e  0.100   u_clocks/clk_dcm_op_dv
    BUFGMUX.O            Tgi0o                 1.457   u_clocks/BUFG1
                                                       u_clocks/BUFG1.GCLKMUX
                                                       u_clocks/BUFG1
    SLICEL.CLK           net (fanout=440)   e  0.100   Clk
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (-0.168ns logic, 0.300ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "I_PS2_DATA" OFFSET = IN 5 ns VALID 20 ns BEFORE COMP 
"I_CLK_REF"         "RISING";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.532ns.
--------------------------------------------------------------------------------

Paths for end point kbd/PS2_Data_r_0 (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.468ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               I_PS2_DATA (PAD)
  Destination:          kbd/PS2_Data_r_0 (FF)
  Destination Clock:    Clk rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      1.761ns (Levels of Logic = 1)
  Clock Path Delay:     -0.761ns (Levels of Logic = 3)
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: I_PS2_DATA to kbd/PS2_Data_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   I_PS2_DATA
                                                       I_PS2_DATA
                                                       I_PS2_DATA_IBUF
    SLICEL.BY            net (fanout=1)     e  0.100   I_PS2_DATA_IBUF
    SLICEL.CLK           Tdick                 0.361   kbd/PS2_Data_r<1>
                                                       kbd/PS2_Data_r_0
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (1.661ns logic, 0.100ns route)
                                                       (94.3% logic, 5.7% route)

  Minimum Clock Path: I_CLK_REF to kbd/PS2_Data_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   I_CLK_REF
                                                       I_CLK_REF
                                                       u_clocks/IBUFG0
    DCM.CLKIN            net (fanout=1)     e  0.100   u_clocks/clk_ref_ibuf
    DCM.CLKDV            Tdcmino              -3.267   u_clocks/dcma.dcm_inst
                                                       u_clocks/dcma.dcm_inst
    BUFGMUX.I0           net (fanout=1)     e  0.100   u_clocks/clk_dcm_op_dv
    BUFGMUX.O            Tgi0o                 1.166   u_clocks/BUFG1
                                                       u_clocks/BUFG1.GCLKMUX
                                                       u_clocks/BUFG1
    SLICEL.CLK           net (fanout=440)   e  0.100   Clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.761ns (-1.061ns logic, 0.300ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "I_PS2_DATA" OFFSET = IN 5 ns VALID 20 ns BEFORE COMP "I_CLK_REF"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point kbd/PS2_Data_r_0 (SLICEL.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      16.133ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               I_PS2_DATA (PAD)
  Destination:          kbd/PS2_Data_r_0 (FF)
  Destination Clock:    Clk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Clock Path Delay:     0.132ns (Levels of Logic = 3)
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: I_PS2_DATA to kbd/PS2_Data_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   I_PS2_DATA
                                                       I_PS2_DATA
                                                       I_PS2_DATA_IBUF
    SLICEL.BY            net (fanout=1)     e  0.100   I_PS2_DATA_IBUF
    SLICEL.CLK           Tckdi       (-Th)    -0.135   kbd/PS2_Data_r<1>
                                                       kbd/PS2_Data_r_0
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (1.175ns logic, 0.100ns route)
                                                       (92.2% logic, 7.8% route)

  Maximum Clock Path: I_CLK_REF to kbd/PS2_Data_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   I_CLK_REF
                                                       I_CLK_REF
                                                       u_clocks/IBUFG0
    DCM.CLKIN            net (fanout=1)     e  0.100   u_clocks/clk_ref_ibuf
    DCM.CLKDV            Tdcmino              -2.925   u_clocks/dcma.dcm_inst
                                                       u_clocks/dcma.dcm_inst
    BUFGMUX.I0           net (fanout=1)     e  0.100   u_clocks/clk_dcm_op_dv
    BUFGMUX.O            Tgi0o                 1.457   u_clocks/BUFG1
                                                       u_clocks/BUFG1.GCLKMUX
                                                       u_clocks/BUFG1
    SLICEL.CLK           net (fanout=440)   e  0.100   Clk
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (-0.168ns logic, 0.300ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "I_RESET" OFFSET = IN 10 ns VALID 20 ns BEFORE COMP 
"I_CLK_REF" "RISING";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "Outputs" OFFSET = OUT 20 ns AFTER COMP "I_CLK_REF";

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.081ns.
--------------------------------------------------------------------------------

Paths for end point O_VIDEO_G (IOB.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  15.919ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_dblscan/RGB_OUT_1 (FF)
  Destination:          O_VIDEO_G (PAD)
  Source Clock:         Clk_x2 rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      3.939ns (Levels of Logic = 1)
  Clock Path Delay:     0.132ns (Levels of Logic = 3)
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path: I_CLK_REF to u_dblscan/RGB_OUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   I_CLK_REF
                                                       I_CLK_REF
                                                       u_clocks/IBUFG0
    DCM.CLKIN            net (fanout=1)     e  0.100   u_clocks/clk_ref_ibuf
    DCM.CLKFX            Tdcmino              -2.925   u_clocks/dcma.dcm_inst
                                                       u_clocks/dcma.dcm_inst
    BUFGMUX.I0           net (fanout=1)     e  0.100   u_clocks/clk_dcm_op_fx
    BUFGMUX.O            Tgi0o                 1.457   u_clocks/BUFG2
                                                       u_clocks/BUFG2.GCLKMUX
                                                       u_clocks/BUFG2
    SLICEL.CLK           net (fanout=20)    e  0.100   Clk_x2
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (-0.168ns logic, 0.300ns route)

  Maximum Data Path: u_dblscan/RGB_OUT_1 to O_VIDEO_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.591   u_dblscan/RGB_OUT<1>
                                                       u_dblscan/RGB_OUT_1
    IOB.O1               net (fanout=1)     e  0.100   u_dblscan/RGB_OUT<1>
    IOB.PAD              Tioop                 3.248   O_VIDEO_G
                                                       O_VIDEO_G_OBUF
                                                       O_VIDEO_G
    -------------------------------------------------  ---------------------------
    Total                                      3.939ns (3.839ns logic, 0.100ns route)
                                                       (97.5% logic, 2.5% route)

--------------------------------------------------------------------------------

Paths for end point O_HSYNC (IOB.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  15.923ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_dblscan/HSYNC_OUT (FF)
  Destination:          O_HSYNC (PAD)
  Source Clock:         Clk_x2 rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      3.935ns (Levels of Logic = 1)
  Clock Path Delay:     0.132ns (Levels of Logic = 3)
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path: I_CLK_REF to u_dblscan/HSYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   I_CLK_REF
                                                       I_CLK_REF
                                                       u_clocks/IBUFG0
    DCM.CLKIN            net (fanout=1)     e  0.100   u_clocks/clk_ref_ibuf
    DCM.CLKFX            Tdcmino              -2.925   u_clocks/dcma.dcm_inst
                                                       u_clocks/dcma.dcm_inst
    BUFGMUX.I0           net (fanout=1)     e  0.100   u_clocks/clk_dcm_op_fx
    BUFGMUX.O            Tgi0o                 1.457   u_clocks/BUFG2
                                                       u_clocks/BUFG2.GCLKMUX
                                                       u_clocks/BUFG2
    SLICEL.CLK           net (fanout=20)    e  0.100   Clk_x2
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (-0.168ns logic, 0.300ns route)

  Maximum Data Path: u_dblscan/HSYNC_OUT to O_HSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   u_dblscan/HSYNC_OUT
                                                       u_dblscan/HSYNC_OUT
    IOB.O1               net (fanout=1)     e  0.100   u_dblscan/HSYNC_OUT
    IOB.PAD              Tioop                 3.248   O_HSYNC
                                                       O_HSYNC_OBUF
                                                       O_HSYNC
    -------------------------------------------------  ---------------------------
    Total                                      3.935ns (3.835ns logic, 0.100ns route)
                                                       (97.5% logic, 2.5% route)

--------------------------------------------------------------------------------

Paths for end point O_VSYNC (IOB.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  15.923ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_dblscan/VSYNC_OUT (FF)
  Destination:          O_VSYNC (PAD)
  Source Clock:         Clk_x2 rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      3.935ns (Levels of Logic = 1)
  Clock Path Delay:     0.132ns (Levels of Logic = 3)
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path: I_CLK_REF to u_dblscan/VSYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.300   I_CLK_REF
                                                       I_CLK_REF
                                                       u_clocks/IBUFG0
    DCM.CLKIN            net (fanout=1)     e  0.100   u_clocks/clk_ref_ibuf
    DCM.CLKFX            Tdcmino              -2.925   u_clocks/dcma.dcm_inst
                                                       u_clocks/dcma.dcm_inst
    BUFGMUX.I0           net (fanout=1)     e  0.100   u_clocks/clk_dcm_op_fx
    BUFGMUX.O            Tgi0o                 1.457   u_clocks/BUFG2
                                                       u_clocks/BUFG2.GCLKMUX
                                                       u_clocks/BUFG2
    SLICEL.CLK           net (fanout=20)    e  0.100   Clk_x2
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (-0.168ns logic, 0.300ns route)

  Maximum Data Path: u_dblscan/VSYNC_OUT to O_VSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.587   u_dblscan/VSYNC_OUT
                                                       u_dblscan/VSYNC_OUT
    IOB.O1               net (fanout=1)     e  0.100   u_dblscan/VSYNC_OUT
    IOB.PAD              Tioop                 3.248   O_VSYNC
                                                       O_VSYNC_OBUF
                                                       O_VSYNC
    -------------------------------------------------  ---------------------------
    Total                                      3.935ns (3.835ns logic, 0.100ns route)
                                                       (97.5% logic, 2.5% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "Outputs" OFFSET = OUT 20 ns AFTER COMP "I_CLK_REF";
--------------------------------------------------------------------------------

Paths for end point O_HSYNC (IOB.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.533ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_dblscan/HSYNC_OUT (FF)
  Destination:          O_HSYNC (PAD)
  Source Clock:         Clk_x2 rising at 0.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 1)
  Clock Path Delay:     -0.761ns (Levels of Logic = 3)
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path: I_CLK_REF to u_dblscan/HSYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   I_CLK_REF
                                                       I_CLK_REF
                                                       u_clocks/IBUFG0
    DCM.CLKIN            net (fanout=1)     e  0.100   u_clocks/clk_ref_ibuf
    DCM.CLKFX            Tdcmino              -3.267   u_clocks/dcma.dcm_inst
                                                       u_clocks/dcma.dcm_inst
    BUFGMUX.I0           net (fanout=1)     e  0.100   u_clocks/clk_dcm_op_fx
    BUFGMUX.O            Tgi0o                 1.166   u_clocks/BUFG2
                                                       u_clocks/BUFG2.GCLKMUX
                                                       u_clocks/BUFG2
    SLICEL.CLK           net (fanout=20)    e  0.100   Clk_x2
    -------------------------------------------------  ---------------------------
    Total                                     -0.761ns (-1.061ns logic, 0.300ns route)

  Minimum Data Path: u_dblscan/HSYNC_OUT to O_HSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.470   u_dblscan/HSYNC_OUT
                                                       u_dblscan/HSYNC_OUT
    IOB.O1               net (fanout=1)     e  0.100   u_dblscan/HSYNC_OUT
    IOB.PAD              Tioop                 2.734   O_HSYNC
                                                       O_HSYNC_OBUF
                                                       O_HSYNC
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (3.204ns logic, 0.100ns route)
                                                       (97.0% logic, 3.0% route)

--------------------------------------------------------------------------------

Paths for end point O_VSYNC (IOB.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.533ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_dblscan/VSYNC_OUT (FF)
  Destination:          O_VSYNC (PAD)
  Source Clock:         Clk_x2 rising at 0.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 1)
  Clock Path Delay:     -0.761ns (Levels of Logic = 3)
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path: I_CLK_REF to u_dblscan/VSYNC_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   I_CLK_REF
                                                       I_CLK_REF
                                                       u_clocks/IBUFG0
    DCM.CLKIN            net (fanout=1)     e  0.100   u_clocks/clk_ref_ibuf
    DCM.CLKFX            Tdcmino              -3.267   u_clocks/dcma.dcm_inst
                                                       u_clocks/dcma.dcm_inst
    BUFGMUX.I0           net (fanout=1)     e  0.100   u_clocks/clk_dcm_op_fx
    BUFGMUX.O            Tgi0o                 1.166   u_clocks/BUFG2
                                                       u_clocks/BUFG2.GCLKMUX
                                                       u_clocks/BUFG2
    SLICEL.CLK           net (fanout=20)    e  0.100   Clk_x2
    -------------------------------------------------  ---------------------------
    Total                                     -0.761ns (-1.061ns logic, 0.300ns route)

  Minimum Data Path: u_dblscan/VSYNC_OUT to O_VSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.470   u_dblscan/VSYNC_OUT
                                                       u_dblscan/VSYNC_OUT
    IOB.O1               net (fanout=1)     e  0.100   u_dblscan/VSYNC_OUT
    IOB.PAD              Tioop                 2.734   O_VSYNC
                                                       O_VSYNC_OBUF
                                                       O_VSYNC
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (3.204ns logic, 0.100ns route)
                                                       (97.0% logic, 3.0% route)

--------------------------------------------------------------------------------

Paths for end point O_AUDIO_L (IOB.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.533ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_dac/DACout_q (FF)
  Destination:          O_AUDIO_L (PAD)
  Source Clock:         Clk rising at 0.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 1)
  Clock Path Delay:     -0.761ns (Levels of Logic = 3)
  Clock Uncertainty:    0.010ns

  Clock Uncertainty:          0.010ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.020ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path: I_CLK_REF to u_dac/DACout_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IBUF.I               Tiopi                 1.040   I_CLK_REF
                                                       I_CLK_REF
                                                       u_clocks/IBUFG0
    DCM.CLKIN            net (fanout=1)     e  0.100   u_clocks/clk_ref_ibuf
    DCM.CLKDV            Tdcmino              -3.267   u_clocks/dcma.dcm_inst
                                                       u_clocks/dcma.dcm_inst
    BUFGMUX.I0           net (fanout=1)     e  0.100   u_clocks/clk_dcm_op_dv
    BUFGMUX.O            Tgi0o                 1.166   u_clocks/BUFG1
                                                       u_clocks/BUFG1.GCLKMUX
                                                       u_clocks/BUFG1
    SLICEL.CLK           net (fanout=440)   e  0.100   Clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.761ns (-1.061ns logic, 0.300ns route)

  Minimum Data Path: u_dac/DACout_q to O_AUDIO_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.470   u_dac/DACout_q
                                                       u_dac/DACout_q
    IOB.O1               net (fanout=2)     e  0.100   u_dac/DACout_q
    IOB.PAD              Tioop                 2.734   O_AUDIO_L
                                                       O_AUDIO_L_OBUF
                                                       O_AUDIO_L
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (3.204ns logic, 0.100ns route)
                                                       (97.0% logic, 3.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_I_CLK_REF
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_I_CLK_REF                   |     20.000ns|      6.000ns|      2.558ns|            0|            0|            0|      1141840|
| TS_u_clocks_clk_dcm_op_dv     |    100.000ns|     12.792ns|          N/A|            0|            0|      1141562|            0|
| TS_u_clocks_clk_dcm_op_fx     |     50.000ns|      4.023ns|          N/A|            0|            0|          278|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock I_CLK_REF
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
I_PS2_CLK   |    2.532(R)|   -1.133(R)|Clk               |   0.000|
I_PS2_DATA  |    2.532(R)|   -1.133(R)|Clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock I_CLK_REF to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
O_AUDIO_L   |    4.077(R)|Clk               |   0.000|
O_AUDIO_R   |    4.077(R)|Clk               |   0.000|
O_HSYNC     |    4.077(R)|Clk_x2            |   0.000|
O_VIDEO_B   |    4.077(R)|Clk_x2            |   0.000|
O_VIDEO_G   |    4.081(R)|Clk_x2            |   0.000|
O_VIDEO_R   |    4.077(R)|Clk_x2            |   0.000|
O_VSYNC     |    4.077(R)|Clk_x2            |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock I_CLK_REF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
I_CLK_REF      |   12.792|         |         |         |
---------------+---------+---------+---------+---------+

COMP "I_PS2_CLK" OFFSET = IN 5 ns VALID 20 ns BEFORE COMP "I_CLK_REF"         "RISING";
Worst Case Data Window 1.399; Ideal Clock Offset To Actual Clock 6.833; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
I_PS2_CLK         |    2.532(R)|   -1.133(R)|    2.468|   16.133|       -6.833|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       2.532|      -1.133|    2.468|   16.133|             |
------------------+------------+------------+---------+---------+-------------+

COMP "I_PS2_DATA" OFFSET = IN 5 ns VALID 20 ns BEFORE COMP "I_CLK_REF"         "RISING";
Worst Case Data Window 1.399; Ideal Clock Offset To Actual Clock 6.833; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
I_PS2_DATA        |    2.532(R)|   -1.133(R)|    2.468|   16.133|       -6.833|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       2.532|      -1.133|    2.468|   16.133|             |
------------------+------------+------------+---------+---------+-------------+

TIMEGRP "Outputs" OFFSET = OUT 20 ns AFTER COMP "I_CLK_REF";
Bus Skew: 0.004 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
O_AUDIO_L                                      |        4.077|         0.000|
O_AUDIO_R                                      |        4.077|         0.000|
O_HSYNC                                        |        4.077|         0.000|
O_VIDEO_B                                      |        4.077|         0.000|
O_VIDEO_G                                      |        4.081|         0.004|
O_VIDEO_R                                      |        4.077|         0.000|
O_VSYNC                                        |        4.077|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1141849 paths, 0 nets, and 8477 connections

Design statistics:
   Minimum period:  12.792ns{1}   (Maximum frequency:  78.174MHz)
   Minimum input required time before clock:   2.532ns
   Minimum output required time after clock:   4.081ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 22 19:19:16 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 124 MB



