<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<cpu HW_revision="1.0" XML_version="1.2" id="CortexA53" isa="CortexA53" desc="CortexA53" description="CortexA53 CPU">

    <register id="PC" acronym="PC" width="64" description="Program Counter"/>
    <register id="SP" acronym="SP" width="64" description="Stack Pointer"/>
    <register id="LR" acronym="LR" width="64" description="Link Register"/>

    <instance href="./aarch64_core_regs.xml" id="A64 Core Registers" xml="aarch64_core_regs.xml" xmlpath="./" HW_revision="" requestor="aarch64" baseaddr="0" size="00" accessnumbytes="8" permissions="p"/>
    <instance href="./aarch32_core_regs.xml" id="A32 Core Registers" xml="aarch32_core_regs.xml" xmlpath="./" HW_revision="" requestor="aarch64" baseaddr="0" size="00" accessnumbytes="8" permissions="p"/>
    <instance href="./aarch64_simd_regs.xml" id="SIMD Registers" xml="aarch64_simd_regs.xml" xmlpath="./" HW_revision="" requestor="aarch64" baseaddr="0" size="00" accessnumbytes="8" permissions="p"/>
    <instance href="./aarch64_control_regs.xml" id="Control Registers" xml="aarch64_control_regs.xml" xmlpath="./" HW_revision="" requestor="aarch64" baseaddr="0" size="00" accessnumbytes="8" permissions="p"/>
    <instance href="../Modules/cortexA53/cortexa53_a32_banked_regs.xml" id="A32 Banked Registers" xml="cortexa53_a32_banked_regs.xml" xmlpath="./" HW_revision="" requestor="aarch64" baseaddr="0" size="00" accessnumbytes="8" permissions="p"/>
    <instance href="../Modules/cortexA53/cortexa53_system_regs.xml" id="System Registers" xml="cortexa53_system_regs.xml" xmlpath="./" HW_revision="" requestor="aarch64" baseaddr="0" size="00" accessnumbytes="8" permissions="p"/>
    <instance href="../Modules/cortexA53/cortexa53_debug_regs.xml" id="Debug Registers" xml="cortexa53_debug_regs.xml" xmlpath="./" HW_revision="" requestor="aarch64" baseaddr="0" size="00" accessnumbytes="8" permissions="p"/>
    <instance href="../Modules/cortexA53/cortexa53_interrupt_regs.xml" id="Interrupt Controller Registers" xml="cortexa53_interrupt_regs.xml" xmlpath="./" HW_revision="" requestor="aarch64" baseaddr="0" size="00" accessnumbytes="8" permissions="p"/>
    <instance href="../Modules/cortexA53/cortexa53_timer_regs.xml" id="Timer Registers" xml="cortexa53_timer_regs.xml" xmlpath="./" HW_revision="" requestor="aarch64" baseaddr="0" size="00" accessnumbytes="8" permissions="p"/>
    <instance href="../Modules/cortexA53/cortexa53_at_regs.xml" id="Address Translation Registers" xml="cortexa53_at_regs.xml" xmlpath="./" HW_revision="" requestor="aarch64" baseaddr="0" size="00" accessnumbytes="8" permissions="p"/>
    <instance href="../Modules/cortexA53/cortexa53_tlb_regs.xml" id="TLB Control Registers" xml="cortexa53_tlb_regs.xml" xmlpath="./" HW_revision="" requestor="aarch64" baseaddr="0" size="00" accessnumbytes="8" permissions="p"/>
    <instance href="../Modules/cortexA53/cortexa53_cache_regs.xml" id="Cache Control Registers" xml="cortexa53_cache_regs.xml" xmlpath="./" HW_revision="" requestor="aarch64" baseaddr="0" size="00" accessnumbytes="8" permissions="p"/>
    <instance href="../Modules/cortexA53/cortexa53_perf_regs.xml" id="Performance Monitor Registers" xml="cortexa53_perf_regs.xml" xmlpath="./" HW_revision="" requestor="aarch64" baseaddr="0" size="00" accessnumbytes="8" permissions="p"/>
    <instance href="../Modules/cortexA53/cortexa53_ext_debug_regs.xml" id="External Debug Registers" xml="cortexa53_ext_debug_regs.xml" xmlpath="./" HW_revision="" requestor="aarch64" baseaddr="0" size="00" accessnumbytes="8" permissions="p"/>
    <instance href="../Modules/cortexA53/cortexa53_cti_regs.xml" id="CTI Registers" xml="cortexa53_cti_regs.xml" xmlpath="./" HW_revision="" requestor="aarch64" baseaddr="0" size="00" accessnumbytes="8" permissions="p"/>
    <instance href="../Modules/cortexA53/cortexa53_NotVisible.xml" id="" xml="cortexa53_NotVisible.xml" xmlpath="./" HW_revision="" requestor="aarch64" baseaddr="0" size="00" accessnumbytes="8" permissions="p"/>
<!--

-->
</cpu>
<!--
    <register id="CPSR" acronym="CPSR" width="32" description="Stores the status of interrupt enables and critical processor status signals">
        <bitfield id="Q" width="1" begin="27" end="27" resetval="0" description="Indicates whether an overflow or a saturation occurred in the enhanced DSP instructions" range="" rwaccess="R" />
        <bitfield id="IT_1_0" width="2" begin="26" end="25" resetval="0" description="IT state bits." range="" rwaccess="RW" />
        <bitfield id="J" width="1" begin="24" end="24" resetval="0" description="Java State Bit." range="" rwaccess="R" />
        <bitfield id="Reserved" width="4" begin="23" end="20" resetval="0" description="Reserved." range="" rwaccess="R" />
        <bitfield id="GE" width="4" begin="19" end="16" resetval="0" description="Greater than or equal bits" range="" rwaccess="RW" />
        <bitfield id="IT_7_2" width="6" begin="15" end="10" resetval="0" description="IT state bits" range="" rwaccess="RW" />
        <bitfield id="E" width="1" begin="9" end="9" resetval="0" description="If set, data memory is interpreted as big-endian. If cleared data memory is interpreted as little-endian." range="" rwaccess="RW" />
        <bitfield id="A" width="1" begin="8" end="8" resetval="1" description="If set, any asynchronous abort is held pending until this bit is cleared." range="" rwaccess="RW" />
        <bitfield id="I" width="1" begin="7" end="7" resetval="1" description="If set, IRQ is disabled. If cleared IRQ is allowed" range="" rwaccess="RW" />
        <bitfield id="F" width="1" begin="6" end="6" resetval="1" description="If set, FIQ is disabled. If cleared FIQ is allowed" range="" rwaccess="RW" />
        <bitfield id="T" width="1" begin="5" end="5" resetval="0" description="If set ARM is in Thumb mode" range="" rwaccess="RW" />
        <bitfield id="M" width="5" begin="4" end="0" resetval="0x13" description="Mode of ARM" range="" rwaccess="RW" />
    </register>

    <instance href="./arm_user_mode_regs.xml" id="USER_Registers" xml="arm_user_mode_regs.xml" xmlpath="./" HW_revision="" description="" requestor="arm" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
    <instance href="./arm_fiq_mode_regs.xml" id="FIQ_Registers" xml="arm_fiq_mode_regs.xml" xmlpath="./" HW_revision="" description="" requestor="arm" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
    <instance href="./arm_svc_mode_regs.xml" id="Supervisor_Registers" xml="arm_svc_mode_regs.xml" xmlpath="./" HW_revision="" description="" requestor="arm" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
    <instance href="./arm_abt_mode_regs.xml" id="Abort_Registers" xml="arm_abt_mode_regs.xml" xmlpath="./" HW_revision="" description="" requestor="arm" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
    <instance href="./arm_irq_mode_regs.xml" id="IRQ_Registers" xml="arm_irq_mode_regs.xml" xmlpath="./" HW_revision="" description="" requestor="arm" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
    <instance href="./arm_und_mode_regs.xml" id="Undefined_Registers" xml="arm_und_mode_regs.xml" xmlpath="./" HW_revision="" description="" requestor="arm" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
    <instance href="./arm_mon_mode_regs.xml" id="Monitor_Mode_Registers" xml="arm_mon_mode_regs.xml" xmlpath="./" HW_revision="" description="" requestor="arm" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
    <instance href="./arm_hyp_mode_regs.xml" id="Hypervisor_Mode_Registers" xml="arm_hyp_mode_regs.xml" xmlpath="./" HW_revision="" description="" requestor="arm" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
    <instance href="./arm_allbanked_mode_regs.xml" id="All_Banked_Registers" xml="arm_allbanked_mode_regs.xml" xmlpath="./" HW_revision="" description="" requestor="arm" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
    <instance href="../Modules/cortexA53_NotVisible.xml" id="" xml="cortexA53_NotVisible.xml" xmlpath="../Modules/" HW_revision="1.0" description="" requestor="CortexA53" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
    <instance href="../Modules/cortexA53/cortexA53_CP14.xml" id="CP14_Registers" xml="cortexA53_CP14.xml" xmlpath="../Modules/cortexA53" HW_revision="1.0" description="" requestor="CortexA53" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
    <instance href="../Modules/cortexA53/cortexA53_CP15.xml" id="CP15_Registers" xml="cortexA53_CP15.xml" xmlpath="../Modules/cortexA53" HW_revision="1.0" description="" requestor="CortexA53" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
-->

