#pragma once
// SPDX-License-Identifier: MIT
// Copyright (C) 2024-2026, Advanced Micro Devices, Inc. All rights reserved.
//
// Block-sparse FMHA forward (Sage i8fp8, hd=128, gfx950).
// Sibling of mha_fwd.h / fmha_fwd_v3_args, extended with the 3 LUT pointers
// that the hand-written ASM kernel consumes at kernarg offsets 0x290/0x2A0/
// 0x2B0 (see /workspace/mi350_fmha_hd128_i8fp8_sparse.py).

#include "aiter_hip_common.h"
#include "mha_fwd.h"

namespace aiter {

// Block-sparse args. Augments the dense mha_fwd_args (no inheritance to keep
// the existing struct's POD-ness intact) with the 3 LUT tensor pointers
// produced by aiter.ops.triton.attention.utils.block_attn_mask_to_ragged_lut.
struct mha_fwd_sparse_args : public mha_fwd_args
{
    const void* kv_block_indices_ptr; // int32, shape [lut_count.sum()]
    const void* lut_start_ptr;        // int32, shape [B*HQ*num_q_blocks]
    const void* lut_count_ptr;        // int32, same shape
    // VSA (Vector-relieved Sparse Attention): per-(b,head,q_block) number of
    // leading (highest-priority) KV blocks to process with a live, max-updating
    // softmax before freezing m. int32, same shape as lut_count. nullptr =>
    // freezing disabled (kernel falls back to n_freeze = n_blocks, i.e. plain
    // block-sparse behaviour, bit-for-bit).
    const void* lut_freeze_ptr;
};

// On-device kernarg blob: same 656 bytes as fmha_fwd_v3_args + 64 bytes
// (4 ptr slots with the same p2 padding convention).
struct __attribute__((packed)) fmha_fwd_v3_sparse_args : public fmha_fwd_v3_args
{
    const void* ptr_kv_block_indices;
    p2 _ppad_kv;
    const void* ptr_lut_start;
    p2 _ppad_ls;
    const void* ptr_lut_count;
    p2 _ppad_lc;
    const void* ptr_lut_freeze; // VSA: kernarg offset 0x2C0
    p2 _ppad_lf;
};

static_assert(sizeof(fmha_fwd_v3_sparse_args) == 720,
              "fmha_fwd_v3_sparse_args must be exactly 720 bytes "
              "(matches the @kernel(_kernarg_raw size=720) in "
              "mi350_fmha_hd128_fp8_sparse.py: 656 dense + 4*16 LUT ptr slots).");

// Sparse dispatcher. Returns the launch time in ms, -1 on unsupported config.
float fmha_fwd_v3_sparse(mha_fwd_sparse_args a, const ck_tile::stream_config& s);

// Sparse mxfp4 sibling. Same kernarg layout, different .co
// (fwd_hd128_mxfp4_sparse.co) generated from
// /workspace/mi350_fmha_hd128_mxfp4_sparse.py. Q/K are fp4-packed
// (caller tensor dtype int8/uint8 with last dim = head_dim/2 = 64
// for hd=128), V is fp8, Q/K scales are E8M0 per-block uint8 bytes
// and V descale is fp32 per output channel -- but on the kernel side
// none of those buffer dtypes are baked into the kernarg, so the
// dispatcher just forwards base pointers and lets the wrapper
// validate shapes (see asm_mha_fwd_sparse.cu::fmha_v3_fwd_mxfp4_sparse).
float fmha_fwd_v3_mxfp4_sparse(mha_fwd_sparse_args a, const ck_tile::stream_config& s);

// Sparse fp8 sibling. Same kernarg layout, different .co
// (fwd_hd128_fp8_sparse.co) generated from
// /workspace/mi350_fmha_hd128_fp8_sparse.py. Q/K/V are all fp8 (E4M3)
// and the descales are per-tensor fp32, so the dispatcher reuses the
// i8fp8 init_sparse_v3_args path verbatim (in_bpe=1 for fp8).
float fmha_fwd_v3_fp8_sparse(mha_fwd_sparse_args a, const ck_tile::stream_config& s);

} // namespace aiter
