;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 20.12.2013 19:42:00
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x07D90000  	2009
0x0008	0x07AD0000  	1965
0x000C	0x07AD0000  	1965
0x0010	0x07AD0000  	1965
0x0014	0x07AD0000  	1965
0x0018	0x07AD0000  	1965
0x001C	0x07AD0000  	1965
0x0020	0x07AD0000  	1965
0x0024	0x07AD0000  	1965
0x0028	0x07AD0000  	1965
0x002C	0x07AD0000  	1965
0x0030	0x07AD0000  	1965
0x0034	0x07AD0000  	1965
0x0038	0x07AD0000  	1965
0x003C	0x07AD0000  	1965
0x0040	0x07AD0000  	1965
0x0044	0x07AD0000  	1965
0x0048	0x07AD0000  	1965
0x004C	0x07AD0000  	1965
0x0050	0x07AD0000  	1965
0x0054	0x07AD0000  	1965
0x0058	0x07AD0000  	1965
0x005C	0x07AD0000  	1965
0x0060	0x07AD0000  	1965
0x0064	0x07AD0000  	1965
0x0068	0x07AD0000  	1965
0x006C	0x07AD0000  	1965
0x0070	0x07AD0000  	1965
0x0074	0x07AD0000  	1965
0x0078	0x07AD0000  	1965
0x007C	0x07AD0000  	1965
0x0080	0x07AD0000  	1965
0x0084	0x07AD0000  	1965
0x0088	0x07AD0000  	1965
0x008C	0x07AD0000  	1965
0x0090	0x07AD0000  	1965
0x0094	0x07AD0000  	1965
0x0098	0x07AD0000  	1965
0x009C	0x07AD0000  	1965
0x00A0	0x07AD0000  	1965
0x00A4	0x07AD0000  	1965
0x00A8	0x07AD0000  	1965
0x00AC	0x07AD0000  	1965
0x00B0	0x07AD0000  	1965
0x00B4	0x07AD0000  	1965
0x00B8	0x07AD0000  	1965
0x00BC	0x07AD0000  	1965
0x00C0	0x07AD0000  	1965
0x00C4	0x07AD0000  	1965
0x00C8	0x07AD0000  	1965
0x00CC	0x07AD0000  	1965
0x00D0	0x07AD0000  	1965
0x00D4	0x07AD0000  	1965
0x00D8	0x07AD0000  	1965
0x00DC	0x07AD0000  	1965
0x00E0	0x07AD0000  	1965
0x00E4	0x07AD0000  	1965
0x00E8	0x07AD0000  	1965
0x00EC	0x07AD0000  	1965
0x00F0	0x07AD0000  	1965
0x00F4	0x07AD0000  	1965
0x00F8	0x07AD0000  	1965
0x00FC	0x07AD0000  	1965
0x0100	0x07AD0000  	1965
0x0104	0x07AD0000  	1965
0x0108	0x07AD0000  	1965
0x010C	0x07AD0000  	1965
0x0110	0x07AD0000  	1965
0x0114	0x07AD0000  	1965
0x0118	0x07AD0000  	1965
0x011C	0x07AD0000  	1965
0x0120	0x07AD0000  	1965
0x0124	0x07AD0000  	1965
0x0128	0x07AD0000  	1965
0x012C	0x07AD0000  	1965
0x0130	0x07AD0000  	1965
0x0134	0x07AD0000  	1965
0x0138	0x07AD0000  	1965
0x013C	0x07AD0000  	1965
0x0140	0x07AD0000  	1965
0x0144	0x07AD0000  	1965
0x0148	0x07AD0000  	1965
0x014C	0x07AD0000  	1965
0x0150	0x07AD0000  	1965
0x0154	0x07AD0000  	1965
0x0158	0x07AD0000  	1965
0x015C	0x07AD0000  	1965
0x0160	0x07AD0000  	1965
0x0164	0x07AD0000  	1965
0x0168	0x07AD0000  	1965
0x016C	0x07AD0000  	1965
0x0170	0x07AD0000  	1965
0x0174	0x07AD0000  	1965
0x0178	0x07AD0000  	1965
0x017C	0x07AD0000  	1965
0x0180	0x07AD0000  	1965
0x0184	0x07AD0000  	1965
; end of ____SysVT
_main:
;TimblerBotDrive.c, 279 :: 		void main() {
0x07D8	0xF000F840  BL	2140
0x07DC	0xF7FFFFD0  BL	1920
0x07E0	0xF000FA44  BL	3180
0x07E4	0xF7FFFFE6  BL	1972
0x07E8	0xF000FA00  BL	3052
;TimblerBotDrive.c, 282 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12 | _GPIO_PINMASK_13);
0x07EC	0xF2430100  MOVW	R1, #12288
0x07F0	0x4815    LDR	R0, [PC, #84]
0x07F2	0xF7FFFF5D  BL	_GPIO_Digital_Output+0
;TimblerBotDrive.c, 285 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_1 | _GPIO_PINMASK_2);
0x07F6	0x2106    MOVS	R1, #6
0x07F8	0x4814    LDR	R0, [PC, #80]
0x07FA	0xF7FFFF59  BL	_GPIO_Digital_Output+0
;TimblerBotDrive.c, 300 :: 		_GPIO_PINMASK_6  );
0x07FE	0xF64E71F3  MOVW	R1, #61427
;TimblerBotDrive.c, 288 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_5  |
0x0802	0x4813    LDR	R0, [PC, #76]
;TimblerBotDrive.c, 300 :: 		_GPIO_PINMASK_6  );
0x0804	0xF7FFFF54  BL	_GPIO_Digital_Output+0
;TimblerBotDrive.c, 304 :: 		_GPIO_PINMASK_10  ); // Set PORTC as digital output
0x0808	0xF6406100  MOVW	R1, #3584
;TimblerBotDrive.c, 302 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_9  |
0x080C	0x480E    LDR	R0, [PC, #56]
;TimblerBotDrive.c, 304 :: 		_GPIO_PINMASK_10  ); // Set PORTC as digital output
0x080E	0xF7FFFF4F  BL	_GPIO_Digital_Output+0
;TimblerBotDrive.c, 309 :: 		STAT = 1;                                  // turn OFF the STAT LED
0x0812	0x2101    MOVS	R1, #1
0x0814	0xB249    SXTB	R1, R1
0x0816	0x480F    LDR	R0, [PC, #60]
0x0818	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 310 :: 		DATA = 1;                                  // turn OFF the DATA LED
0x081A	0x480F    LDR	R0, [PC, #60]
0x081C	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 314 :: 		while (1)
L_main42:
;TimblerBotDrive.c, 318 :: 		STAT = ~STAT;
0x081E	0x490D    LDR	R1, [PC, #52]
0x0820	0x6808    LDR	R0, [R1, #0]
0x0822	0xF0800001  EOR	R0, R0, #1
0x0826	0x6008    STR	R0, [R1, #0]
;TimblerBotDrive.c, 324 :: 		Motor1Move(5, FORWARD);
0x0828	0x2100    MOVS	R1, #0
0x082A	0xB209    SXTH	R1, R1
0x082C	0x2005    MOVS	R0, #5
0x082E	0xB200    SXTH	R0, R0
0x0830	0xF7FFFF4C  BL	_Motor1Move+0
;TimblerBotDrive.c, 325 :: 		Motor2Move(5, BACKWARD);
0x0834	0x2101    MOVS	R1, #1
0x0836	0xB209    SXTH	R1, R1
0x0838	0x2005    MOVS	R0, #5
0x083A	0xB200    SXTH	R0, R0
0x083C	0xF7FFFF72  BL	_Motor2Move+0
;TimblerBotDrive.c, 328 :: 		Wait();
0x0840	0xF7FFFEE6  BL	_Wait+0
;TimblerBotDrive.c, 330 :: 		}
0x0844	0xE7EB    B	L_main42
;TimblerBotDrive.c, 331 :: 		}
L_end_main:
L__main_end_loop:
0x0846	0xE7FE    B	L__main_end_loop
0x0848	0x08004002  	GPIOC_BASE+0
0x084C	0x00004002  	GPIOA_BASE+0
0x0850	0x04004002  	GPIOB_BASE+0
0x0854	0x02B44241  	ODR13_GPIOC_ODR_bit+0
0x0858	0x02B04241  	ODR12_GPIOC_ODR_bit+0
; end of _main
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 1091 :: 		
; pin_mask start address is: 4 (R1)
0x06B0	0xB081    SUB	SP, SP, #4
0x06B2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 1092 :: 		
0x06B6	0x4A04    LDR	R2, [PC, #16]
0x06B8	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
0x06BA	0xF7FFFE85  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 1093 :: 		
L_end_GPIO_Digital_Output:
0x06BE	0xF8DDE000  LDR	LR, [SP, #0]
0x06C2	0xB001    ADD	SP, SP, #4
0x06C4	0x4770    BX	LR
0x06C6	0xBF00    NOP
0x06C8	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 932 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
0x03C8	0xB084    SUB	SP, SP, #16
0x03CA	0xF8CDE000  STR	LR, [SP, #0]
0x03CE	0xB28D    UXTH	R5, R1
0x03D0	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 933 :: 		
;__Lib_GPIO_32F4xx.c, 934 :: 		
;__Lib_GPIO_32F4xx.c, 938 :: 		
0x03D2	0x4B86    LDR	R3, [PC, #536]
0x03D4	0xEA000303  AND	R3, R0, R3, LSL #0
; port start address is: 28 (R7)
0x03D8	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 940 :: 		
0x03DA	0x4618    MOV	R0, R3
0x03DC	0xF7FFFED4  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 943 :: 		
0x03E0	0xF1B50FFF  CMP	R5, #255
0x03E4	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 944 :: 		
0x03E6	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 945 :: 		
0x03E8	0x4B81    LDR	R3, [PC, #516]
0x03EA	0xEA040303  AND	R3, R4, R3, LSL #0
0x03EE	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 946 :: 		
0x03F0	0x4B80    LDR	R3, [PC, #512]
0x03F2	0x429E    CMP	R6, R3
0x03F4	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 947 :: 		
0x03F6	0xF2455355  MOVW	R3, #21845
0x03FA	0xEA400303  ORR	R3, R0, R3, LSL #0
;__Lib_GPIO_32F4xx.c, 948 :: 		
0x03FE	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 949 :: 		
0x0400	0x1D3D    ADDS	R5, R7, #4
0x0402	0x682C    LDR	R4, [R5, #0]
0x0404	0xF06F03FF  MVN	R3, #255
0x0408	0xEA040303  AND	R3, R4, R3, LSL #0
0x040C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 950 :: 		
0x040E	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x0412	0x682C    LDR	R4, [R5, #0]
0x0414	0xF64F73FF  MOVW	R3, #65535
0x0418	0xEA440303  ORR	R3, R4, R3, LSL #0
0x041C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 951 :: 		
0x041E	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 952 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 953 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0420	0x2E42    CMP	R6, #66
0x0422	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 954 :: 		
0x0424	0x6038    STR	R0, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 955 :: 		
0x0426	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 956 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 957 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 959 :: 		
0x0428	0xF64F73FF  MOVW	R3, #65535
0x042C	0x429D    CMP	R5, R3
0x042E	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 960 :: 		
0x0430	0x4B70    LDR	R3, [PC, #448]
0x0432	0x429E    CMP	R6, R3
0x0434	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 961 :: 		
0x0436	0xF04F3355  MOV	R3, #1431655765
0x043A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 962 :: 		
0x043C	0x1D3C    ADDS	R4, R7, #4
0x043E	0x2300    MOVS	R3, #0
0x0440	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 963 :: 		
0x0442	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x0446	0xF04F33FF  MOV	R3, #-1
0x044A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 964 :: 		
0x044C	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 965 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 966 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x044E	0x2E42    CMP	R6, #66
0x0450	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 967 :: 		
0x0452	0x2300    MOVS	R3, #0
0x0454	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 968 :: 		
0x0456	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 969 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 970 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 972 :: 		
0x0458	0xF0060301  AND	R3, R6, #1
0x045C	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 973 :: 		
0x045E	0x2003    MOVS	R0, #3
0x0460	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 974 :: 		
0x0462	0xF0060308  AND	R3, R6, #8
0x0466	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 975 :: 		
0x0468	0x2002    MOVS	R0, #2
0x046A	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 976 :: 		
0x046C	0xF0060304  AND	R3, R6, #4
0x0470	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 977 :: 		
0x0472	0x2001    MOVS	R0, #1
0x0474	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 979 :: 		
0x0476	0x2000    MOVS	R0, #0
L_GPIO_Config33:
L_GPIO_Config31:
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 981 :: 		
0x0478	0xF4062301  AND	R3, R6, #528384
0x047C	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 982 :: 		
; speed start address is: 4 (R1)
0x047E	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x0480	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 983 :: 		
0x0482	0xF4066300  AND	R3, R6, #2048
0x0486	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 984 :: 		
; speed start address is: 4 (R1)
0x0488	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x048A	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 985 :: 		
0x048C	0xF4066380  AND	R3, R6, #1024
0x0490	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 986 :: 		
; speed start address is: 4 (R1)
0x0492	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x0494	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 988 :: 		
; speed start address is: 4 (R1)
0x0496	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 990 :: 		
; speed start address is: 4 (R1)
0x0498	0xF0060320  AND	R3, R6, #32
0x049C	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 991 :: 		
; otype start address is: 8 (R2)
0x049E	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x04A0	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 993 :: 		
; otype start address is: 8 (R2)
0x04A2	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 995 :: 		
; otype start address is: 8 (R2)
0x04A4	0xF4067380  AND	R3, R6, #256
0x04A8	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 996 :: 		
; pull start address is: 12 (R3)
0x04AA	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x04AC	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 997 :: 		
0x04AE	0xF0060380  AND	R3, R6, #128
0x04B2	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 998 :: 		
; pull start address is: 12 (R3)
0x04B4	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x04B6	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 1000 :: 		
; pull start address is: 12 (R3)
0x04B8	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 1004 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x04BA	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x04BE	0x9201    STR	R2, [SP, #4]
0x04C0	0xFA1FF985  UXTH	R9, R5
0x04C4	0x46B0    MOV	R8, R6
0x04C6	0x4606    MOV	R6, R0
0x04C8	0x4618    MOV	R0, R3
0x04CA	0x460A    MOV	R2, R1
0x04CC	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x04CE	0xF1BA0F10  CMP	R10, #16
0x04D2	0xF0808087  BCS	L_GPIO_Config47
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 1006 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
0x04D6	0xF04F0301  MOV	R3, #1
0x04DA	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 1008 :: 		
0x04DE	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 1010 :: 		
0x04E2	0x42A3    CMP	R3, R4
0x04E4	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 1012 :: 		
0x04E8	0xEA4F044A  LSL	R4, R10, #1
0x04EC	0xF04F0303  MOV	R3, #3
0x04F0	0x40A3    LSLS	R3, R4
0x04F2	0x43DC    MVN	R4, R3
0x04F4	0x683B    LDR	R3, [R7, #0]
0x04F6	0x4023    ANDS	R3, R4
0x04F8	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 1013 :: 		
0x04FA	0xEA4F034A  LSL	R3, R10, #1
0x04FE	0xFA06F403  LSL	R4, R6, R3
0x0502	0x683B    LDR	R3, [R7, #0]
0x0504	0x4323    ORRS	R3, R4
0x0506	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 1015 :: 		
0x0508	0xF008030C  AND	R3, R8, #12
0x050C	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 1018 :: 		
0x050E	0xF2070508  ADDW	R5, R7, #8
0x0512	0xEA4F044A  LSL	R4, R10, #1
0x0516	0xF04F0303  MOV	R3, #3
0x051A	0x40A3    LSLS	R3, R4
0x051C	0x43DC    MVN	R4, R3
0x051E	0x682B    LDR	R3, [R5, #0]
0x0520	0x4023    ANDS	R3, R4
0x0522	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 1019 :: 		
0x0524	0xF2070508  ADDW	R5, R7, #8
0x0528	0xEA4F034A  LSL	R3, R10, #1
0x052C	0xFA02F403  LSL	R4, R2, R3
0x0530	0x682B    LDR	R3, [R5, #0]
0x0532	0x4323    ORRS	R3, R4
0x0534	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 1022 :: 		
0x0536	0x1D3D    ADDS	R5, R7, #4
0x0538	0xFA1FF48A  UXTH	R4, R10
0x053C	0xF04F0301  MOV	R3, #1
0x0540	0x40A3    LSLS	R3, R4
0x0542	0x43DC    MVN	R4, R3
0x0544	0x682B    LDR	R3, [R5, #0]
0x0546	0x4023    ANDS	R3, R4
0x0548	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 1023 :: 		
0x054A	0x1D3D    ADDS	R5, R7, #4
0x054C	0xFA1FF48A  UXTH	R4, R10
0x0550	0xB28B    UXTH	R3, R1
0x0552	0xFA03F404  LSL	R4, R3, R4
0x0556	0xB2A4    UXTH	R4, R4
0x0558	0x682B    LDR	R3, [R5, #0]
0x055A	0x4323    ORRS	R3, R4
0x055C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 1024 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 1027 :: 		
0x055E	0xF207050C  ADDW	R5, R7, #12
0x0562	0xFA1FF38A  UXTH	R3, R10
0x0566	0x005C    LSLS	R4, R3, #1
0x0568	0xB2A4    UXTH	R4, R4
0x056A	0xF04F0303  MOV	R3, #3
0x056E	0x40A3    LSLS	R3, R4
0x0570	0x43DC    MVN	R4, R3
0x0572	0x682B    LDR	R3, [R5, #0]
0x0574	0x4023    ANDS	R3, R4
0x0576	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 1028 :: 		
0x0578	0xF207050C  ADDW	R5, R7, #12
0x057C	0xEA4F034A  LSL	R3, R10, #1
0x0580	0xFA00F403  LSL	R4, R0, R3
0x0584	0x682B    LDR	R3, [R5, #0]
0x0586	0x4323    ORRS	R3, R4
0x0588	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 1030 :: 		
0x058A	0xF0080308  AND	R3, R8, #8
0x058E	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 1031 :: 		
0x0590	0xF4080370  AND	R3, R8, #15728640
0x0594	0x0D1B    LSRS	R3, R3, #20
0x0596	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 1032 :: 		
0x059A	0xF1BA0F07  CMP	R10, #7
0x059E	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 1033 :: 		
0x05A0	0xF2070324  ADDW	R3, R7, #36
0x05A4	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 1034 :: 		
0x05A6	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 1035 :: 		
; pos end address is: 20 (R5)
0x05AA	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 1036 :: 		
0x05AC	0xF2070320  ADDW	R3, R7, #32
0x05B0	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 1037 :: 		
; pos start address is: 20 (R5)
0x05B2	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 1038 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 1039 :: 		
; pos start address is: 20 (R5)
0x05B4	0x00AC    LSLS	R4, R5, #2
0x05B6	0xF04F030F  MOV	R3, #15
0x05BA	0x40A3    LSLS	R3, R4
0x05BC	0x43DC    MVN	R4, R3
0x05BE	0x9B02    LDR	R3, [SP, #8]
0x05C0	0x681B    LDR	R3, [R3, #0]
0x05C2	0xEA030404  AND	R4, R3, R4, LSL #0
0x05C6	0x9B02    LDR	R3, [SP, #8]
0x05C8	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 1040 :: 		
0x05CA	0xF89D400C  LDRB	R4, [SP, #12]
0x05CE	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x05D0	0x409C    LSLS	R4, R3
0x05D2	0x9B02    LDR	R3, [SP, #8]
0x05D4	0x681B    LDR	R3, [R3, #0]
0x05D6	0xEA430404  ORR	R4, R3, R4, LSL #0
0x05DA	0x9B02    LDR	R3, [SP, #8]
0x05DC	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 1041 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 1043 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 1004 :: 		
0x05DE	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 1044 :: 		
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x05E2	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 1045 :: 		
L_end_GPIO_Config:
0x05E4	0xF8DDE000  LDR	LR, [SP, #0]
0x05E8	0xB004    ADD	SP, SP, #16
0x05EA	0x4770    BX	LR
0x05EC	0xFC00FFFF  	#-1024
0x05F0	0x0000FFFF  	#-65536
0x05F4	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 884 :: 		
0x0188	0xB081    SUB	SP, SP, #4
;__Lib_GPIO_32F4xx.c, 886 :: 		
0x018A	0x491E    LDR	R1, [PC, #120]
0x018C	0xEA000101  AND	R1, R0, R1, LSL #0
0x0190	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 887 :: 		
; pos start address is: 8 (R2)
0x0192	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 888 :: 		
0x0194	0xE012    B	L_GPIO_Clk_Enable0
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 889 :: 		
L_GPIO_Clk_Enable2:
0x0196	0x2001    MOVS	R0, #1
0x0198	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 890 :: 		
L_GPIO_Clk_Enable3:
0x019A	0x2002    MOVS	R0, #2
0x019C	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 891 :: 		
L_GPIO_Clk_Enable4:
0x019E	0x2004    MOVS	R0, #4
0x01A0	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 892 :: 		
L_GPIO_Clk_Enable5:
0x01A2	0x2008    MOVS	R0, #8
0x01A4	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 893 :: 		
L_GPIO_Clk_Enable6:
0x01A6	0x2010    MOVS	R0, #16
0x01A8	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 894 :: 		
L_GPIO_Clk_Enable7:
0x01AA	0x2020    MOVS	R0, #32
0x01AC	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 895 :: 		
L_GPIO_Clk_Enable8:
0x01AE	0x2040    MOVS	R0, #64
0x01B0	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 896 :: 		
L_GPIO_Clk_Enable9:
0x01B2	0x2080    MOVS	R0, #128
0x01B4	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 897 :: 		
L_GPIO_Clk_Enable10:
0x01B6	0xF2401000  MOVW	R0, #256
0x01BA	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 898 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
0x01BC	0x4912    LDR	R1, [PC, #72]
0x01BE	0x4288    CMP	R0, R1
0x01C0	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x01C2	0x4912    LDR	R1, [PC, #72]
0x01C4	0x4288    CMP	R0, R1
0x01C6	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x01C8	0x4911    LDR	R1, [PC, #68]
0x01CA	0x4288    CMP	R0, R1
0x01CC	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x01CE	0x4911    LDR	R1, [PC, #68]
0x01D0	0x4288    CMP	R0, R1
0x01D2	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x01D4	0x4910    LDR	R1, [PC, #64]
0x01D6	0x4288    CMP	R0, R1
0x01D8	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x01DA	0x4910    LDR	R1, [PC, #64]
0x01DC	0x4288    CMP	R0, R1
0x01DE	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x01E0	0x490F    LDR	R1, [PC, #60]
0x01E2	0x4288    CMP	R0, R1
0x01E4	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x01E6	0x490F    LDR	R1, [PC, #60]
0x01E8	0x4288    CMP	R0, R1
0x01EA	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x01EC	0x490E    LDR	R1, [PC, #56]
0x01EE	0x4288    CMP	R0, R1
0x01F0	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; pos end address is: 8 (R2)
0x01F2	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 900 :: 		
0x01F4	0x490D    LDR	R1, [PC, #52]
0x01F6	0x6809    LDR	R1, [R1, #0]
0x01F8	0xEA410200  ORR	R2, R1, R0, LSL #0
0x01FC	0x490B    LDR	R1, [PC, #44]
0x01FE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 901 :: 		
L_end_GPIO_Clk_Enable:
0x0200	0xB001    ADD	SP, SP, #4
0x0202	0x4770    BX	LR
0x0204	0xFC00FFFF  	#-1024
0x0208	0x00004002  	#1073872896
0x020C	0x04004002  	#1073873920
0x0210	0x08004002  	#1073874944
0x0214	0x0C004002  	#1073875968
0x0218	0x10004002  	#1073876992
0x021C	0x14004002  	#1073878016
0x0220	0x18004002  	#1073879040
0x0224	0x1C004002  	#1073880064
0x0228	0x20004002  	#1073881088
0x022C	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_Motor1Move:
;TimblerBotDrive.c, 220 :: 		void Motor1Move(int speed, int direction)
; direction start address is: 4 (R1)
0x06CC	0xB082    SUB	SP, SP, #8
0x06CE	0xF8CDE000  STR	LR, [SP, #0]
; direction end address is: 4 (R1)
; direction start address is: 4 (R1)
;TimblerBotDrive.c, 222 :: 		switch(direction)
0x06D2	0xE01D    B	L_Motor1Move30
; direction end address is: 4 (R1)
;TimblerBotDrive.c, 224 :: 		case FORWARD:
L_Motor1Move32:
;TimblerBotDrive.c, 227 :: 		m1State++;
0x06D4	0x4B12    LDR	R3, [PC, #72]
0x06D6	0xF9B32000  LDRSH	R2, [R3, #0]
0x06DA	0x1C52    ADDS	R2, R2, #1
0x06DC	0xB212    SXTH	R2, R2
0x06DE	0x801A    STRH	R2, [R3, #0]
;TimblerBotDrive.c, 228 :: 		if(m1State > 4)
0x06E0	0x2A04    CMP	R2, #4
0x06E2	0xDD03    BLE	L_Motor1Move33
;TimblerBotDrive.c, 230 :: 		m1State = 1;
0x06E4	0x2301    MOVS	R3, #1
0x06E6	0xB21B    SXTH	R3, R3
0x06E8	0x4A0D    LDR	R2, [PC, #52]
0x06EA	0x8013    STRH	R3, [R2, #0]
;TimblerBotDrive.c, 232 :: 		}
L_Motor1Move33:
;TimblerBotDrive.c, 233 :: 		M1Step();
0x06EC	0xF7FFFDA0  BL	_M1Step+0
;TimblerBotDrive.c, 234 :: 		break;
0x06F0	0xE012    B	L_Motor1Move31
;TimblerBotDrive.c, 235 :: 		case BACKWARD:
L_Motor1Move34:
;TimblerBotDrive.c, 238 :: 		m1State--;
0x06F2	0x4B0B    LDR	R3, [PC, #44]
0x06F4	0xF9B32000  LDRSH	R2, [R3, #0]
0x06F8	0x1E52    SUBS	R2, R2, #1
0x06FA	0xB212    SXTH	R2, R2
0x06FC	0x801A    STRH	R2, [R3, #0]
;TimblerBotDrive.c, 239 :: 		if(m1State < 1)
0x06FE	0x2A01    CMP	R2, #1
0x0700	0xDA03    BGE	L_Motor1Move35
;TimblerBotDrive.c, 241 :: 		m1State = 4;
0x0702	0x2304    MOVS	R3, #4
0x0704	0xB21B    SXTH	R3, R3
0x0706	0x4A06    LDR	R2, [PC, #24]
0x0708	0x8013    STRH	R3, [R2, #0]
;TimblerBotDrive.c, 243 :: 		}
L_Motor1Move35:
;TimblerBotDrive.c, 244 :: 		M1Step();
0x070A	0xF7FFFD91  BL	_M1Step+0
;TimblerBotDrive.c, 245 :: 		break;
0x070E	0xE003    B	L_Motor1Move31
;TimblerBotDrive.c, 246 :: 		}
L_Motor1Move30:
; direction start address is: 4 (R1)
0x0710	0x2900    CMP	R1, #0
0x0712	0xD0DF    BEQ	L_Motor1Move32
0x0714	0x2901    CMP	R1, #1
0x0716	0xD0EC    BEQ	L_Motor1Move34
; direction end address is: 4 (R1)
L_Motor1Move31:
;TimblerBotDrive.c, 247 :: 		}
L_end_Motor1Move:
0x0718	0xF8DDE000  LDR	LR, [SP, #0]
0x071C	0xB002    ADD	SP, SP, #8
0x071E	0x4770    BX	LR
0x0720	0x00022000  	_m1State+0
; end of _Motor1Move
_M1Step:
;TimblerBotDrive.c, 62 :: 		void M1Step()
;TimblerBotDrive.c, 64 :: 		switch(m1State)
0x0230	0xE03E    B	L_M1Step0
;TimblerBotDrive.c, 66 :: 		case 0:
L_M1Step2:
;TimblerBotDrive.c, 67 :: 		m1s1 = 0;
0x0232	0x2100    MOVS	R1, #0
0x0234	0xB249    SXTB	R1, R1
0x0236	0x482C    LDR	R0, [PC, #176]
0x0238	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 68 :: 		m1s2 = 0;
0x023A	0x482C    LDR	R0, [PC, #176]
0x023C	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 69 :: 		m1s3 = 0;
0x023E	0x482C    LDR	R0, [PC, #176]
0x0240	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 70 :: 		m1s4 = 0;
0x0242	0x482C    LDR	R0, [PC, #176]
0x0244	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 71 :: 		break;
0x0246	0xE04D    B	L_M1Step1
;TimblerBotDrive.c, 72 :: 		case 1:
L_M1Step3:
;TimblerBotDrive.c, 73 :: 		m1s1 = 1;
0x0248	0x2201    MOVS	R2, #1
0x024A	0xB252    SXTB	R2, R2
0x024C	0x4826    LDR	R0, [PC, #152]
0x024E	0x6002    STR	R2, [R0, #0]
;TimblerBotDrive.c, 74 :: 		m1s2 = 0;
0x0250	0x2100    MOVS	R1, #0
0x0252	0xB249    SXTB	R1, R1
0x0254	0x4825    LDR	R0, [PC, #148]
0x0256	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 75 :: 		m1s3 = 0;
0x0258	0x4825    LDR	R0, [PC, #148]
0x025A	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 76 :: 		m1s4 = 1;
0x025C	0x4825    LDR	R0, [PC, #148]
0x025E	0x6002    STR	R2, [R0, #0]
;TimblerBotDrive.c, 77 :: 		break;
0x0260	0xE040    B	L_M1Step1
;TimblerBotDrive.c, 78 :: 		case 2:
L_M1Step4:
;TimblerBotDrive.c, 79 :: 		m1s1 = 1;
0x0262	0x2101    MOVS	R1, #1
0x0264	0xB249    SXTB	R1, R1
0x0266	0x4820    LDR	R0, [PC, #128]
0x0268	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 80 :: 		m1s2 = 1;
0x026A	0x4820    LDR	R0, [PC, #128]
0x026C	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 81 :: 		m1s3 = 0;
0x026E	0x2100    MOVS	R1, #0
0x0270	0xB249    SXTB	R1, R1
0x0272	0x481F    LDR	R0, [PC, #124]
0x0274	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 82 :: 		m1s4 = 0;
0x0276	0x481F    LDR	R0, [PC, #124]
0x0278	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 83 :: 		break;
0x027A	0xE033    B	L_M1Step1
;TimblerBotDrive.c, 84 :: 		case 3:
L_M1Step5:
;TimblerBotDrive.c, 85 :: 		m1s1 = 0;
0x027C	0x2200    MOVS	R2, #0
0x027E	0xB252    SXTB	R2, R2
0x0280	0x4819    LDR	R0, [PC, #100]
0x0282	0x6002    STR	R2, [R0, #0]
;TimblerBotDrive.c, 86 :: 		m1s2 = 1;
0x0284	0x2101    MOVS	R1, #1
0x0286	0xB249    SXTB	R1, R1
0x0288	0x4818    LDR	R0, [PC, #96]
0x028A	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 87 :: 		m1s3 = 1;
0x028C	0x4818    LDR	R0, [PC, #96]
0x028E	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 88 :: 		m1s4 = 0;
0x0290	0x4818    LDR	R0, [PC, #96]
0x0292	0x6002    STR	R2, [R0, #0]
;TimblerBotDrive.c, 89 :: 		break;
0x0294	0xE026    B	L_M1Step1
;TimblerBotDrive.c, 90 :: 		case 4:
L_M1Step6:
;TimblerBotDrive.c, 91 :: 		m1s1 = 0;
0x0296	0x2100    MOVS	R1, #0
0x0298	0xB249    SXTB	R1, R1
0x029A	0x4813    LDR	R0, [PC, #76]
0x029C	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 92 :: 		m1s2 = 0;
0x029E	0x4813    LDR	R0, [PC, #76]
0x02A0	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 93 :: 		m1s3 = 1;
0x02A2	0x2101    MOVS	R1, #1
0x02A4	0xB249    SXTB	R1, R1
0x02A6	0x4812    LDR	R0, [PC, #72]
0x02A8	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 94 :: 		m1s4 = 1;
0x02AA	0x4812    LDR	R0, [PC, #72]
0x02AC	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 95 :: 		break;
0x02AE	0xE019    B	L_M1Step1
;TimblerBotDrive.c, 97 :: 		}
L_M1Step0:
0x02B0	0x4811    LDR	R0, [PC, #68]
0x02B2	0xF9B00000  LDRSH	R0, [R0, #0]
0x02B6	0x2800    CMP	R0, #0
0x02B8	0xF43FAFBB  BEQ	L_M1Step2
0x02BC	0x480E    LDR	R0, [PC, #56]
0x02BE	0xF9B00000  LDRSH	R0, [R0, #0]
0x02C2	0x2801    CMP	R0, #1
0x02C4	0xD0C0    BEQ	L_M1Step3
0x02C6	0x480C    LDR	R0, [PC, #48]
0x02C8	0xF9B00000  LDRSH	R0, [R0, #0]
0x02CC	0x2802    CMP	R0, #2
0x02CE	0xD0C8    BEQ	L_M1Step4
0x02D0	0x4809    LDR	R0, [PC, #36]
0x02D2	0xF9B00000  LDRSH	R0, [R0, #0]
0x02D6	0x2803    CMP	R0, #3
0x02D8	0xD0D0    BEQ	L_M1Step5
0x02DA	0x4807    LDR	R0, [PC, #28]
0x02DC	0xF9B00000  LDRSH	R0, [R0, #0]
0x02E0	0x2804    CMP	R0, #4
0x02E2	0xD0D8    BEQ	L_M1Step6
L_M1Step1:
;TimblerBotDrive.c, 98 :: 		}
L_end_M1Step:
0x02E4	0x4770    BX	LR
0x02E6	0xBF00    NOP
0x02E8	0x82944240  	ODR5_GPIOB_ODR_bit+0
0x02EC	0x82B44240  	ODR13_GPIOB_ODR_bit+0
0x02F0	0x82804240  	ODR0_GPIOB_ODR_bit+0
0x02F4	0x82844240  	ODR1_GPIOB_ODR_bit+0
0x02F8	0x00022000  	_m1State+0
; end of _M1Step
_Motor2Move:
;TimblerBotDrive.c, 250 :: 		void Motor2Move(int speed, int direction)
; direction start address is: 4 (R1)
0x0724	0xB082    SUB	SP, SP, #8
0x0726	0xF8CDE000  STR	LR, [SP, #0]
; direction end address is: 4 (R1)
; direction start address is: 4 (R1)
;TimblerBotDrive.c, 252 :: 		switch(direction)
0x072A	0xE01D    B	L_Motor2Move36
; direction end address is: 4 (R1)
;TimblerBotDrive.c, 254 :: 		case FORWARD:
L_Motor2Move38:
;TimblerBotDrive.c, 257 :: 		m2State++;
0x072C	0x4B12    LDR	R3, [PC, #72]
0x072E	0xF9B32000  LDRSH	R2, [R3, #0]
0x0732	0x1C52    ADDS	R2, R2, #1
0x0734	0xB212    SXTH	R2, R2
0x0736	0x801A    STRH	R2, [R3, #0]
;TimblerBotDrive.c, 258 :: 		if(m2State > 4)
0x0738	0x2A04    CMP	R2, #4
0x073A	0xDD03    BLE	L_Motor2Move39
;TimblerBotDrive.c, 260 :: 		m1State = 1;
0x073C	0x2301    MOVS	R3, #1
0x073E	0xB21B    SXTH	R3, R3
0x0740	0x4A0E    LDR	R2, [PC, #56]
0x0742	0x8013    STRH	R3, [R2, #0]
;TimblerBotDrive.c, 262 :: 		}
L_Motor2Move39:
;TimblerBotDrive.c, 263 :: 		M2Step();
0x0744	0xF7FFFDDA  BL	_M2Step+0
;TimblerBotDrive.c, 264 :: 		break;
0x0748	0xE012    B	L_Motor2Move37
;TimblerBotDrive.c, 265 :: 		case BACKWARD:
L_Motor2Move40:
;TimblerBotDrive.c, 268 :: 		m2State--;
0x074A	0x4B0B    LDR	R3, [PC, #44]
0x074C	0xF9B32000  LDRSH	R2, [R3, #0]
0x0750	0x1E52    SUBS	R2, R2, #1
0x0752	0xB212    SXTH	R2, R2
0x0754	0x801A    STRH	R2, [R3, #0]
;TimblerBotDrive.c, 269 :: 		if(m2State < 1)
0x0756	0x2A01    CMP	R2, #1
0x0758	0xDA03    BGE	L_Motor2Move41
;TimblerBotDrive.c, 271 :: 		m2State= 4;
0x075A	0x2304    MOVS	R3, #4
0x075C	0xB21B    SXTH	R3, R3
0x075E	0x4A06    LDR	R2, [PC, #24]
0x0760	0x8013    STRH	R3, [R2, #0]
;TimblerBotDrive.c, 273 :: 		}
L_Motor2Move41:
;TimblerBotDrive.c, 274 :: 		M2Step();
0x0762	0xF7FFFDCB  BL	_M2Step+0
;TimblerBotDrive.c, 275 :: 		break;
0x0766	0xE003    B	L_Motor2Move37
;TimblerBotDrive.c, 276 :: 		}
L_Motor2Move36:
; direction start address is: 4 (R1)
0x0768	0x2900    CMP	R1, #0
0x076A	0xD0DF    BEQ	L_Motor2Move38
0x076C	0x2901    CMP	R1, #1
0x076E	0xD0EC    BEQ	L_Motor2Move40
; direction end address is: 4 (R1)
L_Motor2Move37:
;TimblerBotDrive.c, 277 :: 		}
L_end_Motor2Move:
0x0770	0xF8DDE000  LDR	LR, [SP, #0]
0x0774	0xB002    ADD	SP, SP, #8
0x0776	0x4770    BX	LR
0x0778	0x00002000  	_m2State+0
0x077C	0x00022000  	_m1State+0
; end of _Motor2Move
_M2Step:
;TimblerBotDrive.c, 101 :: 		void M2Step()
;TimblerBotDrive.c, 103 :: 		switch(m2State)
0x02FC	0xE03E    B	L_M2Step7
;TimblerBotDrive.c, 105 :: 		case 0:
L_M2Step9:
;TimblerBotDrive.c, 106 :: 		m2s1 = 0;
0x02FE	0x2100    MOVS	R1, #0
0x0300	0xB249    SXTB	R1, R1
0x0302	0x482C    LDR	R0, [PC, #176]
0x0304	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 107 :: 		m2s2 = 0;
0x0306	0x482C    LDR	R0, [PC, #176]
0x0308	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 108 :: 		m2s3 = 0;
0x030A	0x482C    LDR	R0, [PC, #176]
0x030C	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 109 :: 		m2s4 = 0;
0x030E	0x482C    LDR	R0, [PC, #176]
0x0310	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 110 :: 		break;
0x0312	0xE04D    B	L_M2Step8
;TimblerBotDrive.c, 111 :: 		case 1:
L_M2Step10:
;TimblerBotDrive.c, 112 :: 		m2s1 = 1;
0x0314	0x2201    MOVS	R2, #1
0x0316	0xB252    SXTB	R2, R2
0x0318	0x4826    LDR	R0, [PC, #152]
0x031A	0x6002    STR	R2, [R0, #0]
;TimblerBotDrive.c, 113 :: 		m2s2 = 0;
0x031C	0x2100    MOVS	R1, #0
0x031E	0xB249    SXTB	R1, R1
0x0320	0x4825    LDR	R0, [PC, #148]
0x0322	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 114 :: 		m2s3 = 0;
0x0324	0x4825    LDR	R0, [PC, #148]
0x0326	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 115 :: 		m2s4 = 1;
0x0328	0x4825    LDR	R0, [PC, #148]
0x032A	0x6002    STR	R2, [R0, #0]
;TimblerBotDrive.c, 116 :: 		break;
0x032C	0xE040    B	L_M2Step8
;TimblerBotDrive.c, 117 :: 		case 2:
L_M2Step11:
;TimblerBotDrive.c, 118 :: 		m2s1 = 1;
0x032E	0x2101    MOVS	R1, #1
0x0330	0xB249    SXTB	R1, R1
0x0332	0x4820    LDR	R0, [PC, #128]
0x0334	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 119 :: 		m2s2 = 1;
0x0336	0x4820    LDR	R0, [PC, #128]
0x0338	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 120 :: 		m2s3 = 0;
0x033A	0x2100    MOVS	R1, #0
0x033C	0xB249    SXTB	R1, R1
0x033E	0x481F    LDR	R0, [PC, #124]
0x0340	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 121 :: 		m2s4 = 0;
0x0342	0x481F    LDR	R0, [PC, #124]
0x0344	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 122 :: 		break;
0x0346	0xE033    B	L_M2Step8
;TimblerBotDrive.c, 123 :: 		case 3:
L_M2Step12:
;TimblerBotDrive.c, 124 :: 		m2s1 = 0;
0x0348	0x2200    MOVS	R2, #0
0x034A	0xB252    SXTB	R2, R2
0x034C	0x4819    LDR	R0, [PC, #100]
0x034E	0x6002    STR	R2, [R0, #0]
;TimblerBotDrive.c, 125 :: 		m2s2 = 1;
0x0350	0x2101    MOVS	R1, #1
0x0352	0xB249    SXTB	R1, R1
0x0354	0x4818    LDR	R0, [PC, #96]
0x0356	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 126 :: 		m2s3 = 1;
0x0358	0x4818    LDR	R0, [PC, #96]
0x035A	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 127 :: 		m2s4 = 0;
0x035C	0x4818    LDR	R0, [PC, #96]
0x035E	0x6002    STR	R2, [R0, #0]
;TimblerBotDrive.c, 128 :: 		break;
0x0360	0xE026    B	L_M2Step8
;TimblerBotDrive.c, 129 :: 		case 4:
L_M2Step13:
;TimblerBotDrive.c, 130 :: 		m2s1 = 0;
0x0362	0x2100    MOVS	R1, #0
0x0364	0xB249    SXTB	R1, R1
0x0366	0x4813    LDR	R0, [PC, #76]
0x0368	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 131 :: 		m2s2 = 0;
0x036A	0x4813    LDR	R0, [PC, #76]
0x036C	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 132 :: 		m2s3 = 1;
0x036E	0x2101    MOVS	R1, #1
0x0370	0xB249    SXTB	R1, R1
0x0372	0x4812    LDR	R0, [PC, #72]
0x0374	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 133 :: 		m2s4 = 1;
0x0376	0x4812    LDR	R0, [PC, #72]
0x0378	0x6001    STR	R1, [R0, #0]
;TimblerBotDrive.c, 134 :: 		break;
0x037A	0xE019    B	L_M2Step8
;TimblerBotDrive.c, 135 :: 		}
L_M2Step7:
0x037C	0x4811    LDR	R0, [PC, #68]
0x037E	0xF9B00000  LDRSH	R0, [R0, #0]
0x0382	0x2800    CMP	R0, #0
0x0384	0xF43FAFBB  BEQ	L_M2Step9
0x0388	0x480E    LDR	R0, [PC, #56]
0x038A	0xF9B00000  LDRSH	R0, [R0, #0]
0x038E	0x2801    CMP	R0, #1
0x0390	0xD0C0    BEQ	L_M2Step10
0x0392	0x480C    LDR	R0, [PC, #48]
0x0394	0xF9B00000  LDRSH	R0, [R0, #0]
0x0398	0x2802    CMP	R0, #2
0x039A	0xD0C8    BEQ	L_M2Step11
0x039C	0x4809    LDR	R0, [PC, #36]
0x039E	0xF9B00000  LDRSH	R0, [R0, #0]
0x03A2	0x2803    CMP	R0, #3
0x03A4	0xD0D0    BEQ	L_M2Step12
0x03A6	0x4807    LDR	R0, [PC, #28]
0x03A8	0xF9B00000  LDRSH	R0, [R0, #0]
0x03AC	0x2804    CMP	R0, #4
0x03AE	0xD0D8    BEQ	L_M2Step13
L_M2Step8:
;TimblerBotDrive.c, 136 :: 		}
L_end_M2Step:
0x03B0	0x4770    BX	LR
0x03B2	0xBF00    NOP
0x03B4	0x82A44240  	ODR9_GPIOB_ODR_bit+0
0x03B8	0x82A04240  	ODR8_GPIOB_ODR_bit+0
0x03BC	0x02A44241  	ODR9_GPIOC_ODR_bit+0
0x03C0	0x82904240  	ODR4_GPIOB_ODR_bit+0
0x03C4	0x00002000  	_m2State+0
; end of _M2Step
_Wait:
;TimblerBotDrive.c, 215 :: 		void Wait() {
;TimblerBotDrive.c, 216 :: 		Delay_ms(10);
0x0610	0xF641277E  MOVW	R7, #6782
0x0614	0xF2C00706  MOVT	R7, #6
L_Wait28:
0x0618	0x1E7F    SUBS	R7, R7, #1
0x061A	0xD1FD    BNE	L_Wait28
0x061C	0xBF00    NOP
0x061E	0xBF00    NOP
0x0620	0xBF00    NOP
0x0622	0xBF00    NOP
0x0624	0xBF00    NOP
;TimblerBotDrive.c, 217 :: 		}
L_end_Wait:
0x0626	0x4770    BX	LR
; end of _Wait
___CC2DW:
;__Lib_System_4XX.c, 25 :: 		
0x05F8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 27 :: 		
L_loopDW:
;__Lib_System_4XX.c, 28 :: 		
0x05FA	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 29 :: 		
0x05FE	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 30 :: 		
0x0602	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 31 :: 		
0x0606	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 33 :: 		
L_end___CC2DW:
0x0608	0xB001    ADD	SP, SP, #4
0x060A	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 67 :: 		
0x0674	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 69 :: 		
0x0676	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 70 :: 		
0x067A	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 71 :: 		
0x067E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 72 :: 		
0x0682	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 73 :: 		
0x0684	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 74 :: 		
0x0688	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 75 :: 		
0x068A	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 76 :: 		
0x068C	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 77 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 78 :: 		
0x068E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 79 :: 		
0x0692	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 80 :: 		
0x0696	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 81 :: 		
0x0698	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 82 :: 		
0x069C	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 83 :: 		
0x069E	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 84 :: 		
0x06A0	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 85 :: 		
0x06A4	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 86 :: 		
0x06A8	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 87 :: 		
L_norep:
;__Lib_System_4XX.c, 89 :: 		
L_end___FillZeros:
0x06AA	0xB001    ADD	SP, SP, #4
0x06AC	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 404 :: 		
0x085C	0xB082    SUB	SP, SP, #8
0x085E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 407 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0862	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 408 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x0864	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 409 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x0866	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 410 :: 		
0x0868	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 411 :: 		
; Fosc_kHz start address is: 4 (R1)
0x086A	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 413 :: 		
0x086C	0x2803    CMP	R0, #3
0x086E	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC228
;__Lib_System_4XX.c, 414 :: 		
0x0872	0x4893    LDR	R0, [PC, #588]
0x0874	0x4281    CMP	R1, R0
0x0876	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC229
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 415 :: 		
0x0878	0x4892    LDR	R0, [PC, #584]
0x087A	0x6800    LDR	R0, [R0, #0]
0x087C	0xF0400105  ORR	R1, R0, #5
0x0880	0x4890    LDR	R0, [PC, #576]
0x0882	0x6001    STR	R1, [R0, #0]
0x0884	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC230
L___Lib_System_4XX_InitialSetUpRCCRCC229:
;__Lib_System_4XX.c, 416 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0886	0x4890    LDR	R0, [PC, #576]
0x0888	0x4281    CMP	R1, R0
0x088A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 417 :: 		
0x088C	0x488D    LDR	R0, [PC, #564]
0x088E	0x6800    LDR	R0, [R0, #0]
0x0890	0xF0400104  ORR	R1, R0, #4
0x0894	0x488B    LDR	R0, [PC, #556]
0x0896	0x6001    STR	R1, [R0, #0]
0x0898	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC232
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 418 :: 		
; Fosc_kHz start address is: 4 (R1)
0x089A	0x488C    LDR	R0, [PC, #560]
0x089C	0x4281    CMP	R1, R0
0x089E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 419 :: 		
0x08A0	0x4888    LDR	R0, [PC, #544]
0x08A2	0x6800    LDR	R0, [R0, #0]
0x08A4	0xF0400103  ORR	R1, R0, #3
0x08A8	0x4886    LDR	R0, [PC, #536]
0x08AA	0x6001    STR	R1, [R0, #0]
0x08AC	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC234
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 420 :: 		
; Fosc_kHz start address is: 4 (R1)
0x08AE	0xF64E2060  MOVW	R0, #60000
0x08B2	0x4281    CMP	R1, R0
0x08B4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC235
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 421 :: 		
0x08B6	0x4883    LDR	R0, [PC, #524]
0x08B8	0x6800    LDR	R0, [R0, #0]
0x08BA	0xF0400102  ORR	R1, R0, #2
0x08BE	0x4881    LDR	R0, [PC, #516]
0x08C0	0x6001    STR	R1, [R0, #0]
0x08C2	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC236
L___Lib_System_4XX_InitialSetUpRCCRCC235:
;__Lib_System_4XX.c, 422 :: 		
; Fosc_kHz start address is: 4 (R1)
0x08C4	0xF2475030  MOVW	R0, #30000
0x08C8	0x4281    CMP	R1, R0
0x08CA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC237
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 423 :: 		
0x08CC	0x487D    LDR	R0, [PC, #500]
0x08CE	0x6800    LDR	R0, [R0, #0]
0x08D0	0xF0400101  ORR	R1, R0, #1
0x08D4	0x487B    LDR	R0, [PC, #492]
0x08D6	0x6001    STR	R1, [R0, #0]
0x08D8	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC238
L___Lib_System_4XX_InitialSetUpRCCRCC237:
;__Lib_System_4XX.c, 425 :: 		
0x08DA	0x487A    LDR	R0, [PC, #488]
0x08DC	0x6801    LDR	R1, [R0, #0]
0x08DE	0xF06F0007  MVN	R0, #7
0x08E2	0x4001    ANDS	R1, R0
0x08E4	0x4877    LDR	R0, [PC, #476]
0x08E6	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC238:
L___Lib_System_4XX_InitialSetUpRCCRCC236:
L___Lib_System_4XX_InitialSetUpRCCRCC234:
L___Lib_System_4XX_InitialSetUpRCCRCC232:
L___Lib_System_4XX_InitialSetUpRCCRCC230:
;__Lib_System_4XX.c, 426 :: 		
0x08E8	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC228:
;__Lib_System_4XX.c, 427 :: 		
; Fosc_kHz start address is: 4 (R1)
0x08EA	0x2802    CMP	R0, #2
0x08EC	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC240
;__Lib_System_4XX.c, 428 :: 		
0x08F0	0x4877    LDR	R0, [PC, #476]
0x08F2	0x4281    CMP	R1, R0
0x08F4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC241
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 429 :: 		
0x08F6	0x4873    LDR	R0, [PC, #460]
0x08F8	0x6800    LDR	R0, [R0, #0]
0x08FA	0xF0400106  ORR	R1, R0, #6
0x08FE	0x4871    LDR	R0, [PC, #452]
0x0900	0x6001    STR	R1, [R0, #0]
0x0902	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC241:
;__Lib_System_4XX.c, 430 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0904	0x4870    LDR	R0, [PC, #448]
0x0906	0x4281    CMP	R1, R0
0x0908	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC243
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 431 :: 		
0x090A	0x486E    LDR	R0, [PC, #440]
0x090C	0x6800    LDR	R0, [R0, #0]
0x090E	0xF0400105  ORR	R1, R0, #5
0x0912	0x486C    LDR	R0, [PC, #432]
0x0914	0x6001    STR	R1, [R0, #0]
0x0916	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC244
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 432 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0918	0x486E    LDR	R0, [PC, #440]
0x091A	0x4281    CMP	R1, R0
0x091C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC245
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 433 :: 		
0x091E	0x4869    LDR	R0, [PC, #420]
0x0920	0x6800    LDR	R0, [R0, #0]
0x0922	0xF0400104  ORR	R1, R0, #4
0x0926	0x4867    LDR	R0, [PC, #412]
0x0928	0x6001    STR	R1, [R0, #0]
0x092A	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC246
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 434 :: 		
; Fosc_kHz start address is: 4 (R1)
0x092C	0x486A    LDR	R0, [PC, #424]
0x092E	0x4281    CMP	R1, R0
0x0930	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC247
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 435 :: 		
0x0932	0x4864    LDR	R0, [PC, #400]
0x0934	0x6800    LDR	R0, [R0, #0]
0x0936	0xF0400103  ORR	R1, R0, #3
0x093A	0x4862    LDR	R0, [PC, #392]
0x093C	0x6001    STR	R1, [R0, #0]
0x093E	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC248
L___Lib_System_4XX_InitialSetUpRCCRCC247:
;__Lib_System_4XX.c, 436 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0940	0xF64B3080  MOVW	R0, #48000
0x0944	0x4281    CMP	R1, R0
0x0946	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC249
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 437 :: 		
0x0948	0x485E    LDR	R0, [PC, #376]
0x094A	0x6800    LDR	R0, [R0, #0]
0x094C	0xF0400102  ORR	R1, R0, #2
0x0950	0x485C    LDR	R0, [PC, #368]
0x0952	0x6001    STR	R1, [R0, #0]
0x0954	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC250
L___Lib_System_4XX_InitialSetUpRCCRCC249:
;__Lib_System_4XX.c, 438 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0956	0xF64550C0  MOVW	R0, #24000
0x095A	0x4281    CMP	R1, R0
0x095C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC251
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 439 :: 		
0x095E	0x4859    LDR	R0, [PC, #356]
0x0960	0x6800    LDR	R0, [R0, #0]
0x0962	0xF0400101  ORR	R1, R0, #1
0x0966	0x4857    LDR	R0, [PC, #348]
0x0968	0x6001    STR	R1, [R0, #0]
0x096A	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC252
L___Lib_System_4XX_InitialSetUpRCCRCC251:
;__Lib_System_4XX.c, 441 :: 		
0x096C	0x4855    LDR	R0, [PC, #340]
0x096E	0x6801    LDR	R1, [R0, #0]
0x0970	0xF06F0007  MVN	R0, #7
0x0974	0x4001    ANDS	R1, R0
0x0976	0x4853    LDR	R0, [PC, #332]
0x0978	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC252:
L___Lib_System_4XX_InitialSetUpRCCRCC250:
L___Lib_System_4XX_InitialSetUpRCCRCC248:
L___Lib_System_4XX_InitialSetUpRCCRCC246:
L___Lib_System_4XX_InitialSetUpRCCRCC244:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 442 :: 		
0x097A	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 443 :: 		
; Fosc_kHz start address is: 4 (R1)
0x097C	0x2801    CMP	R0, #1
0x097E	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC254
;__Lib_System_4XX.c, 444 :: 		
0x0982	0x4851    LDR	R0, [PC, #324]
0x0984	0x4281    CMP	R1, R0
0x0986	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC255
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 445 :: 		
0x0988	0x484E    LDR	R0, [PC, #312]
0x098A	0x6800    LDR	R0, [R0, #0]
0x098C	0xF0400107  ORR	R1, R0, #7
0x0990	0x484C    LDR	R0, [PC, #304]
0x0992	0x6001    STR	R1, [R0, #0]
0x0994	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC255:
;__Lib_System_4XX.c, 446 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0996	0x4851    LDR	R0, [PC, #324]
0x0998	0x4281    CMP	R1, R0
0x099A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC257
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 447 :: 		
0x099C	0x4849    LDR	R0, [PC, #292]
0x099E	0x6800    LDR	R0, [R0, #0]
0x09A0	0xF0400106  ORR	R1, R0, #6
0x09A4	0x4847    LDR	R0, [PC, #284]
0x09A6	0x6001    STR	R1, [R0, #0]
0x09A8	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC258
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 448 :: 		
; Fosc_kHz start address is: 4 (R1)
0x09AA	0x4848    LDR	R0, [PC, #288]
0x09AC	0x4281    CMP	R1, R0
0x09AE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC259
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 449 :: 		
0x09B0	0x4844    LDR	R0, [PC, #272]
0x09B2	0x6800    LDR	R0, [R0, #0]
0x09B4	0xF0400105  ORR	R1, R0, #5
0x09B8	0x4842    LDR	R0, [PC, #264]
0x09BA	0x6001    STR	R1, [R0, #0]
0x09BC	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC260
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 450 :: 		
; Fosc_kHz start address is: 4 (R1)
0x09BE	0x4846    LDR	R0, [PC, #280]
0x09C0	0x4281    CMP	R1, R0
0x09C2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC261
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 451 :: 		
0x09C4	0x483F    LDR	R0, [PC, #252]
0x09C6	0x6800    LDR	R0, [R0, #0]
0x09C8	0xF0400104  ORR	R1, R0, #4
0x09CC	0x483D    LDR	R0, [PC, #244]
0x09CE	0x6001    STR	R1, [R0, #0]
0x09D0	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC262
L___Lib_System_4XX_InitialSetUpRCCRCC261:
;__Lib_System_4XX.c, 452 :: 		
; Fosc_kHz start address is: 4 (R1)
0x09D2	0xF24D20F0  MOVW	R0, #54000
0x09D6	0x4281    CMP	R1, R0
0x09D8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC263
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 453 :: 		
0x09DA	0x483A    LDR	R0, [PC, #232]
0x09DC	0x6800    LDR	R0, [R0, #0]
0x09DE	0xF0400103  ORR	R1, R0, #3
0x09E2	0x4838    LDR	R0, [PC, #224]
0x09E4	0x6001    STR	R1, [R0, #0]
0x09E6	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC264
L___Lib_System_4XX_InitialSetUpRCCRCC263:
;__Lib_System_4XX.c, 454 :: 		
; Fosc_kHz start address is: 4 (R1)
0x09E8	0xF64840A0  MOVW	R0, #36000
0x09EC	0x4281    CMP	R1, R0
0x09EE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC265
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 455 :: 		
0x09F0	0x4834    LDR	R0, [PC, #208]
0x09F2	0x6800    LDR	R0, [R0, #0]
0x09F4	0xF0400102  ORR	R1, R0, #2
0x09F8	0x4832    LDR	R0, [PC, #200]
0x09FA	0x6001    STR	R1, [R0, #0]
0x09FC	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC266
L___Lib_System_4XX_InitialSetUpRCCRCC265:
;__Lib_System_4XX.c, 456 :: 		
; Fosc_kHz start address is: 4 (R1)
0x09FE	0xF2446050  MOVW	R0, #18000
0x0A02	0x4281    CMP	R1, R0
0x0A04	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC267
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 457 :: 		
0x0A06	0x482F    LDR	R0, [PC, #188]
0x0A08	0x6800    LDR	R0, [R0, #0]
0x0A0A	0xF0400101  ORR	R1, R0, #1
0x0A0E	0x482D    LDR	R0, [PC, #180]
0x0A10	0x6001    STR	R1, [R0, #0]
0x0A12	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC268
L___Lib_System_4XX_InitialSetUpRCCRCC267:
;__Lib_System_4XX.c, 459 :: 		
0x0A14	0x482B    LDR	R0, [PC, #172]
0x0A16	0x6801    LDR	R1, [R0, #0]
0x0A18	0xF06F0007  MVN	R0, #7
0x0A1C	0x4001    ANDS	R1, R0
0x0A1E	0x4829    LDR	R0, [PC, #164]
0x0A20	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC268:
L___Lib_System_4XX_InitialSetUpRCCRCC266:
L___Lib_System_4XX_InitialSetUpRCCRCC264:
L___Lib_System_4XX_InitialSetUpRCCRCC262:
L___Lib_System_4XX_InitialSetUpRCCRCC260:
L___Lib_System_4XX_InitialSetUpRCCRCC258:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
;__Lib_System_4XX.c, 460 :: 		
0x0A22	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 461 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0A24	0x2800    CMP	R0, #0
0x0A26	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC270
;__Lib_System_4XX.c, 462 :: 		
0x0A2A	0x482D    LDR	R0, [PC, #180]
0x0A2C	0x4281    CMP	R1, R0
0x0A2E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC271
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x0A30	0x4824    LDR	R0, [PC, #144]
0x0A32	0x6800    LDR	R0, [R0, #0]
0x0A34	0xF0400107  ORR	R1, R0, #7
0x0A38	0x4822    LDR	R0, [PC, #136]
0x0A3A	0x6001    STR	R1, [R0, #0]
0x0A3C	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC271:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0A3E	0x4825    LDR	R0, [PC, #148]
0x0A40	0x4281    CMP	R1, R0
0x0A42	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC273
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x0A44	0x481F    LDR	R0, [PC, #124]
0x0A46	0x6800    LDR	R0, [R0, #0]
0x0A48	0xF0400106  ORR	R1, R0, #6
0x0A4C	0x481D    LDR	R0, [PC, #116]
0x0A4E	0x6001    STR	R1, [R0, #0]
0x0A50	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC274
L___Lib_System_4XX_InitialSetUpRCCRCC273:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0A52	0x4824    LDR	R0, [PC, #144]
0x0A54	0x4281    CMP	R1, R0
0x0A56	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC275
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x0A58	0x481A    LDR	R0, [PC, #104]
0x0A5A	0x6800    LDR	R0, [R0, #0]
0x0A5C	0xF0400105  ORR	R1, R0, #5
0x0A60	0x4818    LDR	R0, [PC, #96]
0x0A62	0x6001    STR	R1, [R0, #0]
0x0A64	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC276
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0A66	0xF5B14F7A  CMP	R1, #64000
0x0A6A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC277
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x0A6C	0x4815    LDR	R0, [PC, #84]
0x0A6E	0x6800    LDR	R0, [R0, #0]
0x0A70	0xF0400104  ORR	R1, R0, #4
0x0A74	0x4813    LDR	R0, [PC, #76]
0x0A76	0x6001    STR	R1, [R0, #0]
0x0A78	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC278
L___Lib_System_4XX_InitialSetUpRCCRCC277:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0A7A	0xF64B3080  MOVW	R0, #48000
0x0A7E	0x4281    CMP	R1, R0
0x0A80	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC279
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x0A82	0x4810    LDR	R0, [PC, #64]
0x0A84	0x6800    LDR	R0, [R0, #0]
0x0A86	0xF0400103  ORR	R1, R0, #3
0x0A8A	0x480E    LDR	R0, [PC, #56]
0x0A8C	0x6001    STR	R1, [R0, #0]
0x0A8E	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC280
L___Lib_System_4XX_InitialSetUpRCCRCC279:
;__Lib_System_4XX.c, 472 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0A90	0xF5B14FFA  CMP	R1, #32000
0x0A94	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC281
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 473 :: 		
0x0A96	0x480B    LDR	R0, [PC, #44]
0x0A98	0x6800    LDR	R0, [R0, #0]
0x0A9A	0xF0400102  ORR	R1, R0, #2
0x0A9E	0x4809    LDR	R0, [PC, #36]
0x0AA0	0x6001    STR	R1, [R0, #0]
0x0AA2	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC282
L___Lib_System_4XX_InitialSetUpRCCRCC281:
;__Lib_System_4XX.c, 474 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0AA4	0xF5B15F7A  CMP	R1, #16000
0x0AA8	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC283
0x0AAA	0xE01D    B	#58
0x0AAC	0x00810000  	#129
0x0AB0	0x00100400  	#67108880
0x0AB4	0x00000000  	#0
0x0AB8	0x00030000  	#3
0x0ABC	0xD4C00001  	#120000
0x0AC0	0x49F00002  	#150000
0x0AC4	0x3C004002  	FLASH_ACR+0
0x0AC8	0xD4C00001  	#120000
0x0ACC	0x5F900001  	#90000
0x0AD0	0x32800002  	#144000
0x0AD4	0x77000001  	#96000
0x0AD8	0x19400001  	#72000
0x0ADC	0xA5E00001  	#108000
0x0AE0	0xB5800001  	#112000
0x0AE4	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 475 :: 		
0x0AE8	0x482D    LDR	R0, [PC, #180]
0x0AEA	0x6800    LDR	R0, [R0, #0]
0x0AEC	0xF0400101  ORR	R1, R0, #1
0x0AF0	0x482B    LDR	R0, [PC, #172]
0x0AF2	0x6001    STR	R1, [R0, #0]
0x0AF4	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC284
L___Lib_System_4XX_InitialSetUpRCCRCC283:
;__Lib_System_4XX.c, 477 :: 		
0x0AF6	0x482A    LDR	R0, [PC, #168]
0x0AF8	0x6801    LDR	R1, [R0, #0]
0x0AFA	0xF06F0007  MVN	R0, #7
0x0AFE	0x4001    ANDS	R1, R0
0x0B00	0x4827    LDR	R0, [PC, #156]
0x0B02	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC284:
L___Lib_System_4XX_InitialSetUpRCCRCC282:
L___Lib_System_4XX_InitialSetUpRCCRCC280:
L___Lib_System_4XX_InitialSetUpRCCRCC278:
L___Lib_System_4XX_InitialSetUpRCCRCC276:
L___Lib_System_4XX_InitialSetUpRCCRCC274:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
;__Lib_System_4XX.c, 478 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC270:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
;__Lib_System_4XX.c, 480 :: 		
0x0B04	0x2101    MOVS	R1, #1
0x0B06	0xB249    SXTB	R1, R1
0x0B08	0x4826    LDR	R0, [PC, #152]
0x0B0A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 481 :: 		
0x0B0C	0x4826    LDR	R0, [PC, #152]
0x0B0E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 483 :: 		
0x0B10	0xF7FFFD8A  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 485 :: 		
0x0B14	0x4825    LDR	R0, [PC, #148]
0x0B16	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 486 :: 		
0x0B18	0x4825    LDR	R0, [PC, #148]
0x0B1A	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 487 :: 		
0x0B1C	0x4825    LDR	R0, [PC, #148]
0x0B1E	0xEA020100  AND	R1, R2, R0, LSL #0
0x0B22	0x4825    LDR	R0, [PC, #148]
0x0B24	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 489 :: 		
0x0B26	0xF0020001  AND	R0, R2, #1
0x0B2A	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x0B2C	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 490 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC286:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0B2E	0x4822    LDR	R0, [PC, #136]
0x0B30	0x6800    LDR	R0, [R0, #0]
0x0B32	0xF0000002  AND	R0, R0, #2
0x0B36	0x2800    CMP	R0, #0
0x0B38	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC287
;__Lib_System_4XX.c, 491 :: 		
0x0B3A	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC286
L___Lib_System_4XX_InitialSetUpRCCRCC287:
;__Lib_System_4XX.c, 492 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0B3C	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 489 :: 		
0x0B3E	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 492 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC285:
;__Lib_System_4XX.c, 494 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0B40	0xF4023080  AND	R0, R2, #65536
0x0B44	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC297
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0B46	0x481C    LDR	R0, [PC, #112]
0x0B48	0x6800    LDR	R0, [R0, #0]
0x0B4A	0xF4003000  AND	R0, R0, #131072
0x0B4E	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 496 :: 		
0x0B50	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 497 :: 		
0x0B52	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0B54	0x460A    MOV	R2, R1
0x0B56	0x9901    LDR	R1, [SP, #4]
0x0B58	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
;__Lib_System_4XX.c, 494 :: 		
0x0B5A	0x9101    STR	R1, [SP, #4]
0x0B5C	0x4611    MOV	R1, R2
0x0B5E	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 497 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 499 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0B60	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0B64	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 500 :: 		
0x0B66	0x4814    LDR	R0, [PC, #80]
0x0B68	0x6800    LDR	R0, [R0, #0]
0x0B6A	0xF0407180  ORR	R1, R0, #16777216
0x0B6E	0x4812    LDR	R0, [PC, #72]
0x0B70	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0B72	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 501 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CFGR start address is: 4 (R1)
0x0B74	0x4810    LDR	R0, [PC, #64]
0x0B76	0x6800    LDR	R0, [R0, #0]
0x0B78	0xF0007000  AND	R0, R0, #33554432
0x0B7C	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 502 :: 		
0x0B7E	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 503 :: 		
0x0B80	0x460A    MOV	R2, R1
0x0B82	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 499 :: 		
;__Lib_System_4XX.c, 503 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 506 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC294:
; ulRCC_CFGR start address is: 8 (R2)
0x0B84	0x480A    LDR	R0, [PC, #40]
0x0B86	0x6800    LDR	R0, [R0, #0]
0x0B88	0xF000010C  AND	R1, R0, #12
0x0B8C	0x0090    LSLS	R0, R2, #2
0x0B8E	0xF000000C  AND	R0, R0, #12
0x0B92	0x4281    CMP	R1, R0
0x0B94	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC295
;__Lib_System_4XX.c, 507 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0B96	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
L___Lib_System_4XX_InitialSetUpRCCRCC295:
;__Lib_System_4XX.c, 509 :: 		
L_end_InitialSetUpRCCRCC2:
0x0B98	0xF8DDE000  LDR	LR, [SP, #0]
0x0B9C	0xB002    ADD	SP, SP, #8
0x0B9E	0x4770    BX	LR
0x0BA0	0x3C004002  	FLASH_ACR+0
0x0BA4	0x80204247  	FLASH_ACR+0
0x0BA8	0x80244247  	FLASH_ACR+0
0x0BAC	0x38044002  	RCC_PLLCFGR+0
0x0BB0	0x38084002  	RCC_CFGR+0
0x0BB4	0xFFFF000F  	#1048575
0x0BB8	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 383 :: 		
0x0628	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 386 :: 		
0x062A	0x480D    LDR	R0, [PC, #52]
0x062C	0x6800    LDR	R0, [R0, #0]
0x062E	0xF0400101  ORR	R1, R0, #1
0x0632	0x480B    LDR	R0, [PC, #44]
0x0634	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 389 :: 		
0x0636	0x2100    MOVS	R1, #0
0x0638	0x480A    LDR	R0, [PC, #40]
0x063A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 392 :: 		
0x063C	0x4808    LDR	R0, [PC, #32]
0x063E	0x6801    LDR	R1, [R0, #0]
0x0640	0x4809    LDR	R0, [PC, #36]
0x0642	0x4001    ANDS	R1, R0
0x0644	0x4806    LDR	R0, [PC, #24]
0x0646	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 395 :: 		
0x0648	0x4908    LDR	R1, [PC, #32]
0x064A	0x4809    LDR	R0, [PC, #36]
0x064C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 398 :: 		
0x064E	0x4804    LDR	R0, [PC, #16]
0x0650	0x6801    LDR	R1, [R0, #0]
0x0652	0xF46F2080  MVN	R0, #262144
0x0656	0x4001    ANDS	R1, R0
0x0658	0x4801    LDR	R0, [PC, #4]
0x065A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 402 :: 		
L_end_SystemClockSetDefault:
0x065C	0xB001    ADD	SP, SP, #4
0x065E	0x4770    BX	LR
0x0660	0x38004002  	RCC_CR+0
0x0664	0x38084002  	RCC_CFGR+0
0x0668	0xFFFFFEF6  	#-17367041
0x066C	0x30102400  	#603992080
0x0670	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 321 :: 		
0x07B4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 322 :: 		
0x07B6	0x4904    LDR	R1, [PC, #16]
0x07B8	0x4804    LDR	R0, [PC, #16]
0x07BA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 323 :: 		
0x07BC	0x4904    LDR	R1, [PC, #16]
0x07BE	0x4805    LDR	R0, [PC, #20]
0x07C0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 324 :: 		
L_end_InitialSetUpFosc:
0x07C2	0xB001    ADD	SP, SP, #4
0x07C4	0x4770    BX	LR
0x07C6	0xBF00    NOP
0x07C8	0xD4C00001  	#120000
0x07CC	0x00302000  	___System_CLOCK_IN_KHZ+0
0x07D0	0x00030000  	#3
0x07D4	0x00342000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 266 :: 		
0x07AC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 267 :: 		
L___GenExcept24:
0x07AE	0xE7FE    B	L___GenExcept24
;__Lib_System_4XX.c, 268 :: 		
L_end___GenExcept:
0x07B0	0xB001    ADD	SP, SP, #4
0x07B2	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 299 :: 		
0x0780	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 302 :: 		
0x0782	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 303 :: 		
0x0786	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 305 :: 		
0x078A	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 307 :: 		
0x078C	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 309 :: 		
0x0790	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 311 :: 		
0x0792	0xBF00    NOP
;__Lib_System_4XX.c, 312 :: 		
0x0794	0xBF00    NOP
;__Lib_System_4XX.c, 313 :: 		
0x0796	0xBF00    NOP
;__Lib_System_4XX.c, 314 :: 		
0x0798	0xBF00    NOP
;__Lib_System_4XX.c, 316 :: 		
0x079A	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 317 :: 		
0x079E	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 318 :: 		
0x07A2	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 319 :: 		
L_end___EnableFPU:
0x07A6	0xB001    ADD	SP, SP, #4
0x07A8	0x4770    BX	LR
; end of ___EnableFPU
0x0BEC	0xB500    PUSH	(R14)
0x0BEE	0xF8DFB014  LDR	R11, [PC, #20]
0x0BF2	0xF8DFA014  LDR	R10, [PC, #20]
0x0BF6	0xF8DFC014  LDR	R12, [PC, #20]
0x0BFA	0xF7FFFCFD  BL	1528
0x0BFE	0xBD00    POP	(R15)
0x0C00	0x4770    BX	LR
0x0C02	0xBF00    NOP
0x0C04	0x00002000  	#536870912
0x0C08	0x00302000  	#536870960
0x0C0C	0x0BBC0000  	#3004
0x0C6C	0xB500    PUSH	(R14)
0x0C6E	0xF8DFB010  LDR	R11, [PC, #16]
0x0C72	0xF8DFA010  LDR	R10, [PC, #16]
0x0C76	0xF7FFFCFD  BL	1652
0x0C7A	0xBD00    POP	(R15)
0x0C7C	0x4770    BX	LR
0x0C7E	0xBF00    NOP
0x0C80	0x00002000  	#536870912
0x0C84	0x00382000  	#536870968
;TimblerBotDrive.c,0 :: ?ICS_m2State [2]
0x0BBC	0x0000 ;?ICS_m2State+0
; end of ?ICS_m2State
;TimblerBotDrive.c,0 :: ?ICS_m1State [2]
0x0BBE	0x0000 ;?ICS_m1State+0
; end of ?ICS_m1State
;__Lib_USB_32F4xx.c,0 :: ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb [44]
0x0BC0	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+0
0x0BC4	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+4
0x0BC8	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+8
0x0BCC	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+12
0x0BD0	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+16
0x0BD4	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+20
0x0BD8	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+24
0x0BDC	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+28
0x0BE0	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+32
0x0BE4	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+36
0x0BE8	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+40
; end of ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188     [168]    _GPIO_Clk_Enable
0x0230     [204]    _M1Step
0x02FC     [204]    _M2Step
0x03C8     [560]    _GPIO_Config
0x05F8      [20]    ___CC2DW
0x0610      [24]    _Wait
0x0628      [76]    __Lib_System_4XX_SystemClockSetDefault
0x0674      [58]    ___FillZeros
0x06B0      [28]    _GPIO_Digital_Output
0x06CC      [88]    _Motor1Move
0x0724      [92]    _Motor2Move
0x0780      [42]    ___EnableFPU
0x07AC       [8]    ___GenExcept
0x07B4      [36]    __Lib_System_4XX_InitialSetUpFosc
0x07D8     [132]    _main
0x085C     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0000       [4]    FARG_modf_val
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG_floor_x
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG_atan_f
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG_Q31_Ftoi_f
0x0000       [4]    FARG_Q15_Ftoi_f
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x0004       [4]    FARG_atan2_x
0x0004       [4]    FARG_pow_y
0x20000000       [2]    _m2State
0x20000002       [2]    _m1State
0x20000004      [44]    __Lib_USB_32F4xx_USBD_DCD_INT_cb
0x20000030       [4]    ___System_CLOCK_IN_KHZ
0x20000034       [4]    __VOLTAGE_RANGE
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0BBC       [2]    ?ICS_m2State
0x0BBE       [2]    ?ICS_m1State
0x0BC0      [44]    ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
