# Simple Pipeline

A 5 stage pipeline of our ISA, using 1 cycle memory.
Memory is probably broken, but we got it working for the real pipeline.

Stages are:
- fetch
- decode
- execute
- memory
- writeback
