{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 27 15:37:23 2021 " "Info: Processing started: Sat Mar 27 15:37:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[30\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[30\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[31\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[31\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[28\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[28\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[29\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[29\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[24\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[24\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[25\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[25\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[26\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[26\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[27\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[27\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[28\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[28\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[29\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[29\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[30\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[30\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[31\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[31\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[27\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[27\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[26\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[26\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[0\] " "Warning: Node \"iord:inst5\|iordOut\[0\]\" is a latch" {  } { { "iord.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[1\] " "Warning: Node \"iord:inst5\|iordOut\[1\]\" is a latch" {  } { { "iord.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[2\] " "Warning: Node \"iord:inst5\|iordOut\[2\]\" is a latch" {  } { { "iord.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[3\] " "Warning: Node \"iord:inst5\|iordOut\[3\]\" is a latch" {  } { { "iord.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[4\] " "Warning: Node \"iord:inst5\|iordOut\[4\]\" is a latch" {  } { { "iord.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[5\] " "Warning: Node \"iord:inst5\|iordOut\[5\]\" is a latch" {  } { { "iord.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[6\] " "Warning: Node \"iord:inst5\|iordOut\[6\]\" is a latch" {  } { { "iord.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "iord:inst5\|iordOut\[7\] " "Warning: Node \"iord:inst5\|iordOut\[7\]\" is a latch" {  } { { "iord.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/iord.sv" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[0\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[0\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[1\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[1\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[2\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[2\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[3\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[3\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[4\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[4\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[5\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[5\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[6\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[6\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[7\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[7\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[30\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[30\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[24\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[24\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[25\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[25\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[31\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[31\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[8\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[8\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[9\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[9\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[10\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[10\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[11\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[11\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[12\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[12\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[13\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[13\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[14\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[14\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[15\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[15\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[28\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[28\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[29\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[29\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[23\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[23\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[22\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[22\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[27\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[27\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[26\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[26\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[21\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[21\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[20\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[20\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[0\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[0\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[0\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[0\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[1\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[1\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[1\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[1\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[2\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[2\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[2\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[2\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[3\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[3\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[3\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[3\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[4\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[4\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[5\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[5\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[5\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[5\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[6\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[6\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[7\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[7\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[16\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[16\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[17\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[17\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[18\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[18\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[19\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[19\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[20\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[20\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[21\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[21\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[22\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[22\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[23\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[23\]\" is a latch" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[24\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[24\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[25\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[25\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[18\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[18\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[19\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[19\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[4\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[4\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[6\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[6\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[7\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[7\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[30\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[30\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[23\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[23\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[22\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[22\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[16\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[16\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[17\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[17\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[31\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[31\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[4\] " "Warning: Node \"regDST:inst15\|regDSTOut\[4\]\" is a latch" {  } { { "regDST.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[3\] " "Warning: Node \"regDST:inst15\|regDSTOut\[3\]\" is a latch" {  } { { "regDST.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[0\] " "Warning: Node \"regDST:inst15\|regDSTOut\[0\]\" is a latch" {  } { { "regDST.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[1\] " "Warning: Node \"regDST:inst15\|regDSTOut\[1\]\" is a latch" {  } { { "regDST.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[2\] " "Warning: Node \"regDST:inst15\|regDSTOut\[2\]\" is a latch" {  } { { "regDST.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[29\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[29\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[28\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[28\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[21\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[21\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[20\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[20\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[15\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[15\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[14\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[14\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[1\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[1\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[0\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[0\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[24\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[24\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[25\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[25\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[26\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[26\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[27\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[27\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[2\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[2\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[3\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[3\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[4\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[4\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[5\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[5\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[6\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[6\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[7\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[7\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[18\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[18\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[19\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[19\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[12\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[12\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[13\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[13\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[30\] " "Warning: Node \"loadSize:inst29\|lsOut\[30\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[16\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[16\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[10\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[10\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[11\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[11\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[31\] " "Warning: Node \"loadSize:inst29\|lsOut\[31\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[19\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[19\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[18\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[18\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[16\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[16\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[15\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[15\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[17\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[17\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[11\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[11\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[9\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[9\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[10\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[10\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[13\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[13\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[12\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[12\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[22\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[22\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[21\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[21\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[23\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[23\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[14\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[14\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[8\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[8\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[20\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[20\]\" is a latch" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[29\] " "Warning: Node \"loadSize:inst29\|lsOut\[29\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[28\] " "Warning: Node \"loadSize:inst29\|lsOut\[28\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[17\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[17\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[15\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[15\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[8\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[8\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[9\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[9\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[1\] " "Warning: Node \"loadSize:inst29\|lsOut\[1\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[24\] " "Warning: Node \"loadSize:inst29\|lsOut\[24\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[25\] " "Warning: Node \"loadSize:inst29\|lsOut\[25\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[26\] " "Warning: Node \"loadSize:inst29\|lsOut\[26\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[27\] " "Warning: Node \"loadSize:inst29\|lsOut\[27\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[2\] " "Warning: Node \"loadSize:inst29\|lsOut\[2\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[3\] " "Warning: Node \"loadSize:inst29\|lsOut\[3\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[4\] " "Warning: Node \"loadSize:inst29\|lsOut\[4\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[5\] " "Warning: Node \"loadSize:inst29\|lsOut\[5\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[6\] " "Warning: Node \"loadSize:inst29\|lsOut\[6\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[7\] " "Warning: Node \"loadSize:inst29\|lsOut\[7\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[14\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[14\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[12\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[12\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[0\] " "Warning: Node \"loadSize:inst29\|lsOut\[0\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[13\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[13\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[10\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[10\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[11\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[11\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[19\] " "Warning: Node \"loadSize:inst29\|lsOut\[19\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[18\] " "Warning: Node \"loadSize:inst29\|lsOut\[18\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[16\] " "Warning: Node \"loadSize:inst29\|lsOut\[16\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[17\] " "Warning: Node \"loadSize:inst29\|lsOut\[17\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[11\] " "Warning: Node \"loadSize:inst29\|lsOut\[11\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[9\] " "Warning: Node \"loadSize:inst29\|lsOut\[9\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[10\] " "Warning: Node \"loadSize:inst29\|lsOut\[10\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[13\] " "Warning: Node \"loadSize:inst29\|lsOut\[13\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[12\] " "Warning: Node \"loadSize:inst29\|lsOut\[12\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[22\] " "Warning: Node \"loadSize:inst29\|lsOut\[22\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[21\] " "Warning: Node \"loadSize:inst29\|lsOut\[21\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[23\] " "Warning: Node \"loadSize:inst29\|lsOut\[23\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[14\] " "Warning: Node \"loadSize:inst29\|lsOut\[14\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[8\] " "Warning: Node \"loadSize:inst29\|lsOut\[8\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[20\] " "Warning: Node \"loadSize:inst29\|lsOut\[20\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[8\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[8\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pcSource:inst16\|pcSourceOut\[9\] " "Warning: Node \"pcSource:inst16\|pcSourceOut\[9\]\" is a latch" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[15\] " "Warning: Node \"loadSize:inst29\|lsOut\[15\]\" is a latch" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "schemeHard.bdf" "" { Schematic "C:/Users/pedro/Desktop/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "24 " "Warning: Found 24 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "loadSize:inst29\|lsOut\[31\]~0 " "Info: Detected gated clock \"loadSize:inst29\|lsOut\[31\]~0\" as buffer" {  } { { "loadSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/loadSize.sv" 10 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "loadSize:inst29\|lsOut\[31\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|lscontrol\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|lscontrol\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|lscontrol\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|lscontrol\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|lscontrol\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|lscontrol\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regDST:inst15\|Mux5~0 " "Info: Detected gated clock \"regDST:inst15\|Mux5~0\" as buffer" {  } { { "regDST.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/regDST.sv" 13 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regDST:inst15\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxregdst\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxregdst\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxregdst\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxxchgctrl " "Info: Detected ripple clock \"unidadeControle:inst25\|muxxchgctrl\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 59 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxxchgctrl" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxregdst\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxregdst\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxregdst\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxmemtoreg\[3\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxmemtoreg\[3\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxmemtoreg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxmemtoreg\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxmemtoreg\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxmemtoreg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxmemtoreg\[2\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxmemtoreg\[2\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxmemtoreg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "memToReg:inst7\|Mux32~0 " "Info: Detected gated clock \"memToReg:inst7\|Mux32~0\" as buffer" {  } { { "memToReg.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/memToReg.sv" 20 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "memToReg:inst7\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxpcsource\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxpcsource\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxpcsource\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxpcsource\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxpcsource\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxpcsource\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxpcsource\[2\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxpcsource\[2\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxpcsource\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pcSource:inst16\|Mux32~0 " "Info: Detected gated clock \"pcSource:inst16\|Mux32~0\" as buffer" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pcSource:inst16\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "iord:inst5\|Mux8~0 " "Info: Detected gated clock \"iord:inst5\|Mux8~0\" as buffer" {  } { { "iord.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/iord.sv" 15 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "iord:inst5\|Mux8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|iordmux\[2\] " "Info: Detected ripple clock \"unidadeControle:inst25\|iordmux\[2\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|iordmux\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|iordmux\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|iordmux\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|iordmux\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "setSize:inst30\|saidaSetSize\[31\]~0 " "Info: Detected gated clock \"setSize:inst30\|saidaSetSize\[31\]~0\" as buffer" {  } { { "setSize.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/setSize.sv" 13 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "setSize:inst30\|saidaSetSize\[31\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|sscontrol\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|sscontrol\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|sscontrol\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|sscontrol\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|sscontrol\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|sscontrol\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "aluSrcA:inst\|Mux32~0 " "Info: Detected gated clock \"aluSrcA:inst\|Mux32~0\" as buffer" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "aluSrcA:inst\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxalusrca\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxalusrca\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxalusrca\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxalusrca\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxalusrca\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } } { "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxalusrca\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register aluSrcA:inst\|aluSrcAOut\[3\] register unidadeControle:inst25\|muxmemtoreg\[3\] 35.39 MHz 28.256 ns Internal " "Info: Clock \"clk\" has Internal fmax of 35.39 MHz between source register \"aluSrcA:inst\|aluSrcAOut\[3\]\" and destination register \"unidadeControle:inst25\|muxmemtoreg\[3\]\" (period= 28.256 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.605 ns + Longest register register " "Info: + Longest register to register delay is 9.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns aluSrcA:inst\|aluSrcAOut\[3\] 1 REG LCCOMB_X9_Y11_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y11_N2; Fanout = 5; REG Node = 'aluSrcA:inst\|aluSrcAOut\[3\]'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluSrcA:inst|aluSrcAOut[3] } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.313 ns) 0.660 ns Ula32:inst3\|carry_temp\[5\]~27 2 COMB LCCOMB_X9_Y11_N16 2 " "Info: 2: + IC(0.347 ns) + CELL(0.313 ns) = 0.660 ns; Loc. = LCCOMB_X9_Y11_N16; Fanout = 2; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~27'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { aluSrcA:inst|aluSrcAOut[3] Ula32:inst3|carry_temp[5]~27 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.313 ns) 1.363 ns Ula32:inst3\|carry_temp\[5\]~6 3 COMB LCCOMB_X10_Y11_N4 3 " "Info: 3: + IC(0.390 ns) + CELL(0.313 ns) = 1.363 ns; Loc. = LCCOMB_X10_Y11_N4; Fanout = 3; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~6'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { Ula32:inst3|carry_temp[5]~27 Ula32:inst3|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.060 ns) 1.665 ns Ula32:inst3\|carry_temp\[7\]~7 4 COMB LCCOMB_X10_Y11_N10 5 " "Info: 4: + IC(0.242 ns) + CELL(0.060 ns) = 1.665 ns; Loc. = LCCOMB_X10_Y11_N10; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[7\]~7'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.302 ns" { Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.060 ns) 1.980 ns Ula32:inst3\|carry_temp\[9\]~8 5 COMB LCCOMB_X10_Y11_N30 5 " "Info: 5: + IC(0.255 ns) + CELL(0.060 ns) = 1.980 ns; Loc. = LCCOMB_X10_Y11_N30; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[9\]~8'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.315 ns" { Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.060 ns) 2.305 ns Ula32:inst3\|carry_temp\[11\]~9 6 COMB LCCOMB_X10_Y11_N0 5 " "Info: 6: + IC(0.265 ns) + CELL(0.060 ns) = 2.305 ns; Loc. = LCCOMB_X10_Y11_N0; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[11\]~9'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.325 ns" { Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.060 ns) 2.614 ns Ula32:inst3\|carry_temp\[13\]~10 7 COMB LCCOMB_X10_Y11_N12 5 " "Info: 7: + IC(0.249 ns) + CELL(0.060 ns) = 2.614 ns; Loc. = LCCOMB_X10_Y11_N12; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[13\]~10'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.309 ns" { Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.060 ns) 3.593 ns Ula32:inst3\|carry_temp\[15\]~11 8 COMB LCCOMB_X14_Y10_N26 5 " "Info: 8: + IC(0.919 ns) + CELL(0.060 ns) = 3.593 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[15\]~11'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.060 ns) 3.909 ns Ula32:inst3\|carry_temp\[17\]~12 9 COMB LCCOMB_X14_Y10_N20 5 " "Info: 9: + IC(0.256 ns) + CELL(0.060 ns) = 3.909 ns; Loc. = LCCOMB_X14_Y10_N20; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[17\]~12'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.060 ns) 4.231 ns Ula32:inst3\|carry_temp\[19\]~13 10 COMB LCCOMB_X14_Y10_N0 5 " "Info: 10: + IC(0.262 ns) + CELL(0.060 ns) = 4.231 ns; Loc. = LCCOMB_X14_Y10_N0; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[19\]~13'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.322 ns" { Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.060 ns) 4.542 ns Ula32:inst3\|carry_temp\[21\]~14 11 COMB LCCOMB_X14_Y10_N14 5 " "Info: 11: + IC(0.251 ns) + CELL(0.060 ns) = 4.542 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[21\]~14'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.311 ns" { Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.060 ns) 4.861 ns Ula32:inst3\|carry_temp\[23\]~15 12 COMB LCCOMB_X14_Y10_N10 5 " "Info: 12: + IC(0.259 ns) + CELL(0.060 ns) = 4.861 ns; Loc. = LCCOMB_X14_Y10_N10; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[23\]~15'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.319 ns" { Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.060 ns) 5.171 ns Ula32:inst3\|carry_temp\[25\]~16 13 COMB LCCOMB_X14_Y10_N4 5 " "Info: 13: + IC(0.250 ns) + CELL(0.060 ns) = 5.171 ns; Loc. = LCCOMB_X14_Y10_N4; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[25\]~16'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.310 ns" { Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.060 ns) 5.497 ns Ula32:inst3\|carry_temp\[27\]~17 14 COMB LCCOMB_X14_Y10_N16 8 " "Info: 14: + IC(0.266 ns) + CELL(0.060 ns) = 5.497 ns; Loc. = LCCOMB_X14_Y10_N16; Fanout = 8; COMB Node = 'Ula32:inst3\|carry_temp\[27\]~17'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.326 ns" { Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.060 ns) 5.802 ns Ula32:inst3\|carry_temp\[29\]~18 15 COMB LCCOMB_X14_Y10_N30 6 " "Info: 15: + IC(0.245 ns) + CELL(0.060 ns) = 5.802 ns; Loc. = LCCOMB_X14_Y10_N30; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[29\]~18'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.305 ns" { Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.060 ns) 6.577 ns Ula32:inst3\|carry_temp\[30\]~22 16 COMB LCCOMB_X14_Y12_N30 13 " "Info: 16: + IC(0.715 ns) + CELL(0.060 ns) = 6.577 ns; Loc. = LCCOMB_X14_Y12_N30; Fanout = 13; COMB Node = 'Ula32:inst3\|carry_temp\[30\]~22'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { Ula32:inst3|carry_temp[29]~18 Ula32:inst3|carry_temp[30]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.177 ns) 7.657 ns unidadeControle:inst25\|iordmux\[0\]~4 17 COMB LCCOMB_X6_Y12_N24 2 " "Info: 17: + IC(0.903 ns) + CELL(0.177 ns) = 7.657 ns; Loc. = LCCOMB_X6_Y12_N24; Fanout = 2; COMB Node = 'unidadeControle:inst25\|iordmux\[0\]~4'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Ula32:inst3|carry_temp[30]~22 unidadeControle:inst25|iordmux[0]~4 } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.177 ns) 8.082 ns unidadeControle:inst25\|muxmemtoreg\[0\]~9DUPLICATE 18 COMB LCCOMB_X6_Y12_N30 3 " "Info: 18: + IC(0.248 ns) + CELL(0.177 ns) = 8.082 ns; Loc. = LCCOMB_X6_Y12_N30; Fanout = 3; COMB Node = 'unidadeControle:inst25\|muxmemtoreg\[0\]~9DUPLICATE'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.425 ns" { unidadeControle:inst25|iordmux[0]~4 unidadeControle:inst25|muxmemtoreg[0]~9DUPLICATE } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.858 ns) 9.605 ns unidadeControle:inst25\|muxmemtoreg\[3\] 19 REG LCFF_X5_Y10_N13 11 " "Info: 19: + IC(0.665 ns) + CELL(0.858 ns) = 9.605 ns; Loc. = LCFF_X5_Y10_N13; Fanout = 11; REG Node = 'unidadeControle:inst25\|muxmemtoreg\[3\]'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { unidadeControle:inst25|muxmemtoreg[0]~9DUPLICATE unidadeControle:inst25|muxmemtoreg[3] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.618 ns ( 27.26 % ) " "Info: Total cell delay = 2.618 ns ( 27.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.987 ns ( 72.74 % ) " "Info: Total interconnect delay = 6.987 ns ( 72.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.605 ns" { aluSrcA:inst|aluSrcAOut[3] Ula32:inst3|carry_temp[5]~27 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 Ula32:inst3|carry_temp[30]~22 unidadeControle:inst25|iordmux[0]~4 unidadeControle:inst25|muxmemtoreg[0]~9DUPLICATE unidadeControle:inst25|muxmemtoreg[3] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "9.605 ns" { aluSrcA:inst|aluSrcAOut[3] {} Ula32:inst3|carry_temp[5]~27 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~8 {} Ula32:inst3|carry_temp[11]~9 {} Ula32:inst3|carry_temp[13]~10 {} Ula32:inst3|carry_temp[15]~11 {} Ula32:inst3|carry_temp[17]~12 {} Ula32:inst3|carry_temp[19]~13 {} Ula32:inst3|carry_temp[21]~14 {} Ula32:inst3|carry_temp[23]~15 {} Ula32:inst3|carry_temp[25]~16 {} Ula32:inst3|carry_temp[27]~17 {} Ula32:inst3|carry_temp[29]~18 {} Ula32:inst3|carry_temp[30]~22 {} unidadeControle:inst25|iordmux[0]~4 {} unidadeControle:inst25|muxmemtoreg[0]~9DUPLICATE {} unidadeControle:inst25|muxmemtoreg[3] {} } { 0.000ns 0.347ns 0.390ns 0.242ns 0.255ns 0.265ns 0.249ns 0.919ns 0.256ns 0.262ns 0.251ns 0.259ns 0.250ns 0.266ns 0.245ns 0.715ns 0.903ns 0.248ns 0.665ns } { 0.000ns 0.313ns 0.313ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.177ns 0.177ns 0.858ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.419 ns - Smallest " "Info: - Smallest clock skew is -4.419 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.592 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.957 ns) 0.957 ns clk 1 CLK PIN_P23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.957 ns) = 0.957 ns; Loc. = PIN_P23; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/pedro/Desktop/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.710 ns) 2.592 ns unidadeControle:inst25\|muxmemtoreg\[3\] 2 REG LCFF_X5_Y10_N13 11 " "Info: 2: + IC(0.925 ns) + CELL(0.710 ns) = 2.592 ns; Loc. = LCFF_X5_Y10_N13; Fanout = 11; REG Node = 'unidadeControle:inst25\|muxmemtoreg\[3\]'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { clk unidadeControle:inst25|muxmemtoreg[3] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 64.31 % ) " "Info: Total cell delay = 1.667 ns ( 64.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.925 ns ( 35.69 % ) " "Info: Total interconnect delay = 0.925 ns ( 35.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { clk unidadeControle:inst25|muxmemtoreg[3] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.592 ns" { clk {} clk~combout {} unidadeControle:inst25|muxmemtoreg[3] {} } { 0.000ns 0.000ns 0.925ns } { 0.000ns 0.957ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.011 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.957 ns) 0.957 ns clk 1 CLK PIN_P23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.957 ns) = 0.957 ns; Loc. = PIN_P23; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/pedro/Desktop/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.819 ns) 2.956 ns unidadeControle:inst25\|muxalusrca\[1\] 2 REG LCFF_X3_Y12_N27 33 " "Info: 2: + IC(1.180 ns) + CELL(0.819 ns) = 2.956 ns; Loc. = LCFF_X3_Y12_N27; Fanout = 33; REG Node = 'unidadeControle:inst25\|muxalusrca\[1\]'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { clk unidadeControle:inst25|muxalusrca[1] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.060 ns) 4.335 ns aluSrcA:inst\|Mux32~0 3 COMB LCCOMB_X18_Y12_N24 1 " "Info: 3: + IC(1.319 ns) + CELL(0.060 ns) = 4.335 ns; Loc. = LCCOMB_X18_Y12_N24; Fanout = 1; COMB Node = 'aluSrcA:inst\|Mux32~0'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { unidadeControle:inst25|muxalusrca[1] aluSrcA:inst|Mux32~0 } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.000 ns) 5.895 ns aluSrcA:inst\|Mux32~0clkctrl 4 COMB CLKCTRL_G4 32 " "Info: 4: + IC(1.560 ns) + CELL(0.000 ns) = 5.895 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'aluSrcA:inst\|Mux32~0clkctrl'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.060 ns) 7.011 ns aluSrcA:inst\|aluSrcAOut\[3\] 5 REG LCCOMB_X9_Y11_N2 5 " "Info: 5: + IC(1.056 ns) + CELL(0.060 ns) = 7.011 ns; Loc. = LCCOMB_X9_Y11_N2; Fanout = 5; REG Node = 'aluSrcA:inst\|aluSrcAOut\[3\]'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[3] } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.896 ns ( 27.04 % ) " "Info: Total cell delay = 1.896 ns ( 27.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.115 ns ( 72.96 % ) " "Info: Total interconnect delay = 5.115 ns ( 72.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { clk unidadeControle:inst25|muxalusrca[1] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[3] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[1] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[3] {} } { 0.000ns 0.000ns 1.180ns 1.319ns 1.560ns 1.056ns } { 0.000ns 0.957ns 0.819ns 0.060ns 0.000ns 0.060ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { clk unidadeControle:inst25|muxmemtoreg[3] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.592 ns" { clk {} clk~combout {} unidadeControle:inst25|muxmemtoreg[3] {} } { 0.000ns 0.000ns 0.925ns } { 0.000ns 0.957ns 0.710ns } "" } } { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { clk unidadeControle:inst25|muxalusrca[1] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[3] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[1] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[3] {} } { 0.000ns 0.000ns 1.180ns 1.319ns 1.560ns 1.056ns } { 0.000ns 0.957ns 0.819ns 0.060ns 0.000ns 0.060ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns + " "Info: + Micro setup delay of destination is 0.104 ns" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "aluSrcA.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/aluSrcA.sv" 9 -1 0 } } { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.605 ns" { aluSrcA:inst|aluSrcAOut[3] Ula32:inst3|carry_temp[5]~27 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 Ula32:inst3|carry_temp[30]~22 unidadeControle:inst25|iordmux[0]~4 unidadeControle:inst25|muxmemtoreg[0]~9DUPLICATE unidadeControle:inst25|muxmemtoreg[3] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "9.605 ns" { aluSrcA:inst|aluSrcAOut[3] {} Ula32:inst3|carry_temp[5]~27 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~8 {} Ula32:inst3|carry_temp[11]~9 {} Ula32:inst3|carry_temp[13]~10 {} Ula32:inst3|carry_temp[15]~11 {} Ula32:inst3|carry_temp[17]~12 {} Ula32:inst3|carry_temp[19]~13 {} Ula32:inst3|carry_temp[21]~14 {} Ula32:inst3|carry_temp[23]~15 {} Ula32:inst3|carry_temp[25]~16 {} Ula32:inst3|carry_temp[27]~17 {} Ula32:inst3|carry_temp[29]~18 {} Ula32:inst3|carry_temp[30]~22 {} unidadeControle:inst25|iordmux[0]~4 {} unidadeControle:inst25|muxmemtoreg[0]~9DUPLICATE {} unidadeControle:inst25|muxmemtoreg[3] {} } { 0.000ns 0.347ns 0.390ns 0.242ns 0.255ns 0.265ns 0.249ns 0.919ns 0.256ns 0.262ns 0.251ns 0.259ns 0.250ns 0.266ns 0.245ns 0.715ns 0.903ns 0.248ns 0.665ns } { 0.000ns 0.313ns 0.313ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.177ns 0.177ns 0.858ns } "" } } { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { clk unidadeControle:inst25|muxmemtoreg[3] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.592 ns" { clk {} clk~combout {} unidadeControle:inst25|muxmemtoreg[3] {} } { 0.000ns 0.000ns 0.925ns } { 0.000ns 0.957ns 0.710ns } "" } } { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { clk unidadeControle:inst25|muxalusrca[1] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[3] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[1] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[3] {} } { 0.000ns 0.000ns 1.180ns 1.319ns 1.560ns 1.056ns } { 0.000ns 0.957ns 0.819ns 0.060ns 0.000ns 0.060ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:EPC\|Saida\[5\] pcSource:inst16\|pcSourceOut\[5\] clk 3.516 ns " "Info: Found hold time violation between source  pin or register \"Registrador:EPC\|Saida\[5\]\" and destination pin or register \"pcSource:inst16\|pcSourceOut\[5\]\" for clock \"clk\" (Hold time is 3.516 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.434 ns + Largest " "Info: + Largest clock skew is 4.434 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.239 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.957 ns) 0.957 ns clk 1 CLK PIN_P23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.957 ns) = 0.957 ns; Loc. = PIN_P23; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/pedro/Desktop/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.819 ns) 2.851 ns unidadeControle:inst25\|muxpcsource\[0\] 2 REG LCFF_X6_Y10_N25 34 " "Info: 2: + IC(1.075 ns) + CELL(0.819 ns) = 2.851 ns; Loc. = LCFF_X6_Y10_N25; Fanout = 34; REG Node = 'unidadeControle:inst25\|muxpcsource\[0\]'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { clk unidadeControle:inst25|muxpcsource[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.313 ns) 3.880 ns pcSource:inst16\|Mux32~0 3 COMB LCCOMB_X6_Y8_N14 1 " "Info: 3: + IC(0.716 ns) + CELL(0.313 ns) = 3.880 ns; Loc. = LCCOMB_X6_Y8_N14; Fanout = 1; COMB Node = 'pcSource:inst16\|Mux32~0'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { unidadeControle:inst25|muxpcsource[0] pcSource:inst16|Mux32~0 } "NODE_NAME" } } { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.293 ns) + CELL(0.000 ns) 6.173 ns pcSource:inst16\|Mux32~0clkctrl 4 COMB CLKCTRL_G5 32 " "Info: 4: + IC(2.293 ns) + CELL(0.000 ns) = 6.173 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'pcSource:inst16\|Mux32~0clkctrl'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.293 ns" { pcSource:inst16|Mux32~0 pcSource:inst16|Mux32~0clkctrl } "NODE_NAME" } } { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.060 ns) 7.239 ns pcSource:inst16\|pcSourceOut\[5\] 5 REG LCCOMB_X15_Y15_N18 1 " "Info: 5: + IC(1.006 ns) + CELL(0.060 ns) = 7.239 ns; Loc. = LCCOMB_X15_Y15_N18; Fanout = 1; REG Node = 'pcSource:inst16\|pcSourceOut\[5\]'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { pcSource:inst16|Mux32~0clkctrl pcSource:inst16|pcSourceOut[5] } "NODE_NAME" } } { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.149 ns ( 29.69 % ) " "Info: Total cell delay = 2.149 ns ( 29.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.090 ns ( 70.31 % ) " "Info: Total interconnect delay = 5.090 ns ( 70.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.239 ns" { clk unidadeControle:inst25|muxpcsource[0] pcSource:inst16|Mux32~0 pcSource:inst16|Mux32~0clkctrl pcSource:inst16|pcSourceOut[5] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "7.239 ns" { clk {} clk~combout {} unidadeControle:inst25|muxpcsource[0] {} pcSource:inst16|Mux32~0 {} pcSource:inst16|Mux32~0clkctrl {} pcSource:inst16|pcSourceOut[5] {} } { 0.000ns 0.000ns 1.075ns 0.716ns 2.293ns 1.006ns } { 0.000ns 0.957ns 0.819ns 0.313ns 0.000ns 0.060ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.805 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.957 ns) 0.957 ns clk 1 CLK PIN_P23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.957 ns) = 0.957 ns; Loc. = PIN_P23; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/pedro/Desktop/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.000 ns) 1.351 ns clk~clkctrl 2 COMB CLKCTRL_G3 1990 " "Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.351 ns; Loc. = CLKCTRL_G3; Fanout = 1990; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/pedro/Desktop/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.710 ns) 2.805 ns Registrador:EPC\|Saida\[5\] 3 REG LCFF_X15_Y15_N23 1 " "Info: 3: + IC(0.744 ns) + CELL(0.710 ns) = 2.805 ns; Loc. = LCFF_X15_Y15_N23; Fanout = 1; REG Node = 'Registrador:EPC\|Saida\[5\]'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { clk~clkctrl Registrador:EPC|Saida[5] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 59.43 % ) " "Info: Total cell delay = 1.667 ns ( 59.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 40.57 % ) " "Info: Total interconnect delay = 1.138 ns ( 40.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { clk clk~clkctrl Registrador:EPC|Saida[5] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:EPC|Saida[5] {} } { 0.000ns 0.000ns 0.394ns 0.744ns } { 0.000ns 0.957ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.239 ns" { clk unidadeControle:inst25|muxpcsource[0] pcSource:inst16|Mux32~0 pcSource:inst16|Mux32~0clkctrl pcSource:inst16|pcSourceOut[5] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "7.239 ns" { clk {} clk~combout {} unidadeControle:inst25|muxpcsource[0] {} pcSource:inst16|Mux32~0 {} pcSource:inst16|Mux32~0clkctrl {} pcSource:inst16|pcSourceOut[5] {} } { 0.000ns 0.000ns 1.075ns 0.716ns 2.293ns 1.006ns } { 0.000ns 0.957ns 0.819ns 0.313ns 0.000ns 0.060ns } "" } } { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { clk clk~clkctrl Registrador:EPC|Saida[5] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:EPC|Saida[5] {} } { 0.000ns 0.000ns 0.394ns 0.744ns } { 0.000ns 0.957ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns - " "Info: - Micro clock to output delay of source is 0.109 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.809 ns - Shortest register register " "Info: - Shortest register to register delay is 0.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:EPC\|Saida\[5\] 1 REG LCFF_X15_Y15_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y15_N23; Fanout = 1; REG Node = 'Registrador:EPC\|Saida\[5\]'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:EPC|Saida[5] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.278 ns) 0.278 ns pcSource:inst16\|Mux5~1 2 COMB LCCOMB_X15_Y15_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.278 ns) = 0.278 ns; Loc. = LCCOMB_X15_Y15_N22; Fanout = 1; COMB Node = 'pcSource:inst16\|Mux5~1'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.278 ns" { Registrador:EPC|Saida[5] pcSource:inst16|Mux5~1 } "NODE_NAME" } } { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.262 ns) 0.809 ns pcSource:inst16\|pcSourceOut\[5\] 3 REG LCCOMB_X15_Y15_N18 1 " "Info: 3: + IC(0.269 ns) + CELL(0.262 ns) = 0.809 ns; Loc. = LCCOMB_X15_Y15_N18; Fanout = 1; REG Node = 'pcSource:inst16\|pcSourceOut\[5\]'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { pcSource:inst16|Mux5~1 pcSource:inst16|pcSourceOut[5] } "NODE_NAME" } } { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 66.75 % ) " "Info: Total cell delay = 0.540 ns ( 66.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.269 ns ( 33.25 % ) " "Info: Total interconnect delay = 0.269 ns ( 33.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { Registrador:EPC|Saida[5] pcSource:inst16|Mux5~1 pcSource:inst16|pcSourceOut[5] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "0.809 ns" { Registrador:EPC|Saida[5] {} pcSource:inst16|Mux5~1 {} pcSource:inst16|pcSourceOut[5] {} } { 0.000ns 0.000ns 0.269ns } { 0.000ns 0.278ns 0.262ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Registrador.vhd" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/Registrador.vhd" 71 -1 0 } } { "pcSource.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/pcSource.sv" 12 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.239 ns" { clk unidadeControle:inst25|muxpcsource[0] pcSource:inst16|Mux32~0 pcSource:inst16|Mux32~0clkctrl pcSource:inst16|pcSourceOut[5] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "7.239 ns" { clk {} clk~combout {} unidadeControle:inst25|muxpcsource[0] {} pcSource:inst16|Mux32~0 {} pcSource:inst16|Mux32~0clkctrl {} pcSource:inst16|pcSourceOut[5] {} } { 0.000ns 0.000ns 1.075ns 0.716ns 2.293ns 1.006ns } { 0.000ns 0.957ns 0.819ns 0.313ns 0.000ns 0.060ns } "" } } { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { clk clk~clkctrl Registrador:EPC|Saida[5] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:EPC|Saida[5] {} } { 0.000ns 0.000ns 0.394ns 0.744ns } { 0.000ns 0.957ns 0.000ns 0.710ns } "" } } { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { Registrador:EPC|Saida[5] pcSource:inst16|Mux5~1 pcSource:inst16|pcSourceOut[5] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "0.809 ns" { Registrador:EPC|Saida[5] {} pcSource:inst16|Mux5~1 {} pcSource:inst16|pcSourceOut[5] {} } { 0.000ns 0.000ns 0.269ns } { 0.000ns 0.278ns 0.262ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "div:inst31\|loDiv\[30\] reset clk 17.327 ns register " "Info: tsu for register \"div:inst31\|loDiv\[30\]\" (data pin = \"reset\", clock pin = \"clk\") is 17.327 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.043 ns + Longest pin register " "Info: + Longest pin to register delay is 20.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.977 ns) 0.977 ns reset 1 PIN PIN_N25 441 " "Info: 1: + IC(0.000 ns) + CELL(0.977 ns) = 0.977 ns; Loc. = PIN_N25; Fanout = 441; PIN Node = 'reset'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/pedro/Desktop/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.294 ns) + CELL(0.435 ns) 7.706 ns div:inst31\|dividend~11 2 COMB LCCOMB_X27_Y21_N24 2 " "Info: 2: + IC(6.294 ns) + CELL(0.435 ns) = 7.706 ns; Loc. = LCCOMB_X27_Y21_N24; Fanout = 2; COMB Node = 'div:inst31\|dividend~11'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.729 ns" { reset div:inst31|dividend~11 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.410 ns) 8.402 ns div:inst31\|Mux0~8 3 COMB LCCOMB_X27_Y21_N20 1 " "Info: 3: + IC(0.286 ns) + CELL(0.410 ns) = 8.402 ns; Loc. = LCCOMB_X27_Y21_N20; Fanout = 1; COMB Node = 'div:inst31\|Mux0~8'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { div:inst31|dividend~11 div:inst31|Mux0~8 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.060 ns) 8.693 ns div:inst31\|Mux0~12 4 COMB LCCOMB_X27_Y21_N12 1 " "Info: 4: + IC(0.231 ns) + CELL(0.060 ns) = 8.693 ns; Loc. = LCCOMB_X27_Y21_N12; Fanout = 1; COMB Node = 'div:inst31\|Mux0~12'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { div:inst31|Mux0~8 div:inst31|Mux0~12 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.177 ns) 9.559 ns div:inst31\|Mux0~32 5 COMB LCCOMB_X27_Y19_N8 7 " "Info: 5: + IC(0.689 ns) + CELL(0.177 ns) = 9.559 ns; Loc. = LCCOMB_X27_Y19_N8; Fanout = 7; COMB Node = 'div:inst31\|Mux0~32'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { div:inst31|Mux0~12 div:inst31|Mux0~32 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.060 ns) 10.483 ns div:inst31\|LessThan0~12 6 COMB LCCOMB_X31_Y18_N26 1 " "Info: 6: + IC(0.864 ns) + CELL(0.060 ns) = 10.483 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'div:inst31\|LessThan0~12'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { div:inst31|Mux0~32 div:inst31|LessThan0~12 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.060 ns) 10.768 ns div:inst31\|LessThan0~13 7 COMB LCCOMB_X31_Y18_N22 1 " "Info: 7: + IC(0.225 ns) + CELL(0.060 ns) = 10.768 ns; Loc. = LCCOMB_X31_Y18_N22; Fanout = 1; COMB Node = 'div:inst31\|LessThan0~13'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { div:inst31|LessThan0~12 div:inst31|LessThan0~13 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.060 ns) 11.719 ns div:inst31\|LessThan0~14 8 COMB LCCOMB_X33_Y17_N2 1 " "Info: 8: + IC(0.891 ns) + CELL(0.060 ns) = 11.719 ns; Loc. = LCCOMB_X33_Y17_N2; Fanout = 1; COMB Node = 'div:inst31\|LessThan0~14'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { div:inst31|LessThan0~13 div:inst31|LessThan0~14 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.060 ns) 12.120 ns div:inst31\|LessThan0~15 9 COMB LCCOMB_X34_Y17_N4 1 " "Info: 9: + IC(0.341 ns) + CELL(0.060 ns) = 12.120 ns; Loc. = LCCOMB_X34_Y17_N4; Fanout = 1; COMB Node = 'div:inst31\|LessThan0~15'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { div:inst31|LessThan0~14 div:inst31|LessThan0~15 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.060 ns) 12.407 ns div:inst31\|LessThan0~16 10 COMB LCCOMB_X34_Y17_N0 1 " "Info: 10: + IC(0.227 ns) + CELL(0.060 ns) = 12.407 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 1; COMB Node = 'div:inst31\|LessThan0~16'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.287 ns" { div:inst31|LessThan0~15 div:inst31|LessThan0~16 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.060 ns) 12.702 ns div:inst31\|LessThan0~17 11 COMB LCCOMB_X34_Y17_N14 1 " "Info: 11: + IC(0.235 ns) + CELL(0.060 ns) = 12.702 ns; Loc. = LCCOMB_X34_Y17_N14; Fanout = 1; COMB Node = 'div:inst31\|LessThan0~17'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.295 ns" { div:inst31|LessThan0~16 div:inst31|LessThan0~17 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.060 ns) 13.329 ns div:inst31\|LessThan0~18 12 COMB LCCOMB_X31_Y17_N18 1 " "Info: 12: + IC(0.567 ns) + CELL(0.060 ns) = 13.329 ns; Loc. = LCCOMB_X31_Y17_N18; Fanout = 1; COMB Node = 'div:inst31\|LessThan0~18'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { div:inst31|LessThan0~17 div:inst31|LessThan0~18 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.060 ns) 14.083 ns div:inst31\|LessThan0~19 13 COMB LCCOMB_X30_Y19_N4 1 " "Info: 13: + IC(0.694 ns) + CELL(0.060 ns) = 14.083 ns; Loc. = LCCOMB_X30_Y19_N4; Fanout = 1; COMB Node = 'div:inst31\|LessThan0~19'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { div:inst31|LessThan0~18 div:inst31|LessThan0~19 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.060 ns) 14.848 ns div:inst31\|LessThan0~20 14 COMB LCCOMB_X31_Y16_N0 1 " "Info: 14: + IC(0.705 ns) + CELL(0.060 ns) = 14.848 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 1; COMB Node = 'div:inst31\|LessThan0~20'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { div:inst31|LessThan0~19 div:inst31|LessThan0~20 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.060 ns) 15.155 ns div:inst31\|LessThan0~23 15 COMB LCCOMB_X31_Y16_N14 3 " "Info: 15: + IC(0.247 ns) + CELL(0.060 ns) = 15.155 ns; Loc. = LCCOMB_X31_Y16_N14; Fanout = 3; COMB Node = 'div:inst31\|LessThan0~23'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.307 ns" { div:inst31|LessThan0~20 div:inst31|LessThan0~23 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.060 ns) 15.469 ns div:inst31\|LessThan0~24 16 COMB LCCOMB_X31_Y16_N8 213 " "Info: 16: + IC(0.254 ns) + CELL(0.060 ns) = 15.469 ns; Loc. = LCCOMB_X31_Y16_N8; Fanout = 213; COMB Node = 'div:inst31\|LessThan0~24'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.314 ns" { div:inst31|LessThan0~23 div:inst31|LessThan0~24 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.398 ns) 16.976 ns div:inst31\|Equal2~2 17 COMB LCCOMB_X33_Y19_N18 1 " "Info: 17: + IC(1.109 ns) + CELL(0.398 ns) = 16.976 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 1; COMB Node = 'div:inst31\|Equal2~2'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { div:inst31|LessThan0~24 div:inst31|Equal2~2 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.398 ns) 17.979 ns div:inst31\|Equal2~3 18 COMB LCCOMB_X35_Y19_N8 1 " "Info: 18: + IC(0.605 ns) + CELL(0.398 ns) = 17.979 ns; Loc. = LCCOMB_X35_Y19_N8; Fanout = 1; COMB Node = 'div:inst31\|Equal2~3'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { div:inst31|Equal2~2 div:inst31|Equal2~3 } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.313 ns) 18.566 ns div:inst31\|always0~0 19 COMB LCCOMB_X35_Y19_N0 32 " "Info: 19: + IC(0.274 ns) + CELL(0.313 ns) = 18.566 ns; Loc. = LCCOMB_X35_Y19_N0; Fanout = 32; COMB Node = 'div:inst31\|always0~0'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { div:inst31|Equal2~3 div:inst31|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.579 ns) 20.043 ns div:inst31\|loDiv\[30\] 20 REG LCFF_X33_Y18_N13 1 " "Info: 20: + IC(0.898 ns) + CELL(0.579 ns) = 20.043 ns; Loc. = LCFF_X33_Y18_N13; Fanout = 1; REG Node = 'div:inst31\|loDiv\[30\]'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { div:inst31|always0~0 div:inst31|loDiv[30] } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.407 ns ( 21.99 % ) " "Info: Total cell delay = 4.407 ns ( 21.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.636 ns ( 78.01 % ) " "Info: Total interconnect delay = 15.636 ns ( 78.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "20.043 ns" { reset div:inst31|dividend~11 div:inst31|Mux0~8 div:inst31|Mux0~12 div:inst31|Mux0~32 div:inst31|LessThan0~12 div:inst31|LessThan0~13 div:inst31|LessThan0~14 div:inst31|LessThan0~15 div:inst31|LessThan0~16 div:inst31|LessThan0~17 div:inst31|LessThan0~18 div:inst31|LessThan0~19 div:inst31|LessThan0~20 div:inst31|LessThan0~23 div:inst31|LessThan0~24 div:inst31|Equal2~2 div:inst31|Equal2~3 div:inst31|always0~0 div:inst31|loDiv[30] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "20.043 ns" { reset {} reset~combout {} div:inst31|dividend~11 {} div:inst31|Mux0~8 {} div:inst31|Mux0~12 {} div:inst31|Mux0~32 {} div:inst31|LessThan0~12 {} div:inst31|LessThan0~13 {} div:inst31|LessThan0~14 {} div:inst31|LessThan0~15 {} div:inst31|LessThan0~16 {} div:inst31|LessThan0~17 {} div:inst31|LessThan0~18 {} div:inst31|LessThan0~19 {} div:inst31|LessThan0~20 {} div:inst31|LessThan0~23 {} div:inst31|LessThan0~24 {} div:inst31|Equal2~2 {} div:inst31|Equal2~3 {} div:inst31|always0~0 {} div:inst31|loDiv[30] {} } { 0.000ns 0.000ns 6.294ns 0.286ns 0.231ns 0.689ns 0.864ns 0.225ns 0.891ns 0.341ns 0.227ns 0.235ns 0.567ns 0.694ns 0.705ns 0.247ns 0.254ns 1.109ns 0.605ns 0.274ns 0.898ns } { 0.000ns 0.977ns 0.435ns 0.410ns 0.060ns 0.177ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.398ns 0.398ns 0.313ns 0.579ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns + " "Info: + Micro setup delay of destination is 0.104 ns" {  } { { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.820 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.957 ns) 0.957 ns clk 1 CLK PIN_P23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.957 ns) = 0.957 ns; Loc. = PIN_P23; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/pedro/Desktop/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.000 ns) 1.351 ns clk~clkctrl 2 COMB CLKCTRL_G3 1990 " "Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.351 ns; Loc. = CLKCTRL_G3; Fanout = 1990; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/pedro/Desktop/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.710 ns) 2.820 ns div:inst31\|loDiv\[30\] 3 REG LCFF_X33_Y18_N13 1 " "Info: 3: + IC(0.759 ns) + CELL(0.710 ns) = 2.820 ns; Loc. = LCFF_X33_Y18_N13; Fanout = 1; REG Node = 'div:inst31\|loDiv\[30\]'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { clk~clkctrl div:inst31|loDiv[30] } "NODE_NAME" } } { "div.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/div.sv" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 59.11 % ) " "Info: Total cell delay = 1.667 ns ( 59.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 40.89 % ) " "Info: Total interconnect delay = 1.153 ns ( 40.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { clk clk~clkctrl div:inst31|loDiv[30] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.820 ns" { clk {} clk~combout {} clk~clkctrl {} div:inst31|loDiv[30] {} } { 0.000ns 0.000ns 0.394ns 0.759ns } { 0.000ns 0.957ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "20.043 ns" { reset div:inst31|dividend~11 div:inst31|Mux0~8 div:inst31|Mux0~12 div:inst31|Mux0~32 div:inst31|LessThan0~12 div:inst31|LessThan0~13 div:inst31|LessThan0~14 div:inst31|LessThan0~15 div:inst31|LessThan0~16 div:inst31|LessThan0~17 div:inst31|LessThan0~18 div:inst31|LessThan0~19 div:inst31|LessThan0~20 div:inst31|LessThan0~23 div:inst31|LessThan0~24 div:inst31|Equal2~2 div:inst31|Equal2~3 div:inst31|always0~0 div:inst31|loDiv[30] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "20.043 ns" { reset {} reset~combout {} div:inst31|dividend~11 {} div:inst31|Mux0~8 {} div:inst31|Mux0~12 {} div:inst31|Mux0~32 {} div:inst31|LessThan0~12 {} div:inst31|LessThan0~13 {} div:inst31|LessThan0~14 {} div:inst31|LessThan0~15 {} div:inst31|LessThan0~16 {} div:inst31|LessThan0~17 {} div:inst31|LessThan0~18 {} div:inst31|LessThan0~19 {} div:inst31|LessThan0~20 {} div:inst31|LessThan0~23 {} div:inst31|LessThan0~24 {} div:inst31|Equal2~2 {} div:inst31|Equal2~3 {} div:inst31|always0~0 {} div:inst31|loDiv[30] {} } { 0.000ns 0.000ns 6.294ns 0.286ns 0.231ns 0.689ns 0.864ns 0.225ns 0.891ns 0.341ns 0.227ns 0.235ns 0.567ns 0.694ns 0.705ns 0.247ns 0.254ns 1.109ns 0.605ns 0.274ns 0.898ns } { 0.000ns 0.977ns 0.435ns 0.410ns 0.060ns 0.177ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.060ns 0.398ns 0.398ns 0.313ns 0.579ns } "" } } { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { clk clk~clkctrl div:inst31|loDiv[30] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.820 ns" { clk {} clk~combout {} clk~clkctrl {} div:inst31|loDiv[30] {} } { 0.000ns 0.000ns 0.394ns 0.759ns } { 0.000ns 0.957ns 0.000ns 0.710ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk state\[3\] unidadeControle:inst25\|state\[3\] 7.590 ns register " "Info: tco from clock \"clk\" to destination pin \"state\[3\]\" through register \"unidadeControle:inst25\|state\[3\]\" is 7.590 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.840 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.957 ns) 0.957 ns clk 1 CLK PIN_P23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.957 ns) = 0.957 ns; Loc. = PIN_P23; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/pedro/Desktop/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.000 ns) 1.351 ns clk~clkctrl 2 COMB CLKCTRL_G3 1990 " "Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.351 ns; Loc. = CLKCTRL_G3; Fanout = 1990; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/pedro/Desktop/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.710 ns) 2.840 ns unidadeControle:inst25\|state\[3\] 3 REG LCFF_X9_Y12_N9 91 " "Info: 3: + IC(0.779 ns) + CELL(0.710 ns) = 2.840 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 91; REG Node = 'unidadeControle:inst25\|state\[3\]'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { clk~clkctrl unidadeControle:inst25|state[3] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 58.70 % ) " "Info: Total cell delay = 1.667 ns ( 58.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.173 ns ( 41.30 % ) " "Info: Total interconnect delay = 1.173 ns ( 41.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clk clk~clkctrl unidadeControle:inst25|state[3] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst25|state[3] {} } { 0.000ns 0.000ns 0.394ns 0.779ns } { 0.000ns 0.957ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns + " "Info: + Micro clock to output delay of source is 0.109 ns" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.641 ns + Longest register pin " "Info: + Longest register to pin delay is 4.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:inst25\|state\[3\] 1 REG LCFF_X9_Y12_N9 91 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 91; REG Node = 'unidadeControle:inst25\|state\[3\]'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:inst25|state[3] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.480 ns) + CELL(2.161 ns) 4.641 ns state\[3\] 2 PIN PIN_B23 0 " "Info: 2: + IC(2.480 ns) + CELL(2.161 ns) = 4.641 ns; Loc. = PIN_B23; Fanout = 0; PIN Node = 'state\[3\]'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.641 ns" { unidadeControle:inst25|state[3] state[3] } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/pedro/Desktop/CPUQuartus/schemeHard.bdf" { { -720 2080 2256 -704 "state\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.161 ns ( 46.56 % ) " "Info: Total cell delay = 2.161 ns ( 46.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.480 ns ( 53.44 % ) " "Info: Total interconnect delay = 2.480 ns ( 53.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.641 ns" { unidadeControle:inst25|state[3] state[3] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "4.641 ns" { unidadeControle:inst25|state[3] {} state[3] {} } { 0.000ns 2.480ns } { 0.000ns 2.161ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clk clk~clkctrl unidadeControle:inst25|state[3] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst25|state[3] {} } { 0.000ns 0.000ns 0.394ns 0.779ns } { 0.000ns 0.957ns 0.000ns 0.710ns } "" } } { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.641 ns" { unidadeControle:inst25|state[3] state[3] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "4.641 ns" { unidadeControle:inst25|state[3] {} state[3] {} } { 0.000ns 2.480ns } { 0.000ns 2.161ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "unidadeControle:inst25\|state\[3\] reset clk -3.258 ns register " "Info: th for register \"unidadeControle:inst25\|state\[3\]\" (data pin = \"reset\", clock pin = \"clk\") is -3.258 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.840 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.957 ns) 0.957 ns clk 1 CLK PIN_P23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.957 ns) = 0.957 ns; Loc. = PIN_P23; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/pedro/Desktop/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.000 ns) 1.351 ns clk~clkctrl 2 COMB CLKCTRL_G3 1990 " "Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.351 ns; Loc. = CLKCTRL_G3; Fanout = 1990; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/pedro/Desktop/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.710 ns) 2.840 ns unidadeControle:inst25\|state\[3\] 3 REG LCFF_X9_Y12_N9 91 " "Info: 3: + IC(0.779 ns) + CELL(0.710 ns) = 2.840 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 91; REG Node = 'unidadeControle:inst25\|state\[3\]'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { clk~clkctrl unidadeControle:inst25|state[3] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 58.70 % ) " "Info: Total cell delay = 1.667 ns ( 58.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.173 ns ( 41.30 % ) " "Info: Total interconnect delay = 1.173 ns ( 41.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clk clk~clkctrl unidadeControle:inst25|state[3] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst25|state[3] {} } { 0.000ns 0.000ns 0.394ns 0.779ns } { 0.000ns 0.957ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.172 ns + " "Info: + Micro hold delay of destination is 0.172 ns" {  } { { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.270 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.977 ns) 0.977 ns reset 1 PIN PIN_N25 441 " "Info: 1: + IC(0.000 ns) + CELL(0.977 ns) = 0.977 ns; Loc. = PIN_N25; Fanout = 441; PIN Node = 'reset'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "C:/Users/pedro/Desktop/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.836 ns) + CELL(0.457 ns) 6.270 ns unidadeControle:inst25\|state\[3\] 2 REG LCFF_X9_Y12_N9 91 " "Info: 2: + IC(4.836 ns) + CELL(0.457 ns) = 6.270 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 91; REG Node = 'unidadeControle:inst25\|state\[3\]'" {  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.293 ns" { reset unidadeControle:inst25|state[3] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "C:/Users/pedro/Desktop/CPUQuartus/unidadeControle.sv" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 22.87 % ) " "Info: Total cell delay = 1.434 ns ( 22.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.836 ns ( 77.13 % ) " "Info: Total interconnect delay = 4.836 ns ( 77.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.270 ns" { reset unidadeControle:inst25|state[3] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "6.270 ns" { reset {} reset~combout {} unidadeControle:inst25|state[3] {} } { 0.000ns 0.000ns 4.836ns } { 0.000ns 0.977ns 0.457ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clk clk~clkctrl unidadeControle:inst25|state[3] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst25|state[3] {} } { 0.000ns 0.000ns 0.394ns 0.779ns } { 0.000ns 0.957ns 0.000ns 0.710ns } "" } } { "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.270 ns" { reset unidadeControle:inst25|state[3] } "NODE_NAME" } } { "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "6.270 ns" { reset {} reset~combout {} unidadeControle:inst25|state[3] {} } { 0.000ns 0.000ns 4.836ns } { 0.000ns 0.977ns 0.457ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 177 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 177 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 27 15:37:24 2021 " "Info: Processing ended: Sat Mar 27 15:37:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
