// Seed: 1393768696
module module_0 (
    output tri  id_0,
    output wand id_1,
    input  tri1 id_2,
    input  wor  id_3,
    input  wand id_4,
    input  tri1 id_5,
    output wand id_6,
    output wor  id_7,
    input  tri0 id_8,
    input  tri0 id_9,
    input  wand id_10,
    input  wand id_11,
    output wire id_12,
    output wor  id_13
);
  assign id_1 = 1 - 1;
  wire id_15;
  logic [7:0] id_16, id_17, id_18;
  always @(*) begin
    wait (id_10);
  end
  assign id_18[1] = 1;
  assign id_1 = 1;
  tri0 id_19 = 1'h0;
endmodule
module module_1 (
    output wand id_0,
    input  tri  id_1
);
  module_0(
      id_0, id_0, id_1, id_1, id_1, id_1, id_0, id_0, id_1, id_1, id_1, id_1, id_0, id_0
  );
endmodule
