--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml Org_Lab1.twx Org_Lab1.ncd -o Org_Lab1.twr Org_Lab1.pcf -ucf
Lab1.ucf

Design file:              Org_Lab1.ncd
Physical constraint file: Org_Lab1.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15488 paths analyzed, 1291 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.458ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_5/M2/buffer_7 (SLICE_X44Y50.A4), 233 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_5/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.869ns (Levels of Logic = 5)
  Clock Path Skew:      -0.325ns (1.173 - 1.498)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_5/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO31  Trcko_DOA             2.080   XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y49.C6      net (fanout=1)        0.581   XLXN_53<31>
    SLICE_X44Y49.CMUX    Tilo                  0.290   XLXN_50<31>
                                                       XLXI_6/MUX1_DispData/Mmux_o_324
                                                       XLXI_6/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X47Y49.A4      net (fanout=13)       0.685   XLXN_39<31>
    SLICE_X47Y49.A       Tilo                  0.053   XLXI_5/SM1/HTS0/MSEG/XLXN_211
                                                       XLXI_5/SM1/HTS0/MSEG/XLXI_6
    SLICE_X45Y49.B4      net (fanout=2)        0.417   XLXI_5/SM1/HTS0/MSEG/XLXN_26
    SLICE_X45Y49.B       Tilo                  0.053   XLXI_5/XLXN_390<7>
                                                       XLXI_5/SM1/HTS0/MSEG/XLXI_47
    SLICE_X44Y50.B6      net (fanout=1)        0.356   XLXI_5/XLXN_390<7>
    SLICE_X44Y50.B       Tilo                  0.053   XLXI_5/M2/buffer<8>
                                                       XLXI_5/M2/mux12511
    SLICE_X44Y50.A4      net (fanout=1)        0.319   XLXI_5/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X44Y50.CLK     Tas                  -0.018   XLXI_5/M2/buffer<8>
                                                       XLXI_5/M2/buffer_7_rstpot
                                                       XLXI_5/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.869ns (2.511ns logic, 2.358ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_5/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.825ns (Levels of Logic = 5)
  Clock Path Skew:      -0.325ns (1.173 - 1.498)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_5/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO30  Trcko_DOA             2.080   XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y49.C6      net (fanout=1)        0.691   XLXN_53<30>
    SLICE_X45Y49.CMUX    Tilo                  0.296   XLXI_5/XLXN_390<7>
                                                       XLXI_6/MUX1_DispData/Mmux_o_323
                                                       XLXI_6/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X46Y49.A4      net (fanout=13)       0.488   XLXN_39<30>
    SLICE_X46Y49.A       Tilo                  0.053   XLXI_5/M2/buffer<2>
                                                       XLXI_5/SM1/HTS0/MSEG/XLXI_7
    SLICE_X45Y49.B3      net (fanout=2)        0.454   XLXI_5/SM1/HTS0/MSEG/XLXN_27
    SLICE_X45Y49.B       Tilo                  0.053   XLXI_5/XLXN_390<7>
                                                       XLXI_5/SM1/HTS0/MSEG/XLXI_47
    SLICE_X44Y50.B6      net (fanout=1)        0.356   XLXI_5/XLXN_390<7>
    SLICE_X44Y50.B       Tilo                  0.053   XLXI_5/M2/buffer<8>
                                                       XLXI_5/M2/mux12511
    SLICE_X44Y50.A4      net (fanout=1)        0.319   XLXI_5/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X44Y50.CLK     Tas                  -0.018   XLXI_5/M2/buffer<8>
                                                       XLXI_5/M2/buffer_7_rstpot
                                                       XLXI_5/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (2.517ns logic, 2.308ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_5/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.799ns (Levels of Logic = 5)
  Clock Path Skew:      -0.325ns (1.173 - 1.498)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_5/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO30  Trcko_DOA             2.080   XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y49.C6      net (fanout=1)        0.691   XLXN_53<30>
    SLICE_X45Y49.CMUX    Tilo                  0.296   XLXI_5/XLXN_390<7>
                                                       XLXI_6/MUX1_DispData/Mmux_o_323
                                                       XLXI_6/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X47Y48.A4      net (fanout=13)       0.571   XLXN_39<30>
    SLICE_X47Y48.A       Tilo                  0.053   XLXN_50<29>
                                                       XLXI_5/SM1/HTS0/MSEG/XLXI_8
    SLICE_X45Y49.B6      net (fanout=1)        0.345   XLXI_5/SM1/HTS0/MSEG/XLXN_28
    SLICE_X45Y49.B       Tilo                  0.053   XLXI_5/XLXN_390<7>
                                                       XLXI_5/SM1/HTS0/MSEG/XLXI_47
    SLICE_X44Y50.B6      net (fanout=1)        0.356   XLXI_5/XLXN_390<7>
    SLICE_X44Y50.B       Tilo                  0.053   XLXI_5/M2/buffer<8>
                                                       XLXI_5/M2/mux12511
    SLICE_X44Y50.A4      net (fanout=1)        0.319   XLXI_5/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X44Y50.CLK     Tas                  -0.018   XLXI_5/M2/buffer<8>
                                                       XLXI_5/M2/buffer_7_rstpot
                                                       XLXI_5/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.799ns (2.517ns logic, 2.282ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/M2/buffer_36 (SLICE_X44Y48.A4), 178 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_5/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.011ns (Levels of Logic = 6)
  Clock Path Skew:      -0.057ns (0.662 - 0.719)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_5/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO14  Trcko_DOA             2.080   XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y44.C6      net (fanout=1)        0.543   XLXN_53<14>
    SLICE_X45Y44.CMUX    Tilo                  0.296   XLXN_50<14>
                                                       XLXI_6/MUX1_DispData/Mmux_o_35
                                                       XLXI_6/MUX1_DispData/Mmux_o_2_f7_4
    SLICE_X47Y45.C3      net (fanout=13)       0.623   XLXN_39<14>
    SLICE_X47Y45.C       Tilo                  0.053   XLXI_5/SM1/HTS5/MSEG/XLXN_26
                                                       XLXI_5/SM1/HTS4/MSEG/XLXI_6
    SLICE_X44Y45.B6      net (fanout=2)        0.243   XLXI_5/SM1/HTS4/MSEG/XLXN_26
    SLICE_X44Y45.B       Tilo                  0.053   XLXI_5/SM1/HTS4/MSEG/XLXN_74
                                                       XLXI_5/SM1/HTS4/MSEG/XLXI_29
    SLICE_X44Y47.A6      net (fanout=1)        0.398   XLXI_5/SM1/HTS4/MSEG/XLXN_211
    SLICE_X44Y47.A       Tilo                  0.053   CR_OBUF
                                                       XLXI_5/SM1/HTS4/MSEG/XLXI_50
    SLICE_X44Y48.B5      net (fanout=1)        0.315   XLXI_5/XLXN_390<36>
    SLICE_X44Y48.B       Tilo                  0.053   XLXI_5/M2/buffer<36>
                                                       XLXI_5/M2/mux9311
    SLICE_X44Y48.A4      net (fanout=1)        0.319   XLXI_5/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X44Y48.CLK     Tas                  -0.018   XLXI_5/M2/buffer<36>
                                                       XLXI_5/M2/buffer_36_rstpot
                                                       XLXI_5/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      5.011ns (2.570ns logic, 2.441ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_5/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.987ns (Levels of Logic = 6)
  Clock Path Skew:      -0.057ns (0.662 - 0.719)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_5/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO12  Trcko_DOA             2.080   XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y45.C6      net (fanout=1)        0.579   XLXN_53<12>
    SLICE_X46Y45.CMUX    Tilo                  0.290   XLXN_50<12>
                                                       XLXI_6/MUX1_DispData/Mmux_o_33
                                                       XLXI_6/MUX1_DispData/Mmux_o_2_f7_2
    SLICE_X44Y45.A4      net (fanout=13)       0.601   XLXN_39<12>
    SLICE_X44Y45.A       Tilo                  0.053   XLXI_5/SM1/HTS4/MSEG/XLXN_74
                                                       XLXI_5/SM1/HTS4/MSEG/XLXI_5
    SLICE_X44Y45.B5      net (fanout=2)        0.211   XLXI_5/SM1/HTS4/MSEG/XLXN_119
    SLICE_X44Y45.B       Tilo                  0.053   XLXI_5/SM1/HTS4/MSEG/XLXN_74
                                                       XLXI_5/SM1/HTS4/MSEG/XLXI_29
    SLICE_X44Y47.A6      net (fanout=1)        0.398   XLXI_5/SM1/HTS4/MSEG/XLXN_211
    SLICE_X44Y47.A       Tilo                  0.053   CR_OBUF
                                                       XLXI_5/SM1/HTS4/MSEG/XLXI_50
    SLICE_X44Y48.B5      net (fanout=1)        0.315   XLXI_5/XLXN_390<36>
    SLICE_X44Y48.B       Tilo                  0.053   XLXI_5/M2/buffer<36>
                                                       XLXI_5/M2/mux9311
    SLICE_X44Y48.A4      net (fanout=1)        0.319   XLXI_5/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X44Y48.CLK     Tas                  -0.018   XLXI_5/M2/buffer<36>
                                                       XLXI_5/M2/buffer_36_rstpot
                                                       XLXI_5/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.987ns (2.564ns logic, 2.423ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_5/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.895ns (Levels of Logic = 6)
  Clock Path Skew:      -0.057ns (0.662 - 0.719)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_5/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO15  Trcko_DOA             2.080   XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y46.C6      net (fanout=1)        0.541   XLXN_53<15>
    SLICE_X46Y46.CMUX    Tilo                  0.290   XLXN_50<15>
                                                       XLXI_6/MUX1_DispData/Mmux_o_36
                                                       XLXI_6/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X44Y45.A3      net (fanout=13)       0.547   XLXN_39<15>
    SLICE_X44Y45.A       Tilo                  0.053   XLXI_5/SM1/HTS4/MSEG/XLXN_74
                                                       XLXI_5/SM1/HTS4/MSEG/XLXI_5
    SLICE_X44Y45.B5      net (fanout=2)        0.211   XLXI_5/SM1/HTS4/MSEG/XLXN_119
    SLICE_X44Y45.B       Tilo                  0.053   XLXI_5/SM1/HTS4/MSEG/XLXN_74
                                                       XLXI_5/SM1/HTS4/MSEG/XLXI_29
    SLICE_X44Y47.A6      net (fanout=1)        0.398   XLXI_5/SM1/HTS4/MSEG/XLXN_211
    SLICE_X44Y47.A       Tilo                  0.053   CR_OBUF
                                                       XLXI_5/SM1/HTS4/MSEG/XLXI_50
    SLICE_X44Y48.B5      net (fanout=1)        0.315   XLXI_5/XLXN_390<36>
    SLICE_X44Y48.B       Tilo                  0.053   XLXI_5/M2/buffer<36>
                                                       XLXI_5/M2/mux9311
    SLICE_X44Y48.A4      net (fanout=1)        0.319   XLXI_5/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X44Y48.CLK     Tas                  -0.018   XLXI_5/M2/buffer<36>
                                                       XLXI_5/M2/buffer_36_rstpot
                                                       XLXI_5/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.895ns (2.564ns logic, 2.331ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/M2/buffer_52 (SLICE_X39Y36.C5), 181 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_5/M2/buffer_52 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.965ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.659 - 0.719)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_5/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO6   Trcko_DOA             2.080   XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y36.C6      net (fanout=1)        0.577   XLXN_53<6>
    SLICE_X45Y36.CMUX    Tilo                  0.296   XLXI_5/SM1/HTS7/MSEG/XLXN_27
                                                       XLXI_6/MUX1_DispData/Mmux_o_328
                                                       XLXI_6/MUX1_DispData/Mmux_o_2_f7_27
    SLICE_X43Y38.A3      net (fanout=13)       0.605   XLXN_39<6>
    SLICE_X43Y38.A       Tilo                  0.053   XLXN_50<5>
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_6
    SLICE_X43Y37.D6      net (fanout=2)        0.385   XLXI_5/SM1/HTS6/MSEG/XLXN_26
    SLICE_X43Y37.D       Tilo                  0.053   XLXI_5/SM1/HTS6/MSEG/XLXN_211
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_29
    SLICE_X43Y36.C5      net (fanout=1)        0.294   XLXI_5/SM1/HTS6/MSEG/XLXN_211
    SLICE_X43Y36.C       Tilo                  0.053   XLXI_5/XLXN_390<53>
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_50
    SLICE_X39Y36.D5      net (fanout=1)        0.304   XLXI_5/XLXN_390<52>
    SLICE_X39Y36.D       Tilo                  0.053   XLXI_5/M2/buffer<52>
                                                       XLXI_5/M2/mux11111
    SLICE_X39Y36.C5      net (fanout=1)        0.194   XLXI_5/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X39Y36.CLK     Tas                   0.018   XLXI_5/M2/buffer<52>
                                                       XLXI_5/M2/buffer_52_rstpot
                                                       XLXI_5/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      4.965ns (2.606ns logic, 2.359ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_5/M2/buffer_52 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.953ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.659 - 0.719)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_5/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO5   Trcko_DOA             2.080   XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X43Y38.C6      net (fanout=1)        0.716   XLXN_53<5>
    SLICE_X43Y38.CMUX    Tilo                  0.296   XLXN_50<5>
                                                       XLXI_6/MUX1_DispData/Mmux_o_327
                                                       XLXI_6/MUX1_DispData/Mmux_o_2_f7_26
    SLICE_X43Y37.C4      net (fanout=12)       0.522   XLXN_39<5>
    SLICE_X43Y37.C       Tilo                  0.053   XLXI_5/SM1/HTS6/MSEG/XLXN_211
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_5
    SLICE_X43Y37.D4      net (fanout=2)        0.317   XLXI_5/SM1/HTS6/MSEG/XLXN_119
    SLICE_X43Y37.D       Tilo                  0.053   XLXI_5/SM1/HTS6/MSEG/XLXN_211
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_29
    SLICE_X43Y36.C5      net (fanout=1)        0.294   XLXI_5/SM1/HTS6/MSEG/XLXN_211
    SLICE_X43Y36.C       Tilo                  0.053   XLXI_5/XLXN_390<53>
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_50
    SLICE_X39Y36.D5      net (fanout=1)        0.304   XLXI_5/XLXN_390<52>
    SLICE_X39Y36.D       Tilo                  0.053   XLXI_5/M2/buffer<52>
                                                       XLXI_5/M2/mux11111
    SLICE_X39Y36.C5      net (fanout=1)        0.194   XLXI_5/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X39Y36.CLK     Tas                   0.018   XLXI_5/M2/buffer<52>
                                                       XLXI_5/M2/buffer_52_rstpot
                                                       XLXI_5/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      4.953ns (2.606ns logic, 2.347ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_5/M2/buffer_52 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.932ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.659 - 0.719)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_5/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO4   Trcko_DOA             2.080   XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y37.C6      net (fanout=1)        0.581   XLXN_53<4>
    SLICE_X44Y37.CMUX    Tilo                  0.290   XLXN_50<26>
                                                       XLXI_6/MUX1_DispData/Mmux_o_326
                                                       XLXI_6/MUX1_DispData/Mmux_o_2_f7_25
    SLICE_X43Y38.A4      net (fanout=13)       0.574   XLXN_39<4>
    SLICE_X43Y38.A       Tilo                  0.053   XLXN_50<5>
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_6
    SLICE_X43Y37.D6      net (fanout=2)        0.385   XLXI_5/SM1/HTS6/MSEG/XLXN_26
    SLICE_X43Y37.D       Tilo                  0.053   XLXI_5/SM1/HTS6/MSEG/XLXN_211
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_29
    SLICE_X43Y36.C5      net (fanout=1)        0.294   XLXI_5/SM1/HTS6/MSEG/XLXN_211
    SLICE_X43Y36.C       Tilo                  0.053   XLXI_5/XLXN_390<53>
                                                       XLXI_5/SM1/HTS6/MSEG/XLXI_50
    SLICE_X39Y36.D5      net (fanout=1)        0.304   XLXI_5/XLXN_390<52>
    SLICE_X39Y36.D       Tilo                  0.053   XLXI_5/M2/buffer<52>
                                                       XLXI_5/M2/mux11111
    SLICE_X39Y36.C5      net (fanout=1)        0.194   XLXI_5/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X39Y36.CLK     Tas                   0.018   XLXI_5/M2/buffer<52>
                                                       XLXI_5/M2/buffer_52_rstpot
                                                       XLXI_5/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (2.600ns logic, 2.332ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_9/P2S_led/buffer_0 (SLICE_X54Y56.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_9/P2S_led/buffer_1 (FF)
  Destination:          XLXI_9/P2S_led/buffer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 1)
  Clock Path Skew:      0.186ns (0.672 - 0.486)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_9/P2S_led/buffer_1 to XLXI_9/P2S_led/buffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y56.AQ      Tcko                  0.118   XLXI_9/P2S_led/buffer<4>
                                                       XLXI_9/P2S_led/buffer_1
    SLICE_X54Y56.A5      net (fanout=1)        0.266   XLXI_9/P2S_led/buffer<1>
    SLICE_X54Y56.CLK     Tah         (-Th)     0.059   led_sout_OBUF
                                                       XLXI_9/P2S_led/mux1611
                                                       XLXI_9/P2S_led/buffer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (0.059ns logic, 0.266ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/P2S_led/buffer_14 (SLICE_X55Y46.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_9/P2S_led/buffer_15 (FF)
  Destination:          XLXI_9/P2S_led/buffer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_9/P2S_led/buffer_15 to XLXI_9/P2S_led/buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y46.AMUX    Tshcko                0.129   XLXI_9/P2S_led/buffer<14>
                                                       XLXI_9/P2S_led/buffer_15
    SLICE_X55Y46.B6      net (fanout=1)        0.052   XLXI_9/P2S_led/buffer<15>
    SLICE_X55Y46.CLK     Tah         (-Th)     0.032   XLXI_9/P2S_led/buffer<14>
                                                       XLXI_9/P2S_led/mux2111
                                                       XLXI_9/P2S_led/buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.097ns logic, 0.052ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/Bi_11 (SLICE_X46Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/Bi_7 (FF)
  Destination:          XLXI_4/Bi_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.070 - 0.058)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_4/Bi_7 to XLXI_4/Bi_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y31.AQ      Tcko                  0.100   Bi<7>
                                                       XLXI_4/Bi_7
    SLICE_X46Y31.A6      net (fanout=3)        0.122   Bi<7>
    SLICE_X46Y31.CLK     Tah         (-Th)     0.059   Bi<11>
                                                       XLXI_4/Mmux_Bi[31]_Bi[31]_mux_49_OUT3
                                                       XLXI_4/Bi_11
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.041ns logic, 0.122ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y8.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y8.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y8.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.572|    5.229|    2.841|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 4  Score: 395  (Setup/Max: 395, Hold: 0)

Constraints cover 15488 paths, 0 nets, and 3137 connections

Design statistics:
   Minimum period:  10.458ns{1}   (Maximum frequency:  95.621MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 08 11:09:29 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 498 MB



