# Synchronous_FIFO

<br>
This project implements a Synchronous FIFO (First-In-First-Out) buffer in Verilog with a testbench for verification. 
