// Seed: 1650406930
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    input logic id_3,
    input id_4
    , id_10,
    output id_5,
    output logic id_6,
    output id_7,
    input id_8,
    input id_9
);
  assign id_7[1'b0] = 1;
endmodule
