/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* RX */
.set RX__0__DM__MASK, 0x07
.set RX__0__DM__SHIFT, 0
.set RX__0__DR, CYREG_PRT4_DR
.set RX__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set RX__0__HSIOM_GPIO, 0
.set RX__0__HSIOM_I2C, 14
.set RX__0__HSIOM_I2C_SCL, 14
.set RX__0__HSIOM_MASK, 0x0000000F
.set RX__0__HSIOM_SHIFT, 0
.set RX__0__HSIOM_SPI, 15
.set RX__0__HSIOM_SPI_MOSI, 15
.set RX__0__HSIOM_UART, 9
.set RX__0__HSIOM_UART_RX, 9
.set RX__0__INTCFG, CYREG_PRT4_INTCFG
.set RX__0__INTSTAT, CYREG_PRT4_INTSTAT
.set RX__0__MASK, 0x01
.set RX__0__PC, CYREG_PRT4_PC
.set RX__0__PC2, CYREG_PRT4_PC2
.set RX__0__PORT, 4
.set RX__0__PS, CYREG_PRT4_PS
.set RX__0__SHIFT, 0
.set RX__DR, CYREG_PRT4_DR
.set RX__INTCFG, CYREG_PRT4_INTCFG
.set RX__INTSTAT, CYREG_PRT4_INTSTAT
.set RX__MASK, 0x01
.set RX__PC, CYREG_PRT4_PC
.set RX__PC2, CYREG_PRT4_PC2
.set RX__PORT, 4
.set RX__PS, CYREG_PRT4_PS
.set RX__SHIFT, 0

/* TX */
.set TX__0__DM__MASK, 0x38
.set TX__0__DM__SHIFT, 3
.set TX__0__DR, CYREG_PRT4_DR
.set TX__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set TX__0__HSIOM_GPIO, 0
.set TX__0__HSIOM_I2C, 14
.set TX__0__HSIOM_I2C_SDA, 14
.set TX__0__HSIOM_MASK, 0x000000F0
.set TX__0__HSIOM_SHIFT, 4
.set TX__0__HSIOM_SPI, 15
.set TX__0__HSIOM_SPI_MISO, 15
.set TX__0__HSIOM_UART, 9
.set TX__0__HSIOM_UART_TX, 9
.set TX__0__INTCFG, CYREG_PRT4_INTCFG
.set TX__0__INTSTAT, CYREG_PRT4_INTSTAT
.set TX__0__MASK, 0x02
.set TX__0__PC, CYREG_PRT4_PC
.set TX__0__PC2, CYREG_PRT4_PC2
.set TX__0__PORT, 4
.set TX__0__PS, CYREG_PRT4_PS
.set TX__0__SHIFT, 1
.set TX__DR, CYREG_PRT4_DR
.set TX__INTCFG, CYREG_PRT4_INTCFG
.set TX__INTSTAT, CYREG_PRT4_INTSTAT
.set TX__MASK, 0x02
.set TX__PC, CYREG_PRT4_PC
.set TX__PC2, CYREG_PRT4_PC2
.set TX__PORT, 4
.set TX__PS, CYREG_PRT4_PS
.set TX__SHIFT, 1

/* MS1 */
.set MS1__0__DM__MASK, 0x07
.set MS1__0__DM__SHIFT, 0
.set MS1__0__DR, CYREG_PRT3_DR
.set MS1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set MS1__0__HSIOM_MASK, 0x0000000F
.set MS1__0__HSIOM_SHIFT, 0
.set MS1__0__INTCFG, CYREG_PRT3_INTCFG
.set MS1__0__INTSTAT, CYREG_PRT3_INTSTAT
.set MS1__0__MASK, 0x01
.set MS1__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set MS1__0__OUT_SEL_SHIFT, 0
.set MS1__0__OUT_SEL_VAL, 1
.set MS1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set MS1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set MS1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set MS1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set MS1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set MS1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set MS1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set MS1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set MS1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set MS1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set MS1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set MS1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set MS1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set MS1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set MS1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set MS1__0__PC, CYREG_PRT3_PC
.set MS1__0__PC2, CYREG_PRT3_PC2
.set MS1__0__PORT, 3
.set MS1__0__PS, CYREG_PRT3_PS
.set MS1__0__SHIFT, 0
.set MS1__DR, CYREG_PRT3_DR
.set MS1__INTCFG, CYREG_PRT3_INTCFG
.set MS1__INTSTAT, CYREG_PRT3_INTSTAT
.set MS1__MASK, 0x01
.set MS1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set MS1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set MS1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set MS1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set MS1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set MS1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set MS1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set MS1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set MS1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set MS1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set MS1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set MS1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set MS1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set MS1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set MS1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set MS1__PC, CYREG_PRT3_PC
.set MS1__PC2, CYREG_PRT3_PC2
.set MS1__PORT, 3
.set MS1__PS, CYREG_PRT3_PS
.set MS1__SHIFT, 0

/* MS2 */
.set MS2__0__DM__MASK, 0xE00000
.set MS2__0__DM__SHIFT, 21
.set MS2__0__DR, CYREG_PRT3_DR
.set MS2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set MS2__0__HSIOM_MASK, 0xF0000000
.set MS2__0__HSIOM_SHIFT, 28
.set MS2__0__INTCFG, CYREG_PRT3_INTCFG
.set MS2__0__INTSTAT, CYREG_PRT3_INTSTAT
.set MS2__0__MASK, 0x80
.set MS2__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set MS2__0__OUT_SEL_SHIFT, 14
.set MS2__0__OUT_SEL_VAL, 1
.set MS2__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set MS2__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set MS2__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set MS2__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set MS2__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set MS2__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set MS2__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set MS2__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set MS2__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set MS2__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set MS2__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set MS2__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set MS2__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set MS2__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set MS2__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set MS2__0__PC, CYREG_PRT3_PC
.set MS2__0__PC2, CYREG_PRT3_PC2
.set MS2__0__PORT, 3
.set MS2__0__PS, CYREG_PRT3_PS
.set MS2__0__SHIFT, 7
.set MS2__DR, CYREG_PRT3_DR
.set MS2__INTCFG, CYREG_PRT3_INTCFG
.set MS2__INTSTAT, CYREG_PRT3_INTSTAT
.set MS2__MASK, 0x80
.set MS2__PA__CFG0, CYREG_UDB_PA3_CFG0
.set MS2__PA__CFG1, CYREG_UDB_PA3_CFG1
.set MS2__PA__CFG10, CYREG_UDB_PA3_CFG10
.set MS2__PA__CFG11, CYREG_UDB_PA3_CFG11
.set MS2__PA__CFG12, CYREG_UDB_PA3_CFG12
.set MS2__PA__CFG13, CYREG_UDB_PA3_CFG13
.set MS2__PA__CFG14, CYREG_UDB_PA3_CFG14
.set MS2__PA__CFG2, CYREG_UDB_PA3_CFG2
.set MS2__PA__CFG3, CYREG_UDB_PA3_CFG3
.set MS2__PA__CFG4, CYREG_UDB_PA3_CFG4
.set MS2__PA__CFG5, CYREG_UDB_PA3_CFG5
.set MS2__PA__CFG6, CYREG_UDB_PA3_CFG6
.set MS2__PA__CFG7, CYREG_UDB_PA3_CFG7
.set MS2__PA__CFG8, CYREG_UDB_PA3_CFG8
.set MS2__PA__CFG9, CYREG_UDB_PA3_CFG9
.set MS2__PC, CYREG_PRT3_PC
.set MS2__PC2, CYREG_PRT3_PC2
.set MS2__PORT, 3
.set MS2__PS, CYREG_PRT3_PS
.set MS2__SHIFT, 7

/* MS3 */
.set MS3__0__DM__MASK, 0x1C0000
.set MS3__0__DM__SHIFT, 18
.set MS3__0__DR, CYREG_PRT1_DR
.set MS3__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set MS3__0__HSIOM_MASK, 0x0F000000
.set MS3__0__HSIOM_SHIFT, 24
.set MS3__0__INTCFG, CYREG_PRT1_INTCFG
.set MS3__0__INTSTAT, CYREG_PRT1_INTSTAT
.set MS3__0__MASK, 0x40
.set MS3__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set MS3__0__OUT_SEL_SHIFT, 12
.set MS3__0__OUT_SEL_VAL, 0
.set MS3__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set MS3__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set MS3__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set MS3__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set MS3__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set MS3__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set MS3__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set MS3__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set MS3__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set MS3__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set MS3__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set MS3__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set MS3__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set MS3__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set MS3__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set MS3__0__PC, CYREG_PRT1_PC
.set MS3__0__PC2, CYREG_PRT1_PC2
.set MS3__0__PORT, 1
.set MS3__0__PS, CYREG_PRT1_PS
.set MS3__0__SHIFT, 6
.set MS3__DR, CYREG_PRT1_DR
.set MS3__INTCFG, CYREG_PRT1_INTCFG
.set MS3__INTSTAT, CYREG_PRT1_INTSTAT
.set MS3__MASK, 0x40
.set MS3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set MS3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set MS3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set MS3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set MS3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set MS3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set MS3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set MS3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set MS3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set MS3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set MS3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set MS3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set MS3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set MS3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set MS3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set MS3__PC, CYREG_PRT1_PC
.set MS3__PC2, CYREG_PRT1_PC2
.set MS3__PORT, 1
.set MS3__PS, CYREG_PRT1_PS
.set MS3__SHIFT, 6

/* SPI */
.set SPI_miso_m__0__DM__MASK, 0x38000
.set SPI_miso_m__0__DM__SHIFT, 15
.set SPI_miso_m__0__DR, CYREG_PRT0_DR
.set SPI_miso_m__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SPI_miso_m__0__HSIOM_GPIO, 0
.set SPI_miso_m__0__HSIOM_I2C, 14
.set SPI_miso_m__0__HSIOM_I2C_SDA, 14
.set SPI_miso_m__0__HSIOM_MASK, 0x00F00000
.set SPI_miso_m__0__HSIOM_SHIFT, 20
.set SPI_miso_m__0__HSIOM_SPI, 15
.set SPI_miso_m__0__HSIOM_SPI_MISO, 15
.set SPI_miso_m__0__HSIOM_UART, 9
.set SPI_miso_m__0__HSIOM_UART_TX, 9
.set SPI_miso_m__0__INTCFG, CYREG_PRT0_INTCFG
.set SPI_miso_m__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SPI_miso_m__0__MASK, 0x20
.set SPI_miso_m__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPI_miso_m__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPI_miso_m__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPI_miso_m__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPI_miso_m__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPI_miso_m__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPI_miso_m__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPI_miso_m__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPI_miso_m__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPI_miso_m__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPI_miso_m__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPI_miso_m__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPI_miso_m__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPI_miso_m__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPI_miso_m__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPI_miso_m__0__PC, CYREG_PRT0_PC
.set SPI_miso_m__0__PC2, CYREG_PRT0_PC2
.set SPI_miso_m__0__PORT, 0
.set SPI_miso_m__0__PS, CYREG_PRT0_PS
.set SPI_miso_m__0__SHIFT, 5
.set SPI_miso_m__DR, CYREG_PRT0_DR
.set SPI_miso_m__INTCFG, CYREG_PRT0_INTCFG
.set SPI_miso_m__INTSTAT, CYREG_PRT0_INTSTAT
.set SPI_miso_m__MASK, 0x20
.set SPI_miso_m__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPI_miso_m__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPI_miso_m__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPI_miso_m__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPI_miso_m__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPI_miso_m__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPI_miso_m__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPI_miso_m__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPI_miso_m__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPI_miso_m__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPI_miso_m__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPI_miso_m__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPI_miso_m__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPI_miso_m__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPI_miso_m__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPI_miso_m__PC, CYREG_PRT0_PC
.set SPI_miso_m__PC2, CYREG_PRT0_PC2
.set SPI_miso_m__PORT, 0
.set SPI_miso_m__PS, CYREG_PRT0_PS
.set SPI_miso_m__SHIFT, 5
.set SPI_mosi_m__0__DM__MASK, 0x7000
.set SPI_mosi_m__0__DM__SHIFT, 12
.set SPI_mosi_m__0__DR, CYREG_PRT0_DR
.set SPI_mosi_m__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SPI_mosi_m__0__HSIOM_GPIO, 0
.set SPI_mosi_m__0__HSIOM_I2C, 14
.set SPI_mosi_m__0__HSIOM_I2C_SCL, 14
.set SPI_mosi_m__0__HSIOM_MASK, 0x000F0000
.set SPI_mosi_m__0__HSIOM_SHIFT, 16
.set SPI_mosi_m__0__HSIOM_SPI, 15
.set SPI_mosi_m__0__HSIOM_SPI_MOSI, 15
.set SPI_mosi_m__0__HSIOM_UART, 9
.set SPI_mosi_m__0__HSIOM_UART_RX, 9
.set SPI_mosi_m__0__INTCFG, CYREG_PRT0_INTCFG
.set SPI_mosi_m__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SPI_mosi_m__0__MASK, 0x10
.set SPI_mosi_m__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set SPI_mosi_m__0__OUT_SEL_SHIFT, 8
.set SPI_mosi_m__0__OUT_SEL_VAL, -1
.set SPI_mosi_m__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPI_mosi_m__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPI_mosi_m__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPI_mosi_m__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPI_mosi_m__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPI_mosi_m__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPI_mosi_m__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPI_mosi_m__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPI_mosi_m__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPI_mosi_m__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPI_mosi_m__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPI_mosi_m__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPI_mosi_m__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPI_mosi_m__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPI_mosi_m__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPI_mosi_m__0__PC, CYREG_PRT0_PC
.set SPI_mosi_m__0__PC2, CYREG_PRT0_PC2
.set SPI_mosi_m__0__PORT, 0
.set SPI_mosi_m__0__PS, CYREG_PRT0_PS
.set SPI_mosi_m__0__SHIFT, 4
.set SPI_mosi_m__DR, CYREG_PRT0_DR
.set SPI_mosi_m__INTCFG, CYREG_PRT0_INTCFG
.set SPI_mosi_m__INTSTAT, CYREG_PRT0_INTSTAT
.set SPI_mosi_m__MASK, 0x10
.set SPI_mosi_m__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPI_mosi_m__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPI_mosi_m__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPI_mosi_m__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPI_mosi_m__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPI_mosi_m__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPI_mosi_m__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPI_mosi_m__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPI_mosi_m__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPI_mosi_m__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPI_mosi_m__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPI_mosi_m__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPI_mosi_m__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPI_mosi_m__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPI_mosi_m__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPI_mosi_m__PC, CYREG_PRT0_PC
.set SPI_mosi_m__PC2, CYREG_PRT0_PC2
.set SPI_mosi_m__PORT, 0
.set SPI_mosi_m__PS, CYREG_PRT0_PS
.set SPI_mosi_m__SHIFT, 4
.set SPI_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set SPI_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set SPI_SCB__CTRL, CYREG_SCB1_CTRL
.set SPI_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set SPI_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set SPI_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set SPI_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set SPI_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set SPI_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set SPI_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set SPI_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set SPI_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set SPI_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set SPI_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set SPI_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set SPI_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set SPI_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set SPI_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set SPI_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set SPI_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set SPI_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set SPI_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set SPI_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set SPI_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set SPI_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set SPI_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set SPI_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set SPI_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set SPI_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set SPI_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set SPI_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set SPI_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set SPI_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set SPI_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set SPI_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set SPI_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set SPI_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set SPI_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set SPI_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set SPI_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set SPI_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set SPI_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set SPI_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set SPI_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set SPI_SCB__INTR_M, CYREG_SCB1_INTR_M
.set SPI_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set SPI_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set SPI_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set SPI_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set SPI_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set SPI_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set SPI_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set SPI_SCB__INTR_S, CYREG_SCB1_INTR_S
.set SPI_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set SPI_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set SPI_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set SPI_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set SPI_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set SPI_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set SPI_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set SPI_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set SPI_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set SPI_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set SPI_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set SPI_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set SPI_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set SPI_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set SPI_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set SPI_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set SPI_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set SPI_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set SPI_SCB__SS0_POSISTION, 0
.set SPI_SCB__SS1_POSISTION, 1
.set SPI_SCB__SS2_POSISTION, 2
.set SPI_SCB__SS3_POSISTION, 3
.set SPI_SCB__STATUS, CYREG_SCB1_STATUS
.set SPI_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set SPI_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set SPI_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set SPI_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set SPI_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set SPI_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set SPI_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set SPI_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
.set SPI_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set SPI_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set SPI_SCB_IRQ__INTC_MASK, 0x800
.set SPI_SCB_IRQ__INTC_NUMBER, 11
.set SPI_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set SPI_SCB_IRQ__INTC_PRIOR_NUM, 3
.set SPI_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set SPI_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set SPI_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set SPI_sclk_m__0__DM__MASK, 0x1C0000
.set SPI_sclk_m__0__DM__SHIFT, 18
.set SPI_sclk_m__0__DR, CYREG_PRT0_DR
.set SPI_sclk_m__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SPI_sclk_m__0__HSIOM_GPIO, 0
.set SPI_sclk_m__0__HSIOM_MASK, 0x0F000000
.set SPI_sclk_m__0__HSIOM_SHIFT, 24
.set SPI_sclk_m__0__HSIOM_SPI, 15
.set SPI_sclk_m__0__HSIOM_SPI_CLK, 15
.set SPI_sclk_m__0__INTCFG, CYREG_PRT0_INTCFG
.set SPI_sclk_m__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SPI_sclk_m__0__MASK, 0x40
.set SPI_sclk_m__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set SPI_sclk_m__0__OUT_SEL_SHIFT, 12
.set SPI_sclk_m__0__OUT_SEL_VAL, -1
.set SPI_sclk_m__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPI_sclk_m__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPI_sclk_m__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPI_sclk_m__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPI_sclk_m__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPI_sclk_m__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPI_sclk_m__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPI_sclk_m__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPI_sclk_m__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPI_sclk_m__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPI_sclk_m__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPI_sclk_m__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPI_sclk_m__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPI_sclk_m__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPI_sclk_m__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPI_sclk_m__0__PC, CYREG_PRT0_PC
.set SPI_sclk_m__0__PC2, CYREG_PRT0_PC2
.set SPI_sclk_m__0__PORT, 0
.set SPI_sclk_m__0__PS, CYREG_PRT0_PS
.set SPI_sclk_m__0__SHIFT, 6
.set SPI_sclk_m__DR, CYREG_PRT0_DR
.set SPI_sclk_m__INTCFG, CYREG_PRT0_INTCFG
.set SPI_sclk_m__INTSTAT, CYREG_PRT0_INTSTAT
.set SPI_sclk_m__MASK, 0x40
.set SPI_sclk_m__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPI_sclk_m__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPI_sclk_m__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPI_sclk_m__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPI_sclk_m__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPI_sclk_m__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPI_sclk_m__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPI_sclk_m__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPI_sclk_m__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPI_sclk_m__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPI_sclk_m__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPI_sclk_m__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPI_sclk_m__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPI_sclk_m__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPI_sclk_m__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPI_sclk_m__PC, CYREG_PRT0_PC
.set SPI_sclk_m__PC2, CYREG_PRT0_PC2
.set SPI_sclk_m__PORT, 0
.set SPI_sclk_m__PS, CYREG_PRT0_PS
.set SPI_sclk_m__SHIFT, 6
.set SPI_ss0_m__0__DM__MASK, 0xE00000
.set SPI_ss0_m__0__DM__SHIFT, 21
.set SPI_ss0_m__0__DR, CYREG_PRT0_DR
.set SPI_ss0_m__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SPI_ss0_m__0__HSIOM_GPIO, 0
.set SPI_ss0_m__0__HSIOM_MASK, 0xF0000000
.set SPI_ss0_m__0__HSIOM_SHIFT, 28
.set SPI_ss0_m__0__HSIOM_SPI, 15
.set SPI_ss0_m__0__HSIOM_SPI_SSEL0, 15
.set SPI_ss0_m__0__INTCFG, CYREG_PRT0_INTCFG
.set SPI_ss0_m__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SPI_ss0_m__0__MASK, 0x80
.set SPI_ss0_m__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set SPI_ss0_m__0__OUT_SEL_SHIFT, 14
.set SPI_ss0_m__0__OUT_SEL_VAL, -1
.set SPI_ss0_m__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPI_ss0_m__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPI_ss0_m__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPI_ss0_m__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPI_ss0_m__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPI_ss0_m__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPI_ss0_m__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPI_ss0_m__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPI_ss0_m__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPI_ss0_m__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPI_ss0_m__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPI_ss0_m__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPI_ss0_m__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPI_ss0_m__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPI_ss0_m__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPI_ss0_m__0__PC, CYREG_PRT0_PC
.set SPI_ss0_m__0__PC2, CYREG_PRT0_PC2
.set SPI_ss0_m__0__PORT, 0
.set SPI_ss0_m__0__PS, CYREG_PRT0_PS
.set SPI_ss0_m__0__SHIFT, 7
.set SPI_ss0_m__DR, CYREG_PRT0_DR
.set SPI_ss0_m__INTCFG, CYREG_PRT0_INTCFG
.set SPI_ss0_m__INTSTAT, CYREG_PRT0_INTSTAT
.set SPI_ss0_m__MASK, 0x80
.set SPI_ss0_m__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPI_ss0_m__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPI_ss0_m__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPI_ss0_m__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPI_ss0_m__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPI_ss0_m__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPI_ss0_m__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPI_ss0_m__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPI_ss0_m__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPI_ss0_m__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPI_ss0_m__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPI_ss0_m__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPI_ss0_m__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPI_ss0_m__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPI_ss0_m__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPI_ss0_m__PC, CYREG_PRT0_PC
.set SPI_ss0_m__PC2, CYREG_PRT0_PC2
.set SPI_ss0_m__PORT, 0
.set SPI_ss0_m__PS, CYREG_PRT0_PS
.set SPI_ss0_m__SHIFT, 7
.set SPI_ss1_m__0__DM__MASK, 0x1C0000
.set SPI_ss1_m__0__DM__SHIFT, 18
.set SPI_ss1_m__0__DR, CYREG_PRT3_DR
.set SPI_ss1_m__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SPI_ss1_m__0__HSIOM_GPIO, 0
.set SPI_ss1_m__0__HSIOM_MASK, 0x0F000000
.set SPI_ss1_m__0__HSIOM_SHIFT, 24
.set SPI_ss1_m__0__HSIOM_SPI, 15
.set SPI_ss1_m__0__HSIOM_SPI_SSEL3, 15
.set SPI_ss1_m__0__INTCFG, CYREG_PRT3_INTCFG
.set SPI_ss1_m__0__INTSTAT, CYREG_PRT3_INTSTAT
.set SPI_ss1_m__0__MASK, 0x40
.set SPI_ss1_m__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set SPI_ss1_m__0__OUT_SEL_SHIFT, 12
.set SPI_ss1_m__0__OUT_SEL_VAL, -1
.set SPI_ss1_m__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_ss1_m__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_ss1_m__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_ss1_m__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_ss1_m__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_ss1_m__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_ss1_m__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_ss1_m__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_ss1_m__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_ss1_m__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_ss1_m__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_ss1_m__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_ss1_m__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_ss1_m__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_ss1_m__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_ss1_m__0__PC, CYREG_PRT3_PC
.set SPI_ss1_m__0__PC2, CYREG_PRT3_PC2
.set SPI_ss1_m__0__PORT, 3
.set SPI_ss1_m__0__PS, CYREG_PRT3_PS
.set SPI_ss1_m__0__SHIFT, 6
.set SPI_ss1_m__DR, CYREG_PRT3_DR
.set SPI_ss1_m__INTCFG, CYREG_PRT3_INTCFG
.set SPI_ss1_m__INTSTAT, CYREG_PRT3_INTSTAT
.set SPI_ss1_m__MASK, 0x40
.set SPI_ss1_m__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SPI_ss1_m__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SPI_ss1_m__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SPI_ss1_m__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SPI_ss1_m__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SPI_ss1_m__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SPI_ss1_m__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SPI_ss1_m__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SPI_ss1_m__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SPI_ss1_m__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SPI_ss1_m__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SPI_ss1_m__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SPI_ss1_m__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SPI_ss1_m__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SPI_ss1_m__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SPI_ss1_m__PC, CYREG_PRT3_PC
.set SPI_ss1_m__PC2, CYREG_PRT3_PC2
.set SPI_ss1_m__PORT, 3
.set SPI_ss1_m__PS, CYREG_PRT3_PS
.set SPI_ss1_m__SHIFT, 6

/* ADC0 */
.set ADC0__0__DM__MASK, 0x38000
.set ADC0__0__DM__SHIFT, 15
.set ADC0__0__DR, CYREG_PRT3_DR
.set ADC0__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set ADC0__0__HSIOM_MASK, 0x00F00000
.set ADC0__0__HSIOM_SHIFT, 20
.set ADC0__0__INTCFG, CYREG_PRT3_INTCFG
.set ADC0__0__INTSTAT, CYREG_PRT3_INTSTAT
.set ADC0__0__MASK, 0x20
.set ADC0__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set ADC0__0__OUT_SEL_SHIFT, 10
.set ADC0__0__OUT_SEL_VAL, 0
.set ADC0__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set ADC0__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set ADC0__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set ADC0__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set ADC0__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set ADC0__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set ADC0__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set ADC0__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set ADC0__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set ADC0__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set ADC0__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set ADC0__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set ADC0__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set ADC0__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set ADC0__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set ADC0__0__PC, CYREG_PRT3_PC
.set ADC0__0__PC2, CYREG_PRT3_PC2
.set ADC0__0__PORT, 3
.set ADC0__0__PS, CYREG_PRT3_PS
.set ADC0__0__SHIFT, 5
.set ADC0__DR, CYREG_PRT3_DR
.set ADC0__INTCFG, CYREG_PRT3_INTCFG
.set ADC0__INTSTAT, CYREG_PRT3_INTSTAT
.set ADC0__MASK, 0x20
.set ADC0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set ADC0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set ADC0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set ADC0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set ADC0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set ADC0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set ADC0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set ADC0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set ADC0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set ADC0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set ADC0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set ADC0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set ADC0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set ADC0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set ADC0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set ADC0__PC, CYREG_PRT3_PC
.set ADC0__PC2, CYREG_PRT3_PC2
.set ADC0__PORT, 3
.set ADC0__PS, CYREG_PRT3_PS
.set ADC0__SHIFT, 5

/* UART */
.set UART_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set UART_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set UART_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set UART_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set UART_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set UART_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set UART_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set UART_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set UART_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set UART_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set UART_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set UART_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set UART_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set UART_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set UART_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set UART_SCB_IRQ__INTC_MASK, 0x400
.set UART_SCB_IRQ__INTC_NUMBER, 10
.set UART_SCB_IRQ__INTC_PRIOR_MASK, 0xC00000
.set UART_SCB_IRQ__INTC_PRIOR_NUM, 3
.set UART_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set UART_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set UART_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* ADC12 */
.set ADC12_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC12_cy_psoc4_sar__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC12_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC12_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC12_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC12_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC12_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC12_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC12_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC12_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC12_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC12_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC12_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC12_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC12_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC12_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC12_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC12_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC12_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC12_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC12_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC12_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC12_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC12_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC12_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC12_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC12_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC12_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC12_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC12_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC12_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC12_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC12_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC12_cy_psoc4_sar__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC12_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC12_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC12_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC12_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC12_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC12_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC12_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC12_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC12_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC12_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC12_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC12_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC12_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC12_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC12_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC12_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC12_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC12_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set ADC12_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC12_intClock__ENABLE, CYREG_CLK_DIVIDER_B00
.set ADC12_intClock__ENABLE_MASK, 0x80000000
.set ADC12_intClock__MASK, 0x80000000
.set ADC12_intClock__REGISTER, CYREG_CLK_DIVIDER_B00
.set ADC12_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC12_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC12_IRQ__INTC_MASK, 0x4000
.set ADC12_IRQ__INTC_NUMBER, 14
.set ADC12_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC12_IRQ__INTC_PRIOR_NUM, 3
.set ADC12_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC12_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC12_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* PWM_0 */
.set PWM_0_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set PWM_0_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set PWM_0_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set PWM_0_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set PWM_0_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set PWM_0_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set PWM_0_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set PWM_0_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set PWM_0_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set PWM_0_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set PWM_0_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set PWM_0_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set PWM_0_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set PWM_0_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set PWM_0_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* Servo */
.set Servo_Ctrl__0__DM__MASK, 0x1C0
.set Servo_Ctrl__0__DM__SHIFT, 6
.set Servo_Ctrl__0__DR, CYREG_PRT1_DR
.set Servo_Ctrl__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Servo_Ctrl__0__HSIOM_MASK, 0x00000F00
.set Servo_Ctrl__0__HSIOM_SHIFT, 8
.set Servo_Ctrl__0__INTCFG, CYREG_PRT1_INTCFG
.set Servo_Ctrl__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Servo_Ctrl__0__MASK, 0x04
.set Servo_Ctrl__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Servo_Ctrl__0__OUT_SEL_SHIFT, 4
.set Servo_Ctrl__0__OUT_SEL_VAL, -1
.set Servo_Ctrl__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Servo_Ctrl__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Servo_Ctrl__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Servo_Ctrl__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Servo_Ctrl__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Servo_Ctrl__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Servo_Ctrl__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Servo_Ctrl__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Servo_Ctrl__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Servo_Ctrl__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Servo_Ctrl__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Servo_Ctrl__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Servo_Ctrl__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Servo_Ctrl__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Servo_Ctrl__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Servo_Ctrl__0__PC, CYREG_PRT1_PC
.set Servo_Ctrl__0__PC2, CYREG_PRT1_PC2
.set Servo_Ctrl__0__PORT, 1
.set Servo_Ctrl__0__PS, CYREG_PRT1_PS
.set Servo_Ctrl__0__SHIFT, 2
.set Servo_Ctrl__DR, CYREG_PRT1_DR
.set Servo_Ctrl__INTCFG, CYREG_PRT1_INTCFG
.set Servo_Ctrl__INTSTAT, CYREG_PRT1_INTSTAT
.set Servo_Ctrl__MASK, 0x04
.set Servo_Ctrl__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Servo_Ctrl__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Servo_Ctrl__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Servo_Ctrl__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Servo_Ctrl__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Servo_Ctrl__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Servo_Ctrl__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Servo_Ctrl__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Servo_Ctrl__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Servo_Ctrl__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Servo_Ctrl__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Servo_Ctrl__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Servo_Ctrl__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Servo_Ctrl__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Servo_Ctrl__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Servo_Ctrl__PC, CYREG_PRT1_PC
.set Servo_Ctrl__PC2, CYREG_PRT1_PC2
.set Servo_Ctrl__PORT, 1
.set Servo_Ctrl__PS, CYREG_PRT1_PS
.set Servo_Ctrl__SHIFT, 2
.set Servo_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
.set Servo_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
.set Servo_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
.set Servo_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
.set Servo_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
.set Servo_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
.set Servo_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
.set Servo_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
.set Servo_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
.set Servo_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
.set Servo_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
.set Servo_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Servo_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
.set Servo_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
.set Servo_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
.set Servo_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
.set Servo_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
.set Servo_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
.set Servo_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
.set Servo_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
.set Servo_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Servo_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
.set Servo_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
.set Servo_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Servo_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
.set Servo_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
.set Servo_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
.set Servo_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
.set Servo_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
.set Servo_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2
.set Servo_PWR__0__DM__MASK, 0x1C0
.set Servo_PWR__0__DM__SHIFT, 6
.set Servo_PWR__0__DR, CYREG_PRT4_DR
.set Servo_PWR__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set Servo_PWR__0__HSIOM_MASK, 0x00000F00
.set Servo_PWR__0__HSIOM_SHIFT, 8
.set Servo_PWR__0__INTCFG, CYREG_PRT4_INTCFG
.set Servo_PWR__0__INTSTAT, CYREG_PRT4_INTSTAT
.set Servo_PWR__0__MASK, 0x04
.set Servo_PWR__0__PC, CYREG_PRT4_PC
.set Servo_PWR__0__PC2, CYREG_PRT4_PC2
.set Servo_PWR__0__PORT, 4
.set Servo_PWR__0__PS, CYREG_PRT4_PS
.set Servo_PWR__0__SHIFT, 2
.set Servo_PWR__DR, CYREG_PRT4_DR
.set Servo_PWR__INTCFG, CYREG_PRT4_INTCFG
.set Servo_PWR__INTSTAT, CYREG_PRT4_INTSTAT
.set Servo_PWR__MASK, 0x04
.set Servo_PWR__PC, CYREG_PRT4_PC
.set Servo_PWR__PC2, CYREG_PRT4_PC2
.set Servo_PWR__PORT, 4
.set Servo_PWR__PS, CYREG_PRT4_PS
.set Servo_PWR__SHIFT, 2

/* Step0 */
.set Step0__0__DM__MASK, 0x38
.set Step0__0__DM__SHIFT, 3
.set Step0__0__DR, CYREG_PRT1_DR
.set Step0__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Step0__0__HSIOM_MASK, 0x000000F0
.set Step0__0__HSIOM_SHIFT, 4
.set Step0__0__INTCFG, CYREG_PRT1_INTCFG
.set Step0__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Step0__0__MASK, 0x02
.set Step0__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Step0__0__OUT_SEL_SHIFT, 2
.set Step0__0__OUT_SEL_VAL, 1
.set Step0__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Step0__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Step0__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Step0__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Step0__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Step0__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Step0__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Step0__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Step0__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Step0__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Step0__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Step0__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Step0__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Step0__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Step0__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Step0__0__PC, CYREG_PRT1_PC
.set Step0__0__PC2, CYREG_PRT1_PC2
.set Step0__0__PORT, 1
.set Step0__0__PS, CYREG_PRT1_PS
.set Step0__0__SHIFT, 1
.set Step0__DR, CYREG_PRT1_DR
.set Step0__INTCFG, CYREG_PRT1_INTCFG
.set Step0__INTSTAT, CYREG_PRT1_INTSTAT
.set Step0__MASK, 0x02
.set Step0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Step0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Step0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Step0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Step0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Step0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Step0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Step0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Step0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Step0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Step0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Step0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Step0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Step0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Step0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Step0__PC, CYREG_PRT1_PC
.set Step0__PC2, CYREG_PRT1_PC2
.set Step0__PORT, 1
.set Step0__PS, CYREG_PRT1_PS
.set Step0__SHIFT, 1

/* Button */
.set Button__0__DM__MASK, 0x38
.set Button__0__DM__SHIFT, 3
.set Button__0__DR, CYREG_PRT0_DR
.set Button__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Button__0__HSIOM_MASK, 0x000000F0
.set Button__0__HSIOM_SHIFT, 4
.set Button__0__INTCFG, CYREG_PRT0_INTCFG
.set Button__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Button__0__MASK, 0x02
.set Button__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Button__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Button__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Button__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Button__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Button__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Button__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Button__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Button__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Button__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Button__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Button__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Button__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Button__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Button__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Button__0__PC, CYREG_PRT0_PC
.set Button__0__PC2, CYREG_PRT0_PC2
.set Button__0__PORT, 0
.set Button__0__PS, CYREG_PRT0_PS
.set Button__0__SHIFT, 1
.set Button__DR, CYREG_PRT0_DR
.set Button__INTCFG, CYREG_PRT0_INTCFG
.set Button__INTSTAT, CYREG_PRT0_INTSTAT
.set Button__MASK, 0x02
.set Button__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Button__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Button__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Button__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Button__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Button__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Button__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Button__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Button__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Button__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Button__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Button__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Button__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Button__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Button__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Button__PC, CYREG_PRT0_PC
.set Button__PC2, CYREG_PRT0_PC2
.set Button__PORT, 0
.set Button__PS, CYREG_PRT0_PS
.set Button__SHIFT, 1

/* EEP_CS */
.set EEP_CS__0__DM__MASK, 0xE00
.set EEP_CS__0__DM__SHIFT, 9
.set EEP_CS__0__DR, CYREG_PRT4_DR
.set EEP_CS__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set EEP_CS__0__HSIOM_MASK, 0x0000F000
.set EEP_CS__0__HSIOM_SHIFT, 12
.set EEP_CS__0__INTCFG, CYREG_PRT4_INTCFG
.set EEP_CS__0__INTSTAT, CYREG_PRT4_INTSTAT
.set EEP_CS__0__MASK, 0x08
.set EEP_CS__0__PC, CYREG_PRT4_PC
.set EEP_CS__0__PC2, CYREG_PRT4_PC2
.set EEP_CS__0__PORT, 4
.set EEP_CS__0__PS, CYREG_PRT4_PS
.set EEP_CS__0__SHIFT, 3
.set EEP_CS__DR, CYREG_PRT4_DR
.set EEP_CS__INTCFG, CYREG_PRT4_INTCFG
.set EEP_CS__INTSTAT, CYREG_PRT4_INTSTAT
.set EEP_CS__MASK, 0x08
.set EEP_CS__PC, CYREG_PRT4_PC
.set EEP_CS__PC2, CYREG_PRT4_PC2
.set EEP_CS__PORT, 4
.set EEP_CS__PS, CYREG_PRT4_PS
.set EEP_CS__SHIFT, 3

/* DISP_CD */
.set DISP_CD__0__DM__MASK, 0xE00
.set DISP_CD__0__DM__SHIFT, 9
.set DISP_CD__0__DR, CYREG_PRT0_DR
.set DISP_CD__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set DISP_CD__0__HSIOM_MASK, 0x0000F000
.set DISP_CD__0__HSIOM_SHIFT, 12
.set DISP_CD__0__INTCFG, CYREG_PRT0_INTCFG
.set DISP_CD__0__INTSTAT, CYREG_PRT0_INTSTAT
.set DISP_CD__0__MASK, 0x08
.set DISP_CD__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DISP_CD__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DISP_CD__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DISP_CD__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DISP_CD__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DISP_CD__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DISP_CD__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DISP_CD__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DISP_CD__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DISP_CD__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DISP_CD__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DISP_CD__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DISP_CD__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DISP_CD__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DISP_CD__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DISP_CD__0__PC, CYREG_PRT0_PC
.set DISP_CD__0__PC2, CYREG_PRT0_PC2
.set DISP_CD__0__PORT, 0
.set DISP_CD__0__PS, CYREG_PRT0_PS
.set DISP_CD__0__SHIFT, 3
.set DISP_CD__DR, CYREG_PRT0_DR
.set DISP_CD__INTCFG, CYREG_PRT0_INTCFG
.set DISP_CD__INTSTAT, CYREG_PRT0_INTSTAT
.set DISP_CD__MASK, 0x08
.set DISP_CD__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DISP_CD__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DISP_CD__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DISP_CD__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DISP_CD__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DISP_CD__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DISP_CD__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DISP_CD__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DISP_CD__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DISP_CD__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DISP_CD__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DISP_CD__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DISP_CD__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DISP_CD__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DISP_CD__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DISP_CD__PC, CYREG_PRT0_PC
.set DISP_CD__PC2, CYREG_PRT0_PC2
.set DISP_CD__PORT, 0
.set DISP_CD__PS, CYREG_PRT0_PS
.set DISP_CD__SHIFT, 3

/* PWM_FAN */
.set PWM_FAN__0__DM__MASK, 0x07
.set PWM_FAN__0__DM__SHIFT, 0
.set PWM_FAN__0__DR, CYREG_PRT1_DR
.set PWM_FAN__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set PWM_FAN__0__HSIOM_MASK, 0x0000000F
.set PWM_FAN__0__HSIOM_SHIFT, 0
.set PWM_FAN__0__INTCFG, CYREG_PRT1_INTCFG
.set PWM_FAN__0__INTSTAT, CYREG_PRT1_INTSTAT
.set PWM_FAN__0__MASK, 0x01
.set PWM_FAN__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set PWM_FAN__0__OUT_SEL_SHIFT, 0
.set PWM_FAN__0__OUT_SEL_VAL, -1
.set PWM_FAN__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PWM_FAN__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PWM_FAN__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PWM_FAN__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PWM_FAN__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PWM_FAN__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PWM_FAN__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PWM_FAN__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PWM_FAN__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PWM_FAN__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PWM_FAN__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PWM_FAN__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PWM_FAN__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PWM_FAN__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PWM_FAN__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PWM_FAN__0__PC, CYREG_PRT1_PC
.set PWM_FAN__0__PC2, CYREG_PRT1_PC2
.set PWM_FAN__0__PORT, 1
.set PWM_FAN__0__PS, CYREG_PRT1_PS
.set PWM_FAN__0__SHIFT, 0
.set PWM_FAN__DR, CYREG_PRT1_DR
.set PWM_FAN__INTCFG, CYREG_PRT1_INTCFG
.set PWM_FAN__INTSTAT, CYREG_PRT1_INTSTAT
.set PWM_FAN__MASK, 0x01
.set PWM_FAN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set PWM_FAN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set PWM_FAN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set PWM_FAN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set PWM_FAN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set PWM_FAN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set PWM_FAN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set PWM_FAN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set PWM_FAN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set PWM_FAN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set PWM_FAN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set PWM_FAN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set PWM_FAN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set PWM_FAN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set PWM_FAN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set PWM_FAN__PC, CYREG_PRT1_PC
.set PWM_FAN__PC2, CYREG_PRT1_PC2
.set PWM_FAN__PORT, 1
.set PWM_FAN__PS, CYREG_PRT1_PS
.set PWM_FAN__SHIFT, 0

/* StepDir */
.set StepDir__0__DM__MASK, 0x07
.set StepDir__0__DM__SHIFT, 0
.set StepDir__0__DR, CYREG_PRT0_DR
.set StepDir__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set StepDir__0__HSIOM_MASK, 0x0000000F
.set StepDir__0__HSIOM_SHIFT, 0
.set StepDir__0__INTCFG, CYREG_PRT0_INTCFG
.set StepDir__0__INTSTAT, CYREG_PRT0_INTSTAT
.set StepDir__0__MASK, 0x01
.set StepDir__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set StepDir__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set StepDir__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set StepDir__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set StepDir__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set StepDir__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set StepDir__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set StepDir__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set StepDir__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set StepDir__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set StepDir__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set StepDir__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set StepDir__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set StepDir__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set StepDir__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set StepDir__0__PC, CYREG_PRT0_PC
.set StepDir__0__PC2, CYREG_PRT0_PC2
.set StepDir__0__PORT, 0
.set StepDir__0__PS, CYREG_PRT0_PS
.set StepDir__0__SHIFT, 0
.set StepDir__DR, CYREG_PRT0_DR
.set StepDir__INTCFG, CYREG_PRT0_INTCFG
.set StepDir__INTSTAT, CYREG_PRT0_INTSTAT
.set StepDir__MASK, 0x01
.set StepDir__PA__CFG0, CYREG_UDB_PA0_CFG0
.set StepDir__PA__CFG1, CYREG_UDB_PA0_CFG1
.set StepDir__PA__CFG10, CYREG_UDB_PA0_CFG10
.set StepDir__PA__CFG11, CYREG_UDB_PA0_CFG11
.set StepDir__PA__CFG12, CYREG_UDB_PA0_CFG12
.set StepDir__PA__CFG13, CYREG_UDB_PA0_CFG13
.set StepDir__PA__CFG14, CYREG_UDB_PA0_CFG14
.set StepDir__PA__CFG2, CYREG_UDB_PA0_CFG2
.set StepDir__PA__CFG3, CYREG_UDB_PA0_CFG3
.set StepDir__PA__CFG4, CYREG_UDB_PA0_CFG4
.set StepDir__PA__CFG5, CYREG_UDB_PA0_CFG5
.set StepDir__PA__CFG6, CYREG_UDB_PA0_CFG6
.set StepDir__PA__CFG7, CYREG_UDB_PA0_CFG7
.set StepDir__PA__CFG8, CYREG_UDB_PA0_CFG8
.set StepDir__PA__CFG9, CYREG_UDB_PA0_CFG9
.set StepDir__PC, CYREG_PRT0_PC
.set StepDir__PC2, CYREG_PRT0_PC2
.set StepDir__PORT, 0
.set StepDir__PS, CYREG_PRT0_PS
.set StepDir__SHIFT, 0

/* WireSns */
.set WireSns__0__DM__MASK, 0x38
.set WireSns__0__DM__SHIFT, 3
.set WireSns__0__DR, CYREG_PRT3_DR
.set WireSns__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set WireSns__0__HSIOM_MASK, 0x000000F0
.set WireSns__0__HSIOM_SHIFT, 4
.set WireSns__0__INTCFG, CYREG_PRT3_INTCFG
.set WireSns__0__INTSTAT, CYREG_PRT3_INTSTAT
.set WireSns__0__MASK, 0x02
.set WireSns__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set WireSns__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set WireSns__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set WireSns__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set WireSns__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set WireSns__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set WireSns__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set WireSns__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set WireSns__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set WireSns__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set WireSns__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set WireSns__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set WireSns__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set WireSns__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set WireSns__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set WireSns__0__PC, CYREG_PRT3_PC
.set WireSns__0__PC2, CYREG_PRT3_PC2
.set WireSns__0__PORT, 3
.set WireSns__0__PS, CYREG_PRT3_PS
.set WireSns__0__SHIFT, 1
.set WireSns__DR, CYREG_PRT3_DR
.set WireSns__INTCFG, CYREG_PRT3_INTCFG
.set WireSns__INTSTAT, CYREG_PRT3_INTSTAT
.set WireSns__MASK, 0x02
.set WireSns__PA__CFG0, CYREG_UDB_PA3_CFG0
.set WireSns__PA__CFG1, CYREG_UDB_PA3_CFG1
.set WireSns__PA__CFG10, CYREG_UDB_PA3_CFG10
.set WireSns__PA__CFG11, CYREG_UDB_PA3_CFG11
.set WireSns__PA__CFG12, CYREG_UDB_PA3_CFG12
.set WireSns__PA__CFG13, CYREG_UDB_PA3_CFG13
.set WireSns__PA__CFG14, CYREG_UDB_PA3_CFG14
.set WireSns__PA__CFG2, CYREG_UDB_PA3_CFG2
.set WireSns__PA__CFG3, CYREG_UDB_PA3_CFG3
.set WireSns__PA__CFG4, CYREG_UDB_PA3_CFG4
.set WireSns__PA__CFG5, CYREG_UDB_PA3_CFG5
.set WireSns__PA__CFG6, CYREG_UDB_PA3_CFG6
.set WireSns__PA__CFG7, CYREG_UDB_PA3_CFG7
.set WireSns__PA__CFG8, CYREG_UDB_PA3_CFG8
.set WireSns__PA__CFG9, CYREG_UDB_PA3_CFG9
.set WireSns__PC, CYREG_PRT3_PC
.set WireSns__PC2, CYREG_PRT3_PC2
.set WireSns__PORT, 3
.set WireSns__PS, CYREG_PRT3_PS
.set WireSns__SHIFT, 1

/* BuzzClock */
.set BuzzClock__DIVIDER_MASK, 0x0000FFFF
.set BuzzClock__ENABLE, CYREG_CLK_DIVIDER_B01
.set BuzzClock__ENABLE_MASK, 0x80000000
.set BuzzClock__MASK, 0x80000000
.set BuzzClock__REGISTER, CYREG_CLK_DIVIDER_B01

/* Clock_SPI */
.set Clock_SPI__DIVIDER_MASK, 0x0000FFFF
.set Clock_SPI__ENABLE, CYREG_CLK_DIVIDER_A00
.set Clock_SPI__ENABLE_MASK, 0x80000000
.set Clock_SPI__MASK, 0x80000000
.set Clock_SPI__REGISTER, CYREG_CLK_DIVIDER_A00

/* BuzzDriver */
.set BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set BuzzDriver_bSR_sC8_BShiftRegDp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set BuzzDriver_bSR_sC8_BShiftRegDp_u0__A0_REG, CYREG_UDB_W8_A0_01
.set BuzzDriver_bSR_sC8_BShiftRegDp_u0__A1_REG, CYREG_UDB_W8_A1_01
.set BuzzDriver_bSR_sC8_BShiftRegDp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set BuzzDriver_bSR_sC8_BShiftRegDp_u0__D0_REG, CYREG_UDB_W8_D0_01
.set BuzzDriver_bSR_sC8_BShiftRegDp_u0__D1_REG, CYREG_UDB_W8_D1_01
.set BuzzDriver_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set BuzzDriver_bSR_sC8_BShiftRegDp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set BuzzDriver_bSR_sC8_BShiftRegDp_u0__F0_REG, CYREG_UDB_W8_F0_01
.set BuzzDriver_bSR_sC8_BShiftRegDp_u0__F1_REG, CYREG_UDB_W8_F1_01
.set BuzzDriver_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set BuzzDriver_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set BuzzDriver_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set BuzzDriver_bSR_StsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set BuzzDriver_bSR_StsReg__3__MASK, 0x08
.set BuzzDriver_bSR_StsReg__3__POS, 3
.set BuzzDriver_bSR_StsReg__4__MASK, 0x10
.set BuzzDriver_bSR_StsReg__4__POS, 4
.set BuzzDriver_bSR_StsReg__5__MASK, 0x20
.set BuzzDriver_bSR_StsReg__5__POS, 5
.set BuzzDriver_bSR_StsReg__6__MASK, 0x40
.set BuzzDriver_bSR_StsReg__6__POS, 6
.set BuzzDriver_bSR_StsReg__MASK, 0x78
.set BuzzDriver_bSR_StsReg__MASK_REG, CYREG_UDB_W8_MSK_01
.set BuzzDriver_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set BuzzDriver_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set BuzzDriver_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set BuzzDriver_bSR_StsReg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_01
.set BuzzDriver_bSR_StsReg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_01
.set BuzzDriver_bSR_StsReg__STATUS_REG, CYREG_UDB_W8_ST_01
.set BuzzDriver_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set BuzzDriver_bSR_SyncCtl_CtrlReg__0__POS, 0
.set BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_01
.set BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_01
.set BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_01
.set BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_01
.set BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set BuzzDriver_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set BuzzDriver_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_UDB_W8_CTL_01
.set BuzzDriver_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set BuzzDriver_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_UDB_W8_CTL_01
.set BuzzDriver_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set BuzzDriver_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set BuzzDriver_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set BuzzDriver_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set BuzzDriver_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_UDB_W8_MSK_01

/* Buzzer_out */
.set Buzzer_out__0__DM__MASK, 0x7000
.set Buzzer_out__0__DM__SHIFT, 12
.set Buzzer_out__0__DR, CYREG_PRT3_DR
.set Buzzer_out__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Buzzer_out__0__HSIOM_MASK, 0x000F0000
.set Buzzer_out__0__HSIOM_SHIFT, 16
.set Buzzer_out__0__INTCFG, CYREG_PRT3_INTCFG
.set Buzzer_out__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Buzzer_out__0__MASK, 0x10
.set Buzzer_out__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set Buzzer_out__0__OUT_SEL_SHIFT, 8
.set Buzzer_out__0__OUT_SEL_VAL, 3
.set Buzzer_out__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Buzzer_out__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Buzzer_out__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Buzzer_out__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Buzzer_out__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Buzzer_out__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Buzzer_out__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Buzzer_out__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Buzzer_out__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Buzzer_out__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Buzzer_out__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Buzzer_out__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Buzzer_out__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Buzzer_out__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Buzzer_out__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Buzzer_out__0__PC, CYREG_PRT3_PC
.set Buzzer_out__0__PC2, CYREG_PRT3_PC2
.set Buzzer_out__0__PORT, 3
.set Buzzer_out__0__PS, CYREG_PRT3_PS
.set Buzzer_out__0__SHIFT, 4
.set Buzzer_out__DR, CYREG_PRT3_DR
.set Buzzer_out__INTCFG, CYREG_PRT3_INTCFG
.set Buzzer_out__INTSTAT, CYREG_PRT3_INTSTAT
.set Buzzer_out__MASK, 0x10
.set Buzzer_out__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Buzzer_out__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Buzzer_out__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Buzzer_out__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Buzzer_out__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Buzzer_out__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Buzzer_out__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Buzzer_out__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Buzzer_out__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Buzzer_out__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Buzzer_out__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Buzzer_out__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Buzzer_out__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Buzzer_out__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Buzzer_out__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Buzzer_out__PC, CYREG_PRT3_PC
.set Buzzer_out__PC2, CYREG_PRT3_PC2
.set Buzzer_out__PORT, 3
.set Buzzer_out__PS, CYREG_PRT3_PS
.set Buzzer_out__SHIFT, 4

/* Clock_Btns */
.set Clock_Btns__DIVIDER_MASK, 0x0000FFFF
.set Clock_Btns__ENABLE, CYREG_CLK_DIVIDER_B02
.set Clock_Btns__ENABLE_MASK, 0x80000000
.set Clock_Btns__MASK, 0x80000000
.set Clock_Btns__REGISTER, CYREG_CLK_DIVIDER_B02

/* Clock_UART */
.set Clock_UART__DIVIDER_MASK, 0x0000FFFF
.set Clock_UART__ENABLE, CYREG_CLK_DIVIDER_FRAC_B00
.set Clock_UART__ENABLE_MASK, 0x80000000
.set Clock_UART__FRAC_MASK, 0x001F0000
.set Clock_UART__MASK, 0x80000000
.set Clock_UART__REGISTER, CYREG_CLK_DIVIDER_FRAC_B00

/* DISP_RESET */
.set DISP_RESET__0__DM__MASK, 0x1C0
.set DISP_RESET__0__DM__SHIFT, 6
.set DISP_RESET__0__DR, CYREG_PRT0_DR
.set DISP_RESET__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set DISP_RESET__0__HSIOM_MASK, 0x00000F00
.set DISP_RESET__0__HSIOM_SHIFT, 8
.set DISP_RESET__0__INTCFG, CYREG_PRT0_INTCFG
.set DISP_RESET__0__INTSTAT, CYREG_PRT0_INTSTAT
.set DISP_RESET__0__MASK, 0x04
.set DISP_RESET__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DISP_RESET__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DISP_RESET__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DISP_RESET__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DISP_RESET__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DISP_RESET__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DISP_RESET__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DISP_RESET__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DISP_RESET__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DISP_RESET__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DISP_RESET__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DISP_RESET__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DISP_RESET__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DISP_RESET__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DISP_RESET__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DISP_RESET__0__PC, CYREG_PRT0_PC
.set DISP_RESET__0__PC2, CYREG_PRT0_PC2
.set DISP_RESET__0__PORT, 0
.set DISP_RESET__0__PS, CYREG_PRT0_PS
.set DISP_RESET__0__SHIFT, 2
.set DISP_RESET__DR, CYREG_PRT0_DR
.set DISP_RESET__INTCFG, CYREG_PRT0_INTCFG
.set DISP_RESET__INTSTAT, CYREG_PRT0_INTSTAT
.set DISP_RESET__MASK, 0x04
.set DISP_RESET__PA__CFG0, CYREG_UDB_PA0_CFG0
.set DISP_RESET__PA__CFG1, CYREG_UDB_PA0_CFG1
.set DISP_RESET__PA__CFG10, CYREG_UDB_PA0_CFG10
.set DISP_RESET__PA__CFG11, CYREG_UDB_PA0_CFG11
.set DISP_RESET__PA__CFG12, CYREG_UDB_PA0_CFG12
.set DISP_RESET__PA__CFG13, CYREG_UDB_PA0_CFG13
.set DISP_RESET__PA__CFG14, CYREG_UDB_PA0_CFG14
.set DISP_RESET__PA__CFG2, CYREG_UDB_PA0_CFG2
.set DISP_RESET__PA__CFG3, CYREG_UDB_PA0_CFG3
.set DISP_RESET__PA__CFG4, CYREG_UDB_PA0_CFG4
.set DISP_RESET__PA__CFG5, CYREG_UDB_PA0_CFG5
.set DISP_RESET__PA__CFG6, CYREG_UDB_PA0_CFG6
.set DISP_RESET__PA__CFG7, CYREG_UDB_PA0_CFG7
.set DISP_RESET__PA__CFG8, CYREG_UDB_PA0_CFG8
.set DISP_RESET__PA__CFG9, CYREG_UDB_PA0_CFG9
.set DISP_RESET__PC, CYREG_PRT0_PC
.set DISP_RESET__PC2, CYREG_PRT0_PC2
.set DISP_RESET__PORT, 0
.set DISP_RESET__PS, CYREG_PRT0_PS
.set DISP_RESET__SHIFT, 2

/* StepPulser */
.set StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_UDB_W8_A0_02
.set StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_UDB_W8_A1_02
.set StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_UDB_W8_D0_02
.set StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_UDB_W8_D1_02
.set StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_UDB_W8_F0_02
.set StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_UDB_W8_F1_02
.set StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set StepPulser_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set StepPulser_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set StepPulser_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set StepPulser_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set StepPulser_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set StepPulser_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set StepPulser_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set StepPulser_BUART_sTX_TxShifter_u0__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set StepPulser_BUART_sTX_TxShifter_u0__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set StepPulser_BUART_sTX_TxShifter_u0__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set StepPulser_BUART_sTX_TxShifter_u0__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set StepPulser_BUART_sTX_TxShifter_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set StepPulser_BUART_sTX_TxShifter_u0__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set StepPulser_BUART_sTX_TxShifter_u0__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set StepPulser_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set StepPulser_BUART_sTX_TxShifter_u0__A0_REG, CYREG_UDB_W8_A0_00
.set StepPulser_BUART_sTX_TxShifter_u0__A1_REG, CYREG_UDB_W8_A1_00
.set StepPulser_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set StepPulser_BUART_sTX_TxShifter_u0__D0_REG, CYREG_UDB_W8_D0_00
.set StepPulser_BUART_sTX_TxShifter_u0__D1_REG, CYREG_UDB_W8_D1_00
.set StepPulser_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set StepPulser_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set StepPulser_BUART_sTX_TxShifter_u0__F0_REG, CYREG_UDB_W8_F0_00
.set StepPulser_BUART_sTX_TxShifter_u0__F1_REG, CYREG_UDB_W8_F1_00
.set StepPulser_BUART_sTX_TxSts__0__MASK, 0x01
.set StepPulser_BUART_sTX_TxSts__0__POS, 0
.set StepPulser_BUART_sTX_TxSts__1__MASK, 0x02
.set StepPulser_BUART_sTX_TxSts__1__POS, 1
.set StepPulser_BUART_sTX_TxSts__2__MASK, 0x04
.set StepPulser_BUART_sTX_TxSts__2__POS, 2
.set StepPulser_BUART_sTX_TxSts__3__MASK, 0x08
.set StepPulser_BUART_sTX_TxSts__3__POS, 3
.set StepPulser_BUART_sTX_TxSts__MASK, 0x0F
.set StepPulser_BUART_sTX_TxSts__MASK_REG, CYREG_UDB_W8_MSK_03
.set StepPulser_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set StepPulser_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set StepPulser_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set StepPulser_BUART_sTX_TxSts__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_03
.set StepPulser_BUART_sTX_TxSts__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_03
.set StepPulser_BUART_sTX_TxSts__STATUS_REG, CYREG_UDB_W8_ST_03
.set StepPulser_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set StepPulser_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set StepPulser_TXInternalInterrupt__INTC_MASK, 0x04
.set StepPulser_TXInternalInterrupt__INTC_NUMBER, 2
.set StepPulser_TXInternalInterrupt__INTC_PRIOR_MASK, 0xC00000
.set StepPulser_TXInternalInterrupt__INTC_PRIOR_NUM, 3
.set StepPulser_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set StepPulser_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set StepPulser_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Clock_Servo */
.set Clock_Servo__DIVIDER_MASK, 0x0000FFFF
.set Clock_Servo__ENABLE, CYREG_CLK_DIVIDER_FRAC_A00
.set Clock_Servo__ENABLE_MASK, 0x80000000
.set Clock_Servo__FRAC_MASK, 0x001F0000
.set Clock_Servo__MASK, 0x80000000
.set Clock_Servo__REGISTER, CYREG_CLK_DIVIDER_FRAC_A00

/* TMC2130_PWR */
.set TMC2130_PWR__0__DM__MASK, 0xE00
.set TMC2130_PWR__0__DM__SHIFT, 9
.set TMC2130_PWR__0__DR, CYREG_PRT1_DR
.set TMC2130_PWR__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set TMC2130_PWR__0__HSIOM_MASK, 0x0000F000
.set TMC2130_PWR__0__HSIOM_SHIFT, 12
.set TMC2130_PWR__0__INTCFG, CYREG_PRT1_INTCFG
.set TMC2130_PWR__0__INTSTAT, CYREG_PRT1_INTSTAT
.set TMC2130_PWR__0__MASK, 0x08
.set TMC2130_PWR__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set TMC2130_PWR__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set TMC2130_PWR__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set TMC2130_PWR__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set TMC2130_PWR__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set TMC2130_PWR__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set TMC2130_PWR__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set TMC2130_PWR__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set TMC2130_PWR__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set TMC2130_PWR__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set TMC2130_PWR__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set TMC2130_PWR__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set TMC2130_PWR__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set TMC2130_PWR__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set TMC2130_PWR__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set TMC2130_PWR__0__PC, CYREG_PRT1_PC
.set TMC2130_PWR__0__PC2, CYREG_PRT1_PC2
.set TMC2130_PWR__0__PORT, 1
.set TMC2130_PWR__0__PS, CYREG_PRT1_PS
.set TMC2130_PWR__0__SHIFT, 3
.set TMC2130_PWR__DR, CYREG_PRT1_DR
.set TMC2130_PWR__INTCFG, CYREG_PRT1_INTCFG
.set TMC2130_PWR__INTSTAT, CYREG_PRT1_INTSTAT
.set TMC2130_PWR__MASK, 0x08
.set TMC2130_PWR__PA__CFG0, CYREG_UDB_PA1_CFG0
.set TMC2130_PWR__PA__CFG1, CYREG_UDB_PA1_CFG1
.set TMC2130_PWR__PA__CFG10, CYREG_UDB_PA1_CFG10
.set TMC2130_PWR__PA__CFG11, CYREG_UDB_PA1_CFG11
.set TMC2130_PWR__PA__CFG12, CYREG_UDB_PA1_CFG12
.set TMC2130_PWR__PA__CFG13, CYREG_UDB_PA1_CFG13
.set TMC2130_PWR__PA__CFG14, CYREG_UDB_PA1_CFG14
.set TMC2130_PWR__PA__CFG2, CYREG_UDB_PA1_CFG2
.set TMC2130_PWR__PA__CFG3, CYREG_UDB_PA1_CFG3
.set TMC2130_PWR__PA__CFG4, CYREG_UDB_PA1_CFG4
.set TMC2130_PWR__PA__CFG5, CYREG_UDB_PA1_CFG5
.set TMC2130_PWR__PA__CFG6, CYREG_UDB_PA1_CFG6
.set TMC2130_PWR__PA__CFG7, CYREG_UDB_PA1_CFG7
.set TMC2130_PWR__PA__CFG8, CYREG_UDB_PA1_CFG8
.set TMC2130_PWR__PA__CFG9, CYREG_UDB_PA1_CFG9
.set TMC2130_PWR__PC, CYREG_PRT1_PC
.set TMC2130_PWR__PC2, CYREG_PRT1_PC2
.set TMC2130_PWR__PORT, 1
.set TMC2130_PWR__PS, CYREG_PRT1_PS
.set TMC2130_PWR__SHIFT, 3

/* isr_ServoOV */
.set isr_ServoOV__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_ServoOV__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_ServoOV__INTC_MASK, 0x100
.set isr_ServoOV__INTC_NUMBER, 8
.set isr_ServoOV__INTC_PRIOR_MASK, 0xC0
.set isr_ServoOV__INTC_PRIOR_NUM, 3
.set isr_ServoOV__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set isr_ServoOV__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_ServoOV__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* MatrixKeypad */
.set MatrixKeypad_Columns__0__DM__MASK, 0x07
.set MatrixKeypad_Columns__0__DM__SHIFT, 0
.set MatrixKeypad_Columns__0__DR, CYREG_PRT2_DR
.set MatrixKeypad_Columns__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set MatrixKeypad_Columns__0__HSIOM_MASK, 0x0000000F
.set MatrixKeypad_Columns__0__HSIOM_SHIFT, 0
.set MatrixKeypad_Columns__0__INTCFG, CYREG_PRT2_INTCFG
.set MatrixKeypad_Columns__0__INTSTAT, CYREG_PRT2_INTSTAT
.set MatrixKeypad_Columns__0__MASK, 0x01
.set MatrixKeypad_Columns__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set MatrixKeypad_Columns__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set MatrixKeypad_Columns__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set MatrixKeypad_Columns__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set MatrixKeypad_Columns__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set MatrixKeypad_Columns__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set MatrixKeypad_Columns__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set MatrixKeypad_Columns__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set MatrixKeypad_Columns__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set MatrixKeypad_Columns__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set MatrixKeypad_Columns__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set MatrixKeypad_Columns__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set MatrixKeypad_Columns__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set MatrixKeypad_Columns__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set MatrixKeypad_Columns__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set MatrixKeypad_Columns__0__PC, CYREG_PRT2_PC
.set MatrixKeypad_Columns__0__PC2, CYREG_PRT2_PC2
.set MatrixKeypad_Columns__0__PORT, 2
.set MatrixKeypad_Columns__0__PS, CYREG_PRT2_PS
.set MatrixKeypad_Columns__0__SHIFT, 0
.set MatrixKeypad_Columns__1__DM__MASK, 0x38
.set MatrixKeypad_Columns__1__DM__SHIFT, 3
.set MatrixKeypad_Columns__1__DR, CYREG_PRT2_DR
.set MatrixKeypad_Columns__1__HSIOM, CYREG_HSIOM_PORT_SEL2
.set MatrixKeypad_Columns__1__HSIOM_MASK, 0x000000F0
.set MatrixKeypad_Columns__1__HSIOM_SHIFT, 4
.set MatrixKeypad_Columns__1__INTCFG, CYREG_PRT2_INTCFG
.set MatrixKeypad_Columns__1__INTSTAT, CYREG_PRT2_INTSTAT
.set MatrixKeypad_Columns__1__MASK, 0x02
.set MatrixKeypad_Columns__1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set MatrixKeypad_Columns__1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set MatrixKeypad_Columns__1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set MatrixKeypad_Columns__1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set MatrixKeypad_Columns__1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set MatrixKeypad_Columns__1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set MatrixKeypad_Columns__1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set MatrixKeypad_Columns__1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set MatrixKeypad_Columns__1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set MatrixKeypad_Columns__1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set MatrixKeypad_Columns__1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set MatrixKeypad_Columns__1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set MatrixKeypad_Columns__1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set MatrixKeypad_Columns__1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set MatrixKeypad_Columns__1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set MatrixKeypad_Columns__1__PC, CYREG_PRT2_PC
.set MatrixKeypad_Columns__1__PC2, CYREG_PRT2_PC2
.set MatrixKeypad_Columns__1__PORT, 2
.set MatrixKeypad_Columns__1__PS, CYREG_PRT2_PS
.set MatrixKeypad_Columns__1__SHIFT, 1
.set MatrixKeypad_Columns__2__DM__MASK, 0x1C0
.set MatrixKeypad_Columns__2__DM__SHIFT, 6
.set MatrixKeypad_Columns__2__DR, CYREG_PRT2_DR
.set MatrixKeypad_Columns__2__HSIOM, CYREG_HSIOM_PORT_SEL2
.set MatrixKeypad_Columns__2__HSIOM_MASK, 0x00000F00
.set MatrixKeypad_Columns__2__HSIOM_SHIFT, 8
.set MatrixKeypad_Columns__2__INTCFG, CYREG_PRT2_INTCFG
.set MatrixKeypad_Columns__2__INTSTAT, CYREG_PRT2_INTSTAT
.set MatrixKeypad_Columns__2__MASK, 0x04
.set MatrixKeypad_Columns__2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set MatrixKeypad_Columns__2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set MatrixKeypad_Columns__2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set MatrixKeypad_Columns__2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set MatrixKeypad_Columns__2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set MatrixKeypad_Columns__2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set MatrixKeypad_Columns__2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set MatrixKeypad_Columns__2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set MatrixKeypad_Columns__2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set MatrixKeypad_Columns__2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set MatrixKeypad_Columns__2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set MatrixKeypad_Columns__2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set MatrixKeypad_Columns__2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set MatrixKeypad_Columns__2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set MatrixKeypad_Columns__2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set MatrixKeypad_Columns__2__PC, CYREG_PRT2_PC
.set MatrixKeypad_Columns__2__PC2, CYREG_PRT2_PC2
.set MatrixKeypad_Columns__2__PORT, 2
.set MatrixKeypad_Columns__2__PS, CYREG_PRT2_PS
.set MatrixKeypad_Columns__2__SHIFT, 2
.set MatrixKeypad_Columns__3__DM__MASK, 0xE00
.set MatrixKeypad_Columns__3__DM__SHIFT, 9
.set MatrixKeypad_Columns__3__DR, CYREG_PRT2_DR
.set MatrixKeypad_Columns__3__HSIOM, CYREG_HSIOM_PORT_SEL2
.set MatrixKeypad_Columns__3__HSIOM_MASK, 0x0000F000
.set MatrixKeypad_Columns__3__HSIOM_SHIFT, 12
.set MatrixKeypad_Columns__3__INTCFG, CYREG_PRT2_INTCFG
.set MatrixKeypad_Columns__3__INTSTAT, CYREG_PRT2_INTSTAT
.set MatrixKeypad_Columns__3__MASK, 0x08
.set MatrixKeypad_Columns__3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set MatrixKeypad_Columns__3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set MatrixKeypad_Columns__3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set MatrixKeypad_Columns__3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set MatrixKeypad_Columns__3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set MatrixKeypad_Columns__3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set MatrixKeypad_Columns__3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set MatrixKeypad_Columns__3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set MatrixKeypad_Columns__3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set MatrixKeypad_Columns__3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set MatrixKeypad_Columns__3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set MatrixKeypad_Columns__3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set MatrixKeypad_Columns__3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set MatrixKeypad_Columns__3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set MatrixKeypad_Columns__3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set MatrixKeypad_Columns__3__PC, CYREG_PRT2_PC
.set MatrixKeypad_Columns__3__PC2, CYREG_PRT2_PC2
.set MatrixKeypad_Columns__3__PORT, 2
.set MatrixKeypad_Columns__3__PS, CYREG_PRT2_PS
.set MatrixKeypad_Columns__3__SHIFT, 3
.set MatrixKeypad_Columns__DR, CYREG_PRT2_DR
.set MatrixKeypad_Columns__INTCFG, CYREG_PRT2_INTCFG
.set MatrixKeypad_Columns__INTSTAT, CYREG_PRT2_INTSTAT
.set MatrixKeypad_Columns__MASK, 0x0F
.set MatrixKeypad_Columns__PA__CFG0, CYREG_UDB_PA2_CFG0
.set MatrixKeypad_Columns__PA__CFG1, CYREG_UDB_PA2_CFG1
.set MatrixKeypad_Columns__PA__CFG10, CYREG_UDB_PA2_CFG10
.set MatrixKeypad_Columns__PA__CFG11, CYREG_UDB_PA2_CFG11
.set MatrixKeypad_Columns__PA__CFG12, CYREG_UDB_PA2_CFG12
.set MatrixKeypad_Columns__PA__CFG13, CYREG_UDB_PA2_CFG13
.set MatrixKeypad_Columns__PA__CFG14, CYREG_UDB_PA2_CFG14
.set MatrixKeypad_Columns__PA__CFG2, CYREG_UDB_PA2_CFG2
.set MatrixKeypad_Columns__PA__CFG3, CYREG_UDB_PA2_CFG3
.set MatrixKeypad_Columns__PA__CFG4, CYREG_UDB_PA2_CFG4
.set MatrixKeypad_Columns__PA__CFG5, CYREG_UDB_PA2_CFG5
.set MatrixKeypad_Columns__PA__CFG6, CYREG_UDB_PA2_CFG6
.set MatrixKeypad_Columns__PA__CFG7, CYREG_UDB_PA2_CFG7
.set MatrixKeypad_Columns__PA__CFG8, CYREG_UDB_PA2_CFG8
.set MatrixKeypad_Columns__PA__CFG9, CYREG_UDB_PA2_CFG9
.set MatrixKeypad_Columns__PC, CYREG_PRT2_PC
.set MatrixKeypad_Columns__PC2, CYREG_PRT2_PC2
.set MatrixKeypad_Columns__PORT, 2
.set MatrixKeypad_Columns__PS, CYREG_PRT2_PS
.set MatrixKeypad_Columns__SHIFT, 0
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__0__MASK, 0x01
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__0__POS, 0
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__1__MASK, 0x02
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__1__POS, 1
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_02
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__MASK, 0x03
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set MatrixKeypad_KbdControl_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_02
.set MatrixKeypad_KbdScan_Int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set MatrixKeypad_KbdScan_Int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set MatrixKeypad_KbdScan_Int__INTC_MASK, 0x01
.set MatrixKeypad_KbdScan_Int__INTC_NUMBER, 0
.set MatrixKeypad_KbdScan_Int__INTC_PRIOR_MASK, 0xC0
.set MatrixKeypad_KbdScan_Int__INTC_PRIOR_NUM, 3
.set MatrixKeypad_KbdScan_Int__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set MatrixKeypad_KbdScan_Int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set MatrixKeypad_KbdScan_Int__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set MatrixKeypad_Rows__0__DM__MASK, 0x7000
.set MatrixKeypad_Rows__0__DM__SHIFT, 12
.set MatrixKeypad_Rows__0__DR, CYREG_PRT2_DR
.set MatrixKeypad_Rows__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set MatrixKeypad_Rows__0__HSIOM_MASK, 0x000F0000
.set MatrixKeypad_Rows__0__HSIOM_SHIFT, 16
.set MatrixKeypad_Rows__0__INTCFG, CYREG_PRT2_INTCFG
.set MatrixKeypad_Rows__0__INTSTAT, CYREG_PRT2_INTSTAT
.set MatrixKeypad_Rows__0__MASK, 0x10
.set MatrixKeypad_Rows__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set MatrixKeypad_Rows__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set MatrixKeypad_Rows__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set MatrixKeypad_Rows__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set MatrixKeypad_Rows__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set MatrixKeypad_Rows__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set MatrixKeypad_Rows__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set MatrixKeypad_Rows__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set MatrixKeypad_Rows__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set MatrixKeypad_Rows__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set MatrixKeypad_Rows__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set MatrixKeypad_Rows__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set MatrixKeypad_Rows__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set MatrixKeypad_Rows__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set MatrixKeypad_Rows__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set MatrixKeypad_Rows__0__PC, CYREG_PRT2_PC
.set MatrixKeypad_Rows__0__PC2, CYREG_PRT2_PC2
.set MatrixKeypad_Rows__0__PORT, 2
.set MatrixKeypad_Rows__0__PS, CYREG_PRT2_PS
.set MatrixKeypad_Rows__0__SHIFT, 4
.set MatrixKeypad_Rows__1__DM__MASK, 0x38000
.set MatrixKeypad_Rows__1__DM__SHIFT, 15
.set MatrixKeypad_Rows__1__DR, CYREG_PRT2_DR
.set MatrixKeypad_Rows__1__HSIOM, CYREG_HSIOM_PORT_SEL2
.set MatrixKeypad_Rows__1__HSIOM_MASK, 0x00F00000
.set MatrixKeypad_Rows__1__HSIOM_SHIFT, 20
.set MatrixKeypad_Rows__1__INTCFG, CYREG_PRT2_INTCFG
.set MatrixKeypad_Rows__1__INTSTAT, CYREG_PRT2_INTSTAT
.set MatrixKeypad_Rows__1__MASK, 0x20
.set MatrixKeypad_Rows__1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set MatrixKeypad_Rows__1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set MatrixKeypad_Rows__1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set MatrixKeypad_Rows__1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set MatrixKeypad_Rows__1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set MatrixKeypad_Rows__1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set MatrixKeypad_Rows__1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set MatrixKeypad_Rows__1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set MatrixKeypad_Rows__1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set MatrixKeypad_Rows__1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set MatrixKeypad_Rows__1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set MatrixKeypad_Rows__1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set MatrixKeypad_Rows__1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set MatrixKeypad_Rows__1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set MatrixKeypad_Rows__1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set MatrixKeypad_Rows__1__PC, CYREG_PRT2_PC
.set MatrixKeypad_Rows__1__PC2, CYREG_PRT2_PC2
.set MatrixKeypad_Rows__1__PORT, 2
.set MatrixKeypad_Rows__1__PS, CYREG_PRT2_PS
.set MatrixKeypad_Rows__1__SHIFT, 5
.set MatrixKeypad_Rows__2__DM__MASK, 0x1C0000
.set MatrixKeypad_Rows__2__DM__SHIFT, 18
.set MatrixKeypad_Rows__2__DR, CYREG_PRT2_DR
.set MatrixKeypad_Rows__2__HSIOM, CYREG_HSIOM_PORT_SEL2
.set MatrixKeypad_Rows__2__HSIOM_MASK, 0x0F000000
.set MatrixKeypad_Rows__2__HSIOM_SHIFT, 24
.set MatrixKeypad_Rows__2__INTCFG, CYREG_PRT2_INTCFG
.set MatrixKeypad_Rows__2__INTSTAT, CYREG_PRT2_INTSTAT
.set MatrixKeypad_Rows__2__MASK, 0x40
.set MatrixKeypad_Rows__2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set MatrixKeypad_Rows__2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set MatrixKeypad_Rows__2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set MatrixKeypad_Rows__2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set MatrixKeypad_Rows__2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set MatrixKeypad_Rows__2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set MatrixKeypad_Rows__2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set MatrixKeypad_Rows__2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set MatrixKeypad_Rows__2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set MatrixKeypad_Rows__2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set MatrixKeypad_Rows__2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set MatrixKeypad_Rows__2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set MatrixKeypad_Rows__2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set MatrixKeypad_Rows__2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set MatrixKeypad_Rows__2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set MatrixKeypad_Rows__2__PC, CYREG_PRT2_PC
.set MatrixKeypad_Rows__2__PC2, CYREG_PRT2_PC2
.set MatrixKeypad_Rows__2__PORT, 2
.set MatrixKeypad_Rows__2__PS, CYREG_PRT2_PS
.set MatrixKeypad_Rows__2__SHIFT, 6
.set MatrixKeypad_Rows__3__DM__MASK, 0xE00000
.set MatrixKeypad_Rows__3__DM__SHIFT, 21
.set MatrixKeypad_Rows__3__DR, CYREG_PRT2_DR
.set MatrixKeypad_Rows__3__HSIOM, CYREG_HSIOM_PORT_SEL2
.set MatrixKeypad_Rows__3__HSIOM_MASK, 0xF0000000
.set MatrixKeypad_Rows__3__HSIOM_SHIFT, 28
.set MatrixKeypad_Rows__3__INTCFG, CYREG_PRT2_INTCFG
.set MatrixKeypad_Rows__3__INTSTAT, CYREG_PRT2_INTSTAT
.set MatrixKeypad_Rows__3__MASK, 0x80
.set MatrixKeypad_Rows__3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set MatrixKeypad_Rows__3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set MatrixKeypad_Rows__3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set MatrixKeypad_Rows__3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set MatrixKeypad_Rows__3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set MatrixKeypad_Rows__3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set MatrixKeypad_Rows__3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set MatrixKeypad_Rows__3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set MatrixKeypad_Rows__3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set MatrixKeypad_Rows__3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set MatrixKeypad_Rows__3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set MatrixKeypad_Rows__3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set MatrixKeypad_Rows__3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set MatrixKeypad_Rows__3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set MatrixKeypad_Rows__3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set MatrixKeypad_Rows__3__PC, CYREG_PRT2_PC
.set MatrixKeypad_Rows__3__PC2, CYREG_PRT2_PC2
.set MatrixKeypad_Rows__3__PORT, 2
.set MatrixKeypad_Rows__3__PS, CYREG_PRT2_PS
.set MatrixKeypad_Rows__3__SHIFT, 7
.set MatrixKeypad_Rows__DR, CYREG_PRT2_DR
.set MatrixKeypad_Rows__INTCFG, CYREG_PRT2_INTCFG
.set MatrixKeypad_Rows__INTSTAT, CYREG_PRT2_INTSTAT
.set MatrixKeypad_Rows__MASK, 0xF0
.set MatrixKeypad_Rows__PA__CFG0, CYREG_UDB_PA2_CFG0
.set MatrixKeypad_Rows__PA__CFG1, CYREG_UDB_PA2_CFG1
.set MatrixKeypad_Rows__PA__CFG10, CYREG_UDB_PA2_CFG10
.set MatrixKeypad_Rows__PA__CFG11, CYREG_UDB_PA2_CFG11
.set MatrixKeypad_Rows__PA__CFG12, CYREG_UDB_PA2_CFG12
.set MatrixKeypad_Rows__PA__CFG13, CYREG_UDB_PA2_CFG13
.set MatrixKeypad_Rows__PA__CFG14, CYREG_UDB_PA2_CFG14
.set MatrixKeypad_Rows__PA__CFG2, CYREG_UDB_PA2_CFG2
.set MatrixKeypad_Rows__PA__CFG3, CYREG_UDB_PA2_CFG3
.set MatrixKeypad_Rows__PA__CFG4, CYREG_UDB_PA2_CFG4
.set MatrixKeypad_Rows__PA__CFG5, CYREG_UDB_PA2_CFG5
.set MatrixKeypad_Rows__PA__CFG6, CYREG_UDB_PA2_CFG6
.set MatrixKeypad_Rows__PA__CFG7, CYREG_UDB_PA2_CFG7
.set MatrixKeypad_Rows__PA__CFG8, CYREG_UDB_PA2_CFG8
.set MatrixKeypad_Rows__PA__CFG9, CYREG_UDB_PA2_CFG9
.set MatrixKeypad_Rows__PC, CYREG_PRT2_PC
.set MatrixKeypad_Rows__PC2, CYREG_PRT2_PC2
.set MatrixKeypad_Rows__PORT, 2
.set MatrixKeypad_Rows__PS, CYREG_PRT2_PS
.set MatrixKeypad_Rows__SHIFT, 4

/* Clock_Stepper */
.set Clock_Stepper__DIVIDER_MASK, 0x0000FFFF
.set Clock_Stepper__ENABLE, CYREG_CLK_DIVIDER_FRAC_C00
.set Clock_Stepper__ENABLE_MASK, 0x80000000
.set Clock_Stepper__FRAC_MASK, 0x001F0000
.set Clock_Stepper__MASK, 0x80000000
.set Clock_Stepper__REGISTER, CYREG_CLK_DIVIDER_FRAC_C00

/* isr_ADC12done */
.set isr_ADC12done__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_ADC12done__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_ADC12done__INTC_MASK, 0x08
.set isr_ADC12done__INTC_NUMBER, 3
.set isr_ADC12done__INTC_PRIOR_MASK, 0xC0000000
.set isr_ADC12done__INTC_PRIOR_NUM, 3
.set isr_ADC12done__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_ADC12done__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_ADC12done__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* TMC2130_diag01 */
.set TMC2130_diag01__0__DM__MASK, 0x7000
.set TMC2130_diag01__0__DM__SHIFT, 12
.set TMC2130_diag01__0__DR, CYREG_PRT1_DR
.set TMC2130_diag01__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set TMC2130_diag01__0__HSIOM_MASK, 0x000F0000
.set TMC2130_diag01__0__HSIOM_SHIFT, 16
.set TMC2130_diag01__0__INTCFG, CYREG_PRT1_INTCFG
.set TMC2130_diag01__0__INTSTAT, CYREG_PRT1_INTSTAT
.set TMC2130_diag01__0__MASK, 0x10
.set TMC2130_diag01__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set TMC2130_diag01__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set TMC2130_diag01__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set TMC2130_diag01__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set TMC2130_diag01__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set TMC2130_diag01__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set TMC2130_diag01__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set TMC2130_diag01__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set TMC2130_diag01__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set TMC2130_diag01__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set TMC2130_diag01__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set TMC2130_diag01__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set TMC2130_diag01__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set TMC2130_diag01__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set TMC2130_diag01__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set TMC2130_diag01__0__PC, CYREG_PRT1_PC
.set TMC2130_diag01__0__PC2, CYREG_PRT1_PC2
.set TMC2130_diag01__0__PORT, 1
.set TMC2130_diag01__0__PS, CYREG_PRT1_PS
.set TMC2130_diag01__0__SHIFT, 4
.set TMC2130_diag01__1__DM__MASK, 0x38000
.set TMC2130_diag01__1__DM__SHIFT, 15
.set TMC2130_diag01__1__DR, CYREG_PRT1_DR
.set TMC2130_diag01__1__HSIOM, CYREG_HSIOM_PORT_SEL1
.set TMC2130_diag01__1__HSIOM_MASK, 0x00F00000
.set TMC2130_diag01__1__HSIOM_SHIFT, 20
.set TMC2130_diag01__1__INTCFG, CYREG_PRT1_INTCFG
.set TMC2130_diag01__1__INTSTAT, CYREG_PRT1_INTSTAT
.set TMC2130_diag01__1__MASK, 0x20
.set TMC2130_diag01__1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set TMC2130_diag01__1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set TMC2130_diag01__1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set TMC2130_diag01__1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set TMC2130_diag01__1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set TMC2130_diag01__1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set TMC2130_diag01__1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set TMC2130_diag01__1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set TMC2130_diag01__1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set TMC2130_diag01__1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set TMC2130_diag01__1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set TMC2130_diag01__1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set TMC2130_diag01__1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set TMC2130_diag01__1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set TMC2130_diag01__1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set TMC2130_diag01__1__PC, CYREG_PRT1_PC
.set TMC2130_diag01__1__PC2, CYREG_PRT1_PC2
.set TMC2130_diag01__1__PORT, 1
.set TMC2130_diag01__1__PS, CYREG_PRT1_PS
.set TMC2130_diag01__1__SHIFT, 5
.set TMC2130_diag01__DR, CYREG_PRT1_DR
.set TMC2130_diag01__INTCFG, CYREG_PRT1_INTCFG
.set TMC2130_diag01__INTSTAT, CYREG_PRT1_INTSTAT
.set TMC2130_diag01__MASK, 0x30
.set TMC2130_diag01__PA__CFG0, CYREG_UDB_PA1_CFG0
.set TMC2130_diag01__PA__CFG1, CYREG_UDB_PA1_CFG1
.set TMC2130_diag01__PA__CFG10, CYREG_UDB_PA1_CFG10
.set TMC2130_diag01__PA__CFG11, CYREG_UDB_PA1_CFG11
.set TMC2130_diag01__PA__CFG12, CYREG_UDB_PA1_CFG12
.set TMC2130_diag01__PA__CFG13, CYREG_UDB_PA1_CFG13
.set TMC2130_diag01__PA__CFG14, CYREG_UDB_PA1_CFG14
.set TMC2130_diag01__PA__CFG2, CYREG_UDB_PA1_CFG2
.set TMC2130_diag01__PA__CFG3, CYREG_UDB_PA1_CFG3
.set TMC2130_diag01__PA__CFG4, CYREG_UDB_PA1_CFG4
.set TMC2130_diag01__PA__CFG5, CYREG_UDB_PA1_CFG5
.set TMC2130_diag01__PA__CFG6, CYREG_UDB_PA1_CFG6
.set TMC2130_diag01__PA__CFG7, CYREG_UDB_PA1_CFG7
.set TMC2130_diag01__PA__CFG8, CYREG_UDB_PA1_CFG8
.set TMC2130_diag01__PA__CFG9, CYREG_UDB_PA1_CFG9
.set TMC2130_diag01__PC, CYREG_PRT1_PC
.set TMC2130_diag01__PC2, CYREG_PRT1_PC2
.set TMC2130_diag01__PORT, 1
.set TMC2130_diag01__PS, CYREG_PRT1_PS
.set TMC2130_diag01__SHIFT, 4
.set TMC2130_diag01__SNAP, CYREG_PRT1_INTSTAT

/* WireSnsTimeout */
.set WireSnsTimeout_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set WireSnsTimeout_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set WireSnsTimeout_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set WireSnsTimeout_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set WireSnsTimeout_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set WireSnsTimeout_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set WireSnsTimeout_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set WireSnsTimeout_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set WireSnsTimeout_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set WireSnsTimeout_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set WireSnsTimeout_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set WireSnsTimeout_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set WireSnsTimeout_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set WireSnsTimeout_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* isr_KeyPressed */
.set isr_KeyPressed__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_KeyPressed__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_KeyPressed__INTC_MASK, 0x40
.set isr_KeyPressed__INTC_NUMBER, 6
.set isr_KeyPressed__INTC_PRIOR_MASK, 0xC00000
.set isr_KeyPressed__INTC_PRIOR_NUM, 3
.set isr_KeyPressed__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set isr_KeyPressed__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_KeyPressed__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Stepper_CtrlReg */
.set Stepper_CtrlReg_Sync_ctrl_reg__0__MASK, 0x01
.set Stepper_CtrlReg_Sync_ctrl_reg__0__POS, 0
.set Stepper_CtrlReg_Sync_ctrl_reg__1__MASK, 0x02
.set Stepper_CtrlReg_Sync_ctrl_reg__1__POS, 1
.set Stepper_CtrlReg_Sync_ctrl_reg__2__MASK, 0x04
.set Stepper_CtrlReg_Sync_ctrl_reg__2__POS, 2
.set Stepper_CtrlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set Stepper_CtrlReg_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_03
.set Stepper_CtrlReg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set Stepper_CtrlReg_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_03
.set Stepper_CtrlReg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set Stepper_CtrlReg_Sync_ctrl_reg__MASK, 0x07
.set Stepper_CtrlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set Stepper_CtrlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set Stepper_CtrlReg_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_03

/* isr_BtnLongPress */
.set isr_BtnLongPress__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_BtnLongPress__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_BtnLongPress__INTC_MASK, 0x10
.set isr_BtnLongPress__INTC_NUMBER, 4
.set isr_BtnLongPress__INTC_PRIOR_MASK, 0xC0
.set isr_BtnLongPress__INTC_PRIOR_NUM, 3
.set isr_BtnLongPress__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set isr_BtnLongPress__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_BtnLongPress__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_TMC2130_fail */
.set isr_TMC2130_fail__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_TMC2130_fail__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_TMC2130_fail__INTC_MASK, 0x02
.set isr_TMC2130_fail__INTC_NUMBER, 1
.set isr_TMC2130_fail__INTC_PRIOR_MASK, 0xC000
.set isr_TMC2130_fail__INTC_PRIOR_NUM, 3
.set isr_TMC2130_fail__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_TMC2130_fail__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_TMC2130_fail__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_WireNotFound */
.set isr_WireNotFound__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_WireNotFound__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_WireNotFound__INTC_MASK, 0x1000
.set isr_WireNotFound__INTC_NUMBER, 12
.set isr_WireNotFound__INTC_PRIOR_MASK, 0xC0
.set isr_WireNotFound__INTC_PRIOR_NUM, 3
.set isr_WireNotFound__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set isr_WireNotFound__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_WireNotFound__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_BtnShortPress */
.set isr_BtnShortPress__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_BtnShortPress__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_BtnShortPress__INTC_MASK, 0x20
.set isr_BtnShortPress__INTC_NUMBER, 5
.set isr_BtnShortPress__INTC_PRIOR_MASK, 0xC000
.set isr_BtnShortPress__INTC_PRIOR_NUM, 3
.set isr_BtnShortPress__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set isr_BtnShortPress__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_BtnShortPress__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_KeyPressedLong */
.set isr_KeyPressedLong__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_KeyPressedLong__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_KeyPressedLong__INTC_MASK, 0x80
.set isr_KeyPressedLong__INTC_NUMBER, 7
.set isr_KeyPressedLong__INTC_PRIOR_MASK, 0xC0000000
.set isr_KeyPressedLong__INTC_PRIOR_NUM, 3
.set isr_KeyPressedLong__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set isr_KeyPressedLong__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_KeyPressedLong__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* BtnLongPressDetector */
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set BtnLongPressDetector_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* FNbutton_inputStateReg */
.set FNbutton_inputStateReg_sts_sts_reg__0__MASK, 0x01
.set FNbutton_inputStateReg_sts_sts_reg__0__POS, 0
.set FNbutton_inputStateReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set FNbutton_inputStateReg_sts_sts_reg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_00
.set FNbutton_inputStateReg_sts_sts_reg__32BIT_MASK_REG, CYREG_UDB_W32_MSK_00
.set FNbutton_inputStateReg_sts_sts_reg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set FNbutton_inputStateReg_sts_sts_reg__32BIT_STATUS_REG, CYREG_UDB_W32_ST_00
.set FNbutton_inputStateReg_sts_sts_reg__MASK, 0x01
.set FNbutton_inputStateReg_sts_sts_reg__MASK_REG, CYREG_UDB_W8_MSK_00
.set FNbutton_inputStateReg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set FNbutton_inputStateReg_sts_sts_reg__STATUS_REG, CYREG_UDB_W8_ST_00

/* isr_StepPulserFifoNotEmpty */
.set isr_StepPulserFifoNotEmpty__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_StepPulserFifoNotEmpty__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_StepPulserFifoNotEmpty__INTC_MASK, 0x200
.set isr_StepPulserFifoNotEmpty__INTC_NUMBER, 9
.set isr_StepPulserFifoNotEmpty__INTC_PRIOR_MASK, 0xC000
.set isr_StepPulserFifoNotEmpty__INTC_PRIOR_NUM, 3
.set isr_StepPulserFifoNotEmpty__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set isr_StepPulserFifoNotEmpty__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_StepPulserFifoNotEmpty__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 44000000
.set CYDEV_BCLK__HFCLK__KHZ, 44000
.set CYDEV_BCLK__HFCLK__MHZ, 44
.set CYDEV_BCLK__SYSCLK__HZ, 44000000
.set CYDEV_BCLK__SYSCLK__KHZ, 44000
.set CYDEV_BCLK__SYSCLK__MHZ, 44
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0600
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
