Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 14:33:47 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                            Path #1                                                           |                                                      WorstPath from Dst                                                      |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                        6.250 |                                                                                                                        6.250 |
| Path Delay                |                   2.365 |                                                                                                                       10.708 |                                                                                                                        9.498 |
| Logic Delay               | 0.095(5%)               | 2.785(27%)                                                                                                                   | 2.843(30%)                                                                                                                   |
| Net Delay                 | 2.270(95%)              | 7.923(73%)                                                                                                                   | 6.655(70%)                                                                                                                   |
| Clock Skew                |                  -0.072 |                                                                                                                       -0.035 |                                                                                                                       -0.191 |
| Slack                     |                   3.805 |                                                                                                                       -4.502 |                                                                                                                       -3.448 |
| Timing Exception          |                         |                                                                                                                              |                                                                                                                              |
| Bounding Box Size         | 0% x 0%                 | 9% x 2%                                                                                                                      | 9% x 1%                                                                                                                      |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                       | (0, 0)                                                                                                                       |
| Cumulative Fanout         |                       3 |                                                                                                                          200 |                                                                                                                          204 |
| Fixed Loc                 |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Fixed Route               |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Hold Fix Detour           |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Combined LUT Pairs        |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                 | Safely Timed                                                                                                                 |
| Logic Levels              |                       0 |                                                                                                                           23 |                                                                                                                           23 |
| Routes                    |                       1 |                                                                                                                           24 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                          | clk                                                                                                                          |
| End Point Clock           | clk                     | clk                                                                                                                          | clk                                                                                                                          |
| DSP Block                 | None                    | None                                                                                                                         | None                                                                                                                         |
| BRAM                      | None                    | None                                                                                                                         | None                                                                                                                         |
| IO Crossings              |                       3 |                                                                                                                            0 |                                                                                                                            0 |
| SLR Crossings             |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| PBlocks                   |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| High Fanout               |                       3 |                                                                                                                           36 |                                                                                                                           33 |
| Dont Touch                |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Mark Debug                |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                       | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                       | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_3[133]/C        | muon_cand_8.pt_1_rep1/C                                                                                                      | sr_p.sr_1_15.sector_ret_3225/C                                                                                               |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | sr_p.sr_1_15.sector_ret_3225/D                                                                                               | sr_p.sr_1[243]/D                                                                                                             |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                            Path #2                                                           |                                                           WorstPath from Dst                                                           |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                        6.250 |                                                                                                                                  6.250 |
| Path Delay                |                    1.150 |                                                                                                                       10.604 |                                                                                                                                 10.097 |
| Logic Delay               | 0.096(9%)                | 2.877(28%)                                                                                                                   | 3.114(31%)                                                                                                                             |
| Net Delay                 | 1.054(91%)               | 7.727(72%)                                                                                                                   | 6.983(69%)                                                                                                                             |
| Clock Skew                |                   -0.216 |                                                                                                                       -0.137 |                                                                                                                                 -0.114 |
| Slack                     |                    4.876 |                                                                                                                       -4.500 |                                                                                                                                 -3.969 |
| Timing Exception          |                          |                                                                                                                              |                                                                                                                                        |
| Bounding Box Size         | 5% x 2%                  | 7% x 2%                                                                                                                      | 11% x 1%                                                                                                                               |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                       | (0, 0)                                                                                                                                 |
| Cumulative Fanout         |                        3 |                                                                                                                          223 |                                                                                                                                    226 |
| Fixed Loc                 |                        0 |                                                                                                                            0 |                                                                                                                                      0 |
| Fixed Route               |                        0 |                                                                                                                            0 |                                                                                                                                      0 |
| Hold Fix Detour           |                        0 |                                                                                                                            0 |                                                                                                                                      0 |
| Combined LUT Pairs        |                        0 |                                                                                                                            0 |                                                                                                                                      0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                 | Safely Timed                                                                                                                           |
| Logic Levels              |                        0 |                                                                                                                           23 |                                                                                                                                     25 |
| Routes                    |                        1 |                                                                                                                           24 |                                                                                                                                     25 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT4 LUT5 LUT5 FDRE | FDRE LUT5 LUT6 LUT3 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                          | clk                                                                                                                                    |
| End Point Clock           | clk                      | clk                                                                                                                          | clk                                                                                                                                    |
| DSP Block                 | None                     | None                                                                                                                         | None                                                                                                                                   |
| BRAM                      | None                     | None                                                                                                                         | None                                                                                                                                   |
| IO Crossings              |                        0 |                                                                                                                            0 |                                                                                                                                      0 |
| SLR Crossings             |                        0 |                                                                                                                            0 |                                                                                                                                      0 |
| PBlocks                   |                        0 |                                                                                                                            0 |                                                                                                                                      0 |
| High Fanout               |                        3 |                                                                                                                           33 |                                                                                                                                     35 |
| Dont Touch                |                        0 |                                                                                                                            0 |                                                                                                                                      0 |
| Mark Debug                |                        0 |                                                                                                                            0 |                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                       | FDRE/C                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                       | FDRE/D                                                                                                                                 |
| Start Point Pin           | sr_p.sr_3[149]/C         | muon_cand_9.pt_fast[1]/C                                                                                                     | sr_p.sr_1_12.sector_ret_741/C                                                                                                          |
| End Point Pin             | muon_cand_9.pt_fast[1]/D | sr_p.sr_1_12.sector_ret_741/D                                                                                                | sr_p.sr_1[243]/D                                                                                                                       |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                 Path #3                                                                |                                                           WorstPath from Dst                                                           |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                  6.250 |                                                                                                                                  6.250 |
| Path Delay                |                    1.150 |                                                                                                                                 10.611 |                                                                                                                                  9.535 |
| Logic Delay               | 0.096(9%)                | 3.070(29%)                                                                                                                             | 2.807(30%)                                                                                                                             |
| Net Delay                 | 1.054(91%)               | 7.541(71%)                                                                                                                             | 6.728(70%)                                                                                                                             |
| Clock Skew                |                   -0.216 |                                                                                                                                 -0.129 |                                                                                                                                 -0.118 |
| Slack                     |                    4.876 |                                                                                                                                 -4.499 |                                                                                                                                 -3.411 |
| Timing Exception          |                          |                                                                                                                                        |                                                                                                                                        |
| Bounding Box Size         | 5% x 2%                  | 7% x 2%                                                                                                                                | 9% x 1%                                                                                                                                |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                 | (0, 0)                                                                                                                                 |
| Cumulative Fanout         |                        3 |                                                                                                                                    229 |                                                                                                                                    214 |
| Fixed Loc                 |                        0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Fixed Route               |                        0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Hold Fix Detour           |                        0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                           | Safely Timed                                                                                                                           |
| Logic Levels              |                        0 |                                                                                                                                     25 |                                                                                                                                     25 |
| Routes                    |                        1 |                                                                                                                                     25 |                                                                                                                                     25 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                    | clk                                                                                                                                    |
| End Point Clock           | clk                      | clk                                                                                                                                    | clk                                                                                                                                    |
| DSP Block                 | None                     | None                                                                                                                                   | None                                                                                                                                   |
| BRAM                      | None                     | None                                                                                                                                   | None                                                                                                                                   |
| IO Crossings              |                        0 |                                                                                                                                      0 |                                                                                                                                      0 |
| SLR Crossings             |                        0 |                                                                                                                                      0 |                                                                                                                                      0 |
| PBlocks                   |                        0 |                                                                                                                                      0 |                                                                                                                                      0 |
| High Fanout               |                        3 |                                                                                                                                     33 |                                                                                                                                     49 |
| Dont Touch                |                        0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Mark Debug                |                        0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                                 |
| Start Point Pin           | sr_p.sr_3[149]/C         | muon_cand_9.pt_fast[1]/C                                                                                                               | sr_p.sr_1_13.sector_ret_42/C                                                                                                           |
| End Point Pin             | muon_cand_9.pt_fast[1]/D | sr_p.sr_1_13.sector_ret_42/D                                                                                                           | sr_p.sr_1[241]/D                                                                                                                       |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                   Path #4                                                                   |                                                    WorstPath from Dst                                                   |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                       6.250 |                                                                                                                   6.250 |
| Path Delay                |                    1.150 |                                                                                                                                      10.993 |                                                                                                                   9.593 |
| Logic Delay               | 0.096(9%)                | 3.194(30%)                                                                                                                                  | 2.654(28%)                                                                                                              |
| Net Delay                 | 1.054(91%)               | 7.799(70%)                                                                                                                                  | 6.939(72%)                                                                                                              |
| Clock Skew                |                   -0.216 |                                                                                                                                       0.253 |                                                                                                                  -0.557 |
| Slack                     |                    4.876 |                                                                                                                                      -4.498 |                                                                                                                  -3.909 |
| Timing Exception          |                          |                                                                                                                                             |                                                                                                                         |
| Bounding Box Size         | 5% x 2%                  | 7% x 2%                                                                                                                                     | 11% x 2%                                                                                                                |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                  |
| Cumulative Fanout         |                        3 |                                                                                                                                         223 |                                                                                                                     220 |
| Fixed Loc                 |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Fixed Route               |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Hold Fix Detour           |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                | Safely Timed                                                                                                            |
| Logic Levels              |                        0 |                                                                                                                                          26 |                                                                                                                      22 |
| Routes                    |                        1 |                                                                                                                                          26 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                         | clk                                                                                                                     |
| End Point Clock           | clk                      | clk                                                                                                                                         | clk                                                                                                                     |
| DSP Block                 | None                     | None                                                                                                                                        | None                                                                                                                    |
| BRAM                      | None                     | None                                                                                                                                        | None                                                                                                                    |
| IO Crossings              |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| SLR Crossings             |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| PBlocks                   |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| High Fanout               |                        3 |                                                                                                                                          33 |                                                                                                                      42 |
| Dont Touch                |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Mark Debug                |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_3[149]/C         | muon_cand_9.pt_fast[1]/C                                                                                                                    | sr_p.sr_1_13.sector_ret_38/C                                                                                            |
| End Point Pin             | muon_cand_9.pt_fast[1]/D | sr_p.sr_1_13.sector_ret_38/D                                                                                                                | sr_p.sr_1[243]/D                                                                                                        |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                      Path #5                                                                     |                                                      WorstPath from Dst                                                      |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                            6.250 |                                                                                                                        6.250 |
| Path Delay                |                   0.735 |                                                                                                                                           11.012 |                                                                                                                        9.470 |
| Logic Delay               | 0.097(14%)              | 2.884(27%)                                                                                                                                       | 2.814(30%)                                                                                                                   |
| Net Delay                 | 0.638(86%)              | 8.128(73%)                                                                                                                                       | 6.656(70%)                                                                                                                   |
| Clock Skew                |                  -0.105 |                                                                                                                                            0.273 |                                                                                                                       -0.569 |
| Slack                     |                   5.401 |                                                                                                                                           -4.497 |                                                                                                                       -3.798 |
| Timing Exception          |                         |                                                                                                                                                  |                                                                                                                              |
| Bounding Box Size         | 0% x 0%                 | 8% x 2%                                                                                                                                          | 11% x 1%                                                                                                                     |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                           | (0, 0)                                                                                                                       |
| Cumulative Fanout         |                       3 |                                                                                                                                              220 |                                                                                                                          181 |
| Fixed Loc                 |                       0 |                                                                                                                                                0 |                                                                                                                            0 |
| Fixed Route               |                       0 |                                                                                                                                                0 |                                                                                                                            0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                0 |                                                                                                                            0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                     | Safely Timed                                                                                                                 |
| Logic Levels              |                       0 |                                                                                                                                               27 |                                                                                                                           23 |
| Routes                    |                       1 |                                                                                                                                               27 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE LUT3 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                              | clk                                                                                                                          |
| End Point Clock           | clk                     | clk                                                                                                                                              | clk                                                                                                                          |
| DSP Block                 | None                    | None                                                                                                                                             | None                                                                                                                         |
| BRAM                      | None                    | None                                                                                                                                             | None                                                                                                                         |
| IO Crossings              |                       0 |                                                                                                                                                0 |                                                                                                                            0 |
| SLR Crossings             |                       0 |                                                                                                                                                0 |                                                                                                                            0 |
| PBlocks                   |                       0 |                                                                                                                                                0 |                                                                                                                            0 |
| High Fanout               |                       3 |                                                                                                                                               25 |                                                                                                                           33 |
| Dont Touch                |                       0 |                                                                                                                                                0 |                                                                                                                            0 |
| Mark Debug                |                       0 |                                                                                                                                                0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                           | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                           | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_3[52]/C         | muon_cand_3.pt_0_rep1/C                                                                                                                          | sr_p.sr_1_8.pt_ret_43/C                                                                                                      |
| End Point Pin             | muon_cand_3.pt_0_rep1/D | sr_p.sr_1_8.pt_ret_43/D                                                                                                                          | sr_p.sr_1[243]/D                                                                                                             |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                 Path #6                                                                |                                                              WorstPath from Dst                                                             |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                  6.250 |                                                                                                                                       6.250 |
| Path Delay                |                   2.365 |                                                                                                                                 10.694 |                                                                                                                                       9.780 |
| Logic Delay               | 0.095(5%)               | 3.092(29%)                                                                                                                             | 3.195(33%)                                                                                                                                  |
| Net Delay                 | 2.270(95%)              | 7.602(71%)                                                                                                                             | 6.585(67%)                                                                                                                                  |
| Clock Skew                |                  -0.072 |                                                                                                                                 -0.044 |                                                                                                                                      -0.181 |
| Slack                     |                   3.805 |                                                                                                                                 -4.497 |                                                                                                                                      -3.720 |
| Timing Exception          |                         |                                                                                                                                        |                                                                                                                                             |
| Bounding Box Size         | 0% x 0%                 | 7% x 2%                                                                                                                                | 9% x 1%                                                                                                                                     |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                 | (0, 0)                                                                                                                                      |
| Cumulative Fanout         |                       3 |                                                                                                                                    227 |                                                                                                                                         196 |
| Fixed Loc                 |                       0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Fixed Route               |                       0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Hold Fix Detour           |                       0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                           | Safely Timed                                                                                                                                |
| Logic Levels              |                       0 |                                                                                                                                     25 |                                                                                                                                          26 |
| Routes                    |                       1 |                                                                                                                                     25 |                                                                                                                                          26 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 FDRE | FDRE LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                    | clk                                                                                                                                         |
| End Point Clock           | clk                     | clk                                                                                                                                    | clk                                                                                                                                         |
| DSP Block                 | None                    | None                                                                                                                                   | None                                                                                                                                        |
| BRAM                      | None                    | None                                                                                                                                   | None                                                                                                                                        |
| IO Crossings              |                       3 |                                                                                                                                      0 |                                                                                                                                           0 |
| SLR Crossings             |                       0 |                                                                                                                                      0 |                                                                                                                                           0 |
| PBlocks                   |                       0 |                                                                                                                                      0 |                                                                                                                                           0 |
| High Fanout               |                       3 |                                                                                                                                     36 |                                                                                                                                          35 |
| Dont Touch                |                       0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Mark Debug                |                       0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                                      |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                                      |
| Start Point Pin           | sr_p.sr_3[133]/C        | muon_cand_8.pt_1_rep1/C                                                                                                                | sr_p.sr_1_12.sector_ret_641/C                                                                                                               |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | sr_p.sr_1_12.sector_ret_641/D                                                                                                          | sr_p.sr_1[243]/D                                                                                                                            |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #7                                                              |                                                      WorstPath from Dst                                                      |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                             6.250 |                                                                                                                        6.250 |
| Path Delay                |                    1.150 |                                                                                                                            10.814 |                                                                                                                        9.726 |
| Logic Delay               | 0.096(9%)                | 3.040(29%)                                                                                                                        | 2.870(30%)                                                                                                                   |
| Net Delay                 | 1.054(91%)               | 7.774(71%)                                                                                                                        | 6.856(70%)                                                                                                                   |
| Clock Skew                |                   -0.216 |                                                                                                                             0.076 |                                                                                                                       -0.368 |
| Slack                     |                    4.876 |                                                                                                                            -4.497 |                                                                                                                       -3.853 |
| Timing Exception          |                          |                                                                                                                                   |                                                                                                                              |
| Bounding Box Size         | 5% x 2%                  | 7% x 2%                                                                                                                           | 11% x 2%                                                                                                                     |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                            | (0, 0)                                                                                                                       |
| Cumulative Fanout         |                        3 |                                                                                                                               190 |                                                                                                                          216 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed                                                                                                                 |
| Logic Levels              |                        0 |                                                                                                                                24 |                                                                                                                           23 |
| Routes                    |                        1 |                                                                                                                                24 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 FDRE | FDRE LUT6 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                               | clk                                                                                                                          |
| End Point Clock           | clk                      | clk                                                                                                                               | clk                                                                                                                          |
| DSP Block                 | None                     | None                                                                                                                              | None                                                                                                                         |
| BRAM                      | None                     | None                                                                                                                              | None                                                                                                                         |
| IO Crossings              |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| High Fanout               |                        3 |                                                                                                                                33 |                                                                                                                           37 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_3[149]/C         | muon_cand_9.pt_fast[1]/C                                                                                                          | sr_p.sr_1_8.pt_ret_25/C                                                                                                      |
| End Point Pin             | muon_cand_9.pt_fast[1]/D | sr_p.sr_1_8.pt_ret_25/D                                                                                                           | sr_p.sr_1[243]/D                                                                                                             |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                   Path #8                                                                   |                                                         WorstPath from Dst                                                        |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                       6.250 |                                                                                                                             6.250 |
| Path Delay                |                   0.735 |                                                                                                                                      10.668 |                                                                                                                             9.520 |
| Logic Delay               | 0.097(14%)              | 2.783(27%)                                                                                                                                  | 2.758(29%)                                                                                                                        |
| Net Delay                 | 0.638(86%)              | 7.885(73%)                                                                                                                                  | 6.762(71%)                                                                                                                        |
| Clock Skew                |                  -0.105 |                                                                                                                                      -0.069 |                                                                                                                            -0.181 |
| Slack                     |                   5.401 |                                                                                                                                      -4.495 |                                                                                                                            -3.460 |
| Timing Exception          |                         |                                                                                                                                             |                                                                                                                                   |
| Bounding Box Size         | 0% x 0%                 | 8% x 2%                                                                                                                                     | 9% x 1%                                                                                                                           |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                            |
| Cumulative Fanout         |                       3 |                                                                                                                                         198 |                                                                                                                               237 |
| Fixed Loc                 |                       0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Fixed Route               |                       0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Hold Fix Detour           |                       0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                | Safely Timed                                                                                                                      |
| Logic Levels              |                       0 |                                                                                                                                          26 |                                                                                                                                24 |
| Routes                    |                       1 |                                                                                                                                          26 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                         | clk                                                                                                                               |
| End Point Clock           | clk                     | clk                                                                                                                                         | clk                                                                                                                               |
| DSP Block                 | None                    | None                                                                                                                                        | None                                                                                                                              |
| BRAM                      | None                    | None                                                                                                                                        | None                                                                                                                              |
| IO Crossings              |                       0 |                                                                                                                                           0 |                                                                                                                                 0 |
| SLR Crossings             |                       0 |                                                                                                                                           0 |                                                                                                                                 0 |
| PBlocks                   |                       0 |                                                                                                                                           0 |                                                                                                                                 0 |
| High Fanout               |                       3 |                                                                                                                                          25 |                                                                                                                                49 |
| Dont Touch                |                       0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Mark Debug                |                       0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_3[52]/C         | muon_cand_3.pt_0_rep1/C                                                                                                                     | sr_p.sr_1_15.sector_ret_644/C                                                                                                     |
| End Point Pin             | muon_cand_3.pt_0_rep1/D | sr_p.sr_1_15.sector_ret_644/D                                                                                                               | sr_p.sr_1[241]/D                                                                                                                  |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #9                                                              |                                                      WorstPath from Dst                                                      |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                             6.250 |                                                                                                                        6.250 |
| Path Delay                |                    1.150 |                                                                                                                            10.657 |                                                                                                                        9.549 |
| Logic Delay               | 0.096(9%)                | 2.808(27%)                                                                                                                        | 2.860(30%)                                                                                                                   |
| Net Delay                 | 1.054(91%)               | 7.849(73%)                                                                                                                        | 6.689(70%)                                                                                                                   |
| Clock Skew                |                   -0.216 |                                                                                                                            -0.078 |                                                                                                                       -0.181 |
| Slack                     |                    4.876 |                                                                                                                            -4.493 |                                                                                                                       -3.489 |
| Timing Exception          |                          |                                                                                                                                   |                                                                                                                              |
| Bounding Box Size         | 5% x 2%                  | 7% x 2%                                                                                                                           | 11% x 1%                                                                                                                     |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                            | (0, 0)                                                                                                                       |
| Cumulative Fanout         |                        3 |                                                                                                                               194 |                                                                                                                          182 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed                                                                                                                 |
| Logic Levels              |                        0 |                                                                                                                                24 |                                                                                                                           23 |
| Routes                    |                        1 |                                                                                                                                24 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 FDRE | FDRE LUT6 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                               | clk                                                                                                                          |
| End Point Clock           | clk                      | clk                                                                                                                               | clk                                                                                                                          |
| DSP Block                 | None                     | None                                                                                                                              | None                                                                                                                         |
| BRAM                      | None                     | None                                                                                                                              | None                                                                                                                         |
| IO Crossings              |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| High Fanout               |                        3 |                                                                                                                                33 |                                                                                                                           33 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_3[149]/C         | muon_cand_9.pt_fast[1]/C                                                                                                          | sr_p.sr_1_9.sector_ret_6/C                                                                                                   |
| End Point Pin             | muon_cand_9.pt_fast[1]/D | sr_p.sr_1_9.sector_ret_6/D                                                                                                        | sr_p.sr_1[243]/D                                                                                                             |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                              Path #10                                                             |                                                           WorstPath from Dst                                                           |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                             6.250 |                                                                                                                                  6.250 |
| Path Delay                |                   2.365 |                                                                                                                            10.769 |                                                                                                                                  9.659 |
| Logic Delay               | 0.095(5%)               | 2.984(28%)                                                                                                                        | 2.530(27%)                                                                                                                             |
| Net Delay                 | 2.270(95%)              | 7.785(72%)                                                                                                                        | 7.129(73%)                                                                                                                             |
| Clock Skew                |                  -0.072 |                                                                                                                             0.036 |                                                                                                                                 -0.277 |
| Slack                     |                   3.805 |                                                                                                                            -4.491 |                                                                                                                                 -3.694 |
| Timing Exception          |                         |                                                                                                                                   |                                                                                                                                        |
| Bounding Box Size         | 0% x 0%                 | 9% x 2%                                                                                                                           | 10% x 1%                                                                                                                               |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                            | (0, 0)                                                                                                                                 |
| Cumulative Fanout         |                       3 |                                                                                                                               209 |                                                                                                                                    273 |
| Fixed Loc                 |                       0 |                                                                                                                                 0 |                                                                                                                                      0 |
| Fixed Route               |                       0 |                                                                                                                                 0 |                                                                                                                                      0 |
| Hold Fix Detour           |                       0 |                                                                                                                                 0 |                                                                                                                                      0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                 0 |                                                                                                                                      0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                      | Safely Timed                                                                                                                           |
| Logic Levels              |                       0 |                                                                                                                                24 |                                                                                                                                     25 |
| Routes                    |                       1 |                                                                                                                                25 |                                                                                                                                     25 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 FDRE | FDRE LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                               | clk                                                                                                                                    |
| End Point Clock           | clk                     | clk                                                                                                                               | clk                                                                                                                                    |
| DSP Block                 | None                    | None                                                                                                                              | None                                                                                                                                   |
| BRAM                      | None                    | None                                                                                                                              | None                                                                                                                                   |
| IO Crossings              |                       3 |                                                                                                                                 0 |                                                                                                                                      0 |
| SLR Crossings             |                       0 |                                                                                                                                 0 |                                                                                                                                      0 |
| PBlocks                   |                       0 |                                                                                                                                 0 |                                                                                                                                      0 |
| High Fanout               |                       3 |                                                                                                                                36 |                                                                                                                                     50 |
| Dont Touch                |                       0 |                                                                                                                                 0 |                                                                                                                                      0 |
| Mark Debug                |                       0 |                                                                                                                                 0 |                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                            | FDRE/C                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                            | FDRE/D                                                                                                                                 |
| Start Point Pin           | sr_p.sr_3[133]/C        | muon_cand_8.pt_1_rep1/C                                                                                                           | sr_p.sr_1_10.roi_ret_686/C                                                                                                             |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | sr_p.sr_1_10.roi_ret_686/D                                                                                                        | sr_p.sr_1[245]/D                                                                                                                       |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+---+---+---+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+
| End Point Clock | Requirement |  0  |  2 | 3 | 4 | 5 | 6 |  7 |  8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 |  23 | 24 | 25 | 26 | 27 |
+-----------------+-------------+-----+----+---+---+---+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+
| clk             | 6.250ns     | 488 | 13 | 5 | 8 | 9 | 6 | 16 | 10 | 9 | 13 | 14 |  8 | 10 | 12 | 16 |  9 | 17 |  3 |  7 | 32 | 37 | 33 | 117 | 55 | 27 | 17 |  9 |
+-----------------+-------------+-----+----+---+---+---+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                            Module                           | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                     wrapper | 0.76 |           3.87 |            9200 | 0(0.0%) | 114(1.9%) | 228(3.8%) | 744(12.3%) | 1381(22.7%) | 3605(59.4%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D001_SHORTSR-freq160retfan10000_rev_1 | 0.77 |           4.52 |            6593 | 0(0.0%) | 113(1.9%) | 228(3.8%) | 659(11.0%) | 1381(23.1%) | 3605(60.2%) |          0 |   0 |    0 |    0 |    0 |
+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       105% | (CLEM_X60Y389,CLEM_X64Y396)   | wrapper(100%) |            0% |       5.28348 | 99%          | 0%         |   0% |   0% | NA   | 0%   | NA  |    0% |  0% |
| East      |                2 |       117% | (CLEL_R_X62Y403,CLEM_X64Y406) | wrapper(100%) |            0% |       5.19531 | 98%          | 0%         |  19% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       105% | (CLEL_R_X62Y385,CLEM_X66Y392) | wrapper(100%) |            0% |        5.3125 | 99%          | 0%         |   5% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      |                3 |       105% | (CLEL_R_X62Y386,CLEM_X66Y393) | wrapper(100%) |            0% |       5.36607 | 99%          | 0%         |   3% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.040% | (CLEM_X64Y388,CLEM_X67Y391)   | wrapper(100%) |            0% |       5.32292 | 100%         | 0%         |   9% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Global |                3 |           0.109% | (CLEM_X58Y390,CLEM_X63Y403)   | wrapper(100%) |            0% |       5.27567 | 98%          | 0%         |   1% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Global |                3 |           0.088% | (CLEM_X60Y396,CLEM_X67Y407)   | wrapper(100%) |            0% |       5.19792 | 97%          | 0%         |  10% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Global |                3 |           0.147% | (CLEM_X60Y384,CLEM_X67Y395)   | wrapper(100%) |            0% |        5.1467 | 97%          | 0%         |  10% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.004% | (CLEM_X59Y395,CLEM_X61Y399)   | wrapper(100%) |            0% |        5.4625 | 100%         | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Long   |                1 |           0.001% | (CLEM_X58Y411,CLEM_X58Y412)   | wrapper(100%) |            0% |         3.625 | 62%          | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                1 |           0.005% | (CLEM_X60Y400,CLEM_X60Y402)   | wrapper(100%) |            0% |       5.45833 | 100%         | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.009% | (CLEM_X63Y416,CLEM_X64Y418)   | wrapper(100%) |            0% |       4.68056 | 81%          | 0%         |  30% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.113% | (CLEM_X60Y384,CLEM_X67Y395)   | wrapper(100%) |            0% |        5.1467 | 97%          | 0%         |  10% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.260% | (CLEL_R_X55Y383,CLEM_X70Y414) | wrapper(100%) |            0% |       4.02599 | 75%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.205% | (CLEL_R_X55Y386,CLEM_X70Y409) | wrapper(100%) |            0% |       4.10439 | 77%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.278% | (CLEM_X54Y387,CLEM_X69Y418)   | wrapper(100%) |            0% |       3.73014 | 69%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| West      |                0 |        88% | (CLEM_X66Y385,CLEM_X66Y385) | wrapper(100%) |            0% |          4.75 | 100%         | 0%         |  50% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X64Y387   | 380             | 531          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X64Y388   | 380             | 530          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y388 | 379             | 530          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y387 | 379             | 531          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y387 | 391             | 531          | 44%                  | wrapper(100%) | Y                   |
| CLEM_X64Y392   | 380             | 525          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y388 | 391             | 530          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y387 | 386             | 531          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y389 | 379             | 529          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X64Y391   | 380             | 526          | 42%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X66Y387 | 391             | 531          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X66Y387   | 389             | 531          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X60Y415   | 363             | 502          | 39%                  | wrapper(100%) | N                   |
| CLEL_R_X60Y415 | 365             | 502          | 38%                  | wrapper(100%) | N                   |
| CLEM_X67Y387   | 393             | 531          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X61Y415   | 368             | 502          | 37%                  | wrapper(100%) | N                   |
| CLEL_R_X60Y414 | 365             | 503          | 37%                  | wrapper(100%) | N                   |
| CLEL_R_X63Y406 | 379             | 511          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X60Y414   | 363             | 503          | 36%                  | wrapper(100%) | N                   |
| CLEM_X66Y386   | 389             | 532          | 36%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


