Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Feb 10 23:39:29 2025
| Host         : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_colorbar_timing_summary_routed.rpt -pb hdmi_colorbar_timing_summary_routed.pb -rpx hdmi_colorbar_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_colorbar
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.450        0.000                      0                  196        0.104        0.000                      0                  196        3.500        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  c0_1x_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  c1_5x_clk_wiz_0     {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  c0_1x_clk_wiz_0          35.963        0.000                      0                  130        0.139        0.000                      0                  130       19.500        0.000                       0                   115  
  c1_5x_clk_wiz_0           5.709        0.000                      0                   66        0.157        0.000                      0                   66        3.500        0.000                       0                    56  
  clkfbout_clk_wiz_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
c0_1x_clk_wiz_0  c1_5x_clk_wiz_0        5.450        0.000                      0                   30        0.104        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  c0_1x_clk_wiz_0
  To Clock:  c0_1x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.963ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/data_in_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.980ns (28.356%)  route 2.476ns (71.644%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.510    -1.721    vga_timing_ctrl_inst/CLK
    SLICE_X9Y130         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.379    -1.342 r  vga_timing_ctrl_inst/v_cnt_reg[4]/Q
                         net (fo=7, routed)           0.722    -0.619    vga_timing_ctrl_inst/v_cnt[4]
    SLICE_X9Y129         LUT5 (Prop_lut5_I2_O)        0.105    -0.514 r  vga_timing_ctrl_inst/de_q_i_4/O
                         net (fo=1, routed)           0.264    -0.251    vga_timing_ctrl_inst/de_q_i_4_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I0_O)        0.105    -0.146 r  vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=2, routed)           0.716     0.570    vga_timing_ctrl_inst/de_q_i_3_n_0
    SLICE_X7Y130         LUT5 (Prop_lut5_I4_O)        0.124     0.694 f  vga_timing_ctrl_inst/de_q_i_1/O
                         net (fo=10, routed)          0.272     0.966    hdmi_ctrl_inst/encode_inst1/de
    SLICE_X6Y132         LUT1 (Prop_lut1_I0_O)        0.267     1.233 r  hdmi_ctrl_inst/encode_inst1/data_in_q[7]_i_1/O
                         net (fo=7, routed)           0.502     1.735    hdmi_ctrl_inst/encode_inst2/data_in_q_reg[7]_0
    SLICE_X6Y132         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/data_in_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.464    38.764    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X6Y132         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/data_in_q_reg[0]/C
                         clock pessimism             -0.456    38.307    
                         clock uncertainty           -0.186    38.122    
    SLICE_X6Y132         FDRE (Setup_fdre_C_R)       -0.423    37.699    hdmi_ctrl_inst/encode_inst2/data_in_q_reg[0]
  -------------------------------------------------------------------
                         required time                         37.699    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                 35.963    

Slack (MET) :             35.963ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/data_in_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.980ns (28.356%)  route 2.476ns (71.644%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.510    -1.721    vga_timing_ctrl_inst/CLK
    SLICE_X9Y130         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.379    -1.342 r  vga_timing_ctrl_inst/v_cnt_reg[4]/Q
                         net (fo=7, routed)           0.722    -0.619    vga_timing_ctrl_inst/v_cnt[4]
    SLICE_X9Y129         LUT5 (Prop_lut5_I2_O)        0.105    -0.514 r  vga_timing_ctrl_inst/de_q_i_4/O
                         net (fo=1, routed)           0.264    -0.251    vga_timing_ctrl_inst/de_q_i_4_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I0_O)        0.105    -0.146 r  vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=2, routed)           0.716     0.570    vga_timing_ctrl_inst/de_q_i_3_n_0
    SLICE_X7Y130         LUT5 (Prop_lut5_I4_O)        0.124     0.694 f  vga_timing_ctrl_inst/de_q_i_1/O
                         net (fo=10, routed)          0.272     0.966    hdmi_ctrl_inst/encode_inst1/de
    SLICE_X6Y132         LUT1 (Prop_lut1_I0_O)        0.267     1.233 r  hdmi_ctrl_inst/encode_inst1/data_in_q[7]_i_1/O
                         net (fo=7, routed)           0.502     1.735    hdmi_ctrl_inst/encode_inst2/data_in_q_reg[7]_0
    SLICE_X6Y132         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/data_in_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.464    38.764    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X6Y132         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/data_in_q_reg[1]/C
                         clock pessimism             -0.456    38.307    
                         clock uncertainty           -0.186    38.122    
    SLICE_X6Y132         FDRE (Setup_fdre_C_R)       -0.423    37.699    hdmi_ctrl_inst/encode_inst2/data_in_q_reg[1]
  -------------------------------------------------------------------
                         required time                         37.699    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                 35.963    

Slack (MET) :             35.963ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/data_in_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.980ns (28.356%)  route 2.476ns (71.644%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.510    -1.721    vga_timing_ctrl_inst/CLK
    SLICE_X9Y130         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.379    -1.342 r  vga_timing_ctrl_inst/v_cnt_reg[4]/Q
                         net (fo=7, routed)           0.722    -0.619    vga_timing_ctrl_inst/v_cnt[4]
    SLICE_X9Y129         LUT5 (Prop_lut5_I2_O)        0.105    -0.514 r  vga_timing_ctrl_inst/de_q_i_4/O
                         net (fo=1, routed)           0.264    -0.251    vga_timing_ctrl_inst/de_q_i_4_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I0_O)        0.105    -0.146 r  vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=2, routed)           0.716     0.570    vga_timing_ctrl_inst/de_q_i_3_n_0
    SLICE_X7Y130         LUT5 (Prop_lut5_I4_O)        0.124     0.694 f  vga_timing_ctrl_inst/de_q_i_1/O
                         net (fo=10, routed)          0.272     0.966    hdmi_ctrl_inst/encode_inst1/de
    SLICE_X6Y132         LUT1 (Prop_lut1_I0_O)        0.267     1.233 r  hdmi_ctrl_inst/encode_inst1/data_in_q[7]_i_1/O
                         net (fo=7, routed)           0.502     1.735    hdmi_ctrl_inst/encode_inst2/data_in_q_reg[7]_0
    SLICE_X6Y132         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/data_in_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.464    38.764    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X6Y132         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/data_in_q_reg[7]/C
                         clock pessimism             -0.456    38.307    
                         clock uncertainty           -0.186    38.122    
    SLICE_X6Y132         FDRE (Setup_fdre_C_R)       -0.423    37.699    hdmi_ctrl_inst/encode_inst2/data_in_q_reg[7]
  -------------------------------------------------------------------
                         required time                         37.699    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                 35.963    

Slack (MET) :             35.963ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/n1d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.980ns (28.356%)  route 2.476ns (71.644%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.510    -1.721    vga_timing_ctrl_inst/CLK
    SLICE_X9Y130         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.379    -1.342 r  vga_timing_ctrl_inst/v_cnt_reg[4]/Q
                         net (fo=7, routed)           0.722    -0.619    vga_timing_ctrl_inst/v_cnt[4]
    SLICE_X9Y129         LUT5 (Prop_lut5_I2_O)        0.105    -0.514 r  vga_timing_ctrl_inst/de_q_i_4/O
                         net (fo=1, routed)           0.264    -0.251    vga_timing_ctrl_inst/de_q_i_4_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I0_O)        0.105    -0.146 r  vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=2, routed)           0.716     0.570    vga_timing_ctrl_inst/de_q_i_3_n_0
    SLICE_X7Y130         LUT5 (Prop_lut5_I4_O)        0.124     0.694 f  vga_timing_ctrl_inst/de_q_i_1/O
                         net (fo=10, routed)          0.272     0.966    hdmi_ctrl_inst/encode_inst1/de
    SLICE_X6Y132         LUT1 (Prop_lut1_I0_O)        0.267     1.233 r  hdmi_ctrl_inst/encode_inst1/data_in_q[7]_i_1/O
                         net (fo=7, routed)           0.502     1.735    hdmi_ctrl_inst/encode_inst2/data_in_q_reg[7]_0
    SLICE_X6Y132         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/n1d_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.464    38.764    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X6Y132         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/n1d_reg[1]/C
                         clock pessimism             -0.456    38.307    
                         clock uncertainty           -0.186    38.122    
    SLICE_X6Y132         FDRE (Setup_fdre_C_R)       -0.423    37.699    hdmi_ctrl_inst/encode_inst2/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         37.699    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                 35.963    

Slack (MET) :             35.963ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/n1d_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.980ns (28.356%)  route 2.476ns (71.644%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.510    -1.721    vga_timing_ctrl_inst/CLK
    SLICE_X9Y130         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.379    -1.342 r  vga_timing_ctrl_inst/v_cnt_reg[4]/Q
                         net (fo=7, routed)           0.722    -0.619    vga_timing_ctrl_inst/v_cnt[4]
    SLICE_X9Y129         LUT5 (Prop_lut5_I2_O)        0.105    -0.514 r  vga_timing_ctrl_inst/de_q_i_4/O
                         net (fo=1, routed)           0.264    -0.251    vga_timing_ctrl_inst/de_q_i_4_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I0_O)        0.105    -0.146 r  vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=2, routed)           0.716     0.570    vga_timing_ctrl_inst/de_q_i_3_n_0
    SLICE_X7Y130         LUT5 (Prop_lut5_I4_O)        0.124     0.694 f  vga_timing_ctrl_inst/de_q_i_1/O
                         net (fo=10, routed)          0.272     0.966    hdmi_ctrl_inst/encode_inst1/de
    SLICE_X6Y132         LUT1 (Prop_lut1_I0_O)        0.267     1.233 r  hdmi_ctrl_inst/encode_inst1/data_in_q[7]_i_1/O
                         net (fo=7, routed)           0.502     1.735    hdmi_ctrl_inst/encode_inst2/data_in_q_reg[7]_0
    SLICE_X6Y132         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/n1d_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.464    38.764    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X6Y132         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/n1d_reg[3]/C
                         clock pessimism             -0.456    38.307    
                         clock uncertainty           -0.186    38.122    
    SLICE_X6Y132         FDRE (Setup_fdre_C_R)       -0.423    37.699    hdmi_ctrl_inst/encode_inst2/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         37.699    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                 35.963    

Slack (MET) :             36.154ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/data_in_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.980ns (29.368%)  route 2.357ns (70.632%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 38.765 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.510    -1.721    vga_timing_ctrl_inst/CLK
    SLICE_X9Y130         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.379    -1.342 r  vga_timing_ctrl_inst/v_cnt_reg[4]/Q
                         net (fo=7, routed)           0.722    -0.619    vga_timing_ctrl_inst/v_cnt[4]
    SLICE_X9Y129         LUT5 (Prop_lut5_I2_O)        0.105    -0.514 r  vga_timing_ctrl_inst/de_q_i_4/O
                         net (fo=1, routed)           0.264    -0.251    vga_timing_ctrl_inst/de_q_i_4_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I0_O)        0.105    -0.146 r  vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=2, routed)           0.716     0.570    vga_timing_ctrl_inst/de_q_i_3_n_0
    SLICE_X7Y130         LUT5 (Prop_lut5_I4_O)        0.124     0.694 f  vga_timing_ctrl_inst/de_q_i_1/O
                         net (fo=10, routed)          0.272     0.966    hdmi_ctrl_inst/encode_inst1/de
    SLICE_X6Y132         LUT1 (Prop_lut1_I0_O)        0.267     1.233 r  hdmi_ctrl_inst/encode_inst1/data_in_q[7]_i_1/O
                         net (fo=7, routed)           0.383     1.616    hdmi_ctrl_inst/encode_inst1/h_cnt_reg[7]
    SLICE_X5Y133         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.465    38.765    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X5Y133         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_q_reg[7]/C
                         clock pessimism             -0.456    38.308    
                         clock uncertainty           -0.186    38.123    
    SLICE_X5Y133         FDRE (Setup_fdre_C_R)       -0.352    37.771    hdmi_ctrl_inst/encode_inst1/data_in_q_reg[7]
  -------------------------------------------------------------------
                         required time                         37.771    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                 36.154    

Slack (MET) :             36.154ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst3/data_in_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.980ns (29.368%)  route 2.357ns (70.632%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 38.765 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.510    -1.721    vga_timing_ctrl_inst/CLK
    SLICE_X9Y130         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.379    -1.342 r  vga_timing_ctrl_inst/v_cnt_reg[4]/Q
                         net (fo=7, routed)           0.722    -0.619    vga_timing_ctrl_inst/v_cnt[4]
    SLICE_X9Y129         LUT5 (Prop_lut5_I2_O)        0.105    -0.514 r  vga_timing_ctrl_inst/de_q_i_4/O
                         net (fo=1, routed)           0.264    -0.251    vga_timing_ctrl_inst/de_q_i_4_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I0_O)        0.105    -0.146 r  vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=2, routed)           0.716     0.570    vga_timing_ctrl_inst/de_q_i_3_n_0
    SLICE_X7Y130         LUT5 (Prop_lut5_I4_O)        0.124     0.694 f  vga_timing_ctrl_inst/de_q_i_1/O
                         net (fo=10, routed)          0.272     0.966    hdmi_ctrl_inst/encode_inst1/de
    SLICE_X6Y132         LUT1 (Prop_lut1_I0_O)        0.267     1.233 r  hdmi_ctrl_inst/encode_inst1/data_in_q[7]_i_1/O
                         net (fo=7, routed)           0.383     1.616    hdmi_ctrl_inst/encode_inst3/data_in_q_reg[7]_0
    SLICE_X5Y133         FDRE                                         r  hdmi_ctrl_inst/encode_inst3/data_in_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.465    38.765    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X5Y133         FDRE                                         r  hdmi_ctrl_inst/encode_inst3/data_in_q_reg[7]/C
                         clock pessimism             -0.456    38.308    
                         clock uncertainty           -0.186    38.123    
    SLICE_X5Y133         FDRE (Setup_fdre_C_R)       -0.352    37.771    hdmi_ctrl_inst/encode_inst3/data_in_q_reg[7]
  -------------------------------------------------------------------
                         required time                         37.771    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                 36.154    

Slack (MET) :             36.258ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.694ns (20.944%)  route 2.620ns (79.056%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 38.694 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.575    -1.656    vga_timing_ctrl_inst/CLK
    SLICE_X7Y129         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDSE (Prop_fdse_C_Q)         0.379    -1.277 r  vga_timing_ctrl_inst/h_cnt_reg[9]/Q
                         net (fo=12, routed)          0.855    -0.422    vga_timing_ctrl_inst/h_cnt[9]
    SLICE_X7Y130         LUT2 (Prop_lut2_I1_O)        0.105    -0.317 f  vga_timing_ctrl_inst/h_cnt[9]_i_5/O
                         net (fo=2, routed)           0.560     0.244    vga_timing_ctrl_inst/h_cnt[9]_i_5_n_0
    SLICE_X7Y130         LUT6 (Prop_lut6_I4_O)        0.105     0.349 r  vga_timing_ctrl_inst/v_cnt[9]_i_4/O
                         net (fo=1, routed)           0.727     1.076    vga_timing_ctrl_inst/v_cnt__32
    SLICE_X8Y130         LUT6 (Prop_lut6_I5_O)        0.105     1.181 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.477     1.658    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X8Y130         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.394    38.694    vga_timing_ctrl_inst/CLK
    SLICE_X8Y130         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]/C
                         clock pessimism             -0.456    38.237    
                         clock uncertainty           -0.186    38.052    
    SLICE_X8Y130         FDRE (Setup_fdre_C_CE)      -0.136    37.916    vga_timing_ctrl_inst/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         37.916    
                         arrival time                          -1.658    
  -------------------------------------------------------------------
                         slack                                 36.258    

Slack (MET) :             36.258ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.694ns (20.944%)  route 2.620ns (79.056%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 38.694 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.575    -1.656    vga_timing_ctrl_inst/CLK
    SLICE_X7Y129         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDSE (Prop_fdse_C_Q)         0.379    -1.277 r  vga_timing_ctrl_inst/h_cnt_reg[9]/Q
                         net (fo=12, routed)          0.855    -0.422    vga_timing_ctrl_inst/h_cnt[9]
    SLICE_X7Y130         LUT2 (Prop_lut2_I1_O)        0.105    -0.317 f  vga_timing_ctrl_inst/h_cnt[9]_i_5/O
                         net (fo=2, routed)           0.560     0.244    vga_timing_ctrl_inst/h_cnt[9]_i_5_n_0
    SLICE_X7Y130         LUT6 (Prop_lut6_I4_O)        0.105     0.349 r  vga_timing_ctrl_inst/v_cnt[9]_i_4/O
                         net (fo=1, routed)           0.727     1.076    vga_timing_ctrl_inst/v_cnt__32
    SLICE_X8Y130         LUT6 (Prop_lut6_I5_O)        0.105     1.181 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.477     1.658    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X8Y130         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.394    38.694    vga_timing_ctrl_inst/CLK
    SLICE_X8Y130         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[6]/C
                         clock pessimism             -0.456    38.237    
                         clock uncertainty           -0.186    38.052    
    SLICE_X8Y130         FDRE (Setup_fdre_C_CE)      -0.136    37.916    vga_timing_ctrl_inst/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         37.916    
                         arrival time                          -1.658    
  -------------------------------------------------------------------
                         slack                                 36.258    

Slack (MET) :             36.269ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/n0q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.983ns (27.807%)  route 2.552ns (72.193%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 38.767 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.650ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.581    -1.650    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X4Y135         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/n0q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y135         FDRE (Prop_fdre_C_Q)         0.379    -1.271 r  hdmi_ctrl_inst/encode_inst1/n0q_m_reg[2]/Q
                         net (fo=12, routed)          0.844    -0.427    hdmi_ctrl_inst/encode_inst1/n0q_m[2]
    SLICE_X0Y135         LUT3 (Prop_lut3_I1_O)        0.119    -0.308 f  hdmi_ctrl_inst/encode_inst1/cnt[2]_i_3/O
                         net (fo=6, routed)           0.339     0.031    hdmi_ctrl_inst/encode_inst1/cnt[2]_i_3_n_0
    SLICE_X1Y135         LUT5 (Prop_lut5_I4_O)        0.275     0.306 r  hdmi_ctrl_inst/encode_inst1/cnt[4]_i_8/O
                         net (fo=2, routed)           0.599     0.905    hdmi_ctrl_inst/encode_inst1/cnt[4]_i_8_n_0
    SLICE_X2Y135         LUT6 (Prop_lut6_I4_O)        0.105     1.010 f  hdmi_ctrl_inst/encode_inst1/cnt[4]_i_2/O
                         net (fo=1, routed)           0.771     1.780    hdmi_ctrl_inst/encode_inst1/cnt[4]_i_2_n_0
    SLICE_X1Y135         LUT6 (Prop_lut6_I1_O)        0.105     1.885 r  hdmi_ctrl_inst/encode_inst1/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.885    hdmi_ctrl_inst/encode_inst1/cnt[4]_i_1_n_0
    SLICE_X1Y135         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.467    38.767    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X1Y135         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/cnt_reg[4]/C
                         clock pessimism             -0.456    38.310    
                         clock uncertainty           -0.186    38.125    
    SLICE_X1Y135         FDCE (Setup_fdce_C_D)        0.030    38.155    hdmi_ctrl_inst/encode_inst1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.155    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                 36.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.670    -0.417    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X7Y134         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.141    -0.276 r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.189    hdmi_ctrl_inst/encode_inst2/q_m_reg_reg_n_0_[0]
    SLICE_X6Y134         LUT6 (Prop_lut6_I3_O)        0.045    -0.144 r  hdmi_ctrl_inst/encode_inst2/data_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.144    hdmi_ctrl_inst/encode_inst2/data_out[0]_i_1__0_n_0
    SLICE_X6Y134         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.942    -0.184    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X6Y134         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[0]/C
                         clock pessimism             -0.220    -0.404    
    SLICE_X6Y134         FDCE (Hold_fdce_C_D)         0.120    -0.284    hdmi_ctrl_inst/encode_inst2/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.639    -0.448    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X8Y131         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.284 r  hdmi_ctrl_inst/encode_inst1/c1_q_reg/Q
                         net (fo=1, routed)           0.055    -0.228    hdmi_ctrl_inst/encode_inst1/c1_q
    SLICE_X8Y131         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.912    -0.214    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X8Y131         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
                         clock pessimism             -0.234    -0.448    
    SLICE_X8Y131         FDRE (Hold_fdre_C_D)         0.060    -0.388    hdmi_ctrl_inst/encode_inst1/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.667    -0.420    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X6Y131         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.256 r  hdmi_ctrl_inst/encode_inst1/c0_q_reg/Q
                         net (fo=1, routed)           0.055    -0.200    hdmi_ctrl_inst/encode_inst1/c0_q
    SLICE_X6Y131         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.939    -0.187    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X6Y131         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
                         clock pessimism             -0.233    -0.420    
    SLICE_X6Y131         FDRE (Hold_fdre_C_D)         0.060    -0.360    hdmi_ctrl_inst/encode_inst1/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst3/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.560%)  route 0.155ns (45.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.667    -0.420    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X5Y131         FDRE                                         r  hdmi_ctrl_inst/encode_inst3/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.279 r  hdmi_ctrl_inst/encode_inst3/q_m_reg_reg[0]/Q
                         net (fo=2, routed)           0.155    -0.124    hdmi_ctrl_inst/encode_inst3/q_m_reg_reg_n_0_[0]
    SLICE_X2Y131         LUT6 (Prop_lut6_I3_O)        0.045    -0.079 r  hdmi_ctrl_inst/encode_inst3/data_out[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.079    hdmi_ctrl_inst/encode_inst3/data_out[0]_i_1__1_n_0
    SLICE_X2Y131         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.941    -0.185    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X2Y131         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[0]/C
                         clock pessimism             -0.199    -0.384    
    SLICE_X2Y131         FDCE (Hold_fdce_C_D)         0.120    -0.264    hdmi_ctrl_inst/encode_inst3/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.328%)  route 0.138ns (42.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.670    -0.417    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X7Y134         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.141    -0.276 r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.138    -0.137    hdmi_ctrl_inst/encode_inst2/q_m_reg_reg_n_0_[2]
    SLICE_X6Y134         LUT6 (Prop_lut6_I5_O)        0.045    -0.092 r  hdmi_ctrl_inst/encode_inst2/data_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.092    hdmi_ctrl_inst/encode_inst2/data_out[2]_i_1__0_n_0
    SLICE_X6Y134         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.942    -0.184    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X6Y134         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[2]/C
                         clock pessimism             -0.220    -0.404    
    SLICE_X6Y134         FDCE (Hold_fdce_C_D)         0.121    -0.283    hdmi_ctrl_inst/encode_inst2/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_image_gen_inst/pix_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/data_in_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.126%)  route 0.124ns (46.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.667    -0.420    vga_image_gen_inst/CLK
    SLICE_X7Y131         FDRE                                         r  vga_image_gen_inst/pix_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.279 r  vga_image_gen_inst/pix_data_reg[8]/Q
                         net (fo=5, routed)           0.124    -0.154    hdmi_ctrl_inst/encode_inst2/Q[0]
    SLICE_X6Y132         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/data_in_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.940    -0.186    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X6Y132         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/data_in_q_reg[0]/C
                         clock pessimism             -0.219    -0.405    
    SLICE_X6Y132         FDRE (Hold_fdre_C_D)         0.052    -0.353    hdmi_ctrl_inst/encode_inst2/data_in_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga_image_gen_inst/pix_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.719%)  route 0.156ns (45.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.667    -0.420    vga_image_gen_inst/CLK
    SLICE_X7Y131         FDRE                                         r  vga_image_gen_inst/pix_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.279 r  vga_image_gen_inst/pix_data_reg[15]/Q
                         net (fo=5, routed)           0.156    -0.122    vga_image_gen_inst/Q[3]
    SLICE_X6Y132         LUT3 (Prop_lut3_I1_O)        0.048    -0.074 r  vga_image_gen_inst/n1d[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.074    hdmi_ctrl_inst/encode_inst2/n1d_reg[3]_0
    SLICE_X6Y132         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.940    -0.186    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X6Y132         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/n1d_reg[3]/C
                         clock pessimism             -0.219    -0.405    
    SLICE_X6Y132         FDRE (Hold_fdre_C_D)         0.131    -0.274    hdmi_ctrl_inst/encode_inst2/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_in_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/n1q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.922%)  route 0.129ns (38.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.668    -0.419    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X6Y132         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/data_in_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.255 r  hdmi_ctrl_inst/encode_inst2/data_in_q_reg[7]/Q
                         net (fo=7, routed)           0.129    -0.126    hdmi_ctrl_inst/encode_inst2/p_0_in
    SLICE_X6Y133         LUT3 (Prop_lut3_I2_O)        0.045    -0.081 r  hdmi_ctrl_inst/encode_inst2/n1q_m[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.081    hdmi_ctrl_inst/encode_inst2/n1q_m[1]_i_1__0_n_0
    SLICE_X6Y133         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/n1q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.941    -0.185    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X6Y133         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/n1q_m_reg[1]/C
                         clock pessimism             -0.219    -0.404    
    SLICE_X6Y133         FDRE (Hold_fdre_C_D)         0.121    -0.283    hdmi_ctrl_inst/encode_inst2/n1q_m_reg[1]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.338%)  route 0.150ns (44.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.671    -0.416    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X3Y134         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.141    -0.275 r  hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[0]/Q
                         net (fo=2, routed)           0.150    -0.125    hdmi_ctrl_inst/encode_inst1/q_m_reg[0]
    SLICE_X2Y134         LUT6 (Prop_lut6_I5_O)        0.045    -0.080 r  hdmi_ctrl_inst/encode_inst1/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    hdmi_ctrl_inst/encode_inst1/data_out[2]
    SLICE_X2Y134         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.944    -0.182    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X2Y134         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[2]/C
                         clock pessimism             -0.221    -0.403    
    SLICE_X2Y134         FDCE (Hold_fdce_C_D)         0.121    -0.282    hdmi_ctrl_inst/encode_inst1/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_in_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.979%)  route 0.124ns (43.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.668    -0.419    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X6Y132         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/data_in_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.255 r  hdmi_ctrl_inst/encode_inst2/data_in_q_reg[1]/Q
                         net (fo=6, routed)           0.124    -0.131    hdmi_ctrl_inst/encode_inst2/p_0_in5_in
    SLICE_X7Y134         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.942    -0.184    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X7Y134         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[2]/C
                         clock pessimism             -0.219    -0.403    
    SLICE_X7Y134         FDRE (Hold_fdre_C_D)         0.066    -0.337    hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_1x_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         40.000      38.408     BUFGCTRL_X0Y1   clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X6Y131    hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X6Y131    hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X8Y131    hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X8Y131    hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X0Y135    hdmi_ctrl_inst/encode_inst1/cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X0Y134    hdmi_ctrl_inst/encode_inst1/cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X3Y135    hdmi_ctrl_inst/encode_inst1/cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X1Y135    hdmi_ctrl_inst/encode_inst1/cnt_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X6Y131    hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X6Y131    hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X8Y131    hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X8Y131    hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X0Y135    hdmi_ctrl_inst/encode_inst1/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X0Y134    hdmi_ctrl_inst/encode_inst1/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y135    hdmi_ctrl_inst/encode_inst1/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X1Y135    hdmi_ctrl_inst/encode_inst1/cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X5Y133    hdmi_ctrl_inst/encode_inst1/data_in_q_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y132    hdmi_ctrl_inst/encode_inst1/data_out_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X6Y131    hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X6Y131    hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X5Y132    hdmi_ctrl_inst/encode_inst1/data_in_q_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X5Y132    hdmi_ctrl_inst/encode_inst1/n1d_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X5Y132    hdmi_ctrl_inst/encode_inst1/n1d_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y131    hdmi_ctrl_inst/encode_inst3/data_out_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y131    hdmi_ctrl_inst/encode_inst3/data_out_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y131    hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y131    hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y131    hdmi_ctrl_inst/encode_inst3/data_out_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  c1_5x_clk_wiz_0
  To Clock:  c1_5x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.348ns (27.453%)  route 0.920ns (72.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 6.749 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.579    -1.652    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.348    -1.304 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.920    -0.384    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.450     6.749    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/C
                         clock pessimism             -0.456     6.293    
                         clock uncertainty           -0.124     6.169    
    OLOGIC_X0Y116        ODDR (Setup_oddr_C_D1)      -0.844     5.325    hdmi_ctrl_inst/par2ser_inst3/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.325    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.379ns (32.491%)  route 0.787ns (67.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 6.749 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.578    -1.653    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.379    -1.274 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.787    -0.486    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[0]
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.450     6.749    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/C
                         clock pessimism             -0.456     6.293    
                         clock uncertainty           -0.124     6.169    
    OLOGIC_X0Y116        ODDR (Setup_oddr_C_D2)      -0.707     5.462    hdmi_ctrl_inst/par2ser_inst3/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.462    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.348ns (39.350%)  route 0.536ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 6.743 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.580    -1.651    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y132         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.348    -1.303 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.536    -0.766    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.444     6.743    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/C
                         clock pessimism             -0.456     6.287    
                         clock uncertainty           -0.124     6.163    
    OLOGIC_X0Y130        ODDR (Setup_oddr_C_D1)      -0.844     5.319    hdmi_ctrl_inst/par2ser_inst1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.319    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.433ns (44.677%)  route 0.536ns (55.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.650ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.581    -1.650    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.433    -1.217 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.536    -0.680    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.447     6.746    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/C
                         clock pessimism             -0.456     6.290    
                         clock uncertainty           -0.124     6.166    
    OLOGIC_X0Y132        ODDR (Setup_oddr_C_D1)      -0.707     5.459    hdmi_ctrl_inst/par2ser_inst2/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.459    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.379ns (39.448%)  route 0.582ns (60.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 6.743 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.649ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.582    -1.649    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X1Y134         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.379    -1.270 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.582    -0.688    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[0]
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.444     6.743    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/C
                         clock pessimism             -0.456     6.287    
                         clock uncertainty           -0.124     6.163    
    OLOGIC_X0Y130        ODDR (Setup_oddr_C_D2)      -0.707     5.456    hdmi_ctrl_inst/par2ser_inst1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.456    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.379ns (46.464%)  route 0.437ns (53.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 6.743 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.575    -1.656    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.379    -1.277 r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.437    -0.840    hdmi_ctrl_inst/par2ser_inst4/data_fall_s[0]
    OLOGIC_X0Y128        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.444     6.743    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    OLOGIC_X0Y128        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/C
                         clock pessimism             -0.456     6.287    
                         clock uncertainty           -0.124     6.163    
    OLOGIC_X0Y128        ODDR (Setup_oddr_C_D2)      -0.707     5.456    hdmi_ctrl_inst/par2ser_inst4/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.456    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  6.296    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.379ns (47.343%)  route 0.422ns (52.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.650ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.581    -1.650    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X3Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.379    -1.271 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.422    -0.849    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[0]
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.447     6.746    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/C
                         clock pessimism             -0.456     6.290    
                         clock uncertainty           -0.124     6.166    
    OLOGIC_X0Y132        ODDR (Setup_oddr_C_D2)      -0.707     5.459    hdmi_ctrl_inst/par2ser_inst2/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.459    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  6.308    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.379ns (47.601%)  route 0.417ns (52.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 6.743 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.575    -1.656    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.379    -1.277 r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.417    -0.859    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y128        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.444     6.743    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    OLOGIC_X0Y128        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/C
                         clock pessimism             -0.456     6.287    
                         clock uncertainty           -0.124     6.163    
    OLOGIC_X0Y128        ODDR (Setup_oddr_C_D1)      -0.707     5.456    hdmi_ctrl_inst/par2ser_inst4/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.456    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.633ns (42.168%)  route 0.868ns (57.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 6.766 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.650ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.581    -1.650    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.398    -1.252 r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/Q
                         net (fo=13, routed)          0.868    -0.384    hdmi_ctrl_inst/par2ser_inst2/p_4_in
    SLICE_X3Y133         LUT3 (Prop_lut3_I1_O)        0.235    -0.149 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[1]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.466     6.766    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X3Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/C
                         clock pessimism             -0.439     6.326    
                         clock uncertainty           -0.124     6.202    
    SLICE_X3Y133         FDRE (Setup_fdre_C_D)        0.032     6.234    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                          6.234    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.647ns (42.703%)  route 0.868ns (57.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 6.766 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.650ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.581    -1.650    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.398    -1.252 r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/Q
                         net (fo=13, routed)          0.868    -0.384    hdmi_ctrl_inst/par2ser_inst2/p_4_in
    SLICE_X3Y133         LUT3 (Prop_lut3_I1_O)        0.249    -0.135 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[3]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.466     6.766    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X3Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[3]/C
                         clock pessimism             -0.439     6.326    
                         clock uncertainty           -0.124     6.202    
    SLICE_X3Y133         FDRE (Setup_fdre_C_D)        0.069     6.271    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                          6.271    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  6.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.652%)  route 0.061ns (32.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.665    -0.422    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X0Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.128    -0.294 r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/Q
                         net (fo=1, routed)           0.061    -0.233    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg_n_0_[2]
    SLICE_X1Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.938    -0.188    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[1]/C
                         clock pessimism             -0.221    -0.409    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.019    -0.390    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.320%)  route 0.114ns (44.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.666    -0.421    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X0Y129         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.166    hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg_n_0_[2]
    SLICE_X1Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.938    -0.188    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]/C
                         clock pessimism             -0.220    -0.408    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.066    -0.342    hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (58.003%)  route 0.138ns (41.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.670    -0.417    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X1Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDRE (Prop_fdre_C_Q)         0.141    -0.276 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/Q
                         net (fo=1, routed)           0.138    -0.138    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg_n_0_[4]
    SLICE_X1Y134         LUT3 (Prop_lut3_I2_O)        0.049    -0.089 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[3]_i_1_n_0
    SLICE_X1Y134         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.944    -0.182    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X1Y134         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/C
                         clock pessimism             -0.220    -0.402    
    SLICE_X1Y134         FDRE (Hold_fdre_C_D)         0.107    -0.295    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.303%)  route 0.126ns (49.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.665    -0.422    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X0Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.128    -0.294 r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/Q
                         net (fo=11, routed)          0.126    -0.167    hdmi_ctrl_inst/par2ser_inst4/p_4_in
    SLICE_X0Y129         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.939    -0.187    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X0Y129         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[4]/C
                         clock pessimism             -0.220    -0.407    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.012    -0.395    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.207ns (56.182%)  route 0.161ns (43.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.670    -0.417    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.253 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/Q
                         net (fo=1, routed)           0.161    -0.091    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg_n_0_[2]
    SLICE_X2Y133         LUT3 (Prop_lut3_I2_O)        0.043    -0.048 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.048    hdmi_ctrl_inst/par2ser_inst2/data_rise_s[1]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.943    -0.183    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/C
                         clock pessimism             -0.234    -0.417    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.131    -0.286    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.421%)  route 0.166ns (47.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.665    -0.422    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X0Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[1]/Q
                         net (fo=2, routed)           0.166    -0.115    hdmi_ctrl_inst/par2ser_inst4/cnt_reg_n_0_[1]
    SLICE_X0Y128         LUT2 (Prop_lut2_I1_O)        0.042    -0.073 r  hdmi_ctrl_inst/par2ser_inst4/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    hdmi_ctrl_inst/par2ser_inst4/cnt[2]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.938    -0.188    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X0Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/C
                         clock pessimism             -0.234    -0.422    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.107    -0.315    hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.246ns (66.647%)  route 0.123ns (33.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.670    -0.417    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.148    -0.269 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/Q
                         net (fo=1, routed)           0.123    -0.146    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg_n_0_[3]
    SLICE_X2Y133         LUT3 (Prop_lut3_I2_O)        0.098    -0.048 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.048    hdmi_ctrl_inst/par2ser_inst2/data_rise_s[2]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.943    -0.183    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/C
                         clock pessimism             -0.234    -0.417    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.121    -0.296    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.184ns (51.782%)  route 0.171ns (48.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.669    -0.418    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y132         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.141    -0.277 r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/Q
                         net (fo=3, routed)           0.171    -0.105    hdmi_ctrl_inst/par2ser_inst1/cnt_reg_n_0_[0]
    SLICE_X0Y132         LUT3 (Prop_lut3_I1_O)        0.043    -0.062 r  hdmi_ctrl_inst/par2ser_inst1/cnt[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.062    hdmi_ctrl_inst/par2ser_inst1/cnt[2]_i_1__2_n_0
    SLICE_X0Y132         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.942    -0.184    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X0Y132         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
                         clock pessimism             -0.234    -0.418    
    SLICE_X0Y132         FDRE (Hold_fdre_C_D)         0.107    -0.311    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst3/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.184ns (51.782%)  route 0.171ns (48.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.668    -0.419    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hdmi_ctrl_inst/par2ser_inst3/cnt_reg[0]/Q
                         net (fo=3, routed)           0.171    -0.106    hdmi_ctrl_inst/par2ser_inst3/cnt_reg_n_0_[0]
    SLICE_X0Y131         LUT3 (Prop_lut3_I1_O)        0.043    -0.063 r  hdmi_ctrl_inst/par2ser_inst3/cnt[2]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.063    hdmi_ctrl_inst/par2ser_inst3/cnt[2]_i_1__4_n_0
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.941    -0.185    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/cnt_reg[2]/C
                         clock pessimism             -0.234    -0.419    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.107    -0.312    hdmi_ctrl_inst/par2ser_inst3/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.489%)  route 0.173ns (45.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.670    -0.417    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.253 r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.173    -0.080    hdmi_ctrl_inst/par2ser_inst2/cnt_reg_n_0_[0]
    SLICE_X2Y133         LUT3 (Prop_lut3_I1_O)        0.043    -0.037 r  hdmi_ctrl_inst/par2ser_inst2/cnt[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.037    hdmi_ctrl_inst/par2ser_inst2/cnt[2]_i_1__3_n_0
    SLICE_X2Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.943    -0.183    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/C
                         clock pessimism             -0.234    -0.417    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.131    -0.286    hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1_5x_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0   clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y130   hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y132   hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y116   hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y128   hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X0Y132    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X0Y132    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X0Y132    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X1Y134    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y130    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y130    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y130    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y130    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y130    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y129    hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y129    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y129    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y132    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y132    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X1Y134    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X1Y134    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X1Y134    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X1Y134    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X1Y134    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y131    hdmi_ctrl_inst/par2ser_inst3/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y131    hdmi_ctrl_inst/par2ser_inst3/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y131    hdmi_ctrl_inst/par2ser_inst3/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y131    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y131    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y2   clk_gen_inst/clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  c0_1x_clk_wiz_0
  To Clock:  c1_5x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.484ns (23.213%)  route 1.601ns (76.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 6.763 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.579    -1.652    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X3Y131         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDCE (Prop_fdce_C_Q)         0.379    -1.273 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[1]/Q
                         net (fo=3, routed)           1.601     0.328    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]_0[1]
    SLICE_X0Y130         LUT3 (Prop_lut3_I0_O)        0.105     0.433 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.433    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[0]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.463     6.763    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
                         clock pessimism             -0.604     6.159    
                         clock uncertainty           -0.306     5.853    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.030     5.883    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                          5.883    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.498ns (23.725%)  route 1.601ns (76.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 6.763 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.579    -1.652    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X3Y131         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDCE (Prop_fdce_C_Q)         0.379    -1.273 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[1]/Q
                         net (fo=3, routed)           1.601     0.328    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]_0[1]
    SLICE_X0Y130         LUT3 (Prop_lut3_I0_O)        0.119     0.447 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.447    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[1]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.463     6.763    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[1]/C
                         clock pessimism             -0.604     6.159    
                         clock uncertainty           -0.306     5.853    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.069     5.922    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                          5.922    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.538ns (26.367%)  route 1.502ns (73.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 6.764 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.579    -1.652    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X2Y131         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDCE (Prop_fdce_C_Q)         0.433    -1.219 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/Q
                         net (fo=3, routed)           1.502     0.284    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]_0[2]
    SLICE_X0Y131         LUT3 (Prop_lut3_I0_O)        0.105     0.389 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.389    hdmi_ctrl_inst/par2ser_inst3/data_rise_s[1]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.464     6.764    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/C
                         clock pessimism             -0.604     6.160    
                         clock uncertainty           -0.306     5.854    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.032     5.886    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          5.886    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.538ns (26.379%)  route 1.501ns (73.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 6.764 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.579    -1.652    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X2Y131         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDCE (Prop_fdce_C_Q)         0.433    -1.219 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/Q
                         net (fo=3, routed)           1.501     0.283    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]_0[2]
    SLICE_X0Y131         LUT3 (Prop_lut3_I0_O)        0.105     0.388 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.388    hdmi_ctrl_inst/par2ser_inst3/data_rise_s[2]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.464     6.764    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/C
                         clock pessimism             -0.604     6.160    
                         clock uncertainty           -0.306     5.854    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.033     5.887    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          5.887    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.554ns (26.940%)  route 1.502ns (73.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 6.764 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.579    -1.652    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X2Y131         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDCE (Prop_fdce_C_Q)         0.433    -1.219 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/Q
                         net (fo=3, routed)           1.502     0.284    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]_0[2]
    SLICE_X0Y131         LUT3 (Prop_lut3_I0_O)        0.121     0.405 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.405    hdmi_ctrl_inst/par2ser_inst3/data_rise_s[3]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.464     6.764    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y131         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]/C
                         clock pessimism             -0.604     6.160    
                         clock uncertainty           -0.306     5.854    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.069     5.923    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                          5.923    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.538ns (27.328%)  route 1.431ns (72.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 6.766 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.649ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.582    -1.649    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X2Y134         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.433    -1.216 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[1]/Q
                         net (fo=3, routed)           1.431     0.215    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]_0[1]
    SLICE_X1Y134         LUT3 (Prop_lut3_I0_O)        0.105     0.320 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.320    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[0]_i_1_n_0
    SLICE_X1Y134         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.466     6.766    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X1Y134         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
                         clock pessimism             -0.604     6.162    
                         clock uncertainty           -0.306     5.856    
    SLICE_X1Y134         FDRE (Setup_fdre_C_D)        0.030     5.886    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                          5.886    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.538ns (27.585%)  route 1.412ns (72.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 6.766 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.649ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.582    -1.649    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X2Y134         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.433    -1.216 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[1]/Q
                         net (fo=3, routed)           1.412     0.197    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]_0[1]
    SLICE_X1Y134         LUT3 (Prop_lut3_I0_O)        0.105     0.302 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.302    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[2]_i_1_n_0
    SLICE_X1Y134         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.466     6.766    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X1Y134         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/C
                         clock pessimism             -0.604     6.162    
                         clock uncertainty           -0.306     5.856    
    SLICE_X1Y134         FDRE (Setup_fdre_C_D)        0.032     5.888    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                          5.888    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.552ns (27.841%)  route 1.431ns (72.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 6.766 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.649ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.582    -1.649    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X2Y134         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.433    -1.216 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[1]/Q
                         net (fo=3, routed)           1.431     0.215    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]_0[1]
    SLICE_X1Y134         LUT3 (Prop_lut3_I0_O)        0.119     0.334 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.334    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[1]_i_1_n_0
    SLICE_X1Y134         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.466     6.766    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X1Y134         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/C
                         clock pessimism             -0.604     6.162    
                         clock uncertainty           -0.306     5.856    
    SLICE_X1Y134         FDRE (Setup_fdre_C_D)        0.069     5.925    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                          5.925    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.538ns (27.126%)  route 1.445ns (72.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 6.766 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.580    -1.651    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X6Y134         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.433    -1.218 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[2]/Q
                         net (fo=2, routed)           1.445     0.228    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]_0[2]
    SLICE_X2Y133         LUT3 (Prop_lut3_I0_O)        0.105     0.333 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.333    hdmi_ctrl_inst/par2ser_inst2/data_rise_s[2]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.466     6.766    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/C
                         clock pessimism             -0.604     6.162    
                         clock uncertainty           -0.306     5.856    
    SLICE_X2Y133         FDRE (Setup_fdre_C_D)        0.074     5.930    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          5.930    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.484ns (24.996%)  route 1.452ns (75.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 6.763 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.652ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         1.579    -1.652    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X3Y131         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDCE (Prop_fdce_C_Q)         0.379    -1.273 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[1]/Q
                         net (fo=3, routed)           1.452     0.180    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]_0[1]
    SLICE_X0Y130         LUT3 (Prop_lut3_I0_O)        0.105     0.285 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.285    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[2]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.463     6.763    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[2]/C
                         clock pessimism             -0.604     6.159    
                         clock uncertainty           -0.306     5.853    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.032     5.885    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                          5.885    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  5.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.184ns (22.002%)  route 0.652ns (77.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.668    -0.419    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X3Y131         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDCE (Prop_fdce_C_Q)         0.141    -0.278 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/Q
                         net (fo=1, routed)           0.652     0.375    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]_0[3]
    SLICE_X0Y130         LUT3 (Prop_lut3_I0_O)        0.043     0.418 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.418    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.940    -0.186    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/C
                         clock pessimism              0.087    -0.099    
                         clock uncertainty            0.306     0.207    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.107     0.314    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.418    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.208ns (24.680%)  route 0.635ns (75.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.671    -0.416    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X2Y134         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.164    -0.252 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[8]/Q
                         net (fo=1, routed)           0.635     0.383    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]_0[4]
    SLICE_X1Y134         LUT2 (Prop_lut2_I1_O)        0.044     0.427 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.427    hdmi_ctrl_inst/par2ser_inst1/data_rise_s[4]_i_1_n_0
    SLICE_X1Y134         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.944    -0.182    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X1Y134         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/C
                         clock pessimism              0.087    -0.095    
                         clock uncertainty            0.306     0.211    
    SLICE_X1Y134         FDRE (Hold_fdre_C_D)         0.107     0.318    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.189ns (21.937%)  route 0.673ns (78.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.669    -0.418    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X4Y133         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDCE (Prop_fdce_C_Q)         0.141    -0.277 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[1]/Q
                         net (fo=2, routed)           0.673     0.396    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]_0[1]
    SLICE_X3Y133         LUT3 (Prop_lut3_I0_O)        0.048     0.444 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.444    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[2]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.943    -0.183    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X3Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]/C
                         clock pessimism              0.087    -0.096    
                         clock uncertainty            0.306     0.210    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.107     0.317    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.317    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.207ns (23.822%)  route 0.662ns (76.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.671    -0.416    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X2Y134         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.164    -0.252 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/Q
                         net (fo=1, routed)           0.662     0.410    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]_0[3]
    SLICE_X1Y134         LUT3 (Prop_lut3_I0_O)        0.043     0.453 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.453    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[3]_i_1_n_0
    SLICE_X1Y134         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.944    -0.182    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X1Y134         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/C
                         clock pessimism              0.087    -0.095    
                         clock uncertainty            0.306     0.211    
    SLICE_X1Y134         FDRE (Hold_fdre_C_D)         0.107     0.318    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.338%)  route 0.686ns (78.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.669    -0.418    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X4Y133         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDCE (Prop_fdce_C_Q)         0.141    -0.277 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[7]/Q
                         net (fo=1, routed)           0.686     0.409    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]_0[5]
    SLICE_X3Y133         LUT3 (Prop_lut3_I0_O)        0.045     0.454 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.454    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[3]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.943    -0.183    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X3Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[3]/C
                         clock pessimism              0.087    -0.096    
                         clock uncertainty            0.306     0.210    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.107     0.317    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.317    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.665%)  route 0.673ns (78.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.669    -0.418    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X4Y133         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDCE (Prop_fdce_C_Q)         0.141    -0.277 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[1]/Q
                         net (fo=2, routed)           0.673     0.396    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]_0[1]
    SLICE_X3Y133         LUT3 (Prop_lut3_I0_O)        0.045     0.441 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.441    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[0]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.943    -0.183    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X3Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/C
                         clock pessimism              0.087    -0.096    
                         clock uncertainty            0.306     0.210    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.091     0.301    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.215ns (24.416%)  route 0.666ns (75.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.671    -0.416    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X2Y134         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.164    -0.252 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[2]/Q
                         net (fo=3, routed)           0.666     0.414    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]_0[2]
    SLICE_X1Y134         LUT3 (Prop_lut3_I0_O)        0.051     0.465 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.465    hdmi_ctrl_inst/par2ser_inst1/data_rise_s[3]_i_1_n_0
    SLICE_X1Y134         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.944    -0.182    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X1Y134         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/C
                         clock pessimism              0.087    -0.095    
                         clock uncertainty            0.306     0.211    
    SLICE_X1Y134         FDRE (Hold_fdre_C_D)         0.107     0.318    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.250ns (27.578%)  route 0.657ns (72.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.671    -0.416    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X2Y134         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.148    -0.268 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/Q
                         net (fo=1, routed)           0.657     0.389    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]_0[6]
    SLICE_X2Y133         LUT2 (Prop_lut2_I1_O)        0.102     0.491 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.491    hdmi_ctrl_inst/par2ser_inst2/data_rise_s[4]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.943    -0.183    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X2Y133         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/C
                         clock pessimism              0.087    -0.096    
                         clock uncertainty            0.306     0.210    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.131     0.341    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.209ns (23.897%)  route 0.666ns (76.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.671    -0.416    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X2Y134         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.164    -0.252 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[2]/Q
                         net (fo=3, routed)           0.666     0.414    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]_0[2]
    SLICE_X1Y134         LUT3 (Prop_lut3_I0_O)        0.045     0.459 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.459    hdmi_ctrl_inst/par2ser_inst1/data_rise_s[1]_i_1_n_0
    SLICE_X1Y134         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.944    -0.182    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X1Y134         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/C
                         clock pessimism              0.087    -0.095    
                         clock uncertainty            0.306     0.211    
    SLICE_X1Y134         FDRE (Hold_fdre_C_D)         0.092     0.303    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.185ns (20.669%)  route 0.710ns (79.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=113, routed)         0.668    -0.419    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X3Y131         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDCE (Prop_fdce_C_Q)         0.141    -0.278 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[1]/Q
                         net (fo=3, routed)           0.710     0.432    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]_0[1]
    SLICE_X0Y130         LUT3 (Prop_lut3_I0_O)        0.044     0.476 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.476    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[1]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.940    -0.186    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X0Y130         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[1]/C
                         clock pessimism              0.087    -0.099    
                         clock uncertainty            0.306     0.207    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.107     0.314    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.163    





