

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling05e5692e020006a57b48c20ea057df74  /home/pars/Documents/sim_10/spmv_vector
Extracting PTX file and ptxas options    1: spmv_vector.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_10/spmv_vector
self exe links to: /home/pars/Documents/sim_10/spmv_vector
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_10/spmv_vector
Running md5sum using "md5sum /home/pars/Documents/sim_10/spmv_vector "
self exe links to: /home/pars/Documents/sim_10/spmv_vector
Extracting specific PTX file named spmv_vector.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf : hostFun 0x0x5592e702c3bc, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_vector.1.sm_75.ptx
GPGPU-Sim PTX: allocating global region for "tex_x" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x404 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_PfE4ptrs" from 0x480 to 0x880 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x408 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_PfE4ptrs" from 0x480 to 0x680 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x410 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_PfE4ptrs" from 0x480 to 0x580 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x420 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_PfE4ptrs" from 0x480 to 0x500 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_PfE4ptrs" from 0x440 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_vector.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_vector.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=1152, cmem=404
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=1184, cmem=404
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=1296, cmem=404
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=1544, cmem=404
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=2052, cmem=404
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf : hostFun 0x0x5592e702c374, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf : hostFun 0x0x5592e702c32c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_Pf : hostFun 0x0x5592e702c2e4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf : hostFun 0x0x5592e702c29c, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/higgs-twitter.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 456626 |E| 14855819
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (256 threads/CTA) ...
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x5592e703c320, array = 0x5592ef598860
GPGPU-Sim PTX:   devPtr32 = c74d3400
GPGPU-Sim PTX:   Name corresponding to textureReference: tex_x
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc74d3400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc74d3400
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcdd860dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcdd860d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcdd860c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcdd860c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcdd860b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcdd860b0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5592e702c3bc (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x10d0 (spmv_vector.1.sm_75.ptx:751) @%p1 bra $L__BB4_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1498 (spmv_vector.1.sm_75.ptx:894) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1170 (spmv_vector.1.sm_75.ptx:774) @%p2 bra $L__BB4_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11a0 (spmv_vector.1.sm_75.ptx:783) ld.shared.u32 %r10, [%r5];

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x11c8 (spmv_vector.1.sm_75.ptx:788) @%p3 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1398 (spmv_vector.1.sm_75.ptx:857) st.shared.f32 [%r6], %f66;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1210 (spmv_vector.1.sm_75.ptx:798) @%p4 bra $L__BB4_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c8 (spmv_vector.1.sm_75.ptx:826) setp.lt.u32 %p7, %r13, 96;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1260 (spmv_vector.1.sm_75.ptx:809) @%p5 bra $L__BB4_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c8 (spmv_vector.1.sm_75.ptx:826) setp.lt.u32 %p7, %r13, 96;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1298 (spmv_vector.1.sm_75.ptx:817) @%p6 bra $L__BB4_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c8 (spmv_vector.1.sm_75.ptx:826) setp.lt.u32 %p7, %r13, 96;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x12d0 (spmv_vector.1.sm_75.ptx:827) @%p7 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1398 (spmv_vector.1.sm_75.ptx:857) st.shared.f32 [%r6], %f66;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1390 (spmv_vector.1.sm_75.ptx:854) @%p8 bra $L__BB4_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1398 (spmv_vector.1.sm_75.ptx:857) st.shared.f32 [%r6], %f66;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1448 (spmv_vector.1.sm_75.ptx:879) @%p9 bra $L__BB4_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (spmv_vector.1.sm_75.ptx:889) add.s32 %r47, %r47, %r8;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1490 (spmv_vector.1.sm_75.ptx:891) @%p10 bra $L__BB4_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1498 (spmv_vector.1.sm_75.ptx:894) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'
Destroy streams for kernel 1: size 0
kernel_name = _Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 5279020
gpu_sim_insn = 625320445
gpu_ipc =     118.4539
gpu_tot_sim_cycle = 5279020
gpu_tot_sim_insn = 625320445
gpu_tot_ipc =     118.4539
gpu_tot_issued_cta = 120
gpu_occupancy = 87.5634% 
gpu_tot_occupancy = 87.5634% 
max_total_param_size = 0
gpu_stall_dramfull = 25467
gpu_stall_icnt2sh    = 2830
partiton_level_parallism =       2.5057
partiton_level_parallism_total  =       2.5057
partiton_level_parallism_util =       3.2786
partiton_level_parallism_util_total  =       3.2786
L2_BW  =     326.0754 GB/Sec
L2_BW_total  =     326.0754 GB/Sec
gpu_total_sim_rate=20887

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 250228, Miss = 158152, Miss_rate = 0.632, Pending_hits = 41777, Reservation_fails = 10907
	L1D_cache_core[1]: Access = 225428, Miss = 138167, Miss_rate = 0.613, Pending_hits = 41885, Reservation_fails = 8550
	L1D_cache_core[2]: Access = 236888, Miss = 148832, Miss_rate = 0.628, Pending_hits = 41730, Reservation_fails = 10976
	L1D_cache_core[3]: Access = 223262, Miss = 136392, Miss_rate = 0.611, Pending_hits = 41529, Reservation_fails = 10023
	L1D_cache_core[4]: Access = 233316, Miss = 143264, Miss_rate = 0.614, Pending_hits = 42038, Reservation_fails = 11134
	L1D_cache_core[5]: Access = 219596, Miss = 133623, Miss_rate = 0.608, Pending_hits = 41543, Reservation_fails = 10383
	L1D_cache_core[6]: Access = 209908, Miss = 124722, Miss_rate = 0.594, Pending_hits = 41820, Reservation_fails = 10603
	L1D_cache_core[7]: Access = 234550, Miss = 143195, Miss_rate = 0.611, Pending_hits = 41819, Reservation_fails = 9614
	L1D_cache_core[8]: Access = 212082, Miss = 127185, Miss_rate = 0.600, Pending_hits = 41906, Reservation_fails = 10419
	L1D_cache_core[9]: Access = 229468, Miss = 141587, Miss_rate = 0.617, Pending_hits = 42016, Reservation_fails = 9213
	L1D_cache_core[10]: Access = 238950, Miss = 149176, Miss_rate = 0.624, Pending_hits = 41799, Reservation_fails = 10580
	L1D_cache_core[11]: Access = 228702, Miss = 142642, Miss_rate = 0.624, Pending_hits = 41924, Reservation_fails = 8514
	L1D_cache_core[12]: Access = 209776, Miss = 126024, Miss_rate = 0.601, Pending_hits = 41742, Reservation_fails = 9896
	L1D_cache_core[13]: Access = 216482, Miss = 130125, Miss_rate = 0.601, Pending_hits = 41677, Reservation_fails = 9008
	L1D_cache_core[14]: Access = 208802, Miss = 124776, Miss_rate = 0.598, Pending_hits = 41760, Reservation_fails = 10936
	L1D_cache_core[15]: Access = 211806, Miss = 126471, Miss_rate = 0.597, Pending_hits = 41738, Reservation_fails = 9018
	L1D_cache_core[16]: Access = 212830, Miss = 130664, Miss_rate = 0.614, Pending_hits = 41857, Reservation_fails = 10719
	L1D_cache_core[17]: Access = 221482, Miss = 134202, Miss_rate = 0.606, Pending_hits = 41756, Reservation_fails = 8317
	L1D_cache_core[18]: Access = 201918, Miss = 119650, Miss_rate = 0.593, Pending_hits = 41770, Reservation_fails = 10617
	L1D_cache_core[19]: Access = 213384, Miss = 128515, Miss_rate = 0.602, Pending_hits = 41795, Reservation_fails = 9471
	L1D_cache_core[20]: Access = 204726, Miss = 120682, Miss_rate = 0.589, Pending_hits = 41816, Reservation_fails = 10868
	L1D_cache_core[21]: Access = 194054, Miss = 112234, Miss_rate = 0.578, Pending_hits = 41664, Reservation_fails = 8751
	L1D_cache_core[22]: Access = 197598, Miss = 116056, Miss_rate = 0.587, Pending_hits = 41928, Reservation_fails = 10420
	L1D_cache_core[23]: Access = 220420, Miss = 134264, Miss_rate = 0.609, Pending_hits = 41727, Reservation_fails = 9408
	L1D_cache_core[24]: Access = 231374, Miss = 143004, Miss_rate = 0.618, Pending_hits = 41643, Reservation_fails = 10960
	L1D_cache_core[25]: Access = 241518, Miss = 153490, Miss_rate = 0.636, Pending_hits = 41722, Reservation_fails = 9255
	L1D_cache_core[26]: Access = 227182, Miss = 138631, Miss_rate = 0.610, Pending_hits = 41569, Reservation_fails = 10866
	L1D_cache_core[27]: Access = 239276, Miss = 149512, Miss_rate = 0.625, Pending_hits = 41473, Reservation_fails = 11250
	L1D_cache_core[28]: Access = 221592, Miss = 135530, Miss_rate = 0.612, Pending_hits = 41897, Reservation_fails = 10462
	L1D_cache_core[29]: Access = 221212, Miss = 133028, Miss_rate = 0.601, Pending_hits = 41826, Reservation_fails = 9844
	L1D_total_cache_accesses = 6637810
	L1D_total_cache_misses = 4043795
	L1D_total_cache_miss_rate = 0.6092
	L1D_total_cache_pending_hits = 1253146
	L1D_total_cache_reservation_fails = 300982
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 11260838
	L1T_total_cache_misses = 8726994
	L1T_total_cache_miss_rate = 0.7750
	L1T_total_cache_pending_hits = 2533844
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 884243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1253146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1183347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 300982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2860448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1253146
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2533844
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 8726994
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 456626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6181184
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 11260838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 456626

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 997
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 299332
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 653
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
33997, 31787, 30877, 32135, 33982, 34704, 31350, 35564, 33092, 31182, 31043, 31924, 31859, 32098, 30639, 34209, 32238, 30850, 30732, 32289, 31920, 30905, 30693, 30757, 31955, 30495, 31941, 31513, 30637, 31012, 30979, 30330, 
gpgpu_n_tot_thrd_icount = 964394400
gpgpu_n_tot_w_icount = 30137325
gpgpu_n_stall_shd_mem = 15806726
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4043795
gpgpu_n_mem_write_global = 456626
gpgpu_n_mem_texture = 8726994
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 31081516
gpgpu_n_store_insn = 456626
gpgpu_n_shmem_insn = 191326294
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 14855819
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 153600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 75502
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 586548
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4166538	W0_Idle:31865487	W0_Scoreboard:464299546	W1:4081272	W2:3234123	W3:694845	W4:529423	W5:422122	W6:346644	W7:292584	W8:250498	W9:215009	W10:187438	W11:168343	W12:153621	W13:141297	W14:129894	W15:117631	W16:110223	W17:104018	W18:99263	W19:92089	W20:86609	W21:83946	W22:78568	W23:75749	W24:71571	W25:70258	W26:64529	W27:64601	W28:60736	W29:59412	W30:58035	W31:54092	W32:17938882
single_issue_nums: WS0:7539686	WS1:7527004	WS2:7529593	WS3:7541042	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32350360 {8:4043795,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18265040 {40:456626,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 69815952 {8:8726994,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 161751800 {40:4043795,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3653008 {8:456626,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 1396319040 {40:34907976,}
maxmflatency = 2142 
max_icnt2mem_latency = 1325 
maxmrqlatency = 698 
max_icnt2sh_latency = 979 
averagemflatency = 444 
avg_icnt2mem_latency = 5 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 224 
mrq_lat_table:2024576 	33386 	65282 	356128 	2135954 	170423 	11844 	2771 	1156 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6415570 	19204080 	13750775 	37965 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7276548 	1401983 	43630 	1844 	4443186 	52892 	3787 	1929 	1443 	173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1392761 	848630 	1137721 	1799834 	3085588 	5295557 	9541865 	14672517 	1633924 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	435 	4579 	259 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        12        20        12        12        20        13        36        20        32        52        16        36        12        12 
dram[1]:        12        24        12        20        12        12        16        12        40        28        32        52        32        28        12        28 
dram[2]:        20        20        24        12        16         9        12        12        32        24        40        24        32        24        40        16 
dram[3]:        32        20        12        10        12        12        16        16        28        24        16        40        28        28        20        16 
dram[4]:        16        12        12        12        12        16        16        16        32        28        44        24        12        12        12        16 
dram[5]:        24        20        16        12        12        16        11        16        20        20        36        24        16        28        20        12 
dram[6]:        14        20        16        12        16        16        12        16        24        44        24        24        20        20        12        16 
dram[7]:        16        32        20        12        10        12        20        20        20        40        28        40        44        24        12        16 
dram[8]:        20        20        12        12        12        20        16        16        48        36        44        24        16        28        16        28 
dram[9]:        36        12        24        12        20        12        16        16        16        24        20        56        36        20        32        12 
dram[10]:        12        16        12        12         9        12        16        16        24        28        16        60        36        28        16        20 
dram[11]:        12        12        16        12        10        28        12        12        44        28        40        36        36        16        16        20 
maximum service time to same row:
dram[0]:     72593     49684    114729     48934     83468     50539     72547     56818    118229     63598    116230    109108     87505     92541     50955     52444 
dram[1]:     68800     87419     49915     95849     50882     77168     61749     67845     38957    195282     58118     93853    172727    131443     52757     77993 
dram[2]:     74222     65429    150886    187305     55587    129736     52829     86591    175290     87059     67708    110196     66094     94915    160395     80560 
dram[3]:     68654     75671    176656     63841     63006     48632     56149     61657    145682     41972     48039     36320     61021     60767    173501     52771 
dram[4]:     51689     81950     54940     82766     97713     55152     69074    102663     72663     98667     75814     65794     85877     92391     86464     97598 
dram[5]:     99583     75798     73490     97794     69448    223457     48426    129437     51134     55831     72273    135221     92391     59308     92160     99680 
dram[6]:     64951    107811     57693     32533     75621     57859    159019     50684     59193     75352     89590     81229     54327     89016     69365     47813 
dram[7]:    103939    147155     53461     51714     52490     88178    114846     62196    130808     65508     63879    126253    167864     70375     92720    198482 
dram[8]:     58422     53399    104851    143183     90521    164147    133402     69668    106023     54391     44544     98372     56906    145547    100634    107720 
dram[9]:     51923     82212     63837     77224     80842     72011     69473     75038    133434     54626    147120     75642     88906     58632    143597     32594 
dram[10]:     56117     99689     83265     99534     62527     92282     78183     95108     73808     94866     50271     97962     88663     79464     83982     96015 
dram[11]:     71450     82579     99528     94319     87516    102303     50369    139672     52647    386724     53676     88285     96153     84493     84744     75713 
average row accesses per activate:
dram[0]:  2.455322  2.456902  2.444160  2.425940  2.360341  2.361670  2.349849  2.337235  2.389219  2.393167  2.422825  2.434642  2.404371  2.402110  2.451694  2.453558 
dram[1]:  2.452986  2.445032  2.432213  2.429186  2.353558  2.353021  2.342717  2.347305  2.415641  2.412922  2.450917  2.423399  2.417684  2.408026  2.456528  2.443223 
dram[2]:  2.445975  2.478971  2.447346  2.441591  2.342922  2.338566  2.355864  2.355750  2.384877  2.400000  2.433585  2.415608  2.423914  2.424624  2.460452  2.460516 
dram[3]:  2.463293  2.475913  2.435749  2.422975  2.334712  2.325217  2.341105  2.343239  2.407604  2.410247  2.420138  2.418782  2.398343  2.412159  2.457813  2.452641 
dram[4]:  2.448175  2.446894  2.427010  2.441134  2.344048  2.341226  2.339885  2.356582  2.393931  2.417091  2.408498  2.427670  2.398116  2.393677  2.444031  2.452664 
dram[5]:  2.464728  2.463220  2.429031  2.437070  2.339256  2.342613  2.342983  2.347665  2.402699  2.411788  2.414282  2.435046  2.420950  2.431078  2.431171  2.443514 
dram[6]:  2.460715  2.473610  2.434634  2.434247  2.340189  2.335177  2.351724  2.356865  2.395394  2.399303  2.427003  2.404125  2.415057  2.410751  2.428835  2.442138 
dram[7]:  2.472437  2.463819  2.439610  2.439095  2.348536  2.341028  2.354854  2.352884  2.421366  2.409907  2.458270  2.432210  2.429358  2.422538  2.445848  2.436921 
dram[8]:  2.481152  2.464572  2.439931  2.429769  2.365971  2.352760  2.341703  2.349417  2.412954  2.413730  2.421985  2.427296  2.426769  2.436418  2.451409  2.455295 
dram[9]:  2.453680  2.475040  2.421142  2.437962  2.341685  2.327241  2.332455  2.348150  2.402945  2.405724  2.412638  2.406457  2.409503  2.404450  2.442034  2.444648 
dram[10]:  2.453504  2.461503  2.426740  2.430788  2.334645  2.342419  2.339904  2.339499  2.396183  2.391254  2.419009  2.410396  2.404553  2.402046  2.437043  2.458333 
dram[11]:  2.458774  2.473809  2.424306  2.430385  2.339268  2.357678  2.354964  2.356334  2.394739  2.409728  2.427976  2.434832  2.409462  2.427386  2.475100  2.448609 
average row locality = 4801551/1992168 = 2.410214
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     26189     26006     25464     25276     23802     23505     23799     23656     24649     24557     25243     25312     24592     24311     25005     25062 
dram[1]:     25678     25675     25243     25133     23759     23852     23633     23795     24679     24730     25427     25143     24325     24396     24805     24659 
dram[2]:     25893     26201     25724     25438     23279     23433     23832     23671     24312     24726     25196     25036     24603     24423     25059     25152 
dram[3]:     26330     26123     25370     25333     23416     23569     23908     23905     24646     24915     25326     25150     24613     24516     25131     24691 
dram[4]:     25754     25956     25307     25301     23587     23739     23798     24000     24598     24851     25041     25098     24214     24565     24754     25128 
dram[5]:     25891     26046     25433     25254     23442     23645     23781     23831     24843     24625     24968     25120     24490     24847     24914     24884 
dram[6]:     25969     26234     25312     25211     23715     23335     23914     23906     24548     24500     25352     24761     24363     24481     24738     25162 
dram[7]:     25991     25948     25276     25064     23489     23443     23864     23943     24519     24809     25615     25111     24498     24461     24777     24739 
dram[8]:     26256     26231     25173     25281     23879     23440     23623     23948     24820     24749     25169     25306     24391     24962     24947     25115 
dram[9]:     26058     26281     25427     25465     23727     23631     23610     23944     24665     24415     25205     25117     24676     24474     24972     25174 
dram[10]:     25707     26040     25318     25270     23486     23687     23731     23740     24476     24588     24798     24981     24490     24394     24828     24841 
dram[11]:     25859     25913     25175     25237     23522     23959     23912     23891     24598     24668     25365     25255     24566     24640     25193     25144 
total dram reads = 4752436
bank skew: 26330/23279 = 1.13
chip skew: 397290/394375 = 1.01
number of total write accesses:
dram[0]:       252       246       287       280       313       305       314       305       314       309       310       303       287       277       253       244 
dram[1]:       246       256       279       292       297       320       300       320       300       320       295       320       271       296       244       256 
dram[2]:       226       256       259       291       281       318       282       316       283       315       278       319       256       293       226       256 
dram[3]:       252       243       287       278       312       305       311       304       313       303       311       301       288       281       251       245 
dram[4]:       245       256       275       292       305       320       299       320       299       320       298       320       275       296       248       256 
dram[5]:       230       256       262       290       286       317       288       309       288       318       287       313       263       289       227       255 
dram[6]:       254       246       289       279       315       304       313       302       316       306       313       303       284       275       253       246 
dram[7]:       243       256       280       292       301       320       291       320       298       320       306       320       270       292       239       256 
dram[8]:       226       256       262       292       286       320       283       315       283       319       283       317       253       291       226       256 
dram[9]:       252       244       286       278       313       307       311       304       312       300       311       303       285       276       251       243 
dram[10]:       241       256       281       292       302       320       291       320       299       320       299       320       269       292       243       256 
dram[11]:       230       256       270       293       289       314       286       315       288       316       283       316       260       285       228       256 
total dram writes = 54685
bank skew: 320/226 = 1.42
chip skew: 4624/4455 = 1.04
average mf latency per bank:
dram[0]:       3444      3386      3213      3217      3184      3220      3407      3237      4082      3886      4141      3938      4104      3837      3852      3556
dram[1]:       3674      3694      3305      3628      3341      3329      3347      3390      4053      4015      4091      4604      3923      4072      3990      3960
dram[2]:       3328      3271      2986      3113      3283      3238      3033      2976      3666      3665      4091      4030      3683      3874      3549      3452
dram[3]:       3511      3270      3385      3115      3482      3207      3457      3149      3992      3654      4264      3979      4106      3702      3863      3560
dram[4]:       3451      3168      3225      3056      3352      3135      3207      2919      4017      3672      4034      4130      4047      3775      3611      3446
dram[5]:       3280      3353      3080      3177      3327      3537      3052      3183      3504      3923      4397      4308      3892      3894      3657      3844
dram[6]:       3419      3427      3237      3303      3253      3591      2993      3343      3876      4067      4019      4435      4041      4212      3845      3736
dram[7]:       3498      3602      3163      3274      3435      3340      3277      3128      3993      3761      4010      4237      3910      3882      3747      3634
dram[8]:       3573      2990      3600      2969      3463      3015      3719      2821      4179      3412      4353      3639      4048      3323      3838      3310
dram[9]:       3565      3421      3561      3306      3417      3285      3528      3172      4229      4102      4436      4473      4265      4231      3901      3589
dram[10]:       3774      3918      3435      3695      3363      3464      3295      3660      4319      4286      4522      4796      4213      4467      3995      4245
dram[11]:       3488      3489      3347      3195      3373      3249      3240      3133      4270      3961      4082      4094      3926      4036      3650      3711
maximum mf latency per bank:
dram[0]:       1489      1514      1404      1521      1406      1711      1561      1592      1387      1937      1360      1543      1572      1599      1399      1681
dram[1]:       1521      1641      1544      1571      1601      1378      1642      1480      2142      1638      1421      1586      1582      1802      1619      1537
dram[2]:       1370      1255      1199      1396      1183      1252      1203      1286      1355      1318      1138      1246      1279      1304      1209      1260
dram[3]:       1362      1369      1368      1301      1273      1470      1354      1371      1386      1410      1328      1236      1368      1307      1498      1478
dram[4]:       1569      1476      1335      1494      1487      1474      1322      1485      1508      1636      1371      1441      1447      1468      1307      1413
dram[5]:       1701      1590      1632      1839      1648      1807      1886      1879      1605      1876      1827      1716      1877      1869      1604      1804
dram[6]:       1557      1672      1795      1510      1597      1610      1842      1734      1580      1594      1596      1571      1696      1435      1878      1667
dram[7]:       1400      1697      1379      1382      1398      1437      1408      1494      1534      1533      1433      1520      1441      1488      1429      1478
dram[8]:       1520      1493      1382      1534      1363      1435      1447      1431      1476      1302      1607      1579      1378      1493      1587      1506
dram[9]:       1357      1373      1313      1228      1247      1256      1244      1178      1368      1187      1369      1301      1315      1244      1344      1214
dram[10]:       1517      1649      1269      1512      1299      1444      1368      1496      1523      1603      1530      1426      1278      1421      1581      1483
dram[11]:       1787      1673      1813      1599      1756      1572      1731      1559      1722      1878      1768      1651      1884      1920      1796      1690

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13537880 n_nop=12810790 n_act=166392 n_pre=166376 n_ref_event=0 n_req=400902 n_rd=396428 n_rd_L2_A=0 n_write=0 n_wr_bk=4599 bw_util=0.1185
n_activity=7879900 dram_eff=0.2036
bk0: 26189a 12861726i bk1: 26006a 12876582i bk2: 25464a 12873700i bk3: 25276a 12886116i bk4: 23802a 12896480i bk5: 23505a 12916718i bk6: 23799a 12895499i bk7: 23656a 12908478i bk8: 24649a 12883033i bk9: 24557a 12898252i bk10: 25243a 12875375i bk11: 25312a 12889012i bk12: 24592a 12890502i bk13: 24311a 12907064i bk14: 25005a 12890814i bk15: 25062a 12899945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.584961
Row_Buffer_Locality_read = 0.591093
Row_Buffer_Locality_write = 0.041574
Bank_Level_Parallism = 1.783251
Bank_Level_Parallism_Col = 1.381882
Bank_Level_Parallism_Ready = 1.057639
write_to_read_ratio_blp_rw_average = 0.032743
GrpLevelPara = 1.310086 

BW Util details:
bwutil = 0.118490 
total_CMD = 13537880 
util_bw = 1604108 
Wasted_Col = 2859236 
Wasted_Row = 1660152 
Idle = 7414384 

BW Util Bottlenecks: 
RCDc_limit = 3051855 
RCDWRc_limit = 44465 
WTRc_limit = 41895 
RTWc_limit = 110794 
CCDLc_limit = 474941 
rwq = 0 
CCDLc_limit_alone = 466355 
WTRc_limit_alone = 41138 
RTWc_limit_alone = 102965 

Commands details: 
total_CMD = 13537880 
n_nop = 12810790 
Read = 396428 
Write = 0 
L2_Alloc = 0 
L2_WB = 4599 
n_act = 166392 
n_pre = 166376 
n_ref = 0 
n_req = 400902 
total_req = 401027 

Dual Bus Interface Util: 
issued_total_row = 332768 
issued_total_col = 401027 
Row_Bus_Util =  0.024581 
CoL_Bus_Util = 0.029623 
Either_Row_CoL_Bus_Util = 0.053708 
Issued_on_Two_Bus_Simul_Util = 0.000495 
issued_two_Eff = 0.009222 
queue_avg = 0.893283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.893283
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13537880 n_nop=12814424 n_act=165419 n_pre=165403 n_ref_event=0 n_req=398951 n_rd=394932 n_rd_L2_A=0 n_write=0 n_wr_bk=4612 bw_util=0.1181
n_activity=7822269 dram_eff=0.2043
bk0: 25678a 12876690i bk1: 25675a 12880420i bk2: 25243a 12880189i bk3: 25133a 12888110i bk4: 23759a 12898038i bk5: 23852a 12906330i bk6: 23633a 12902584i bk7: 23795a 12906383i bk8: 24679a 12890234i bk9: 24730a 12895653i bk10: 25427a 12879423i bk11: 25143a 12886909i bk12: 24325a 12899741i bk13: 24396a 12902597i bk14: 24805a 12896529i bk15: 24659a 12906321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.585370
Row_Buffer_Locality_read = 0.590937
Row_Buffer_Locality_write = 0.038318
Bank_Level_Parallism = 1.786376
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.059162
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.118052 
total_CMD = 13537880 
util_bw = 1598176 
Wasted_Col = 2836051 
Wasted_Row = 1650515 
Idle = 7453138 

BW Util Bottlenecks: 
RCDc_limit = 3036484 
RCDWRc_limit = 38880 
WTRc_limit = 41142 
RTWc_limit = 103488 
CCDLc_limit = 474309 
rwq = 0 
CCDLc_limit_alone = 466409 
WTRc_limit_alone = 40377 
RTWc_limit_alone = 96353 

Commands details: 
total_CMD = 13537880 
n_nop = 12814424 
Read = 394932 
Write = 0 
L2_Alloc = 0 
L2_WB = 4612 
n_act = 165419 
n_pre = 165403 
n_ref = 0 
n_req = 398951 
total_req = 399544 

Dual Bus Interface Util: 
issued_total_row = 330822 
issued_total_col = 399544 
Row_Bus_Util =  0.024437 
CoL_Bus_Util = 0.029513 
Either_Row_CoL_Bus_Util = 0.053439 
Issued_on_Two_Bus_Simul_Util = 0.000510 
issued_two_Eff = 0.009551 
queue_avg = 0.895331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.895331
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13537880 n_nop=12813092 n_act=165618 n_pre=165602 n_ref_event=0 n_req=399752 n_rd=395978 n_rd_L2_A=0 n_write=0 n_wr_bk=4455 bw_util=0.1183
n_activity=7846046 dram_eff=0.2041
bk0: 25893a 12869712i bk1: 26201a 12877539i bk2: 25724a 12871344i bk3: 25438a 12887168i bk4: 23279a 12909270i bk5: 23433a 12915778i bk6: 23832a 12898902i bk7: 23671a 12914265i bk8: 24312a 12893204i bk9: 24726a 12897166i bk10: 25196a 12881002i bk11: 25036a 12891972i bk12: 24603a 12894208i bk13: 24423a 12911251i bk14: 25059a 12892016i bk15: 25152a 12899337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.585703
Row_Buffer_Locality_read = 0.590889
Row_Buffer_Locality_write = 0.041600
Bank_Level_Parallism = 1.782733
Bank_Level_Parallism_Col = 1.382011
Bank_Level_Parallism_Ready = 1.057353
write_to_read_ratio_blp_rw_average = 0.028696
GrpLevelPara = 1.310319 

BW Util details:
bwutil = 0.118315 
total_CMD = 13537880 
util_bw = 1601732 
Wasted_Col = 2837217 
Wasted_Row = 1654626 
Idle = 7444305 

BW Util Bottlenecks: 
RCDc_limit = 3044711 
RCDWRc_limit = 36413 
WTRc_limit = 40195 
RTWc_limit = 97067 
CCDLc_limit = 474458 
rwq = 0 
CCDLc_limit_alone = 467030 
WTRc_limit_alone = 39301 
RTWc_limit_alone = 90533 

Commands details: 
total_CMD = 13537880 
n_nop = 12813092 
Read = 395978 
Write = 0 
L2_Alloc = 0 
L2_WB = 4455 
n_act = 165618 
n_pre = 165602 
n_ref = 0 
n_req = 399752 
total_req = 400433 

Dual Bus Interface Util: 
issued_total_row = 331220 
issued_total_col = 400433 
Row_Bus_Util =  0.024466 
CoL_Bus_Util = 0.029579 
Either_Row_CoL_Bus_Util = 0.053538 
Issued_on_Two_Bus_Simul_Util = 0.000507 
issued_two_Eff = 0.009472 
queue_avg = 0.888696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.888696
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13537880 n_nop=12809991 n_act=166707 n_pre=166691 n_ref_event=0 n_req=401413 n_rd=396942 n_rd_L2_A=0 n_write=0 n_wr_bk=4585 bw_util=0.1186
n_activity=7889157 dram_eff=0.2036
bk0: 26330a 12859905i bk1: 26123a 12877173i bk2: 25370a 12876148i bk3: 25333a 12882768i bk4: 23416a 12902107i bk5: 23569a 12905594i bk6: 23908a 12893008i bk7: 23905a 12903624i bk8: 24646a 12887929i bk9: 24915a 12891485i bk10: 25326a 12872239i bk11: 25150a 12885395i bk12: 24613a 12885429i bk13: 24516a 12903879i bk14: 25131a 12886286i bk15: 24691a 12907971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.584705
Row_Buffer_Locality_read = 0.590895
Row_Buffer_Locality_write = 0.035115
Bank_Level_Parallism = 1.784087
Bank_Level_Parallism_Col = 1.381710
Bank_Level_Parallism_Ready = 1.057884
write_to_read_ratio_blp_rw_average = 0.032732
GrpLevelPara = 1.309898 

BW Util details:
bwutil = 0.118638 
total_CMD = 13537880 
util_bw = 1606108 
Wasted_Col = 2864263 
Wasted_Row = 1665654 
Idle = 7401855 

BW Util Bottlenecks: 
RCDc_limit = 3056106 
RCDWRc_limit = 44131 
WTRc_limit = 41099 
RTWc_limit = 112135 
CCDLc_limit = 475936 
rwq = 0 
CCDLc_limit_alone = 468000 
WTRc_limit_alone = 40423 
RTWc_limit_alone = 104875 

Commands details: 
total_CMD = 13537880 
n_nop = 12809991 
Read = 396942 
Write = 0 
L2_Alloc = 0 
L2_WB = 4585 
n_act = 166707 
n_pre = 166691 
n_ref = 0 
n_req = 401413 
total_req = 401527 

Dual Bus Interface Util: 
issued_total_row = 333398 
issued_total_col = 401527 
Row_Bus_Util =  0.024627 
CoL_Bus_Util = 0.029660 
Either_Row_CoL_Bus_Util = 0.053767 
Issued_on_Two_Bus_Simul_Util = 0.000520 
issued_two_Eff = 0.009666 
queue_avg = 0.894172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.894172
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13537880 n_nop=12812237 n_act=166185 n_pre=166169 n_ref_event=0 n_req=399732 n_rd=395691 n_rd_L2_A=0 n_write=0 n_wr_bk=4624 bw_util=0.1183
n_activity=7882638 dram_eff=0.2031
bk0: 25754a 12872238i bk1: 25956a 12874381i bk2: 25307a 12878893i bk3: 25301a 12888954i bk4: 23587a 12902275i bk5: 23739a 12904182i bk6: 23798a 12896610i bk7: 24000a 12903918i bk8: 24598a 12890051i bk9: 24851a 12893962i bk10: 25041a 12881891i bk11: 25098a 12889813i bk12: 24214a 12900160i bk13: 24565a 12897562i bk14: 24754a 12897218i bk15: 25128a 12899441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.584264
Row_Buffer_Locality_read = 0.589821
Row_Buffer_Locality_write = 0.040089
Bank_Level_Parallism = 1.780227
Bank_Level_Parallism_Col = 1.378777
Bank_Level_Parallism_Ready = 1.056817
write_to_read_ratio_blp_rw_average = 0.030180
GrpLevelPara = 1.307889 

BW Util details:
bwutil = 0.118280 
total_CMD = 13537880 
util_bw = 1601260 
Wasted_Col = 2855881 
Wasted_Row = 1663401 
Idle = 7417338 

BW Util Bottlenecks: 
RCDc_limit = 3056578 
RCDWRc_limit = 39375 
WTRc_limit = 40597 
RTWc_limit = 100936 
CCDLc_limit = 473302 
rwq = 0 
CCDLc_limit_alone = 465210 
WTRc_limit_alone = 39758 
RTWc_limit_alone = 93683 

Commands details: 
total_CMD = 13537880 
n_nop = 12812237 
Read = 395691 
Write = 0 
L2_Alloc = 0 
L2_WB = 4624 
n_act = 166185 
n_pre = 166169 
n_ref = 0 
n_req = 399732 
total_req = 400315 

Dual Bus Interface Util: 
issued_total_row = 332354 
issued_total_col = 400315 
Row_Bus_Util =  0.024550 
CoL_Bus_Util = 0.029570 
Either_Row_CoL_Bus_Util = 0.053601 
Issued_on_Two_Bus_Simul_Util = 0.000519 
issued_two_Eff = 0.009682 
queue_avg = 0.888522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.888522
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13537880 n_nop=12812638 n_act=165876 n_pre=165860 n_ref_event=0 n_req=399796 n_rd=396014 n_rd_L2_A=0 n_write=0 n_wr_bk=4478 bw_util=0.1183
n_activity=7827451 dram_eff=0.2047
bk0: 25891a 12869108i bk1: 26046a 12876740i bk2: 25433a 12873017i bk3: 25254a 12889428i bk4: 23442a 12904420i bk5: 23645a 12911722i bk6: 23781a 12896664i bk7: 23831a 12906378i bk8: 24843a 12882830i bk9: 24625a 12899493i bk10: 24968a 12880297i bk11: 25120a 12894469i bk12: 24490a 12896500i bk13: 24847a 12899138i bk14: 24914a 12887582i bk15: 24884a 12903639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.585103
Row_Buffer_Locality_read = 0.590295
Row_Buffer_Locality_write = 0.041512
Bank_Level_Parallism = 1.789382
Bank_Level_Parallism_Col = 1.383373
Bank_Level_Parallism_Ready = 1.057946
write_to_read_ratio_blp_rw_average = 0.029320
GrpLevelPara = 1.311631 

BW Util details:
bwutil = 0.118332 
total_CMD = 13537880 
util_bw = 1601968 
Wasted_Col = 2839662 
Wasted_Row = 1647374 
Idle = 7448876 

BW Util Bottlenecks: 
RCDc_limit = 3048276 
RCDWRc_limit = 36867 
WTRc_limit = 39111 
RTWc_limit = 97857 
CCDLc_limit = 473718 
rwq = 0 
CCDLc_limit_alone = 466034 
WTRc_limit_alone = 38339 
RTWc_limit_alone = 90945 

Commands details: 
total_CMD = 13537880 
n_nop = 12812638 
Read = 396014 
Write = 0 
L2_Alloc = 0 
L2_WB = 4478 
n_act = 165876 
n_pre = 165860 
n_ref = 0 
n_req = 399796 
total_req = 400492 

Dual Bus Interface Util: 
issued_total_row = 331736 
issued_total_col = 400492 
Row_Bus_Util =  0.024504 
CoL_Bus_Util = 0.029583 
Either_Row_CoL_Bus_Util = 0.053571 
Issued_on_Two_Bus_Simul_Util = 0.000516 
issued_two_Eff = 0.009633 
queue_avg = 0.895273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.895273
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13537880 n_nop=12812392 n_act=166157 n_pre=166141 n_ref_event=0 n_req=399992 n_rd=395501 n_rd_L2_A=0 n_write=0 n_wr_bk=4598 bw_util=0.1182
n_activity=7873068 dram_eff=0.2033
bk0: 25969a 12868010i bk1: 26234a 12874924i bk2: 25312a 12876394i bk3: 25211a 12888599i bk4: 23715a 12896486i bk5: 23335a 12914543i bk6: 23914a 12891947i bk7: 23906a 12905763i bk8: 24548a 12886377i bk9: 24500a 12898653i bk10: 25352a 12873571i bk11: 24761a 12893942i bk12: 24363a 12897712i bk13: 24481a 12903826i bk14: 24738a 12891390i bk15: 25162a 12893855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.584604
Row_Buffer_Locality_read = 0.590830
Row_Buffer_Locality_write = 0.036295
Bank_Level_Parallism = 1.786416
Bank_Level_Parallism_Col = 1.382952
Bank_Level_Parallism_Ready = 1.057165
write_to_read_ratio_blp_rw_average = 0.032627
GrpLevelPara = 1.310526 

BW Util details:
bwutil = 0.118216 
total_CMD = 13537880 
util_bw = 1600396 
Wasted_Col = 2849667 
Wasted_Row = 1659109 
Idle = 7428708 

BW Util Bottlenecks: 
RCDc_limit = 3040639 
RCDWRc_limit = 44417 
WTRc_limit = 41686 
RTWc_limit = 110673 
CCDLc_limit = 473140 
rwq = 0 
CCDLc_limit_alone = 465018 
WTRc_limit_alone = 40878 
RTWc_limit_alone = 103359 

Commands details: 
total_CMD = 13537880 
n_nop = 12812392 
Read = 395501 
Write = 0 
L2_Alloc = 0 
L2_WB = 4598 
n_act = 166157 
n_pre = 166141 
n_ref = 0 
n_req = 399992 
total_req = 400099 

Dual Bus Interface Util: 
issued_total_row = 332298 
issued_total_col = 400099 
Row_Bus_Util =  0.024546 
CoL_Bus_Util = 0.029554 
Either_Row_CoL_Bus_Util = 0.053589 
Issued_on_Two_Bus_Simul_Util = 0.000510 
issued_two_Eff = 0.009523 
queue_avg = 0.888853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.888853
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13537880 n_nop=12813894 n_act=165302 n_pre=165286 n_ref_event=0 n_req=399567 n_rd=395547 n_rd_L2_A=0 n_write=0 n_wr_bk=4604 bw_util=0.1182
n_activity=7841263 dram_eff=0.2041
bk0: 25991a 12871805i bk1: 25948a 12878275i bk2: 25276a 12882110i bk3: 25064a 12893668i bk4: 23489a 12908097i bk5: 23443a 12914615i bk6: 23864a 12899508i bk7: 23943a 12905020i bk8: 24519a 12894749i bk9: 24809a 12893861i bk10: 25615a 12874710i bk11: 25111a 12890640i bk12: 24498a 12899006i bk13: 24461a 12907816i bk14: 24777a 12897639i bk15: 24739a 12905831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.586302
Row_Buffer_Locality_read = 0.591894
Row_Buffer_Locality_write = 0.036070
Bank_Level_Parallism = 1.778924
Bank_Level_Parallism_Col = 1.379843
Bank_Level_Parallism_Ready = 1.058797
write_to_read_ratio_blp_rw_average = 0.030721
GrpLevelPara = 1.308529 

BW Util details:
bwutil = 0.118232 
total_CMD = 13537880 
util_bw = 1600604 
Wasted_Col = 2844880 
Wasted_Row = 1653102 
Idle = 7439294 

BW Util Bottlenecks: 
RCDc_limit = 3038622 
RCDWRc_limit = 39708 
WTRc_limit = 39298 
RTWc_limit = 102247 
CCDLc_limit = 472977 
rwq = 0 
CCDLc_limit_alone = 465463 
WTRc_limit_alone = 38572 
RTWc_limit_alone = 95459 

Commands details: 
total_CMD = 13537880 
n_nop = 12813894 
Read = 395547 
Write = 0 
L2_Alloc = 0 
L2_WB = 4604 
n_act = 165302 
n_pre = 165286 
n_ref = 0 
n_req = 399567 
total_req = 400151 

Dual Bus Interface Util: 
issued_total_row = 330588 
issued_total_col = 400151 
Row_Bus_Util =  0.024419 
CoL_Bus_Util = 0.029558 
Either_Row_CoL_Bus_Util = 0.053479 
Issued_on_Two_Bus_Simul_Util = 0.000499 
issued_two_Eff = 0.009328 
queue_avg = 0.888910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.88891
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13537880 n_nop=12811282 n_act=165910 n_pre=165894 n_ref_event=0 n_req=401068 n_rd=397290 n_rd_L2_A=0 n_write=0 n_wr_bk=4468 bw_util=0.1187
n_activity=7855707 dram_eff=0.2046
bk0: 26256a 12864829i bk1: 26231a 12873808i bk2: 25173a 12882527i bk3: 25281a 12889253i bk4: 23879a 12899087i bk5: 23440a 12917643i bk6: 23623a 12900736i bk7: 23948a 12904678i bk8: 24820a 12885760i bk9: 24749a 12898968i bk10: 25169a 12879252i bk11: 25306a 12885163i bk12: 24391a 12902567i bk13: 24962a 12899945i bk14: 24947a 12895978i bk15: 25115a 12900612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.586334
Row_Buffer_Locality_read = 0.591495
Row_Buffer_Locality_write = 0.043674
Bank_Level_Parallism = 1.783139
Bank_Level_Parallism_Col = 1.381499
Bank_Level_Parallism_Ready = 1.059103
write_to_read_ratio_blp_rw_average = 0.029028
GrpLevelPara = 1.309898 

BW Util details:
bwutil = 0.118706 
total_CMD = 13537880 
util_bw = 1607032 
Wasted_Col = 2846484 
Wasted_Row = 1652500 
Idle = 7431864 

BW Util Bottlenecks: 
RCDc_limit = 3050148 
RCDWRc_limit = 36621 
WTRc_limit = 40208 
RTWc_limit = 96949 
CCDLc_limit = 475319 
rwq = 0 
CCDLc_limit_alone = 467683 
WTRc_limit_alone = 39370 
RTWc_limit_alone = 90151 

Commands details: 
total_CMD = 13537880 
n_nop = 12811282 
Read = 397290 
Write = 0 
L2_Alloc = 0 
L2_WB = 4468 
n_act = 165910 
n_pre = 165894 
n_ref = 0 
n_req = 401068 
total_req = 401758 

Dual Bus Interface Util: 
issued_total_row = 331804 
issued_total_col = 401758 
Row_Bus_Util =  0.024509 
CoL_Bus_Util = 0.029677 
Either_Row_CoL_Bus_Util = 0.053671 
Issued_on_Two_Bus_Simul_Util = 0.000514 
issued_two_Eff = 0.009584 
queue_avg = 0.891174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.891174
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13537880 n_nop=12809671 n_act=166894 n_pre=166878 n_ref_event=0 n_req=401305 n_rd=396841 n_rd_L2_A=0 n_write=0 n_wr_bk=4576 bw_util=0.1186
n_activity=7899624 dram_eff=0.2033
bk0: 26058a 12863012i bk1: 26281a 12874018i bk2: 25427a 12873551i bk3: 25465a 12884218i bk4: 23727a 12895157i bk5: 23631a 12905655i bk6: 23610a 12897578i bk7: 23944a 12900808i bk8: 24665a 12887412i bk9: 24415a 12904610i bk10: 25205a 12873484i bk11: 25117a 12885212i bk12: 24676a 12888373i bk13: 24474a 12903678i bk14: 24972a 12889610i bk15: 25174a 12896575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.584127
Row_Buffer_Locality_read = 0.590201
Row_Buffer_Locality_write = 0.044131
Bank_Level_Parallism = 1.783587
Bank_Level_Parallism_Col = 1.380797
Bank_Level_Parallism_Ready = 1.056506
write_to_read_ratio_blp_rw_average = 0.032664
GrpLevelPara = 1.309012 

BW Util details:
bwutil = 0.118606 
total_CMD = 13537880 
util_bw = 1605668 
Wasted_Col = 2868839 
Wasted_Row = 1661884 
Idle = 7401489 

BW Util Bottlenecks: 
RCDc_limit = 3060994 
RCDWRc_limit = 43868 
WTRc_limit = 41532 
RTWc_limit = 111602 
CCDLc_limit = 475568 
rwq = 0 
CCDLc_limit_alone = 466995 
WTRc_limit_alone = 40774 
RTWc_limit_alone = 103787 

Commands details: 
total_CMD = 13537880 
n_nop = 12809671 
Read = 396841 
Write = 0 
L2_Alloc = 0 
L2_WB = 4576 
n_act = 166894 
n_pre = 166878 
n_ref = 0 
n_req = 401305 
total_req = 401417 

Dual Bus Interface Util: 
issued_total_row = 333772 
issued_total_col = 401417 
Row_Bus_Util =  0.024655 
CoL_Bus_Util = 0.029651 
Either_Row_CoL_Bus_Util = 0.053790 
Issued_on_Two_Bus_Simul_Util = 0.000516 
issued_two_Eff = 0.009585 
queue_avg = 0.888143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.888143
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13537880 n_nop=12814146 n_act=165769 n_pre=165753 n_ref_event=0 n_req=398395 n_rd=394375 n_rd_L2_A=0 n_write=0 n_wr_bk=4601 bw_util=0.1179
n_activity=7877251 dram_eff=0.2026
bk0: 25707a 12877130i bk1: 26040a 12876920i bk2: 25318a 12879105i bk3: 25270a 12888573i bk4: 23486a 12902928i bk5: 23687a 12909561i bk6: 23731a 12899076i bk7: 23740a 12906865i bk8: 24476a 12892320i bk9: 24588a 12894226i bk10: 24798a 12886675i bk11: 24981a 12888771i bk12: 24490a 12894951i bk13: 24394a 12904177i bk14: 24828a 12894558i bk15: 24841a 12905347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.583913
Row_Buffer_Locality_read = 0.589533
Row_Buffer_Locality_write = 0.032587
Bank_Level_Parallism = 1.777356
Bank_Level_Parallism_Col = 1.376856
Bank_Level_Parallism_Ready = 1.056045
write_to_read_ratio_blp_rw_average = 0.030528
GrpLevelPara = 1.306251 

BW Util details:
bwutil = 0.117884 
total_CMD = 13537880 
util_bw = 1595904 
Wasted_Col = 2855689 
Wasted_Row = 1661216 
Idle = 7425071 

BW Util Bottlenecks: 
RCDc_limit = 3054318 
RCDWRc_limit = 39992 
WTRc_limit = 38518 
RTWc_limit = 101453 
CCDLc_limit = 473128 
rwq = 0 
CCDLc_limit_alone = 465063 
WTRc_limit_alone = 37711 
RTWc_limit_alone = 94195 

Commands details: 
total_CMD = 13537880 
n_nop = 12814146 
Read = 394375 
Write = 0 
L2_Alloc = 0 
L2_WB = 4601 
n_act = 165769 
n_pre = 165753 
n_ref = 0 
n_req = 398395 
total_req = 398976 

Dual Bus Interface Util: 
issued_total_row = 331522 
issued_total_col = 398976 
Row_Bus_Util =  0.024488 
CoL_Bus_Util = 0.029471 
Either_Row_CoL_Bus_Util = 0.053460 
Issued_on_Two_Bus_Simul_Util = 0.000500 
issued_two_Eff = 0.009346 
queue_avg = 0.883034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.883034
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13537880 n_nop=12811558 n_act=165963 n_pre=165947 n_ref_event=0 n_req=400678 n_rd=396897 n_rd_L2_A=0 n_write=0 n_wr_bk=4485 bw_util=0.1186
n_activity=7841015 dram_eff=0.2048
bk0: 25859a 12870429i bk1: 25913a 12882249i bk2: 25175a 12878101i bk3: 25237a 12888494i bk4: 23522a 12901759i bk5: 23959a 12905932i bk6: 23912a 12895281i bk7: 23891a 12907752i bk8: 24598a 12886679i bk9: 24668a 12899661i bk10: 25365a 12874683i bk11: 25255a 12889939i bk12: 24566a 12892178i bk13: 24640a 12904544i bk14: 25193a 12891710i bk15: 25144a 12897743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.585800
Row_Buffer_Locality_read = 0.590992
Row_Buffer_Locality_write = 0.040730
Bank_Level_Parallism = 1.786383
Bank_Level_Parallism_Col = 1.381897
Bank_Level_Parallism_Ready = 1.058821
write_to_read_ratio_blp_rw_average = 0.028706
GrpLevelPara = 1.310284 

BW Util details:
bwutil = 0.118595 
total_CMD = 13537880 
util_bw = 1605528 
Wasted_Col = 2843905 
Wasted_Row = 1651701 
Idle = 7436746 

BW Util Bottlenecks: 
RCDc_limit = 3049536 
RCDWRc_limit = 37075 
WTRc_limit = 37880 
RTWc_limit = 95504 
CCDLc_limit = 474606 
rwq = 0 
CCDLc_limit_alone = 467528 
WTRc_limit_alone = 37122 
RTWc_limit_alone = 89184 

Commands details: 
total_CMD = 13537880 
n_nop = 12811558 
Read = 396897 
Write = 0 
L2_Alloc = 0 
L2_WB = 4485 
n_act = 165963 
n_pre = 165947 
n_ref = 0 
n_req = 400678 
total_req = 401382 

Dual Bus Interface Util: 
issued_total_row = 331910 
issued_total_col = 401382 
Row_Bus_Util =  0.024517 
CoL_Bus_Util = 0.029649 
Either_Row_CoL_Bus_Util = 0.053651 
Issued_on_Two_Bus_Simul_Util = 0.000515 
issued_two_Eff = 0.009596 
queue_avg = 0.897530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.89753

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1650691, Miss = 198743, Miss_rate = 0.120, Pending_hits = 479, Reservation_fails = 255
L2_cache_bank[1]: Access = 1637738, Miss = 197685, Miss_rate = 0.121, Pending_hits = 369, Reservation_fails = 838
L2_cache_bank[2]: Access = 1652704, Miss = 197549, Miss_rate = 0.120, Pending_hits = 436, Reservation_fails = 527
L2_cache_bank[3]: Access = 1651876, Miss = 197383, Miss_rate = 0.119, Pending_hits = 469, Reservation_fails = 540
L2_cache_bank[4]: Access = 1626239, Miss = 197898, Miss_rate = 0.122, Pending_hits = 372, Reservation_fails = 480
L2_cache_bank[5]: Access = 1627132, Miss = 198080, Miss_rate = 0.122, Pending_hits = 395, Reservation_fails = 633
L2_cache_bank[6]: Access = 1649295, Miss = 198740, Miss_rate = 0.120, Pending_hits = 403, Reservation_fails = 574
L2_cache_bank[7]: Access = 1635946, Miss = 198202, Miss_rate = 0.121, Pending_hits = 483, Reservation_fails = 603
L2_cache_bank[8]: Access = 1649603, Miss = 197053, Miss_rate = 0.119, Pending_hits = 446, Reservation_fails = 714
L2_cache_bank[9]: Access = 1629169, Miss = 198638, Miss_rate = 0.122, Pending_hits = 401, Reservation_fails = 847
L2_cache_bank[10]: Access = 1630904, Miss = 197762, Miss_rate = 0.121, Pending_hits = 390, Reservation_fails = 837
L2_cache_bank[11]: Access = 1639536, Miss = 198252, Miss_rate = 0.121, Pending_hits = 462, Reservation_fails = 933
L2_cache_bank[12]: Access = 1644123, Miss = 197911, Miss_rate = 0.120, Pending_hits = 380, Reservation_fails = 652
L2_cache_bank[13]: Access = 1649779, Miss = 197590, Miss_rate = 0.120, Pending_hits = 399, Reservation_fails = 721
L2_cache_bank[14]: Access = 1641533, Miss = 198029, Miss_rate = 0.121, Pending_hits = 433, Reservation_fails = 873
L2_cache_bank[15]: Access = 1634590, Miss = 197518, Miss_rate = 0.121, Pending_hits = 379, Reservation_fails = 798
L2_cache_bank[16]: Access = 1655342, Miss = 198258, Miss_rate = 0.120, Pending_hits = 366, Reservation_fails = 832
L2_cache_bank[17]: Access = 1610097, Miss = 199032, Miss_rate = 0.124, Pending_hits = 385, Reservation_fails = 672
L2_cache_bank[18]: Access = 1654646, Miss = 198340, Miss_rate = 0.120, Pending_hits = 371, Reservation_fails = 765
L2_cache_bank[19]: Access = 1648308, Miss = 198501, Miss_rate = 0.120, Pending_hits = 337, Reservation_fails = 597
L2_cache_bank[20]: Access = 1652563, Miss = 196834, Miss_rate = 0.119, Pending_hits = 454, Reservation_fails = 749
L2_cache_bank[21]: Access = 1669071, Miss = 197541, Miss_rate = 0.118, Pending_hits = 456, Reservation_fails = 732
L2_cache_bank[22]: Access = 1635668, Miss = 198190, Miss_rate = 0.121, Pending_hits = 430, Reservation_fails = 696
L2_cache_bank[23]: Access = 1631844, Miss = 198707, Miss_rate = 0.122, Pending_hits = 444, Reservation_fails = 679
L2_total_cache_accesses = 39408397
L2_total_cache_misses = 4752436
L2_total_cache_miss_rate = 0.1206
L2_total_cache_pending_hits = 9939
L2_total_cache_reservation_fails = 16547
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14944
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 303
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1158087
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2870461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 303
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 34174452
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 9636
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 180972
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 16436
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 542916
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 9636
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 456626
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4043795
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 34907976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 456626
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 111
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MSHR_ENRTY_FAIL] = 1
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 16435
L2_cache_data_port_util = 0.273
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=39408397
icnt_total_pkts_simt_to_mem=13227415
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13227415
Req_Network_cycles = 5279020
Req_Network_injected_packets_per_cycle =       2.5057 
Req_Network_conflicts_per_cycle =       0.2116
Req_Network_conflicts_per_cycle_util =       0.2768
Req_Bank_Level_Parallism =       3.2785
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0372
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1173

Reply_Network_injected_packets_num = 39408397
Reply_Network_cycles = 5279020
Reply_Network_injected_packets_per_cycle =        7.4651
Reply_Network_conflicts_per_cycle =       11.2697
Reply_Network_conflicts_per_cycle_util =      13.0188
Reply_Bank_Level_Parallism =       8.6237
Reply_Network_in_buffer_full_per_cycle =       0.0005
Reply_Network_in_buffer_avg_util =      69.1189
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2488
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 8 hrs, 18 min, 57 sec (29937 sec)
gpgpu_simulation_rate = 20887 (inst/sec)
gpgpu_simulation_rate = 176 (cycle/sec)
gpgpu_silicon_slowdown = 7755681x
GPGPU-Sim PTX: in cudaUnbindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   Name corresponding to textureReference: tex_x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [vector] = 29896935.157000 ms.
Verifying...
	runtime [serial] = 149.083000 ms.
	[max error  0.000323]
Correct
GPGPU-Sim: *** exit detected ***
