Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 27 20:31:17 2018
| Host         : DESKTOP-T7CC4OF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 208 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/frequence_divider_1/cout_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_dTerm0/P[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_dTerm0/P[10] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_dTerm0/P[11] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_dTerm0/P[12] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_dTerm0/P[13] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_dTerm0/P[14] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_dTerm0/P[15] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_dTerm0/P[1] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_dTerm0/P[2] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_dTerm0/P[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_dTerm0/P[4] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_dTerm0/P[5] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_dTerm0/P[6] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_dTerm0/P[7] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_dTerm0/P[8] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_dTerm0/P[9] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_dTerm_reg[16]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_pTerm_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_pTerm_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_pTerm_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_pTerm_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_pTerm_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_pTerm_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_pTerm_reg[16]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_pTerm_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_pTerm_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_pTerm_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_pTerm_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_pTerm_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_pTerm_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_pTerm_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_pTerm_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/pit_pTerm_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_dTerm0/P[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_dTerm0/P[10] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_dTerm0/P[11] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_dTerm0/P[12] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_dTerm0/P[13] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_dTerm0/P[14] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_dTerm0/P[15] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_dTerm0/P[1] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_dTerm0/P[2] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_dTerm0/P[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_dTerm0/P[4] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_dTerm0/P[5] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_dTerm0/P[6] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_dTerm0/P[7] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_dTerm0/P[8] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_dTerm0/P[9] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_dTerm_reg[16]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_pTerm_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_pTerm_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_pTerm_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_pTerm_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_pTerm_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_pTerm_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_pTerm_reg[16]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_pTerm_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_pTerm_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_pTerm_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_pTerm_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_pTerm_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_pTerm_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_pTerm_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_pTerm_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/multiple_1/rol_pTerm_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/pit_return_reg[0]_i_2/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/rol_return_reg[0]_i_2/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/zybo_tx_top_0/inst/fpq1/cout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 698 pins that are not constrained for maximum delay. (HIGH)

 There are 64 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.501        0.000                      0                 2991        0.051        0.000                      0                 2991        4.020        0.000                       0                  1371  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.684        0.000                      0                 2861        0.051        0.000                      0                 2861        4.020        0.000                       0                  1371  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.501        0.000                      0                  130        1.253        0.000                      0                  130  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.684ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg6_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 1.706ns (29.377%)  route 4.101ns (70.623%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.676     6.083    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y53         LUT5 (Prop_lut5_I4_O)        0.124     6.207 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.487     6.694    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y53         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          1.168     7.986    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X13Y45         LUT5 (Prop_lut5_I4_O)        0.124     8.110 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg6[7]_i_1/O
                         net (fo=8, routed)           0.770     8.880    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0
    SLICE_X17Y45         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg6_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.500    12.692    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg6_reg[0]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X17Y45         FDRE (Setup_fdre_C_CE)      -0.205    12.564    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg6_reg[0]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  3.684    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 1.706ns (29.362%)  route 4.104ns (70.638%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.676     6.083    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y53         LUT5 (Prop_lut5_I4_O)        0.124     6.207 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.487     6.694    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y53         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          1.169     7.987    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.111 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.772     8.883    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.507    12.699    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X13Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.571    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3_reg[10]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 1.706ns (29.362%)  route 4.104ns (70.638%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.676     6.083    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y53         LUT5 (Prop_lut5_I4_O)        0.124     6.207 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.487     6.694    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y53         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          1.169     7.987    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.111 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.772     8.883    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.507    12.699    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X13Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.571    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3_reg[8]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 1.706ns (29.362%)  route 4.104ns (70.638%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.676     6.083    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y53         LUT5 (Prop_lut5_I4_O)        0.124     6.207 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.487     6.694    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y53         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          1.169     7.987    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.111 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.772     8.883    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.507    12.699    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X13Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.571    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3_reg[9]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.706ns (29.675%)  route 4.043ns (70.325%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.676     6.083    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y53         LUT5 (Prop_lut5_I4_O)        0.124     6.207 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.487     6.694    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y53         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          1.208     8.026    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.124     8.150 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.672     8.822    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.506    12.698    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X11Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.570    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.706ns (29.675%)  route 4.043ns (70.325%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.676     6.083    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y53         LUT5 (Prop_lut5_I4_O)        0.124     6.207 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.487     6.694    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y53         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          1.208     8.026    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.124     8.150 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.672     8.822    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.506    12.698    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X11Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.570    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.706ns (29.675%)  route 4.043ns (70.325%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.676     6.083    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y53         LUT5 (Prop_lut5_I4_O)        0.124     6.207 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.487     6.694    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y53         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          1.208     8.026    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.124     8.150 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.672     8.822    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.506    12.698    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X11Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.570    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.706ns (29.675%)  route 4.043ns (70.325%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.676     6.083    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y53         LUT5 (Prop_lut5_I4_O)        0.124     6.207 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.487     6.694    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y53         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          1.208     8.026    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.124     8.150 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.672     8.822    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.506    12.698    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X11Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.570    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[15]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.706ns (29.675%)  route 4.043ns (70.325%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.676     6.083    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y53         LUT5 (Prop_lut5_I4_O)        0.124     6.207 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.487     6.694    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y53         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          1.208     8.026    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.124     8.150 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.672     8.822    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.506    12.698    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X11Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.570    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[8]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.706ns (29.675%)  route 4.043ns (70.325%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.676     6.083    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y53         LUT5 (Prop_lut5_I4_O)        0.124     6.207 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.487     6.694    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y53         LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          1.208     8.026    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X11Y42         LUT5 (Prop_lut5_I4_O)        0.124     8.150 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.672     8.822    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.506    12.698    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X11Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.570    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[9]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  3.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.248%)  route 0.233ns (52.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.565     0.906    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y50         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=2, routed)           0.233     1.303    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[23]
    SLICE_X6Y48          LUT6 (Prop_lut6_I3_O)        0.045     1.348 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.348    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]
    SLICE_X6Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.835     1.205    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X6Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.121     1.297    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.606%)  route 0.272ns (62.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.272     1.342    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X8Y46          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y46          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.566     0.907    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y43          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.112     1.160    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X8Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X8Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg7_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.250ns (54.885%)  route 0.205ns (45.115%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.567     0.908    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y49          FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg7_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg7_reg[18]/Q
                         net (fo=1, routed)           0.205     1.254    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg7[18]
    SLICE_X8Y51          LUT6 (Prop_lut6_I0_O)        0.045     1.299 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata[18]_i_3/O
                         net (fo=1, routed)           0.000     1.299    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata[18]_i_3_n_0
    SLICE_X8Y51          MUXF7 (Prop_muxf7_I1_O)      0.064     1.363 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.363    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X8Y51          FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.834     1.204    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y51          FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.134     1.309    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.257ns (60.227%)  route 0.170ns (39.773%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.567     0.908    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y49         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg2_reg[28]/Q
                         net (fo=1, routed)           0.170     1.218    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[28]
    SLICE_X14Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.263 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata[28]_i_2/O
                         net (fo=1, routed)           0.000     1.263    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata[28]_i_2_n_0
    SLICE_X14Y50         MUXF7 (Prop_muxf7_I0_O)      0.071     1.334 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     1.334    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X14Y50         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.831     1.201    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y50         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.105     1.277    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.212%)  route 0.224ns (51.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.565     0.906    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y50         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=2, routed)           0.224     1.294    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[16]
    SLICE_X7Y47          LUT4 (Prop_lut4_I3_O)        0.045     1.339 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1/O
                         net (fo=1, routed)           0.000     1.339    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.835     1.205    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.226ns (51.938%)  route 0.209ns (48.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.209     1.262    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X1Y49          LUT4 (Prop_lut4_I3_O)        0.098     1.360 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.360    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.288ns (64.327%)  route 0.160ns (35.673%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.565     0.906    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y50         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q
                         net (fo=1, routed)           0.160     1.193    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[29]
    SLICE_X15Y49         LUT6 (Prop_lut6_I5_O)        0.098     1.291 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata[29]_i_2/O
                         net (fo=1, routed)           0.000     1.291    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata[29]_i_2_n_0
    SLICE_X15Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     1.353 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     1.353    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X15Y49         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.832     1.202    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y49         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.105     1.278    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.984%)  route 0.209ns (62.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.209     1.263    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][24]
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)        -0.006     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.309ns (68.279%)  route 0.144ns (31.721%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.565     0.906    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y50          FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.148     1.054 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg[21]/Q
                         net (fo=1, routed)           0.144     1.197    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[21]
    SLICE_X9Y49          LUT6 (Prop_lut6_I3_O)        0.099     1.296 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata[21]_i_2/O
                         net (fo=1, routed)           0.000     1.296    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata[21]_i_2_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I0_O)      0.062     1.358 r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.358    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X9Y49          FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.835     1.205    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y49          FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.105     1.281    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y55   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y55   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y55   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y55   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y52   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y49   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y49   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y49   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y49   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X12Y57   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X12Y57   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/frequence_divider_1/counter_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 0.456ns (7.935%)  route 5.291ns (92.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.676 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.677     2.985    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         5.291     8.732    design_1_i/top_0/inst/frequence_divider_1/rst
    SLICE_X22Y57         FDCE                                         f  design_1_i/top_0/inst/frequence_divider_1/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.484    12.676    design_1_i/top_0/inst/frequence_divider_1/clk_in
    SLICE_X22Y57         FDCE                                         r  design_1_i/top_0/inst/frequence_divider_1/counter_reg[30]/C
                         clock pessimism              0.116    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X22Y57         FDCE (Recov_fdce_C_CLR)     -0.405    12.233    design_1_i/top_0/inst/frequence_divider_1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 0.456ns (7.895%)  route 5.320ns (92.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.677     2.985    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         5.320     8.761    design_1_i/zybo_tx_top_0/inst/fpq1/rst
    SLICE_X16Y52         FDCE                                         f  design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.491    12.683    design_1_i/zybo_tx_top_0/inst/fpq1/clk
    SLICE_X16Y52         FDCE                                         r  design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[1]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X16Y52         FDCE (Recov_fdce_C_CLR)     -0.319    12.326    design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 0.456ns (7.895%)  route 5.320ns (92.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.677     2.985    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         5.320     8.761    design_1_i/zybo_tx_top_0/inst/fpq1/rst
    SLICE_X16Y52         FDCE                                         f  design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.491    12.683    design_1_i/zybo_tx_top_0/inst/fpq1/clk
    SLICE_X16Y52         FDCE                                         r  design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[2]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X16Y52         FDCE (Recov_fdce_C_CLR)     -0.319    12.326    design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 0.456ns (7.895%)  route 5.320ns (92.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.677     2.985    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         5.320     8.761    design_1_i/zybo_tx_top_0/inst/fpq1/rst
    SLICE_X16Y52         FDCE                                         f  design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.491    12.683    design_1_i/zybo_tx_top_0/inst/fpq1/clk
    SLICE_X16Y52         FDCE                                         r  design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[3]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X16Y52         FDCE (Recov_fdce_C_CLR)     -0.319    12.326    design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 0.456ns (8.123%)  route 5.158ns (91.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.677     2.985    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         5.158     8.599    design_1_i/zybo_tx_top_0/inst/fpq1/rst
    SLICE_X15Y55         FDCE                                         f  design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.491    12.683    design_1_i/zybo_tx_top_0/inst/fpq1/clk
    SLICE_X15Y55         FDCE                                         r  design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[16]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X15Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.240    design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         12.240    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/frequence_divider_1/counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 0.456ns (8.096%)  route 5.176ns (91.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.677     2.985    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         5.176     8.617    design_1_i/top_0/inst/frequence_divider_1/rst
    SLICE_X20Y54         FDCE                                         f  design_1_i/top_0/inst/frequence_divider_1/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.489    12.681    design_1_i/top_0/inst/frequence_divider_1/clk_in
    SLICE_X20Y54         FDCE                                         r  design_1_i/top_0/inst/frequence_divider_1/counter_reg[13]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X20Y54         FDCE (Recov_fdce_C_CLR)     -0.319    12.324    design_1_i/top_0/inst/frequence_divider_1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/frequence_divider_1/counter_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 0.456ns (8.096%)  route 5.176ns (91.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.677     2.985    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         5.176     8.617    design_1_i/top_0/inst/frequence_divider_1/rst
    SLICE_X20Y54         FDCE                                         f  design_1_i/top_0/inst/frequence_divider_1/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.489    12.681    design_1_i/top_0/inst/frequence_divider_1/clk_in
    SLICE_X20Y54         FDCE                                         r  design_1_i/top_0/inst/frequence_divider_1/counter_reg[14]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X20Y54         FDCE (Recov_fdce_C_CLR)     -0.319    12.324    design_1_i/top_0/inst/frequence_divider_1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/frequence_divider_1/counter_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 0.456ns (8.096%)  route 5.176ns (91.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.677     2.985    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         5.176     8.617    design_1_i/top_0/inst/frequence_divider_1/rst
    SLICE_X20Y54         FDCE                                         f  design_1_i/top_0/inst/frequence_divider_1/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.489    12.681    design_1_i/top_0/inst/frequence_divider_1/clk_in
    SLICE_X20Y54         FDCE                                         r  design_1_i/top_0/inst/frequence_divider_1/counter_reg[15]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X20Y54         FDCE (Recov_fdce_C_CLR)     -0.319    12.324    design_1_i/top_0/inst/frequence_divider_1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.456ns (8.107%)  route 5.169ns (91.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.677     2.985    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         5.169     8.610    design_1_i/zybo_tx_top_0/inst/fpq1/rst
    SLICE_X16Y53         FDCE                                         f  design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.490    12.682    design_1_i/zybo_tx_top_0/inst/fpq1/clk
    SLICE_X16Y53         FDCE                                         r  design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[5]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X16Y53         FDCE (Recov_fdce_C_CLR)     -0.319    12.325    design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.325    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.456ns (8.107%)  route 5.169ns (91.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.677     2.985    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.456     3.441 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         5.169     8.610    design_1_i/zybo_tx_top_0/inst/fpq1/rst
    SLICE_X16Y53         FDCE                                         f  design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        1.490    12.682    design_1_i/zybo_tx_top_0/inst/fpq1/clk
    SLICE_X16Y53         FDCE                                         r  design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[6]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X16Y53         FDCE (Recov_fdce_C_CLR)     -0.319    12.325    design_1_i/zybo_tx_top_0/inst/fpq1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.325    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  3.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_generator2_0/inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.141ns (9.919%)  route 1.281ns (90.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.564     0.905    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         1.281     2.326    design_1_i/pwm_generator2_0/inst/rst
    SLICE_X31Y38         FDCE                                         f  design_1_i/pwm_generator2_0/inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.829     1.199    design_1_i/pwm_generator2_0/inst/clk
    SLICE_X31Y38         FDCE                                         r  design_1_i/pwm_generator2_0/inst/counter_reg[0]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X31Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/pwm_generator2_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_generator2_0/inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.141ns (9.919%)  route 1.281ns (90.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.564     0.905    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         1.281     2.326    design_1_i/pwm_generator2_0/inst/rst
    SLICE_X31Y38         FDCE                                         f  design_1_i/pwm_generator2_0/inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.829     1.199    design_1_i/pwm_generator2_0/inst/clk
    SLICE_X31Y38         FDCE                                         r  design_1_i/pwm_generator2_0/inst/counter_reg[2]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X31Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/pwm_generator2_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_generator2_0/inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.141ns (9.919%)  route 1.281ns (90.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.564     0.905    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         1.281     2.326    design_1_i/pwm_generator2_0/inst/rst
    SLICE_X31Y38         FDCE                                         f  design_1_i/pwm_generator2_0/inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.829     1.199    design_1_i/pwm_generator2_0/inst/clk
    SLICE_X31Y38         FDCE                                         r  design_1_i/pwm_generator2_0/inst/counter_reg[5]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X31Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/pwm_generator2_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_generator2_0/inst/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.141ns (9.919%)  route 1.281ns (90.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.564     0.905    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         1.281     2.326    design_1_i/pwm_generator2_0/inst/rst
    SLICE_X31Y38         FDCE                                         f  design_1_i/pwm_generator2_0/inst/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.829     1.199    design_1_i/pwm_generator2_0/inst/clk
    SLICE_X31Y38         FDCE                                         r  design_1_i/pwm_generator2_0/inst/counter_reg[7]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X31Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/pwm_generator2_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.326ns  (arrival time - required time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_generator2_0/inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.141ns (9.433%)  route 1.354ns (90.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.564     0.905    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         1.354     2.399    design_1_i/pwm_generator2_0/inst/rst
    SLICE_X31Y39         FDCE                                         f  design_1_i/pwm_generator2_0/inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.829     1.199    design_1_i/pwm_generator2_0/inst/clk
    SLICE_X31Y39         FDCE                                         r  design_1_i/pwm_generator2_0/inst/counter_reg[1]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X31Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/pwm_generator2_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (arrival time - required time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_generator2_0/inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.141ns (9.433%)  route 1.354ns (90.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.564     0.905    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         1.354     2.399    design_1_i/pwm_generator2_0/inst/rst
    SLICE_X31Y39         FDCE                                         f  design_1_i/pwm_generator2_0/inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.829     1.199    design_1_i/pwm_generator2_0/inst/clk
    SLICE_X31Y39         FDCE                                         r  design_1_i/pwm_generator2_0/inst/counter_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X31Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/pwm_generator2_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (arrival time - required time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_generator2_0/inst/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.141ns (9.433%)  route 1.354ns (90.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.564     0.905    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         1.354     2.399    design_1_i/pwm_generator2_0/inst/rst
    SLICE_X31Y39         FDCE                                         f  design_1_i/pwm_generator2_0/inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.829     1.199    design_1_i/pwm_generator2_0/inst/clk
    SLICE_X31Y39         FDCE                                         r  design_1_i/pwm_generator2_0/inst/counter_reg[6]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X31Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/pwm_generator2_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.348ns  (arrival time - required time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/frequence_divider_1/cout_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.141ns (9.274%)  route 1.379ns (90.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.564     0.905    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         1.379     2.425    design_1_i/top_0/inst/frequence_divider_1/rst
    SLICE_X22Y51         FDCE                                         f  design_1_i/top_0/inst/frequence_divider_1/cout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.828     1.198    design_1_i/top_0/inst/frequence_divider_1/clk_in
    SLICE_X22Y51         FDCE                                         r  design_1_i/top_0/inst/frequence_divider_1/cout_reg/C
                         clock pessimism             -0.029     1.169    
    SLICE_X22Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.077    design_1_i/top_0/inst/frequence_divider_1/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/frequence_divider_1/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.141ns (8.936%)  route 1.437ns (91.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.564     0.905    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         1.437     2.482    design_1_i/top_0/inst/frequence_divider_1/rst
    SLICE_X20Y52         FDCE                                         f  design_1_i/top_0/inst/frequence_divider_1/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.830     1.200    design_1_i/top_0/inst/frequence_divider_1/clk_in
    SLICE_X20Y52         FDCE                                         r  design_1_i/top_0/inst/frequence_divider_1/counter_reg[6]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X20Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.104    design_1_i/top_0/inst/frequence_divider_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/frequence_divider_1/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.141ns (8.936%)  route 1.437ns (91.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.564     0.905    design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y47         FDRE                                         r  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout_reg/Q
                         net (fo=369, routed)         1.437     2.482    design_1_i/top_0/inst/frequence_divider_1/rst
    SLICE_X20Y52         FDCE                                         f  design_1_i/top_0/inst/frequence_divider_1/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1371, routed)        0.830     1.200    design_1_i/top_0/inst/frequence_divider_1/clk_in
    SLICE_X20Y52         FDCE                                         r  design_1_i/top_0/inst/frequence_divider_1/counter_reg[7]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X20Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.104    design_1_i/top_0/inst/frequence_divider_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  1.378    





