Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec 16 13:59:53 2024
| Host         : LAPTOP-SHFQCREU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_display_timing_summary_routed.rpt -pb TOP_display_timing_summary_routed.pb -rpx TOP_display_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CLK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   19          inf        0.000                      0                   19           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 contador_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.119ns  (logic 4.469ns (44.160%)  route 5.650ns (55.840%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  contador_inst/counter_reg[2]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  contador_inst/counter_reg[2]/Q
                         net (fo=16, routed)          0.932     1.351    binary_decoder_inst/AN[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.329     1.680 r  binary_decoder_inst/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.718     6.398    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.721    10.119 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.119    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.308ns  (logic 4.371ns (52.616%)  route 3.937ns (47.384%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  contador_inst/counter_reg[0]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  contador_inst/counter_reg[0]/Q
                         net (fo=18, routed)          1.036     1.492    contador_inst/counter_reg[0]_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.152     1.644 r  contador_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.901     4.545    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.763     8.308 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.308    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.145ns  (logic 4.387ns (53.865%)  route 3.758ns (46.135%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  contador_inst/counter_reg[0]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  contador_inst/counter_reg[0]/Q
                         net (fo=18, routed)          1.033     1.489    bcd_to_7seg_inst/seg[4]_1
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.152     1.641 r  bcd_to_7seg_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.725     4.366    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779     8.145 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.145    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.932ns  (logic 4.154ns (52.378%)  route 3.777ns (47.622%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  contador_inst/counter_reg[1]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  contador_inst/counter_reg[1]/Q
                         net (fo=17, routed)          0.862     1.318    binary_decoder_inst/AN[0]_1
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.124     1.442 r  binary_decoder_inst/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.916     4.357    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.932 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.932    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.896ns  (logic 4.133ns (52.346%)  route 3.763ns (47.654%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  contador_inst/counter_reg[0]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  contador_inst/counter_reg[0]/Q
                         net (fo=18, routed)          1.047     1.503    binary_decoder_inst/AN[0]_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.124     1.627 r  binary_decoder_inst/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.716     4.343    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     7.896 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.896    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.749ns  (logic 4.371ns (56.401%)  route 3.379ns (43.599%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  contador_inst/counter_reg[1]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  contador_inst/counter_reg[1]/Q
                         net (fo=17, routed)          0.859     1.315    bcd_to_7seg_inst/seg[4]_0
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.152     1.467 r  bcd_to_7seg_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.520     3.987    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763     7.749 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.749    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.614ns  (logic 4.368ns (57.369%)  route 3.246ns (42.631%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  contador_inst/counter_reg[1]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  contador_inst/counter_reg[1]/Q
                         net (fo=17, routed)          0.862     1.318    binary_decoder_inst/AN[0]_1
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.152     1.470 r  binary_decoder_inst/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.384     3.854    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.760     7.614 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.614    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.507ns  (logic 4.352ns (57.964%)  route 3.156ns (42.036%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  contador_inst/counter_reg[1]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  contador_inst/counter_reg[1]/Q
                         net (fo=17, routed)          1.076     1.532    binary_decoder_inst/AN[0]_1
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.152     1.684 r  binary_decoder_inst/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.080     3.764    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.744     7.507 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.507    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 4.130ns (55.699%)  route 3.285ns (44.301%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  contador_inst/counter_reg[1]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  contador_inst/counter_reg[1]/Q
                         net (fo=17, routed)          0.859     1.315    bcd_to_7seg_inst/seg[4]_0
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.124     1.439 r  bcd_to_7seg_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.426     3.865    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.415 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.415    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.349ns  (logic 4.270ns (58.095%)  route 3.080ns (41.905%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  contador_inst/counter_reg[2]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  contador_inst/counter_reg[2]/Q
                         net (fo=16, routed)          0.932     1.351    binary_decoder_inst/AN[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.299     1.650 r  binary_decoder_inst/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.148     3.798    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552     7.349 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.349    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_divider_inst/counter_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_divider_inst/counter_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  clock_divider_inst/counter_reg/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  clock_divider_inst/counter_reg/Q
                         net (fo=4, routed)           0.175     0.339    clock_divider_inst/counter
    SLICE_X2Y86          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  clock_divider_inst/counter_i_1/O
                         net (fo=1, routed)           0.000     0.384    clock_divider_inst/p_0_in
    SLICE_X2Y86          FDRE                                         r  clock_divider_inst/counter_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            contador_inst/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.183ns (46.478%)  route 0.211ns (53.522%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  contador_inst/counter_reg[1]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  contador_inst/counter_reg[1]/Q
                         net (fo=17, routed)          0.211     0.352    contador_inst/counter_reg[1]_0
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.042     0.394 r  contador_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.394    contador_inst/counter[2]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  contador_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            contador_inst/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.186ns (46.883%)  route 0.211ns (53.117%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  contador_inst/counter_reg[1]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  contador_inst/counter_reg[1]/Q
                         net (fo=17, routed)          0.211     0.352    contador_inst/counter_reg[1]_0
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.045     0.397 r  contador_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.397    contador_inst/counter[1]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  contador_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            contador_inst/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.186ns (45.027%)  route 0.227ns (54.973%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  contador_inst/counter_reg[0]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  contador_inst/counter_reg[0]/Q
                         net (fo=18, routed)          0.227     0.368    contador_inst/counter_reg[0]_0
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.045     0.413 r  contador_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.413    contador_inst/counter[0]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  contador_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.477ns (68.875%)  route 0.667ns (31.125%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  contador_inst/counter_reg[2]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  contador_inst/counter_reg[2]/Q
                         net (fo=16, routed)          0.343     0.471    contador_inst/counter_reg[2]_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.098     0.569 r  contador_inst/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.325     0.893    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.144 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.144    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.438ns (65.188%)  route 0.768ns (34.812%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  contador_inst/counter_reg[1]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  contador_inst/counter_reg[1]/Q
                         net (fo=17, routed)          0.214     0.355    binary_decoder_inst/AN[0]_1
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.045     0.400 r  binary_decoder_inst/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.555     0.954    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.206 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.206    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.420ns (63.964%)  route 0.800ns (36.036%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  contador_inst/counter_reg[2]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  contador_inst/counter_reg[2]/Q
                         net (fo=16, routed)          0.359     0.487    bcd_to_7seg_inst/seg[4]
    SLICE_X0Y91          LUT3 (Prop_lut3_I0_O)        0.098     0.585 r  bcd_to_7seg_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.026    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.220 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.220    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.527ns (68.371%)  route 0.706ns (31.629%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  contador_inst/counter_reg[2]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  contador_inst/counter_reg[2]/Q
                         net (fo=16, routed)          0.359     0.487    bcd_to_7seg_inst/seg[4]
    SLICE_X0Y91          LUT3 (Prop_lut3_I0_O)        0.099     0.586 r  bcd_to_7seg_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.348     0.933    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.300     2.234 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.234    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.437ns (64.176%)  route 0.802ns (35.824%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  contador_inst/counter_reg[0]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  contador_inst/counter_reg[0]/Q
                         net (fo=18, routed)          0.168     0.309    bcd_to_7seg_inst/seg[4]_1
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  bcd_to_7seg_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.634     0.988    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.239 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.239    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.460ns (64.394%)  route 0.807ns (35.606%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  contador_inst/counter_reg[2]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  contador_inst/counter_reg[2]/Q
                         net (fo=16, routed)          0.352     0.480    bcd_to_7seg_inst/seg[4]
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.098     0.578 r  bcd_to_7seg_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.456     1.033    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.268 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.268    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





