#!/usr/bin/env python3

from litex.soc.cores.cpu.vexriscv_bridge import VexRiscvBridge

VexRiscvBridge.generate_default_configs()
