\doxysection{Drivers/\+STM32\+G0xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32g0xx\+\_\+hal\+\_\+spi.h File Reference}
\label{stm32g0xx__hal__spi_8h}\index{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_spi.h@{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_spi.h}}


Header file of SPI HAL module.  


{\ttfamily \#include "{}stm32g0xx\+\_\+hal\+\_\+def.\+h"{}}\newline
{\ttfamily \#include "{}stm32g0xx\+\_\+hal\+\_\+spi\+\_\+ex.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ SPI\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em SPI Configuration Structure definition. \end{DoxyCompactList}\item 
struct \textbf{ \+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em SPI handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+NONE}~(0x00000000U)
\item 
\#define \textbf{ HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+MODF}~(0x00000001U)
\item 
\#define \textbf{ HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+CRC}~(0x00000002U)
\item 
\#define \textbf{ HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+OVR}~(0x00000004U)
\item 
\#define \textbf{ HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+FRE}~(0x00000008U)
\item 
\#define \textbf{ HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+DMA}~(0x00000010U)
\item 
\#define \textbf{ HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+FLAG}~(0x00000020U)
\item 
\#define \textbf{ HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+ABORT}~(0x00000040U)
\item 
\#define \textbf{ SPI\+\_\+\+MODE\+\_\+\+SLAVE}~(0x00000000U)
\item 
\#define \textbf{ SPI\+\_\+\+MODE\+\_\+\+MASTER}~(\textbf{ SPI\+\_\+\+CR1\+\_\+\+MSTR} $\vert$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSI})
\item 
\#define \textbf{ SPI\+\_\+\+DIRECTION\+\_\+2\+LINES}~(0x00000000U)
\item 
\#define \textbf{ SPI\+\_\+\+DIRECTION\+\_\+2\+LINES\+\_\+\+RXONLY}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+RXONLY}
\item 
\#define \textbf{ SPI\+\_\+\+DIRECTION\+\_\+1\+LINE}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}
\item 
\#define \textbf{ SPI\+\_\+\+DATASIZE\+\_\+4\+BIT}~(0x00000300U)
\item 
\#define \textbf{ SPI\+\_\+\+DATASIZE\+\_\+5\+BIT}~(0x00000400U)
\item 
\#define \textbf{ SPI\+\_\+\+DATASIZE\+\_\+6\+BIT}~(0x00000500U)
\item 
\#define \textbf{ SPI\+\_\+\+DATASIZE\+\_\+7\+BIT}~(0x00000600U)
\item 
\#define \textbf{ SPI\+\_\+\+DATASIZE\+\_\+8\+BIT}~(0x00000700U)
\item 
\#define \textbf{ SPI\+\_\+\+DATASIZE\+\_\+9\+BIT}~(0x00000800U)
\item 
\#define \textbf{ SPI\+\_\+\+DATASIZE\+\_\+10\+BIT}~(0x00000900U)
\item 
\#define \textbf{ SPI\+\_\+\+DATASIZE\+\_\+11\+BIT}~(0x00000\+A00U)
\item 
\#define \textbf{ SPI\+\_\+\+DATASIZE\+\_\+12\+BIT}~(0x00000\+B00U)
\item 
\#define \textbf{ SPI\+\_\+\+DATASIZE\+\_\+13\+BIT}~(0x00000\+C00U)
\item 
\#define \textbf{ SPI\+\_\+\+DATASIZE\+\_\+14\+BIT}~(0x00000\+D00U)
\item 
\#define \textbf{ SPI\+\_\+\+DATASIZE\+\_\+15\+BIT}~(0x00000\+E00U)
\item 
\#define \textbf{ SPI\+\_\+\+DATASIZE\+\_\+16\+BIT}~(0x00000\+F00U)
\item 
\#define \textbf{ SPI\+\_\+\+POLARITY\+\_\+\+LOW}~(0x00000000U)
\item 
\#define \textbf{ SPI\+\_\+\+POLARITY\+\_\+\+HIGH}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+CPOL}
\item 
\#define \textbf{ SPI\+\_\+\+PHASE\+\_\+1\+EDGE}~(0x00000000U)
\item 
\#define \textbf{ SPI\+\_\+\+PHASE\+\_\+2\+EDGE}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+CPHA}
\item 
\#define \textbf{ SPI\+\_\+\+NSS\+\_\+\+SOFT}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+SSM}
\item 
\#define \textbf{ SPI\+\_\+\+NSS\+\_\+\+HARD\+\_\+\+INPUT}~(0x00000000U)
\item 
\#define \textbf{ SPI\+\_\+\+NSS\+\_\+\+HARD\+\_\+\+OUTPUT}~(\textbf{ SPI\+\_\+\+CR2\+\_\+\+SSOE} $<$$<$ 16U)
\item 
\#define \textbf{ SPI\+\_\+\+NSS\+\_\+\+PULSE\+\_\+\+ENABLE}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+NSSP}
\item 
\#define \textbf{ SPI\+\_\+\+NSS\+\_\+\+PULSE\+\_\+\+DISABLE}~(0x00000000U)
\item 
\#define \textbf{ SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+2}~(0x00000000U)
\item 
\#define \textbf{ SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+4}~(\textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0})
\item 
\#define \textbf{ SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+8}~(\textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1})
\item 
\#define \textbf{ SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+16}~(\textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1} $\vert$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0})
\item 
\#define \textbf{ SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+32}~(\textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2})
\item 
\#define \textbf{ SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+64}~(\textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2} $\vert$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0})
\item 
\#define \textbf{ SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+128}~(\textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2} $\vert$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1})
\item 
\#define \textbf{ SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+256}~(\textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2} $\vert$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1} $\vert$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0})
\item 
\#define \textbf{ SPI\+\_\+\+FIRSTBIT\+\_\+\+MSB}~(0x00000000U)
\item 
\#define \textbf{ SPI\+\_\+\+FIRSTBIT\+\_\+\+LSB}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}
\item 
\#define \textbf{ SPI\+\_\+\+TIMODE\+\_\+\+DISABLE}~(0x00000000U)
\item 
\#define \textbf{ SPI\+\_\+\+TIMODE\+\_\+\+ENABLE}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+FRF}
\item 
\#define \textbf{ SPI\+\_\+\+CRCCALCULATION\+\_\+\+DISABLE}~(0x00000000U)
\item 
\#define \textbf{ SPI\+\_\+\+CRCCALCULATION\+\_\+\+ENABLE}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCEN}
\item 
\#define \textbf{ SPI\+\_\+\+CRC\+\_\+\+LENGTH\+\_\+\+DATASIZE}~(0x00000000U)
\item 
\#define \textbf{ SPI\+\_\+\+CRC\+\_\+\+LENGTH\+\_\+8\+BIT}~(0x00000001U)
\item 
\#define \textbf{ SPI\+\_\+\+CRC\+\_\+\+LENGTH\+\_\+16\+BIT}~(0x00000002U)
\item 
\#define \textbf{ SPI\+\_\+\+RXFIFO\+\_\+\+THRESHOLD}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+FRXTH}
\item 
\#define \textbf{ SPI\+\_\+\+RXFIFO\+\_\+\+THRESHOLD\+\_\+\+QF}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+FRXTH}
\item 
\#define \textbf{ SPI\+\_\+\+RXFIFO\+\_\+\+THRESHOLD\+\_\+\+HF}~(0x00000000U)
\item 
\#define \textbf{ SPI\+\_\+\+IT\+\_\+\+TXE}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+TXEIE}
\item 
\#define \textbf{ SPI\+\_\+\+IT\+\_\+\+RXNE}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+RXNEIE}
\item 
\#define \textbf{ SPI\+\_\+\+IT\+\_\+\+ERR}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+ERRIE}
\item 
\#define \textbf{ SPI\+\_\+\+FLAG\+\_\+\+RXNE}~\textbf{ SPI\+\_\+\+SR\+\_\+\+RXNE}   /$\ast$ SPI status flag\+: Rx buffer not empty flag       $\ast$/
\item 
\#define \textbf{ SPI\+\_\+\+FLAG\+\_\+\+TXE}~\textbf{ SPI\+\_\+\+SR\+\_\+\+TXE}    /$\ast$ SPI status flag\+: Tx buffer empty flag           $\ast$/
\item 
\#define \textbf{ SPI\+\_\+\+FLAG\+\_\+\+BSY}~\textbf{ SPI\+\_\+\+SR\+\_\+\+BSY}    /$\ast$ SPI status flag\+: Busy flag                      $\ast$/
\item 
\#define \textbf{ SPI\+\_\+\+FLAG\+\_\+\+CRCERR}~\textbf{ SPI\+\_\+\+SR\+\_\+\+CRCERR} /$\ast$ SPI Error flag\+: \textbf{ CRC} error flag                  $\ast$/
\item 
\#define \textbf{ SPI\+\_\+\+FLAG\+\_\+\+MODF}~\textbf{ SPI\+\_\+\+SR\+\_\+\+MODF}   /$\ast$ SPI Error flag\+: Mode fault flag                 $\ast$/
\item 
\#define \textbf{ SPI\+\_\+\+FLAG\+\_\+\+OVR}~\textbf{ SPI\+\_\+\+SR\+\_\+\+OVR}    /$\ast$ SPI Error flag\+: Overrun flag                    $\ast$/
\item 
\#define \textbf{ SPI\+\_\+\+FLAG\+\_\+\+FRE}~\textbf{ SPI\+\_\+\+SR\+\_\+\+FRE}    /$\ast$ SPI Error flag\+: TI mode frame format error flag $\ast$/
\item 
\#define \textbf{ SPI\+\_\+\+FLAG\+\_\+\+FTLVL}~\textbf{ SPI\+\_\+\+SR\+\_\+\+FTLVL}  /$\ast$ SPI fifo transmission level                     $\ast$/
\item 
\#define \textbf{ SPI\+\_\+\+FLAG\+\_\+\+FRLVL}~\textbf{ SPI\+\_\+\+SR\+\_\+\+FRLVL}  /$\ast$ SPI fifo reception level                        $\ast$/
\item 
\#define \textbf{ SPI\+\_\+\+FLAG\+\_\+\+MASK}
\item 
\#define \textbf{ SPI\+\_\+\+FTLVL\+\_\+\+EMPTY}~(0x00000000U)
\item 
\#define \textbf{ SPI\+\_\+\+FTLVL\+\_\+\+QUARTER\+\_\+\+FULL}~(0x00000800U)
\item 
\#define \textbf{ SPI\+\_\+\+FTLVL\+\_\+\+HALF\+\_\+\+FULL}~(0x00001000U)
\item 
\#define \textbf{ SPI\+\_\+\+FTLVL\+\_\+\+FULL}~(0x00001800U)
\item 
\#define \textbf{ SPI\+\_\+\+FRLVL\+\_\+\+EMPTY}~(0x00000000U)
\item 
\#define \textbf{ SPI\+\_\+\+FRLVL\+\_\+\+QUARTER\+\_\+\+FULL}~(0x00000200U)
\item 
\#define \textbf{ SPI\+\_\+\+FRLVL\+\_\+\+HALF\+\_\+\+FULL}~(0x00000400U)
\item 
\#define \textbf{ SPI\+\_\+\+FRLVL\+\_\+\+FULL}~(0x00000600U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \textbf{ HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+RESET})
\begin{DoxyCompactList}\small\item\em Reset SPI handle state. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+ENABLE\+\_\+\+IT}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\textbf{ SET\+\_\+\+BIT}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the specified SPI interrupts. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+DISABLE\+\_\+\+IT}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\textbf{ CLEAR\+\_\+\+BIT}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the specified SPI interrupts. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the specified SPI interrupt source is enabled or not. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+GET\+\_\+\+FLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR) \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified SPI flag is set or not. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+CLEAR\+\_\+\+CRCERRFLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR = (uint16\+\_\+t)($\sim$\textbf{ SPI\+\_\+\+FLAG\+\_\+\+CRCERR}))
\begin{DoxyCompactList}\small\item\em Clear the SPI CRCERR pending flag. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+CLEAR\+\_\+\+MODFFLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the SPI MODF pending flag. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+CLEAR\+\_\+\+OVRFLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the SPI OVR pending flag. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+CLEAR\+\_\+\+FREFLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the SPI FRE pending flag. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+ENABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~\textbf{ SET\+\_\+\+BIT}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1, \textbf{ SPI\+\_\+\+CR1\+\_\+\+SPE})
\begin{DoxyCompactList}\small\item\em Enable the SPI peripheral. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+DISABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~\textbf{ CLEAR\+\_\+\+BIT}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1, \textbf{ SPI\+\_\+\+CR1\+\_\+\+SPE})
\begin{DoxyCompactList}\small\item\em Disable the SPI peripheral. \end{DoxyCompactList}\item 
\#define \textbf{ SPI\+\_\+1\+LINE\+\_\+\+TX}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~\textbf{ SET\+\_\+\+BIT}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1, \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIOE})
\begin{DoxyCompactList}\small\item\em Set the SPI transmit-\/only mode. \end{DoxyCompactList}\item 
\#define \textbf{ SPI\+\_\+1\+LINE\+\_\+\+RX}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~\textbf{ CLEAR\+\_\+\+BIT}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1, \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIOE})
\begin{DoxyCompactList}\small\item\em Set the SPI receive-\/only mode. \end{DoxyCompactList}\item 
\#define \textbf{ SPI\+\_\+\+RESET\+\_\+\+CRC}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Reset the CRC calculation of the SPI. \end{DoxyCompactList}\item 
\#define \textbf{ SPI\+\_\+\+CHECK\+\_\+\+FLAG}(\+\_\+\+\_\+\+SR\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the specified SPI flag is set or not. \end{DoxyCompactList}\item 
\#define \textbf{ SPI\+\_\+\+CHECK\+\_\+\+IT\+\_\+\+SOURCE}(\+\_\+\+\_\+\+CR2\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the specified SPI Interrupt is set or not. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+MODE}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Mode parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+DIRECTION}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Direction Mode parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+DIRECTION\+\_\+2\+LINES}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+MODE\+\_\+\+\_\+) == \textbf{ SPI\+\_\+\+DIRECTION\+\_\+2\+LINES})
\begin{DoxyCompactList}\small\item\em Checks if SPI Direction Mode parameter is 2 lines. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+DIRECTION\+\_\+2\+LINES\+\_\+\+OR\+\_\+1\+LINE}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Direction Mode parameter is 1 or 2 lines. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+DATASIZE}(\+\_\+\+\_\+\+DATASIZE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Data Size parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+CPOL}(\+\_\+\+\_\+\+CPOL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Serial clock steady state parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+CPHA}(\+\_\+\+\_\+\+CPHA\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Clock Phase parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+NSS}(\+\_\+\+\_\+\+NSS\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Slave Select parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+NSSP}(\+\_\+\+\_\+\+NSSP\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI NSS Pulse parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+BAUDRATE\+\_\+\+PRESCALER}(\+\_\+\+\_\+\+PRESCALER\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Baudrate prescaler parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+FIRST\+\_\+\+BIT}(\+\_\+\+\_\+\+BIT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI MSB LSB transmission parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+TIMODE}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI TI mode parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+CRC\+\_\+\+CALCULATION}(\+\_\+\+\_\+\+CALCULATION\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI CRC calculation enabled state is in allowed range. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+CRC\+\_\+\+LENGTH}(\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI CRC length is in allowed range. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+CRC\+\_\+\+POLYNOMIAL}(\+\_\+\+\_\+\+POLYNOMIAL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI polynomial value to be used for the CRC calculation, is in allowed range. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+DMA\+\_\+\+HANDLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+) != NULL)
\begin{DoxyCompactList}\small\item\em Checks if DMA handle is valid. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \textbf{ \+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def} \textbf{ SPI\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em SPI handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ HAL\+\_\+\+SPI\+\_\+\+State\+Type\+Def} \{ \newline
\textbf{ HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+RESET} = 0x00U
, \textbf{ HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+READY} = 0x01U
, \textbf{ HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+BUSY} = 0x02U
, \textbf{ HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX} = 0x03U
, \newline
\textbf{ HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+RX} = 0x04U
, \textbf{ HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX\+\_\+\+RX} = 0x05U
, \textbf{ HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+ERROR} = 0x06U
, \textbf{ HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+ABORT} = 0x07U
 \}
\begin{DoxyCompactList}\small\item\em HAL SPI State structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+SPI\+\_\+\+Init} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+SPI\+\_\+\+De\+Init} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
void \textbf{ HAL\+\_\+\+SPI\+\_\+\+Msp\+Init} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
void \textbf{ HAL\+\_\+\+SPI\+\_\+\+Msp\+De\+Init} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+SPI\+\_\+\+Transmit} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+SPI\+\_\+\+Receive} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+SPI\+\_\+\+Transmit\+Receive} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi, uint8\+\_\+t $\ast$p\+Tx\+Data, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+SPI\+\_\+\+Transmit\+\_\+\+IT} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+SPI\+\_\+\+Receive\+\_\+\+IT} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+SPI\+\_\+\+Transmit\+Receive\+\_\+\+IT} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi, uint8\+\_\+t $\ast$p\+Tx\+Data, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+SPI\+\_\+\+Transmit\+\_\+\+DMA} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+SPI\+\_\+\+Receive\+\_\+\+DMA} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+SPI\+\_\+\+Transmit\+Receive\+\_\+\+DMA} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi, uint8\+\_\+t $\ast$p\+Tx\+Data, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+SPI\+\_\+\+DMAPause} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+SPI\+\_\+\+DMAResume} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+SPI\+\_\+\+DMAStop} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+SPI\+\_\+\+Abort} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+SPI\+\_\+\+Abort\+\_\+\+IT} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
void \textbf{ HAL\+\_\+\+SPI\+\_\+\+IRQHandler} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
void \textbf{ HAL\+\_\+\+SPI\+\_\+\+Tx\+Cplt\+Callback} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
void \textbf{ HAL\+\_\+\+SPI\+\_\+\+Rx\+Cplt\+Callback} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
void \textbf{ HAL\+\_\+\+SPI\+\_\+\+Tx\+Rx\+Cplt\+Callback} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
void \textbf{ HAL\+\_\+\+SPI\+\_\+\+Tx\+Half\+Cplt\+Callback} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
void \textbf{ HAL\+\_\+\+SPI\+\_\+\+Rx\+Half\+Cplt\+Callback} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
void \textbf{ HAL\+\_\+\+SPI\+\_\+\+Tx\+Rx\+Half\+Cplt\+Callback} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
void \textbf{ HAL\+\_\+\+SPI\+\_\+\+Error\+Callback} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
void \textbf{ HAL\+\_\+\+SPI\+\_\+\+Abort\+Cplt\+Callback} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
\textbf{ HAL\+\_\+\+SPI\+\_\+\+State\+Type\+Def} \textbf{ HAL\+\_\+\+SPI\+\_\+\+Get\+State} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+SPI\+\_\+\+Get\+Error} (\textbf{ SPI\+\_\+\+Handle\+Type\+Def} $\ast$hspi)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of SPI HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2018 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 