// Seed: 2854475363
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    output tri1 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input wire id_5,
    input wand id_6,
    input wor id_7,
    input supply1 id_8
);
  logic [7:0] id_10;
  assign id_10[-1] = -1;
endmodule
module module_0 #(
    parameter id_4 = 32'd4
) (
    output supply0 id_0,
    input tri id_1,
    input tri0 id_2,
    input wor id_3,
    input wor _id_4
);
  wire  [  id_4  :  1  ]  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  , module_1 ,  id_36  ;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_0,
      id_2,
      id_3,
      id_1,
      id_1,
      id_2
  );
endmodule
