
---------- Begin Simulation Statistics ----------
final_tick                               1153337374854                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 117241                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383528                       # Number of bytes of host memory used
host_op_rate                                   136475                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20323.92                       # Real time elapsed on the host
host_tick_rate                                8956694                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2382795219                       # Number of instructions simulated
sim_ops                                    2773712477                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.182035                       # Number of seconds simulated
sim_ticks                                182035135032                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1160476                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2320953                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     36.242925                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        24829820                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     68509426                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       113755                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     59850348                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2482086                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2482663                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          577                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        72887204                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         3677012                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         110702070                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         99908421                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       113636                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           71408240                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      27380760                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      5455664                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      6400260                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    382795218                       # Number of instructions committed
system.switch_cpus.commit.committedOps      446550994                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    435686518                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.024936                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.212055                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    309122186     70.95%     70.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     50967910     11.70%     82.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     18170242      4.17%     86.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      8610147      1.98%     88.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      6493504      1.49%     90.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      5317128      1.22%     91.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5566064      1.28%     92.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4058577      0.93%     93.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     27380760      6.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    435686518                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      3656345                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         409266755                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              93631737                       # Number of loads committed
system.switch_cpus.commit.membars             6668012                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    260835497     58.41%     58.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     10386935      2.33%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     93631737     20.97%     81.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     81696825     18.30%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    446550994                       # Class of committed instruction
system.switch_cpus.commit.refs              175328562                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          20345533                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           382795218                       # Number of Instructions Simulated
system.switch_cpus.committedOps             446550994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.140388                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.140388                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     356225478                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           125                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     24515903                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      454584235                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         17387998                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          45675715                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         120415                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           457                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      17123584                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            72887204                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          48327348                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             387988396                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3350                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              391830053                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          241068                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.166968                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     48424231                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     30988918                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.897591                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    436533192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.048546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.417650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        350204930     80.22%     80.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         11231083      2.57%     82.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6166915      1.41%     84.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          9008349      2.06%     86.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         10128302      2.32%     88.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4761655      1.09%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          6505824      1.49%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4430248      1.01%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         34095886      7.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    436533192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1904                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       152205                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         71858241                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.055438                       # Inst execution rate
system.switch_cpus.iew.exec_refs            186993793                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           82339756                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        22622917                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      95236441                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      5474649                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          979                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     83175595                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    452936937                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     104654037                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        96750                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     460735670                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         513474                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      32369081                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         120415                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      32962503                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      8084402                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          210                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        12036                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     10008132                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1604671                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1478739                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        12036                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        15300                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       136905                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         406411978                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             450604288                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.595530                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         242030720                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.032229                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              450648125                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        549454857                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       314838961                       # number of integer regfile writes
system.switch_cpus.ipc                       0.876894                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.876894                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     263377693     57.15%     57.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     10393884      2.26%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            4      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            2      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    104684425     22.72%     82.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     82376414     17.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      460832422                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            11055259                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023990                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          509426      4.61%      4.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          17195      0.16%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      4.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5082542     45.97%     50.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       5446096     49.26%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      441259547                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1309234894                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    429934225                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    436585090                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          447462287                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         460832422                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      5474650                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      6385820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4734                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18986                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5538732                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    436533192                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.055664                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.877205                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    285816840     65.47%     65.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     47699877     10.93%     76.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     26585324      6.09%     82.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     20351172      4.66%     87.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     19521304      4.47%     91.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     14548035      3.33%     94.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     11445407      2.62%     97.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      5111316      1.17%     98.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5453917      1.25%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    436533192                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.055660                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       30628134                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     60023133                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     20670063                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     22749696                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      7804185                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      9176432                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     95236441                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     83175595                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       611626377                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       21822620                       # number of misc regfile writes
system.switch_cpus.numCycles                436535096                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       153301632                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     428364817                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        3626758                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         24696884                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       20927880                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        267627                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     715379062                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      453490518                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    434896369                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          54833567                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       10473279                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         120415                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      46500816                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6531444                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    542734965                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    157079876                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      6706008                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          95727678                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      5474651                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     14349740                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            861256895                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           906750475                       # The number of ROB writes
system.switch_cpus.timesIdled                      12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         13760898                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         6909699                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1168696                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1012654                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2337392                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1012656                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1153337374854                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1160460                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       448157                       # Transaction distribution
system.membus.trans_dist::CleanEvict           712318                       # Transaction distribution
system.membus.trans_dist::ReadExReq                18                       # Transaction distribution
system.membus.trans_dist::ReadExResp               18                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1160460                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1761070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1720361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3481431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3481431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    104011776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    101893504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    205905280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               205905280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1160478                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1160478    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1160478                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3504574051                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3448442889                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10878398937                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1153337374854                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1153337374854                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1153337374854                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1153337374854                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1153337374854                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1153337374854                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1168678                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       896317                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1814592                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              18                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            38                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1168640                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3505974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3506088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    206952704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              206962432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1542251                       # Total snoops (count)
system.tol2bus.snoopTraffic                  57364096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2710947                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.373545                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.483746                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1698289     62.65%     62.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1012656     37.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2710947                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1722286728                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2436651930                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             79230                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1153337374854                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     75136512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          75139072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     28872704                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       28872704                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       587004                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             587024                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       225568                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            225568                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        14063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    412758295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            412772358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        14063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           14063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     158610611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           158610611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     158610611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        14063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    412758295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           571382969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    451136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1174008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000073397348                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        26064                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        26064                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2003041                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            425452                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     587024                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    225568                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1174048                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  451136                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           197738                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           118514                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            42686                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            69866                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           103010                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            72246                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            42962                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            54478                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            53278                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            27256                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           26064                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           20138                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           41444                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           45028                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          110166                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          149174                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            75776                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            76960                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             7104                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            30784                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            75776                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            37867                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            7136                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           63914                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           75776                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.31                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.87                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 21682458914                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                5870240000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            43695858914                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18468.12                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37218.12                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  865406                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 408120                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                73.71                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.46                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1174048                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              451136                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 496253                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 496285                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  90763                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  90736                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 15343                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 15494                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 25782                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 25847                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 26075                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 26076                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 26074                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 26073                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 26123                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 26148                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 26166                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 27455                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 27457                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 26198                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 26226                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 26195                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 26092                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 26067                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   221                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       351633                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   295.791851                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   219.928708                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   270.399552                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         2164      0.62%      0.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       192106     54.63%     55.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        64923     18.46%     73.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        32200      9.16%     82.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        12066      3.43%     86.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         7910      2.25%     88.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         7915      2.25%     90.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         5059      1.44%     92.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        27290      7.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       351633                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        26064                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     45.043355                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.609314                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.665600                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19            3      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23           11      0.04%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27          760      2.92%      2.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31          953      3.66%      6.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         1791      6.87%     13.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         6315     24.23%     37.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         3814     14.63%     52.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         1928      7.40%     59.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         2729     10.47%     70.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         2488      9.55%     79.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         2398      9.20%     88.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          928      3.56%     92.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          776      2.98%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          165      0.63%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           70      0.27%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          852      3.27%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           83      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        26064                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        26064                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.307819                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.268879                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.165725                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           10445     40.07%     40.07% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             135      0.52%     40.59% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           13919     53.40%     94.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             203      0.78%     94.77% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1332      5.11%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               3      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              27      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        26064                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              75139072                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               28871104                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               75139072                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            28872704                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      412.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      158.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   412.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   158.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.46                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.22                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 182034639636                       # Total gap between requests
system.mem_ctrls0.avgGap                    224017.27                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     75136512                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     28871104                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 14063.219166728319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 412758295.187309503555                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 158601821.538049459457                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1174008                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       451136                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1354574                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  43694504340                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 4223771423193                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     33864.35                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     37218.23                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   9362523.55                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1049701380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           557929515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3373992720                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         766525680                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    14369668560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     68798971500                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     11965411200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      100882200555                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       554.190819                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  30469343333                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   6078540000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 145487251699                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1460958240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           776517720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         5008710000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1588273740                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    14369668560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     74060660310                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      7534612800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      104799401370                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       575.709746                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  18908632109                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   6078540000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 157047962923                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1153337374854                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     73399808                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          73402112                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     28491392                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       28491392                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       573436                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             573454                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       222589                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            222589                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        12657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    403217807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            403230464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        12657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           12657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     156515895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           156515895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     156515895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        12657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    403217807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           559746359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    445178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1146872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000078055206                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        25477                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        25477                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1963792                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            419951                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     573454                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    222589                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1146908                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  445178                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           188362                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           110198                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            31968                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            88804                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            99468                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            68676                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            25362                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            33152                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            37908                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            28378                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           54416                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           41456                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           45068                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           40256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          105448                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          147988                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            75776                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            75794                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             5920                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            31968                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            75776                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            36697                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            3552                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           63894                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           75776                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.21                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.27                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 20909844264                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                5734540000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            42414369264                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    18231.49                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36981.49                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  854702                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 399127                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                74.52                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.66                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1146908                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              445178                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 496330                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 496340                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  77118                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  77108                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 16405                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 17801                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 24120                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 24705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 25477                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 25482                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 25480                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 25479                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 25719                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 25832                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 25707                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 25869                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 26029                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 26303                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 26046                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 25516                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 25497                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 25478                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  2102                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                   116                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       338230                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   301.249588                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   222.527668                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   274.858332                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         3468      1.03%      1.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       181856     53.77%     54.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        59148     17.49%     72.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        34106     10.08%     82.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        10619      3.14%     85.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        10140      3.00%     88.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5353      1.58%     90.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         6055      1.79%     91.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        27485      8.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       338230                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        25477                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.016839                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    43.490198                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.652997                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19            1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23          225      0.88%      0.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27          950      3.73%      4.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         1699      6.67%     11.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         2076      8.15%     19.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         3690     14.48%     33.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         4181     16.41%     50.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         2126      8.34%     58.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2669     10.48%     69.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         2275      8.93%     78.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         1188      4.66%     82.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         2587     10.15%     92.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          710      2.79%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          990      3.89%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           51      0.20%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           53      0.21%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            5      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        25477                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        25477                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.472740                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.441900                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.031006                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            7448     29.23%     29.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             861      3.38%     32.61% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           15378     60.36%     92.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1298      5.09%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             463      1.82%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              19      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               8      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        25477                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              73402112                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               28489792                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               73402112                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            28491392                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      403.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      156.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   403.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   156.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.37                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.15                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.22                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 182035086818                       # Total gap between requests
system.mem_ctrls1.avgGap                    228674.94                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     73399808                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     28489792                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 12656.897250055486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 403217807.304601013660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 156507105.043165266514                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1146872                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       445178                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2069414                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  42412299850                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 4290557629066                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     57483.72                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36980.85                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   9637847.40                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   78.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1088985660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           578805810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3576554520                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         747618840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    14369668560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     69932878200                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     11010634080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      101305145670                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       556.514245                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  27992813500                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   6078540000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 147963781532                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1325990820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           704777040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         4612368600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1576079820                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    14369668560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     73284031320                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      8188570560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      104061486720                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       571.656053                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  20632684123                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   6078540000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 155323910909                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1153337374854                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         8218                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8218                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         8218                       # number of overall hits
system.l2.overall_hits::total                    8218                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1160440                       # number of demand (read+write) misses
system.l2.demand_misses::total                1160478                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1160440                       # number of overall misses
system.l2.overall_misses::total               1160478                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3712551                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 102459934926                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     102463647477                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3712551                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 102459934926                       # number of overall miss cycles
system.l2.overall_miss_latency::total    102463647477                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1168658                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1168696                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1168658                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1168696                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.992968                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.992968                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.992968                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.992968                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 97698.710526                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88294.039266                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88294.347223                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 97698.710526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88294.039266                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88294.347223                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              448157                       # number of writebacks
system.l2.writebacks::total                    448157                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1160440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1160478                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1160440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1160478                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3387257                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  92545001961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  92548389218                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3387257                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  92545001961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  92548389218                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.992968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.992968                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.992968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.992968                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 89138.342105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79749.924133                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79750.231558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 89138.342105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79749.924133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79750.231558                       # average overall mshr miss latency
system.l2.replacements                        1542251                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       448160                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           448160                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       448160                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       448160                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       630880                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        630880                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  18                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1692603                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1692603                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 94033.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94033.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      1538773                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1538773                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 85487.388889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85487.388889                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3712551                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3712551                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 97698.710526                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97698.710526                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3387257                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3387257                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 89138.342105                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89138.342105                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         8218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1160422                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1160422                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 102458242323                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 102458242323                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1168640                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1168640                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.992968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.992968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88293.950238                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88293.950238                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1160422                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1160422                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  92543463188                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  92543463188                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.992968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.992968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79749.835136                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79749.835136                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1153337374854                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     1706780                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1542507                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.106497                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      58.404003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.009752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.004863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   197.581382                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.228141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.771802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38940491                       # Number of tag accesses
system.l2.tags.data_accesses                 38940491                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    971302239822                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   182035135032                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1153337374854                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099677                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     48327291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2050426968                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099677                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     48327291                       # number of overall hits
system.cpu.icache.overall_hits::total      2050426968                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          808                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           57                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            865                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          808                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           57                       # number of overall misses
system.cpu.icache.overall_misses::total           865                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5124513                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5124513                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5124513                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5124513                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100485                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     48327348                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2050427833                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100485                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     48327348                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2050427833                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 89903.736842                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5924.292486                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 89903.736842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5924.292486                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          278                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          222                       # number of writebacks
system.cpu.icache.writebacks::total               222                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           19                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3760506                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3760506                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3760506                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3760506                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 98960.684211                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98960.684211                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 98960.684211                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98960.684211                       # average overall mshr miss latency
system.cpu.icache.replacements                    222                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099677                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     48327291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2050426968                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          808                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           57                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           865                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5124513                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5124513                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100485                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     48327348                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2050427833                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 89903.736842                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5924.292486                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3760506                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3760506                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 98960.684211                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98960.684211                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1153337374854                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.507874                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2050427814                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               846                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2423673.539007                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   617.732891                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.774984                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.009255                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999211                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       79966686333                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      79966686333                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1153337374854                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1153337374854                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1153337374854                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1153337374854                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1153337374854                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    820174210                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    156192793                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        976367003                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    820174210                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    156192793                       # number of overall hits
system.cpu.dcache.overall_hits::total       976367003                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9039363                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2502598                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11541961                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9039363                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2502598                       # number of overall misses
system.cpu.dcache.overall_misses::total      11541961                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 169008339843                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 169008339843                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 169008339843                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 169008339843                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    829213573                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    158695391                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    987908964                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    829213573                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    158695391                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    987908964                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010901                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.015770                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011683                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010901                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.015770                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011683                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67533.155482                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14642.948442                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67533.155482                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14642.948442                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9181                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               102                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    90.009804                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6363787                       # number of writebacks
system.cpu.dcache.writebacks::total           6363787                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1333958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1333958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1333958                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1333958                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1168640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1168640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1168640                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1168640                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 104003419560                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 104003419560                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 104003419560                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 104003419560                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007364                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001183                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007364                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001183                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88995.259070                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88995.259070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88995.259070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88995.259070                       # average overall mshr miss latency
system.cpu.dcache.replacements               10209376                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    429273055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     79951695                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       509224750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5066664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2502526                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7569190                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 169001668260                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 169001668260                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    434339719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     82454221                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    516793940                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.030350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014646                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67532.432534                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22327.576433                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1333904                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1333904                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1168622                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1168622                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 104001704439                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 104001704439                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014173                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 88995.162199                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88995.162199                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    390901155                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     76241098                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      467142253                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3972699                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           72                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3972771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      6671583                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6671583                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    394873854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     76241170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    471115024                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 92660.875000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     1.679327                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           18                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1715121                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1715121                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 95284.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95284.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     24189075                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      5455660                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     29644735                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1611                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           18                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1629                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1616292                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1616292                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     24190686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      5455678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     29646364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000067                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000055                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data        89794                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total   992.198895                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1601280                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1601280                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        88960                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        88960                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     24190686                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      5455655                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     29646341                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     24190686                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      5455655                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     29646341                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1153337374854                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998820                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1045867711                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10209632                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            102.439315                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   224.118599                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    31.880220                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.875463                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.124532                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       33520663040                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      33520663040                       # Number of data accesses

---------- End Simulation Statistics   ----------
