$date
	Tue Sep 12 09:36:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q4_tb $end
$var wire 1 ! f $end
$var reg 3 " a [2:0] $end
$var integer 32 # i [31:0] $end
$scope module uut $end
$var wire 3 $ a [2:0] $end
$var wire 1 ! f $end
$var wire 8 % y [7:0] $end
$scope module m1 $end
$var wire 2 & a [1:0] $end
$var wire 1 ' en $end
$var reg 4 ( y [3:0] $end
$upscope $end
$scope module m2 $end
$var wire 2 ) a [1:0] $end
$var wire 1 * en $end
$var reg 4 + y [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
0*
b0 )
b1 (
1'
b0 &
b1 %
b0 $
b0 #
b0 "
0!
$end
#10
b10 %
b10 (
b1 &
b1 )
b1 "
b1 $
b1 #
#20
b100 %
b100 (
b10 &
b10 )
b10 "
b10 $
b10 #
#30
1!
b1000 %
b1000 (
b11 &
b11 )
b11 "
b11 $
b11 #
#40
0!
0'
b0 (
b10000 %
b1 +
b0 &
1*
b0 )
b100 "
b100 $
b100 #
#50
1!
b100000 %
b10 +
b1 &
b1 )
b101 "
b101 $
b101 #
#60
b1000000 %
b100 +
b10 &
b10 )
b110 "
b110 $
b110 #
#70
b10000000 %
b1000 +
b11 &
b11 )
b111 "
b111 $
b111 #
#80
b1000 #
