---
layout: default
title: HV CMOS
---

---

# ğŸ§© HV-CMOSï¼ˆHigh Voltage CMOSï¼‰

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

**HV-CMOSï¼ˆé«˜è€åœ§CMOSï¼‰** ã¯ã€**æ¨™æº–CMOSãƒ—ãƒ­ã‚»ã‚¹ã«æº–æ‹ ã—ãªãŒã‚‰é«˜é›»åœ§å‹•ä½œã‚’å¯èƒ½ã«ã—ãŸMOSãƒ‡ãƒã‚¤ã‚¹æŠ€è¡“**ã§ã™ã€‚  
**HV-CMOS (High Voltage CMOS)** enables high-voltage operation while maintaining compatibility with standard CMOS processes.

ä¸»ã«ä»¥ä¸‹ã®ç”¨é€”ã§ä½¿ç”¨ã•ã‚Œã¾ã™ï¼š  
Main application areas include:

- ã‚²ãƒ¼ãƒˆãƒ‰ãƒ©ã‚¤ãƒï¼ˆãƒ‘ãƒ¯ãƒ¼FETã®åˆ¶å¾¡ï¼‰  
  *Gate drivers for power FETs*
- ã‚¢ãƒŠãƒ­ã‚°åˆ¶å¾¡å›è·¯ï¼ˆé›»æºãƒ©ã‚¤ãƒ³ç›£è¦–ãªã©ï¼‰  
  *Analog control circuits such as power monitoring*
- é«˜è€åœ§I/Oã‚»ãƒ«ï¼ˆ5Vã€œ30Vé§†å‹•ã®ã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹ï¼‰  
  *High-voltage I/O cells for interfaces (5Vâ€“30V)*

ğŸ‘‰ **LDMOSãŒæ§‹é€ çš„ã«é«˜è€åœ§åŒ–ã•ã‚Œã‚‹ã®ã«å¯¾ã—ã€HV-CMOSã¯æ¨™æº–CMOSã®å»¶é•·ã¨ã—ã¦åˆ¶å¾¡æ€§ãƒ»é›†ç©æ€§ã‚’é‡è¦–**  
ğŸ‘‰ *Unlike LDMOS, which is structurally enhanced for high voltage, HV-CMOS extends CMOS compatibility with better control and integration.*

---

## ğŸ—ï¸ æ§‹é€ ã¨ç‰¹å¾´ï½œStructure and Features

ã€HV-NMOSæ§‹é€ ä¾‹ï½œExample HV-NMOS Structureã€‘

```mermaid
flowchart TB
    Gate["Gate : Poly"]

    subgraph Device [HV-NMOS Structure]
        LDD["LDDé ˜åŸŸ : Drain Extended Region"]
        Nplus["N+ Drain"]
        Nminus["N- Drift Region"]
        Psub["P- Substrate"]
    end

    Gate --> LDD
    LDD --> Nplus
    LDD --> Nminus
    Nminus --> Psub
```

â†’ å¤šé‡ã‚¦ã‚§ãƒ«æ§‹é€ ï¼ˆDeep N-Wellï¼‰ã§Subçµ¶ç¸
â†’ åšè†œé…¸åŒ–ã«ã‚ˆã‚‹ã‚²ãƒ¼ãƒˆè€åœ§å‘ä¸Š

| ç‰¹å¾´ï½œFeatures | èª¬æ˜ï½œDescription |
|----------------|------------------|
| **ãƒ‰ãƒ¬ã‚¤ãƒ³æ‹¡å¼µé ˜åŸŸ**<br>Drain Extended Region | é›»ç•Œé›†ä¸­ã‚’ç·©å’Œã—ã€BVdsså‘ä¸Š<br>*Reduces field crowding to increase breakdown voltage* |
| **åšã‚²ãƒ¼ãƒˆé…¸åŒ–è†œ**<br>Thick Gate Oxide | 5Vä»¥ä¸Šã®é«˜é›»åœ§ã«å¯¾å¿œå¯èƒ½<br>*Supports operation at 5V and above* |
| **å¤šé‡ã‚¦ã‚§ãƒ«çµ¶ç¸æ§‹é€ **<br>Deep Well Isolation | Substrateãƒã‚¤ã‚ºã‚„å¹²æ¸‰ã‚’æŠ‘åˆ¶<br>*Suppresses substrate noise and coupling* |
| **CMOSäº’æ›æ€§**<br>CMOS Compatible | ãƒ­ã‚¸ãƒƒã‚¯ã¨åŒæ™‚è¨­è¨ˆãŒå¯èƒ½<br>*Enables integration with logic design* |

---

## ğŸ“ å‹•ä½œé›»åœ§ã¨ãƒ‡ãƒã‚¤ã‚¹å¯¸æ³•  
### Operating Voltage vs Device Parameters

| å‹•ä½œé›»åœ§ï½œOperating Voltage | Toxï¼ˆnmï¼‰| Lï¼ˆÎ¼mï¼‰ | å‚™è€ƒï½œRemarks |
|-----------------------------|----------|---------|-------------------------|
| 1.8 V | ç´„ 3.0ã€œ4.0 | ç´„ 0.18ã€œ0.24 | æ¨™æº–ãƒ­ã‚¸ãƒƒã‚¯ï½œStandard Logic |
| 3.3 V | ç´„ 7.0ã€œ8.0 | ç´„ 0.35ã€œ0.5  | IOã‚»ãƒ«ï½œI/O CMOS |
| 5.0 V | ç´„ 11ã€œ13   | ç´„ 0.6ã€œ1.0  | ä¸€èˆ¬HVï½œGeneral HV |
| 20 V  | ç´„ 30ã€œ35   | ç´„ 2.0ã€œ3.0  | åšé…¸åŒ–è†œï¼‹ãƒ‰ãƒ¬ã‚¤ãƒ³æ‹¡å¼µã‚ã‚Š |
| 40 V  | ç´„ 55ã€œ65   | ç´„ 4.0ã€œ6.0  | NMOSã®ã¿æ§‹æˆã•ã‚Œã‚‹ã“ã¨ãŒå¤šã„ |

> âš ï¸ ä¸Šè¨˜æ•°å€¤ã¯PDKã‚„ãƒ—ãƒ­ã‚»ã‚¹ä»•æ§˜ã«ã‚ˆã‚Šç•°ãªã‚‹å ´åˆãŒã‚ã‚Šã¾ã™ã€‚  
> *Values vary depending on PDK and process.*

---

## ğŸ§ª å¿œç”¨ä¾‹ï½œApplications

| ç”¨é€” | èª¬æ˜ |
|------|------|
| ã‚²ãƒ¼ãƒˆãƒ‰ãƒ©ã‚¤ãƒ <br> *Gate Driver* | é«˜é›»åœ§ã‚¹ã‚¤ãƒƒãƒãƒ³ã‚°FETã®åˆ¶å¾¡ <br> *Control of high-voltage switching FETs* |
| é›»æºãƒ¢ãƒ‹ã‚¿ <br> *Power Monitor* | é«˜è€åœ§å…¥åŠ›ã§é›»åœ§ã‚’ç›£è¦–ãƒ»æ¤œå‡º <br> *Voltage monitoring and detection with high-voltage input* |
| ãƒ•ãƒ«ãƒ–ãƒªãƒƒã‚¸åˆ¶å¾¡ <br> *H-Bridge Control* | ä¸Šä¸‹ã®HVãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã‚’å¯¾ã§é§†å‹•å¯èƒ½ <br> *Enables driving of upper and lower HV transistors in pairs* |

---

## ğŸ” ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼é †åºï½œProcess Flow Order

- âœ… **ç†±å±¥æ­´ã®å¤§ãã„HVå·¥ç¨‹ã‚’å…ˆè¡Œ**  
  *HV steps with high thermal budget (e.g., thick oxidation, drift implantation) are done first.*
- âœ… **å¾Œæ®µã§æ¨™æº–CMOSãƒ­ã‚¸ãƒƒã‚¯å½¢æˆ**  
  *Standard logic with thin gate oxide is fabricated after HV steps to prevent degradation.*

ğŸ‘‰ **é †åºã‚’èª¤ã‚‹ã¨ã€ãƒ­ã‚¸ãƒƒã‚¯MOSã®ç‰¹æ€§åŠ£åŒ–ï¼ˆVthã‚·ãƒ•ãƒˆã€ãƒªãƒ¼ã‚¯å¢—åŠ ï¼‰ãŒç”Ÿã˜ã‚‹**  
ğŸ‘‰ *Incorrect order may cause logic degradation due to thermal stress.*

---

## âš ï¸ ä¿¡é ¼æ€§ã¨ç’°å¢ƒè€æ€§ï½œReliability & Environmental Vulnerability

| é …ç›® <br> *Concern* | èª¬æ˜ <br> *Description* | å¯¾ç­– <br> *Countermeasures* |
|---------------------|-------------------------|-----------------------------|
| COPå½±éŸ¿ <br> *COP Defect* | ã‚·ãƒªã‚³ãƒ³çµæ™¶èµ·å› ã®å±€æ‰€æ¬ é™¥ãŒã€HVé ˜åŸŸã§ãƒªãƒ¼ã‚¯ã‚„çµ¶ç¸ç ´å£Šã‚’èª˜ç™º <br> *Local defects originating from silicon crystal may induce leakage or dielectric breakdown in HV regions* | ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆã§ **HVã‚¹ã‚¯ãƒªãƒ¼ãƒ‹ãƒ³ã‚°** å®Ÿæ–½ <br> *Perform HV screening in wafer test* |
| ç†±ã‚¹ãƒˆãƒ¬ã‚¹ <br> *Thermal Stress* | åšè†œé…¸åŒ–ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³æ‹¡å¼µãŒç†±ã«ã‚ˆã‚ŠåŠ£åŒ–ã—ã‚„ã™ã„ <br> *Thick oxide and drain extension are prone to degradation under thermal stress* | **HTOLè©¦é¨“**ã€æ”¾ç†±ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã€SOAç®¡ç† <br> *HTOL test, thermal dissipation layout, SOA management* |
| å…‰æ„Ÿå—æ€§ <br> *Photo Sensitivity* | å…‰ã«ã‚ˆã‚‹å…‰èµ·é›»æµã§èª¤å‹•ä½œãƒ»ãƒªãƒ¼ã‚¯ãŒç™ºç”Ÿ <br> *Photogenerated current may cause malfunction or leakage* | **ALãƒ¡ã‚¿ãƒ«ã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°**ã€é®å…‰æ¨¹è„‚ä½¿ç”¨ <br> *Al metal guard ring, use of light-shielding resin* |

---

## ğŸ›¡ï¸ è€åœ§è¨­è¨ˆã®å®Ÿè£…æŠ€è¡“ï½œBreakdown Voltage Enhancement Techniques

### ğŸ”¸ ãƒ‰ãƒ¬ã‚¤ãƒ³ã‚ªãƒ¼ãƒãƒ¼æ§‹é€ ã¨ã‚¢ãƒ‹ãƒ¼ãƒ«  
**Drain Extension and Long-Time Anneal**

- è€åœ§ç¢ºä¿ã®ãŸã‚ã«ã€**ãƒ‰ãƒ¬ã‚¤ãƒ³å´ã‚’åºƒã’ã¦LDDé ˜åŸŸã‚’ç¢ºä¿**ã—ã€  
  **ç´„24æ™‚é–“ã®é«˜æ¸©ã‚¢ãƒ‹ãƒ¼ãƒ«ï¼ˆä¾‹ï¼š1000â„ƒï¼‰**ã‚’è¡Œã†ã“ã¨ã§ã€æ‹¡æ•£ãƒ—ãƒ­ãƒ•ã‚¡ã‚¤ãƒ«ã‚’æ»‘ã‚‰ã‹ã«ã™ã‚‹ã€‚

> Smooth doping gradient in drift region reduces peak field and enhances BVdss.

---

### ğŸ”¸ GNDã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°ã¨é®å…‰  
**GND Guard Ring and Optical Shielding**

- NMOSã®å‘¨å›²ã«ã¯ã€**GNDæ¥ç¶šã•ã‚ŒãŸP+ã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°**ã‚’é…ç½®  
- å…‰ç…§å°„ã‚„åŸºæ¿é›»æµã‚’é®æ–­ã™ã‚‹ç›®çš„ã§ã€**ä¸Šå±¤ã«Alãƒ¡ã‚¿ãƒ«ã‚’é‡ã­ãŸé®å…‰æ§‹é€ **ã‚’æ–½ã™ã“ã¨ã‚‚ã‚ã‚‹ã€‚

ã€ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆä¾‹ï½œGuard Ring Layoutã€‘

```mermaid
flowchart TB
    subgraph Metal["Metal Shield (Al)ï½œå…‰é®è”½"]
        subgraph Guard["GND Guard Ring (P+)ï½œå¯„ç”Ÿé˜²æ­¢"]
            Core["HV-NMOS Core"]
        end
    end
```

> GND-tied guard ring and metal shielding suppress light-induced and parasitic effects.

---

## ğŸ“š æ•™æçš„æ„ç¾©ï½œEducational Relevance

- é«˜è€åœ§è¨­è¨ˆã®å®Ÿè£…æ§‹é€ ã¨ä¿¡é ¼æ€§å¯¾ç­–ã‚’ç†è§£ã§ãã‚‹  
  *Understand both layout-level and process-level HV design techniques*
- æ¨™æº–CMOSã¨ã®**è£½é€ é †åºãƒ»æ§‹é€ ã®é•ã„**ã‚’ä½“ç³»çš„ã«æ•´ç†å¯èƒ½  
  *Compare and integrate HV CMOS with baseline logic*
- ã‚»ãƒ³ã‚µï¼PMICï¼æ··è¼‰SoCã®**ã‚¢ãƒŠãƒ­ã‚°é«˜é›»åœ§è¨­è¨ˆ**ã«å¿…é ˆã®çŸ¥è­˜  
  *Essential knowledge for analog and mixed-signal SoC design*

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ï½œRelated Topics

- [ğŸ“˜ å¿œç”¨ç·¨ ç¬¬2ç« ï½œé«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹ å…¨ä½“README](./README.md)ï¼šç« å…¨ä½“ã®æ§‹æˆã¨é–¢é€£æŠ€è¡“ã®å°å…¥  
  *Chapter 2 Top: Overview of high-voltage devices and structure of this section*

- [`ldmos.md`](./ldmos.md)ï¼šLDMOSã«ã‚ˆã‚‹é«˜é›»æµå¯¾å¿œæŠ€è¡“  
  *High-current structure using LDMOS*

- [`junction_isolation.md`](./junction_isolation.md)ï¼šå¯„ç”Ÿç´ å­ã‚’é˜²ãçµ¶ç¸è¨­è¨ˆ  
  *Isolation techniques to suppress parasitics*

- [chapter5_soc_design_flow](../chapter5_soc_design_flow/)ï¼šã‚¢ãƒŠãƒ­ã‚°ãƒ–ãƒ­ãƒƒã‚¯ã¨SoCè¨­è¨ˆçµ±åˆ  
  *Integration of analog blocks into SoC design*

---

Â© 2025 Shinichi Samizo / MIT License
