<profile>

<section name = "Vivado HLS Report for 'forward_2'" level="0">
<item name = "Date">Fri May 24 00:15:53 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">zynqconn</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.690, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_forward_conv_fu_186">forward_conv, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">9408, 9408, 2, -, -, 4704, no</column>
<column name="- Loop 2">11032, 11032, 394, -, -, 28, no</column>
<column name=" + Loop 2.1">392, 392, 14, -, -, 28, no</column>
<column name="  ++ Loop 2.1.1">12, 12, 2, -, -, 6, no</column>
<column name="- Loop 3">9408, 9408, 2, -, -, 4704, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 196</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 1, 447, 809</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 200</column>
<column name="Register">-, -, 190, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_forward_conv_fu_186">forward_conv, 0, 1, 447, 809</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ix_fu_225_p2">+, 0, 0, 15, 5, 1</column>
<column name="iy_fu_237_p2">+, 0, 0, 15, 5, 1</column>
<column name="iz_fu_287_p2">+, 0, 0, 12, 3, 1</column>
<column name="next_mul_fu_293_p2">+, 0, 0, 17, 10, 13</column>
<column name="p_i0_7_fu_350_p2">+, 0, 0, 17, 13, 1</column>
<column name="p_i0_fu_209_p2">+, 0, 0, 17, 13, 1</column>
<column name="tmp1_fu_299_p2">+, 0, 0, 9, 14, 14</column>
<column name="tmp_9_i_fu_304_p2">+, 0, 0, 9, 14, 14</column>
<column name="tmp_7_i_fu_267_p2">-, 0, 0, 13, 11, 11</column>
<column name="exitcond3_i_fu_219_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="exitcond4_i_fu_231_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="exitcond_i_fu_281_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="tmp_fu_203_p2">icmp, 0, 0, 13, 13, 13</column>
<column name="tmp_s_fu_344_p2">icmp, 0, 0, 13, 13, 13</column>
<column name="conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_d0">select, 0, 0, 15, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">50, 11, 1, 11</column>
<column name="conv_layer_5_6_1_0_32_32_1_output_data_V_address0">21, 4, 13, 52</column>
<column name="conv_layer_5_6_1_0_32_32_1_output_data_V_ce0">15, 3, 1, 3</column>
<column name="conv_layer_5_6_1_0_32_32_1_output_data_V_d0">15, 3, 16, 48</column>
<column name="conv_layer_5_6_1_0_32_32_1_output_data_V_we0">15, 3, 1, 3</column>
<column name="conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_address0">15, 3, 13, 39</column>
<column name="conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_address0">15, 3, 13, 39</column>
<column name="p_i0_0_i1_reg_175">9, 2, 13, 26</column>
<column name="p_i0_0_i_reg_120">9, 2, 13, 26</column>
<column name="p_x_assign_reg_131">9, 2, 5, 10</column>
<column name="p_y_assign_reg_142">9, 2, 5, 10</column>
<column name="p_z_assign_reg_153">9, 2, 3, 6</column>
<column name="phi_mul_reg_164">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="grp_forward_conv_fu_186_ap_start_reg">1, 0, 1, 0</column>
<column name="ix_reg_387">5, 0, 5, 0</column>
<column name="iy_reg_395">5, 0, 5, 0</column>
<column name="iz_reg_408">3, 0, 3, 0</column>
<column name="next_mul_reg_413">13, 0, 13, 0</column>
<column name="p_i0_0_i1_cast2_reg_428">13, 0, 64, 51</column>
<column name="p_i0_0_i1_reg_175">13, 0, 13, 0</column>
<column name="p_i0_0_i_cast7_reg_361">13, 0, 64, 51</column>
<column name="p_i0_0_i_reg_120">13, 0, 13, 0</column>
<column name="p_i0_7_reg_436">13, 0, 13, 0</column>
<column name="p_i0_reg_369">13, 0, 13, 0</column>
<column name="p_x_assign_cast6_reg_379">5, 0, 14, 9</column>
<column name="p_x_assign_reg_131">5, 0, 5, 0</column>
<column name="p_y_assign_reg_142">5, 0, 5, 0</column>
<column name="p_z_assign_reg_153">3, 0, 3, 0</column>
<column name="phi_mul_reg_164">13, 0, 13, 0</column>
<column name="tmp_7_i_cast_reg_400">12, 0, 14, 2</column>
<column name="tmp_i_reg_418">32, 0, 64, 32</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, forward.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, forward.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, forward.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, forward.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, forward.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, forward.2, return value</column>
<column name="conv_layer_5_6_1_0_32_32_1_input_data_V_address0">out, 10, ap_memory, conv_layer_5_6_1_0_32_32_1_input_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_input_data_V_ce0">out, 1, ap_memory, conv_layer_5_6_1_0_32_32_1_input_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_input_data_V_q0">in, 16, ap_memory, conv_layer_5_6_1_0_32_32_1_input_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_output_data_V_address0">out, 13, ap_memory, conv_layer_5_6_1_0_32_32_1_output_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_output_data_V_ce0">out, 1, ap_memory, conv_layer_5_6_1_0_32_32_1_output_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_output_data_V_we0">out, 1, ap_memory, conv_layer_5_6_1_0_32_32_1_output_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_output_data_V_d0">out, 16, ap_memory, conv_layer_5_6_1_0_32_32_1_output_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_output_data_V_q0">in, 16, ap_memory, conv_layer_5_6_1_0_32_32_1_output_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_W_data_V_address0">out, 8, ap_memory, conv_layer_5_6_1_0_32_32_1_W_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_W_data_V_ce0">out, 1, ap_memory, conv_layer_5_6_1_0_32_32_1_W_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_W_data_V_q0">in, 16, ap_memory, conv_layer_5_6_1_0_32_32_1_W_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_inpad_data_V_address0">out, 10, ap_memory, conv_layer_5_6_1_0_32_32_1_inpad_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_inpad_data_V_ce0">out, 1, ap_memory, conv_layer_5_6_1_0_32_32_1_inpad_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_inpad_data_V_we0">out, 1, ap_memory, conv_layer_5_6_1_0_32_32_1_inpad_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_inpad_data_V_d0">out, 16, ap_memory, conv_layer_5_6_1_0_32_32_1_inpad_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_inpad_data_V_q0">in, 16, ap_memory, conv_layer_5_6_1_0_32_32_1_inpad_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_address0">out, 13, ap_memory, conv_layer_5_6_1_0_32_32_1_relu1_input_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_ce0">out, 1, ap_memory, conv_layer_5_6_1_0_32_32_1_relu1_input_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_we0">out, 1, ap_memory, conv_layer_5_6_1_0_32_32_1_relu1_input_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_d0">out, 16, ap_memory, conv_layer_5_6_1_0_32_32_1_relu1_input_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_q0">in, 16, ap_memory, conv_layer_5_6_1_0_32_32_1_relu1_input_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_address0">out, 13, ap_memory, conv_layer_5_6_1_0_32_32_1_relu1_output_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_ce0">out, 1, ap_memory, conv_layer_5_6_1_0_32_32_1_relu1_output_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_we0">out, 1, ap_memory, conv_layer_5_6_1_0_32_32_1_relu1_output_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_d0">out, 15, ap_memory, conv_layer_5_6_1_0_32_32_1_relu1_output_data_V, array</column>
<column name="conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_q0">in, 15, ap_memory, conv_layer_5_6_1_0_32_32_1_relu1_output_data_V, array</column>
</table>
</item>
</section>
</profile>
