#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000091f360 .scope module, "qmult_tf" "qmult_tf" 2 3;
 .timescale -9 -12;
P_0000000000913440 .param/real "SF" 1 2 12, Cr<m4000000000000000gfab>; value=1.19209e-07
v00000000009852d0_0 .var "a", 31 0;
v0000000000984e70_0 .var "b", 31 0;
v0000000000984f10_0 .net "c", 31 0, L_000000000090b180;  1 drivers
S_000000000091f4f0 .scope module, "uut" "qmult" 2 17, 3 2 0, S_000000000091f360;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "c";
P_00000000008e2de0 .param/l "N" 0 3 19, +C4<00000000000000000000000000100000>;
P_00000000008e2e18 .param/l "Q" 0 3 18, +C4<00000000000000000000000000010111>;
L_000000000090b180 .functor BUFZ 32, v0000000000984290_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000984470_0 .net "a", 31 0, v00000000009852d0_0;  1 drivers
v00000000009843d0_0 .net "a_ext", 63 0, L_000000000090b810;  1 drivers
v0000000000985690_0 .var "a_mult", 63 0;
v0000000000985370_0 .net "b", 31 0, v0000000000984e70_0;  1 drivers
v0000000000985550_0 .net "b_ext", 63 0, L_000000000090b490;  1 drivers
v0000000000984150_0 .var "b_mult", 63 0;
v0000000000985d70_0 .net "c", 31 0, L_000000000090b180;  alias, 1 drivers
v0000000000985410_0 .net "r_ext", 63 0, L_000000000090ad90;  1 drivers
v00000000009841f0_0 .var "result", 63 0;
v0000000000984290_0 .var "retVal", 31 0;
E_0000000000912700 .event edge, v000000000090ba80_0, v00000000009841f0_0;
E_0000000000912940 .event edge, v0000000000984150_0, v0000000000985690_0;
E_0000000000912f80 .event edge, v000000000090c480_0, v000000000090b9e0_0;
L_0000000000984510 .part v00000000009852d0_0, 0, 31;
L_0000000000984830 .part v0000000000984e70_0, 0, 31;
L_0000000000985230 .part v00000000009841f0_0, 23, 31;
S_000000000091f680 .scope module, "comp_a" "qtwosComp" 3 21, 4 3 0, S_000000000091f4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 31 "a";
    .port_info 1 /OUTPUT 64 "b";
P_0000000001288670 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
P_00000000012886a8 .param/l "Q" 0 4 12, +C4<00000000000000000000000000010111>;
L_000000000090b810 .functor BUFZ 64, v000000000090c0c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v000000000090c840_0 .net "a", 30 0, L_0000000000984510;  1 drivers
v000000000090b9e0_0 .net "b", 63 0, L_000000000090b810;  alias, 1 drivers
v000000000090c020_0 .var "data", 63 0;
v000000000090c2a0_0 .var "flip", 63 0;
v000000000090c0c0_0 .var "out", 63 0;
E_0000000000912740 .event edge, v000000000090c2a0_0;
E_0000000000912780 .event edge, v000000000090c020_0;
E_0000000000912880 .event edge, v000000000090c840_0;
S_000000000128d470 .scope module, "comp_b" "qtwosComp" 3 23, 4 3 0, S_000000000091f4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 31 "a";
    .port_info 1 /OUTPUT 64 "b";
P_00000000012886f0 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
P_0000000001288728 .param/l "Q" 0 4 12, +C4<00000000000000000000000000010111>;
L_000000000090b490 .functor BUFZ 64, v000000000090c5c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v000000000090bee0_0 .net "a", 30 0, L_0000000000984830;  1 drivers
v000000000090c480_0 .net "b", 63 0, L_000000000090b490;  alias, 1 drivers
v000000000090c200_0 .var "data", 63 0;
v000000000090c520_0 .var "flip", 63 0;
v000000000090c5c0_0 .var "out", 63 0;
E_0000000000912f40 .event edge, v000000000090c520_0;
E_0000000000912980 .event edge, v000000000090c200_0;
E_00000000009129c0 .event edge, v000000000090bee0_0;
S_000000000128d600 .scope module, "comp_r" "qtwosComp" 3 25, 4 3 0, S_000000000091f4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 31 "a";
    .port_info 1 /OUTPUT 64 "b";
P_0000000000982210 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
P_0000000000982248 .param/l "Q" 0 4 12, +C4<00000000000000000000000000010111>;
L_000000000090ad90 .functor BUFZ 64, v00000000009850f0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v000000000090b940_0 .net "a", 30 0, L_0000000000985230;  1 drivers
v000000000090ba80_0 .net "b", 63 0, L_000000000090ad90;  alias, 1 drivers
v000000000090bb20_0 .var "data", 63 0;
v0000000000985730_0 .var "flip", 63 0;
v00000000009850f0_0 .var "out", 63 0;
E_0000000000912e00 .event edge, v0000000000985730_0;
E_00000000009130c0 .event edge, v000000000090bb20_0;
E_0000000000913280 .event edge, v000000000090b940_0;
    .scope S_000000000091f680;
T_0 ;
    %wait E_0000000000912880;
    %load/vec4 v000000000090c840_0;
    %pad/u 64;
    %assign/vec4 v000000000090c020_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000091f680;
T_1 ;
    %wait E_0000000000912780;
    %load/vec4 v000000000090c840_0;
    %pad/u 64;
    %inv;
    %assign/vec4 v000000000090c2a0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000091f680;
T_2 ;
    %wait E_0000000000912740;
    %load/vec4 v000000000090c2a0_0;
    %addi 1, 0, 64;
    %assign/vec4 v000000000090c0c0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000128d470;
T_3 ;
    %wait E_00000000009129c0;
    %load/vec4 v000000000090bee0_0;
    %pad/u 64;
    %assign/vec4 v000000000090c200_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000128d470;
T_4 ;
    %wait E_0000000000912980;
    %load/vec4 v000000000090bee0_0;
    %pad/u 64;
    %inv;
    %assign/vec4 v000000000090c520_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000128d470;
T_5 ;
    %wait E_0000000000912f40;
    %load/vec4 v000000000090c520_0;
    %addi 1, 0, 64;
    %assign/vec4 v000000000090c5c0_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000128d600;
T_6 ;
    %wait E_0000000000913280;
    %load/vec4 v000000000090b940_0;
    %pad/u 64;
    %assign/vec4 v000000000090bb20_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000128d600;
T_7 ;
    %wait E_00000000009130c0;
    %load/vec4 v000000000090b940_0;
    %pad/u 64;
    %inv;
    %assign/vec4 v0000000000985730_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000128d600;
T_8 ;
    %wait E_0000000000912e00;
    %load/vec4 v0000000000985730_0;
    %addi 1, 0, 64;
    %assign/vec4 v00000000009850f0_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000091f4f0;
T_9 ;
    %wait E_0000000000912f80;
    %load/vec4 v0000000000984470_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v00000000009843d0_0;
    %assign/vec4 v0000000000985690_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000000984470_0;
    %pad/u 64;
    %assign/vec4 v0000000000985690_0, 0;
T_9.1 ;
    %load/vec4 v0000000000985370_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0000000000985550_0;
    %assign/vec4 v0000000000984150_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000000000985370_0;
    %pad/u 64;
    %assign/vec4 v0000000000984150_0, 0;
T_9.3 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000091f4f0;
T_10 ;
    %wait E_0000000000912940;
    %load/vec4 v0000000000985690_0;
    %load/vec4 v0000000000984150_0;
    %mul;
    %assign/vec4 v00000000009841f0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000000000091f4f0;
T_11 ;
    %wait E_0000000000912700;
    %load/vec4 v0000000000984470_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000985370_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0000000000984470_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000985370_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.0, 9;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000000984290_0, 4, 5;
    %load/vec4 v0000000000985410_0;
    %parti/s 31, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000000984290_0, 4, 5;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000000984290_0, 4, 5;
    %load/vec4 v00000000009841f0_0;
    %parti/s 31, 23, 6;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000000984290_0, 4, 5;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000000000091f360;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000009852d0_0, 4, 1;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000009852d0_0, 4, 8;
    %pushi/vec4 4194304, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000009852d0_0, 4, 23;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000984e70_0, 4, 1;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000984e70_0, 4, 8;
    %pushi/vec4 4194304, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000984e70_0, 4, 23;
    %end;
    .thread T_12;
    .scope S_000000000091f360;
T_13 ;
    %vpi_call 2 33 "$dumpfile", "mul.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000000000091f360;
T_14 ;
    %delay 10000, 0;
    %vpi_call 2 39 "$display", "simtime=%g, sign of a=%b, sign of b=%b\012", $time, &PV<v00000000009852d0_0, 31, 1>, &PV<v0000000000984e70_0, 31, 1> {0 0 0};
    %vpi_call 2 40 "$display", "Integer portion of a=%b and b=%b\012", &PV<v00000000009852d0_0, 23, 8>, &PV<v0000000000984e70_0, 23, 8> {0 0 0};
    %vpi_call 2 41 "$display", "Fraction portion of a=%b and b=%b\012", &PV<v00000000009852d0_0, 0, 23>, &PV<v0000000000984e70_0, 0, 23> {0 0 0};
    %vpi_func/r 2 42 "$itor", &PV<v00000000009852d0_0, 0, 31> {0 0 0};
    %pushi/real 1073741824, 4043; load=1.19209e-07
    %mul/wr;
    %vpi_func/r 2 42 "$itor", &PV<v0000000000984e70_0, 0, 31> {0 0 0};
    %pushi/real 1073741824, 4043; load=1.19209e-07
    %mul/wr;
    %vpi_call 2 42 "$display", "a=%g,b=%g", W<1,r>, W<0,r> {0 2 0};
    %vpi_call 2 43 "$display", "Sign of c=%b, Integer portion of c=%b, Fraction portion of c=%b\012", &PV<v0000000000984f10_0, 31, 1>, &PV<v0000000000984f10_0, 23, 8>, &PV<v0000000000984f10_0, 0, 23> {0 0 0};
    %vpi_func/r 2 44 "$itor", &PV<v0000000000984f10_0, 0, 31> {0 0 0};
    %pushi/real 1073741824, 4043; load=1.19209e-07
    %mul/wr;
    %vpi_call 2 44 "$display", "c=%g", W<0,r> {0 1 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\qmult_tf.v";
    ".\qmult.v";
    ".\qtwosComp.v";
