# Day 2

Made a synchronous reset, D - flip flop.
Set the following inputs :
- Clock
- Reset
- Data 
And outputs as only Q

## Simulation

![Simualtion Results](https://github.com/DharaneedaranKS/100_Days_of_RTL/blob/main/Day-2/dff_simulation.jpeg)

## Synthesis 

![Synthesis](https://github.com/DharaneedaranKS/100_Days_of_RTL/blob/main/Day-2/dff_synthesis.jpeg)

## New things learnt

- don't use delay right before end 
- A particular model is unsthesisable if unsynchronised and synchronised inputs are mixed together in always block
