
---------- Begin Simulation Statistics ----------
final_tick                               2542212607500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229563                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   229561                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.29                       # Real time elapsed on the host
host_tick_rate                              667220264                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198427                       # Number of instructions simulated
sim_ops                                       4198427                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012203                       # Number of seconds simulated
sim_ticks                                 12202762500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.509758                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  386061                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               749491                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2656                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            118113                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            928257                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31491                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          197919                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           166428                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1133993                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71682                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29921                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198427                       # Number of instructions committed
system.cpu.committedOps                       4198427                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.809770                       # CPI: cycles per instruction
system.cpu.discardedOps                        314163                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620876                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1481902                       # DTB hits
system.cpu.dtb.data_misses                       8190                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418342                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876976                       # DTB read hits
system.cpu.dtb.read_misses                       7348                       # DTB read misses
system.cpu.dtb.write_accesses                  202534                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604926                       # DTB write hits
system.cpu.dtb.write_misses                       842                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18209                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3675359                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1168143                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688634                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17109968                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172124                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1009787                       # ITB accesses
system.cpu.itb.fetch_acv                          627                       # ITB acv
system.cpu.itb.fetch_hits                     1003374                       # ITB hits
system.cpu.itb.fetch_misses                      6413                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.89% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4193     69.20%     79.09% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.83%     79.91% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     79.98% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.03% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.80%     94.83% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6059                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14403                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2416     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2674     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5108                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2403     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2403     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4824                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11251728500     92.18%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9277500      0.08%     92.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19443500      0.16%     92.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               926316500      7.59%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12206766000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994619                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898654                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944401                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8220453000     67.34%     67.34% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3986314000     32.66%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24391896                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85459      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542807     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839998     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593056     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.30% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104768      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198427                       # Class of committed instruction
system.cpu.quiesceCycles                        13629                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7281928                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318386                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22817456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22817456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22817456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22817456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117012.594872                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117012.594872                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117012.594872                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117012.594872                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13055489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13055489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13055489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13055489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66951.225641                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66951.225641                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66951.225641                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66951.225641                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22467959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22467959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117020.619792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117020.619792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12855992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12855992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66958.291667                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66958.291667                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.293149                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539699935000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.293149                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205822                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205822                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130945                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34889                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88937                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34543                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28970                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28970                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89527                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41312                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11417728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11417728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6719801                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18148793                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160224                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002777                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052628                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159779     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     445      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160224                       # Request fanout histogram
system.membus.reqLayer0.occupancy              356000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836961786                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378134750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474725750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5725760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10223488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5725760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5725760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34889                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34889                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469218343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368582770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837801113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469218343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469218343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182982829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182982829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182982829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469218343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368582770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020783941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000175267750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7478                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7478                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414538                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114209                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159742                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123599                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159742                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123599                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10441                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2022                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5745                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2047425500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4846819250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13713.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32463.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105534                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82134                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159742                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123599                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.388555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.088243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.009074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35292     42.43%     42.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24718     29.72%     72.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10146     12.20%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4691      5.64%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2485      2.99%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1451      1.74%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          938      1.13%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          613      0.74%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2846      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83180                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.964696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.375983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.531179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1306     17.46%     17.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5693     76.13%     93.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           289      3.86%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            90      1.20%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            39      0.52%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            16      0.21%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           19      0.25%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            8      0.11%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7478                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.761623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6630     88.66%     88.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.36%     90.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              500      6.69%     96.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              189      2.53%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               50      0.67%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7478                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9555264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  668224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7779584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10223488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7910336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12202757500                       # Total gap between requests
system.mem_ctrls.avgGap                      43067.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5090304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4464960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7779584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417143577.120344638824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365897476.083796560764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637526461.733562350273                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70277                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123599                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2587234250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2259585000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299645238250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28918.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32152.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2424333.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319086600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169575780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568258320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314452800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     963140880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5328757290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        198486240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7861757910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.260503                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    461947750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11333394750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274882860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146092320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497750820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320069520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     963140880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5241599730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        271882080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7715418210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.268161                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    654507500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11140835000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12195562500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1728596                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1728596                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1728596                       # number of overall hits
system.cpu.icache.overall_hits::total         1728596                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89528                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89528                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89528                       # number of overall misses
system.cpu.icache.overall_misses::total         89528                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5515677000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5515677000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5515677000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5515677000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1818124                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1818124                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1818124                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1818124                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049242                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049242                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049242                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049242                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61608.401841                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61608.401841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61608.401841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61608.401841                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88937                       # number of writebacks
system.cpu.icache.writebacks::total             88937                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89528                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89528                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89528                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89528                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5426150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5426150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5426150000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5426150000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049242                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049242                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049242                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049242                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60608.413010                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60608.413010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60608.413010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60608.413010                       # average overall mshr miss latency
system.cpu.icache.replacements                  88937                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1728596                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1728596                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89528                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89528                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5515677000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5515677000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1818124                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1818124                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049242                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049242                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61608.401841                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61608.401841                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5426150000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5426150000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60608.413010                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60608.413010                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.841888                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1778747                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89015                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.982554                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.841888                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3725775                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3725775                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1338122                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1338122                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1338122                       # number of overall hits
system.cpu.dcache.overall_hits::total         1338122                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106039                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106039                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106039                       # number of overall misses
system.cpu.dcache.overall_misses::total        106039                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6797342000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6797342000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6797342000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6797342000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1444161                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1444161                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1444161                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1444161                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073426                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073426                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073426                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073426                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64102.283122                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64102.283122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64102.283122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64102.283122                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34713                       # number of writebacks
system.cpu.dcache.writebacks::total             34713                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36627                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36627                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36627                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36627                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69412                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69412                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69412                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69412                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4422521000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4422521000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4422521000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4422521000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21615000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21615000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048064                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048064                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048064                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048064                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63714.069613                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63714.069613                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63714.069613                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63714.069613                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103918.269231                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103918.269231                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69253                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806743                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806743                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49594                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49594                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3326718500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3326718500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       856337                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       856337                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057914                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057914                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67079.051901                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67079.051901                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9165                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9165                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40429                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40429                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2704714500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2704714500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21615000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21615000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047212                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047212                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66900.356180                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66900.356180                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200138.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200138.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531379                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531379                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3470623500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3470623500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096024                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096024                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61486.819027                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61486.819027                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1717806500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1717806500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049306                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049306                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59269.451058                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59269.451058                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          882                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          882                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     61460000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     61460000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078870                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078870                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69682.539683                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69682.539683                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          882                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          882                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     60578000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     60578000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078870                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078870                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68682.539683                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68682.539683                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542212607500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.448550                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1404918                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69253                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.286746                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.448550                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          731                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3003199                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3003199                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2631314807500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 315678                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   315677                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   186.89                       # Real time elapsed on the host
host_tick_rate                              464404775                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58998071                       # Number of instructions simulated
sim_ops                                      58998071                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086794                       # Number of seconds simulated
sim_ticks                                 86794288000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.565776                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5857971                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8934495                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1150                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1070927                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8697371                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             173429                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          479949                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           306520                       # Number of indirect misses.
system.cpu.branchPred.lookups                11226056                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  411690                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        41419                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54059301                       # Number of instructions committed
system.cpu.committedOps                      54059301                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.208980                       # CPI: cycles per instruction
system.cpu.discardedOps                       2078343                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15329022                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15847297                       # DTB hits
system.cpu.dtb.data_misses                      25374                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10853926                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     11158862                       # DTB read hits
system.cpu.dtb.read_misses                      25104                       # DTB read misses
system.cpu.dtb.write_accesses                 4475096                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4688435                       # DTB write hits
system.cpu.dtb.write_misses                       270                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              125065                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           40995713                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          12625214                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          5315324                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        96250300                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311625                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                19224846                       # ITB accesses
system.cpu.itb.fetch_acv                          142                       # ITB acv
system.cpu.itb.fetch_hits                    19223149                       # ITB hits
system.cpu.itb.fetch_misses                      1697                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5044      9.87%     10.14% # number of callpals executed
system.cpu.kern.callpal::rdps                     311      0.61%     10.75% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.75% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.75% # number of callpals executed
system.cpu.kern.callpal::rti                      398      0.78%     11.53% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.75% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.76% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.24%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51112                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52762                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       76                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1939     34.82%     34.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.66%     35.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      89      1.60%     37.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3503     62.91%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5568                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1937     48.43%     48.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.92%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       89      2.23%     51.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1937     48.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4000                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              83949057500     96.72%     96.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                61288000      0.07%     96.79% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                98727500      0.11%     96.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2687740500      3.10%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          86796813500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998969                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.552955                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.718391                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 353                      
system.cpu.kern.mode_good::user                   353                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               529                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 353                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.667297                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.800454                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6729841000      7.75%      7.75% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          80066972500     92.25%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        173475238                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        76                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897421      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37608592     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28425      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10608386     19.62%     91.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4550925      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                85305      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54059301                       # Class of committed instruction
system.cpu.quiesceCycles                       113338                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        77224938                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          121                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1352732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2705367                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1841775351                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1841775351                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1841775351                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1841775351                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118107.948634                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118107.948634                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118107.948634                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118107.948634                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            44                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1061168237                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1061168237                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1061168237                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1061168237                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68049.777927                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68049.777927                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68049.777927                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68049.777927                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4851475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4851475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115511.309524                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115511.309524                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2751475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2751475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65511.309524                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65511.309524                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1836923876                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1836923876                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118114.961163                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118114.961163                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1058416762                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1058416762                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68056.633359                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68056.633359                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1325759                       # Transaction distribution
system.membus.trans_dist::WriteReq                741                       # Transaction distribution
system.membus.trans_dist::WriteResp               741                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31548                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1305751                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15333                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12116                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12116                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1305752                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19246                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3917255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3917255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4045385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    167136192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    167136192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3075                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3028224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3031299                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               171162819                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1354179                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000112                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010559                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1354028     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     151      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1354179                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2580500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8227773658                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy             268974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          170868750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6681679750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       83568128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2004480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           85572608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     83568128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      83568128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2019072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2019072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1305752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1337072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31548                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31548                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         962829812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          23094607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             985924419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    962829812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        962829812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23262729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23262729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23262729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        962829812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         23094607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1009187148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1062749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    512802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000088438500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        61079                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        61080                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2356237                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1004863                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1337072                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1337263                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1337072                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1337263                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 793598                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                274514                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            153743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            175338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             71546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            296806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            439316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            154254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5145                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6750981500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2717370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16941119000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12421.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31171.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        58                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   430434                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  952662                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1337072                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1337263                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  534296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  31166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  57614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  64470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  61852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  62489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  62297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  73464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  60839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  60929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  61410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  61112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  60992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  61047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  61065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  61062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  61117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  61304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    203                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       223118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    460.738443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   317.466239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.952665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        36928     16.55%     16.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        41098     18.42%     34.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        27159     12.17%     47.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21847      9.79%     56.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21159      9.48%     66.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18932      8.49%     74.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14352      6.43%     81.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7257      3.25%     84.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        34386     15.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       223118                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        61080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.897757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.357405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          54827     89.76%     89.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          6086      9.96%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           114      0.19%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            30      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             6      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         61080                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        61079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.399352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.329579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.589010                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30817     50.45%     50.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1673      2.74%     53.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10686     17.50%     70.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10755     17.61%     88.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6394     10.47%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              453      0.74%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              106      0.17%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               72      0.12%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               43      0.07%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               29      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               16      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               15      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         61079                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34782336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50790272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                68015424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                85572608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             85584832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       400.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       783.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    985.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    986.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   86794288000                       # Total gap between requests
system.mem_ctrls.avgGap                      32454.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     32819328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1963008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     68015424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 378127740.387708485126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 22616787.869727097452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 783639402.629813671112                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1305752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1337263                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  15894180250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1046938750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2121308802250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     12172.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33427.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1586306.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            271112940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            144069585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           413098980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          298056780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6851392080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11312267310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23804574240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43094571915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        496.513917                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  61771366250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2898220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22129096750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1322213760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            702758100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3467726640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5249759220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6851392080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38878972110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        590589120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        57063411030                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        657.455834                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1217212500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2898220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  82683464750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16293                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16293                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3004                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3075                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998739                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               372000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2263000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81268351                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1154500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              916000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               92500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 152                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            76                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     789473.684211                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    286470.637178                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       392000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              76                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     89042200000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     18489103                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18489103                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18489103                       # number of overall hits
system.cpu.icache.overall_hits::total        18489103                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1305752                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1305752                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1305752                       # number of overall misses
system.cpu.icache.overall_misses::total       1305752                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  51762378000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  51762378000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  51762378000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  51762378000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19794855                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19794855                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19794855                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19794855                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.065964                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065964                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.065964                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065964                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39641.814066                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39641.814066                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39641.814066                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39641.814066                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1305751                       # number of writebacks
system.cpu.icache.writebacks::total           1305751                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1305752                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1305752                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1305752                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1305752                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  50456626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  50456626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  50456626000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  50456626000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.065964                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.065964                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.065964                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.065964                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38641.814066                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38641.814066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38641.814066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38641.814066                       # average overall mshr miss latency
system.cpu.icache.replacements                1305751                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18489103                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18489103                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1305752                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1305752                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  51762378000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  51762378000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19794855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19794855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.065964                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065964                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39641.814066                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39641.814066                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1305752                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1305752                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  50456626000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  50456626000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.065964                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.065964                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38641.814066                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38641.814066                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999872                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19823365                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1305751                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.181581                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999872                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          277                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40895462                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40895462                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15706557                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15706557                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15706557                       # number of overall hits
system.cpu.dcache.overall_hits::total        15706557                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        42151                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          42151                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        42151                       # number of overall misses
system.cpu.dcache.overall_misses::total         42151                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2741265000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2741265000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2741265000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2741265000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15748708                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15748708                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15748708                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15748708                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002676                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002676                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002676                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002676                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65034.400133                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65034.400133                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65034.400133                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65034.400133                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15996                       # number of writebacks
system.cpu.dcache.writebacks::total             15996                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11205                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11205                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11205                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11205                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30946                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30946                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1502                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1502                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2008103000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2008103000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2008103000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2008103000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149825000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149825000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001965                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001965                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001965                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001965                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64890.551283                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64890.551283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64890.551283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64890.551283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 99750.332889                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 99750.332889                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31287                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     11090473                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11090473                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20563                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20563                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1428766000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1428766000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     11111036                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11111036                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001851                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001851                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69482.371249                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69482.371249                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1743                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1743                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18820                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18820                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1293115500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1293115500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149825000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149825000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001694                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001694                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68709.643996                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68709.643996                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196879.106439                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196879.106439                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4616084                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4616084                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21588                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21588                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1312499000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1312499000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4637672                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4637672                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004655                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004655                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60797.619048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60797.619048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12126                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12126                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          741                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          741                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    714987500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    714987500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58963.178295                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58963.178295                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13900                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13900                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          388                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          388                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     28797500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     28797500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027156                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027156                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74220.360825                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74220.360825                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          385                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          385                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     28226500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     28226500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026946                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026946                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73315.584416                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73315.584416                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14136                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14136                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14136                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14136                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89102200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.942165                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15748581                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31320                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            502.828257                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.942165                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          957                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31585584                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31585584                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3041065436000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 276218                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   276218                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1588.18                       # Real time elapsed on the host
host_tick_rate                              257999344                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   438685408                       # Number of instructions simulated
sim_ops                                     438685408                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.409751                       # Number of seconds simulated
sim_ticks                                409750628500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             28.704885                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                21794535                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             75926224                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            3061766                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           9395366                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         101330206                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            7082037                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        32994368                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         25912331                       # Number of indirect misses.
system.cpu.branchPred.lookups               123548959                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 8626910                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1001582                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   379687337                       # Number of instructions committed
system.cpu.committedOps                     379687337                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.158358                       # CPI: cycles per instruction
system.cpu.discardedOps                      38344477                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 38441663                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    125052235                       # DTB hits
system.cpu.dtb.data_misses                     176771                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 27592760                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     75139015                       # DTB read hits
system.cpu.dtb.read_misses                     176759                       # DTB read misses
system.cpu.dtb.write_accesses                10848903                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    49913220                       # DTB write hits
system.cpu.dtb.write_misses                        12                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            63441817                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          335221141                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          91517929                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         73884312                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        63717609                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.463315                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               137290263                       # ITB accesses
system.cpu.itb.fetch_acv                       805677                       # ITB acv
system.cpu.itb.fetch_hits                   137290199                       # ITB hits
system.cpu.itb.fetch_misses                        64                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl               1068980     32.49%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     844      0.03%     32.52% # number of callpals executed
system.cpu.kern.callpal::rti                  1062749     32.30%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys              1062323     32.29%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               94881      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3289785                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3290297                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                  1064032     49.90%     49.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     420      0.02%     49.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 1067697     50.08%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              2132149                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   1064032     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      420      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  1064032     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               2128484                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             317232229500     77.42%     77.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               296145500      0.07%     77.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             92222327500     22.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         409750702500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996567                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998281                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel             1062628                      
system.cpu.kern.mode_good::user               1062628                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel           1062757                       # number of protection mode switches
system.cpu.kern.mode_switch::user             1062628                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999879                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999939                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       201519377500     49.18%     49.18% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         208231325000     50.82%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        819501257                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            17121774      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               166509009     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3841      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              31971340      8.42%     56.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               4095718      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4569095      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             12283165      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                836282      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               179153      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               52517000     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              42756848     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          19375343      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          7153839      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             20314930      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                379687337                       # Class of committed instruction
system.cpu.tickCycles                       755783648                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       699897                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1399796                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             683219                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19303                       # Transaction distribution
system.membus.trans_dist::WritebackClean       575054                       # Transaction distribution
system.membus.trans_dist::CleanEvict           105541                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16679                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16679                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         575054                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        108165                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1725162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1725162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       374532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       375372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2100534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     73606912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     73606912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      9225408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      9228768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                82835680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            700318                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001690                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  700316    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              700318                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1050000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3915322500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          675346250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2887675750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36803456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7990016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44793472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36803456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36803456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1235392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1235392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          575054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          124844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              699898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        19303                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19303                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          89819157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19499704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             109318861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     89819157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         89819157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3014985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3014985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3014985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         89819157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19499704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            112333846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     61331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     33819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    120063.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001978716500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3686                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3685                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1002681                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              57701                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      699898                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     594356                       # Number of write requests accepted
system.mem_ctrls.readBursts                    699898                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   594356                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 546016                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                533025                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1847                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2484006250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  769410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5369293750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16142.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34892.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    47733                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43577                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 31.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                699898                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               594356                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  121995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   31828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       123920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.162298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.380404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   107.755500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        90482     73.02%     73.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21716     17.52%     90.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7150      5.77%     96.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2315      1.87%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1116      0.90%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          538      0.43%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          272      0.22%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          120      0.10%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          211      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       123920                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.747083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.471316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.646247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1006     27.30%     27.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1441     39.10%     66.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           200      5.43%     71.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           240      6.51%     78.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           179      4.86%     83.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           165      4.48%     87.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          105      2.85%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           95      2.58%     93.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           69      1.87%     94.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           51      1.38%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           48      1.30%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           25      0.68%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           12      0.33%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           18      0.49%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           19      0.52%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            7      0.19%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            3      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3685                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.642973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.612283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.035352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2587     70.18%     70.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               57      1.55%     71.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              865     23.47%     95.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              125      3.39%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               52      1.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3686                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9848448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                34945024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3925760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44793472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38038784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    109.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     92.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  409748855000                       # Total gap between requests
system.mem_ctrls.avgGap                     316590.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2164416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7684032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3925760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5282276.217423788272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 18752947.440567500889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9580851.686234815046                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       575054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       124844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       594356                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1123097250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4246196500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10194059666000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1953.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34012.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17151437.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            556941420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            296040360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           627891600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          202285440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32345430000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      59587826220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     107165019360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       200781434400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.008850                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 277949409750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13682500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 118118718750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            327811680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            174243630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           470825880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          117935460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32345430000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      43495453980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     120716490720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       197648191350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.362143                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 313395525750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13682500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  82672602750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 420                       # Transaction distribution
system.iobus.trans_dist::WriteResp                420                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          840                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          840                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     840                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1050000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              420000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    409750628500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    181941491                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        181941491                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    181941491                       # number of overall hits
system.cpu.icache.overall_hits::total       181941491                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       575053                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         575053                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       575053                       # number of overall misses
system.cpu.icache.overall_misses::total        575053                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14309921500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14309921500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14309921500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14309921500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    182516544                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    182516544                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    182516544                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    182516544                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003151                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003151                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003151                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003151                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24884.526296                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24884.526296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24884.526296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24884.526296                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       575054                       # number of writebacks
system.cpu.icache.writebacks::total            575054                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       575053                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       575053                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       575053                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       575053                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13734867500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13734867500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13734867500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13734867500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003151                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003151                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003151                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003151                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23884.524557                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23884.524557                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23884.524557                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23884.524557                       # average overall mshr miss latency
system.cpu.icache.replacements                 575054                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    181941491                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       181941491                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       575053                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        575053                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14309921500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14309921500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    182516544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    182516544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003151                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003151                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24884.526296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24884.526296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       575053                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       575053                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13734867500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13734867500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23884.524557                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23884.524557                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           182547258                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            575566                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            317.161295                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         365608142                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        365608142                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    122523256                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        122523256                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    122523256                       # number of overall hits
system.cpu.dcache.overall_hits::total       122523256                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       129231                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         129231                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       129231                       # number of overall misses
system.cpu.dcache.overall_misses::total        129231                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8448184000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8448184000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8448184000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8448184000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    122652487                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    122652487                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    122652487                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    122652487                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001054                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001054                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001054                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001054                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65372.735644                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65372.735644                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65372.735644                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65372.735644                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19303                       # number of writebacks
system.cpu.dcache.writebacks::total             19303                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4575                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4575                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       124656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       124656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       124656                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       124656                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8182328000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8182328000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8182328000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8182328000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001016                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001016                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001016                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001016                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65639.263252                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65639.263252                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65639.263252                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65639.263252                       # average overall mshr miss latency
system.cpu.dcache.replacements                 124844                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     73700477                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        73700477                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       108021                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        108021                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7358575000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7358575000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     73808498                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     73808498                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001464                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001464                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68121.707816                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68121.707816                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       107977                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       107977                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7247203000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7247203000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001463                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001463                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67118.025135                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67118.025135                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     48822779                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48822779                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21210                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21210                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1089609000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1089609000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     48843989                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     48843989                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51372.418670                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51372.418670                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4531                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4531                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16679                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16679                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    935125000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    935125000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56066.011152                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56066.011152                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2484                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2484                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          188                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          188                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     14637500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     14637500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.070359                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.070359                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77859.042553                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77859.042553                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          188                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          188                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     14449500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     14449500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.070359                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.070359                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76859.042553                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76859.042553                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2672                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2672                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2672                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2672                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 409750628500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           122694373                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            125868                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            974.786070                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          662                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          198                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         245440506                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        245440506                       # Number of data accesses

---------- End Simulation Statistics   ----------
