Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o S:/uni/4/Az memar/session 3/AZ3_1/SD_both_tb_isim_beh.exe -prj S:/uni/4/Az memar/session 3/AZ3_1/SD_both_tb_beh.prj work.SD_both_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "S:/uni/4/Az memar/session 3/AZ3_1/SD_1101_moore.vhd" into library work
Parsing VHDL file "S:/uni/4/Az memar/session 3/AZ3_1/SD_0101_moore.vhd" into library work
Parsing VHDL file "S:/uni/4/Az memar/session 3/AZ3_1/SD_both.vhd" into library work
Parsing VHDL file "S:/uni/4/Az memar/session 3/AZ3_1/SD_both_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity SD_1101_moore [sd_1101_moore_default]
Compiling architecture behavioral of entity SD_0101_mealy [sd_0101_mealy_default]
Compiling architecture behavioral of entity SD_both [sd_both_default]
Compiling architecture behavior of entity sd_both_tb
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable S:/uni/4/Az memar/session 3/AZ3_1/SD_both_tb_isim_beh.exe
Fuse Memory Usage: 30540 KB
Fuse CPU Usage: 265 ms
