
verticle_plotter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014cd8  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000650  08014eb0  08014eb0  00015eb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015500  08015500  00017618  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015500  08015500  00016500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015508  08015508  00017618  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015508  08015508  00016508  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801550c  0801550c  0001650c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000618  20000000  08015510  00017000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002270  20000618  08015b28  00017618  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002888  08015b28  00017888  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00017618  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002cd03  00000000  00000000  00017648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005616  00000000  00000000  0004434b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d90  00000000  00000000  00049968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001735  00000000  00000000  0004b6f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002dbc2  00000000  00000000  0004ce2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002c2cf  00000000  00000000  0007a9ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011a669  00000000  00000000  000a6cbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c1327  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008690  00000000  00000000  001c136c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  001c99fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000618 	.word	0x20000618
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08014e98 	.word	0x08014e98

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000061c 	.word	0x2000061c
 8000214:	08014e98 	.word	0x08014e98

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2uiz>:
 8000b14:	004a      	lsls	r2, r1, #1
 8000b16:	d211      	bcs.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b18:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b1c:	d211      	bcs.n	8000b42 <__aeabi_d2uiz+0x2e>
 8000b1e:	d50d      	bpl.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b20:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b28:	d40e      	bmi.n	8000b48 <__aeabi_d2uiz+0x34>
 8000b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	4770      	bx	lr
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b46:	d102      	bne.n	8000b4e <__aeabi_d2uiz+0x3a>
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr

08000b54 <__aeabi_d2f>:
 8000b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b5c:	bf24      	itt	cs
 8000b5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b66:	d90d      	bls.n	8000b84 <__aeabi_d2f+0x30>
 8000b68:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b74:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b88:	d121      	bne.n	8000bce <__aeabi_d2f+0x7a>
 8000b8a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b8e:	bfbc      	itt	lt
 8000b90:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	4770      	bxlt	lr
 8000b96:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9e:	f1c2 0218 	rsb	r2, r2, #24
 8000ba2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000baa:	fa20 f002 	lsr.w	r0, r0, r2
 8000bae:	bf18      	it	ne
 8000bb0:	f040 0001 	orrne.w	r0, r0, #1
 8000bb4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bbc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc0:	ea40 000c 	orr.w	r0, r0, ip
 8000bc4:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bcc:	e7cc      	b.n	8000b68 <__aeabi_d2f+0x14>
 8000bce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd2:	d107      	bne.n	8000be4 <__aeabi_d2f+0x90>
 8000bd4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd8:	bf1e      	ittt	ne
 8000bda:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bde:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be2:	4770      	bxne	lr
 8000be4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_uldivmod>:
 8000bf4:	b953      	cbnz	r3, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf6:	b94a      	cbnz	r2, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf8:	2900      	cmp	r1, #0
 8000bfa:	bf08      	it	eq
 8000bfc:	2800      	cmpeq	r0, #0
 8000bfe:	bf1c      	itt	ne
 8000c00:	f04f 31ff 	movne.w	r1, #4294967295
 8000c04:	f04f 30ff 	movne.w	r0, #4294967295
 8000c08:	f000 b988 	b.w	8000f1c <__aeabi_idiv0>
 8000c0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c14:	f000 f806 	bl	8000c24 <__udivmoddi4>
 8000c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c20:	b004      	add	sp, #16
 8000c22:	4770      	bx	lr

08000c24 <__udivmoddi4>:
 8000c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c28:	9d08      	ldr	r5, [sp, #32]
 8000c2a:	468e      	mov	lr, r1
 8000c2c:	4604      	mov	r4, r0
 8000c2e:	4688      	mov	r8, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14a      	bne.n	8000cca <__udivmoddi4+0xa6>
 8000c34:	428a      	cmp	r2, r1
 8000c36:	4617      	mov	r7, r2
 8000c38:	d962      	bls.n	8000d00 <__udivmoddi4+0xdc>
 8000c3a:	fab2 f682 	clz	r6, r2
 8000c3e:	b14e      	cbz	r6, 8000c54 <__udivmoddi4+0x30>
 8000c40:	f1c6 0320 	rsb	r3, r6, #32
 8000c44:	fa01 f806 	lsl.w	r8, r1, r6
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	40b7      	lsls	r7, r6
 8000c4e:	ea43 0808 	orr.w	r8, r3, r8
 8000c52:	40b4      	lsls	r4, r6
 8000c54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c58:	fa1f fc87 	uxth.w	ip, r7
 8000c5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c60:	0c23      	lsrs	r3, r4, #16
 8000c62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x62>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c78:	f080 80ea 	bcs.w	8000e50 <__udivmoddi4+0x22c>
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	f240 80e7 	bls.w	8000e50 <__udivmoddi4+0x22c>
 8000c82:	3902      	subs	r1, #2
 8000c84:	443b      	add	r3, r7
 8000c86:	1a9a      	subs	r2, r3, r2
 8000c88:	b2a3      	uxth	r3, r4
 8000c8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9a:	459c      	cmp	ip, r3
 8000c9c:	d909      	bls.n	8000cb2 <__udivmoddi4+0x8e>
 8000c9e:	18fb      	adds	r3, r7, r3
 8000ca0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca4:	f080 80d6 	bcs.w	8000e54 <__udivmoddi4+0x230>
 8000ca8:	459c      	cmp	ip, r3
 8000caa:	f240 80d3 	bls.w	8000e54 <__udivmoddi4+0x230>
 8000cae:	443b      	add	r3, r7
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cb6:	eba3 030c 	sub.w	r3, r3, ip
 8000cba:	2100      	movs	r1, #0
 8000cbc:	b11d      	cbz	r5, 8000cc6 <__udivmoddi4+0xa2>
 8000cbe:	40f3      	lsrs	r3, r6
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	d905      	bls.n	8000cda <__udivmoddi4+0xb6>
 8000cce:	b10d      	cbz	r5, 8000cd4 <__udivmoddi4+0xb0>
 8000cd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4608      	mov	r0, r1
 8000cd8:	e7f5      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000cda:	fab3 f183 	clz	r1, r3
 8000cde:	2900      	cmp	r1, #0
 8000ce0:	d146      	bne.n	8000d70 <__udivmoddi4+0x14c>
 8000ce2:	4573      	cmp	r3, lr
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xc8>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 8105 	bhi.w	8000ef6 <__udivmoddi4+0x2d2>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	4690      	mov	r8, r2
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e5      	beq.n	8000cc6 <__udivmoddi4+0xa2>
 8000cfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000cfe:	e7e2      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000d00:	2a00      	cmp	r2, #0
 8000d02:	f000 8090 	beq.w	8000e26 <__udivmoddi4+0x202>
 8000d06:	fab2 f682 	clz	r6, r2
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	f040 80a4 	bne.w	8000e58 <__udivmoddi4+0x234>
 8000d10:	1a8a      	subs	r2, r1, r2
 8000d12:	0c03      	lsrs	r3, r0, #16
 8000d14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d18:	b280      	uxth	r0, r0
 8000d1a:	b2bc      	uxth	r4, r7
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	d907      	bls.n	8000d42 <__udivmoddi4+0x11e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d38:	d202      	bcs.n	8000d40 <__udivmoddi4+0x11c>
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	f200 80e0 	bhi.w	8000f00 <__udivmoddi4+0x2dc>
 8000d40:	46c4      	mov	ip, r8
 8000d42:	1a9b      	subs	r3, r3, r2
 8000d44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d50:	fb02 f404 	mul.w	r4, r2, r4
 8000d54:	429c      	cmp	r4, r3
 8000d56:	d907      	bls.n	8000d68 <__udivmoddi4+0x144>
 8000d58:	18fb      	adds	r3, r7, r3
 8000d5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d5e:	d202      	bcs.n	8000d66 <__udivmoddi4+0x142>
 8000d60:	429c      	cmp	r4, r3
 8000d62:	f200 80ca 	bhi.w	8000efa <__udivmoddi4+0x2d6>
 8000d66:	4602      	mov	r2, r0
 8000d68:	1b1b      	subs	r3, r3, r4
 8000d6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d6e:	e7a5      	b.n	8000cbc <__udivmoddi4+0x98>
 8000d70:	f1c1 0620 	rsb	r6, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7a:	431f      	orrs	r7, r3
 8000d7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000d80:	fa20 f306 	lsr.w	r3, r0, r6
 8000d84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d92:	fa1f fc87 	uxth.w	ip, r7
 8000d96:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	fa02 f201 	lsl.w	r2, r2, r1
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x1a0>
 8000db0:	193c      	adds	r4, r7, r4
 8000db2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000db6:	f080 809c 	bcs.w	8000ef2 <__udivmoddi4+0x2ce>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	f240 8099 	bls.w	8000ef2 <__udivmoddi4+0x2ce>
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	443c      	add	r4, r7
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	fa1f fe83 	uxth.w	lr, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dd8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ddc:	45a4      	cmp	ip, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1ce>
 8000de0:	193c      	adds	r4, r7, r4
 8000de2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000de6:	f080 8082 	bcs.w	8000eee <__udivmoddi4+0x2ca>
 8000dea:	45a4      	cmp	ip, r4
 8000dec:	d97f      	bls.n	8000eee <__udivmoddi4+0x2ca>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	443c      	add	r4, r7
 8000df2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000df6:	eba4 040c 	sub.w	r4, r4, ip
 8000dfa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dfe:	4564      	cmp	r4, ip
 8000e00:	4673      	mov	r3, lr
 8000e02:	46e1      	mov	r9, ip
 8000e04:	d362      	bcc.n	8000ecc <__udivmoddi4+0x2a8>
 8000e06:	d05f      	beq.n	8000ec8 <__udivmoddi4+0x2a4>
 8000e08:	b15d      	cbz	r5, 8000e22 <__udivmoddi4+0x1fe>
 8000e0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000e0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000e12:	fa04 f606 	lsl.w	r6, r4, r6
 8000e16:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1a:	431e      	orrs	r6, r3
 8000e1c:	40cc      	lsrs	r4, r1
 8000e1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000e22:	2100      	movs	r1, #0
 8000e24:	e74f      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000e26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2a:	0c01      	lsrs	r1, r0, #16
 8000e2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e30:	b280      	uxth	r0, r0
 8000e32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e36:	463b      	mov	r3, r7
 8000e38:	4638      	mov	r0, r7
 8000e3a:	463c      	mov	r4, r7
 8000e3c:	46b8      	mov	r8, r7
 8000e3e:	46be      	mov	lr, r7
 8000e40:	2620      	movs	r6, #32
 8000e42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e46:	eba2 0208 	sub.w	r2, r2, r8
 8000e4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e4e:	e766      	b.n	8000d1e <__udivmoddi4+0xfa>
 8000e50:	4601      	mov	r1, r0
 8000e52:	e718      	b.n	8000c86 <__udivmoddi4+0x62>
 8000e54:	4610      	mov	r0, r2
 8000e56:	e72c      	b.n	8000cb2 <__udivmoddi4+0x8e>
 8000e58:	f1c6 0220 	rsb	r2, r6, #32
 8000e5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000e60:	40b7      	lsls	r7, r6
 8000e62:	40b1      	lsls	r1, r6
 8000e64:	fa20 f202 	lsr.w	r2, r0, r2
 8000e68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e6c:	430a      	orrs	r2, r1
 8000e6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e72:	b2bc      	uxth	r4, r7
 8000e74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e78:	0c11      	lsrs	r1, r2, #16
 8000e7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e7e:	fb08 f904 	mul.w	r9, r8, r4
 8000e82:	40b0      	lsls	r0, r6
 8000e84:	4589      	cmp	r9, r1
 8000e86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8a:	b280      	uxth	r0, r0
 8000e8c:	d93e      	bls.n	8000f0c <__udivmoddi4+0x2e8>
 8000e8e:	1879      	adds	r1, r7, r1
 8000e90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e94:	d201      	bcs.n	8000e9a <__udivmoddi4+0x276>
 8000e96:	4589      	cmp	r9, r1
 8000e98:	d81f      	bhi.n	8000eda <__udivmoddi4+0x2b6>
 8000e9a:	eba1 0109 	sub.w	r1, r1, r9
 8000e9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea2:	fb09 f804 	mul.w	r8, r9, r4
 8000ea6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eaa:	b292      	uxth	r2, r2
 8000eac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d229      	bcs.n	8000f08 <__udivmoddi4+0x2e4>
 8000eb4:	18ba      	adds	r2, r7, r2
 8000eb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eba:	d2c4      	bcs.n	8000e46 <__udivmoddi4+0x222>
 8000ebc:	4542      	cmp	r2, r8
 8000ebe:	d2c2      	bcs.n	8000e46 <__udivmoddi4+0x222>
 8000ec0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec4:	443a      	add	r2, r7
 8000ec6:	e7be      	b.n	8000e46 <__udivmoddi4+0x222>
 8000ec8:	45f0      	cmp	r8, lr
 8000eca:	d29d      	bcs.n	8000e08 <__udivmoddi4+0x1e4>
 8000ecc:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	46e1      	mov	r9, ip
 8000ed8:	e796      	b.n	8000e08 <__udivmoddi4+0x1e4>
 8000eda:	eba7 0909 	sub.w	r9, r7, r9
 8000ede:	4449      	add	r1, r9
 8000ee0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ee8:	fb09 f804 	mul.w	r8, r9, r4
 8000eec:	e7db      	b.n	8000ea6 <__udivmoddi4+0x282>
 8000eee:	4673      	mov	r3, lr
 8000ef0:	e77f      	b.n	8000df2 <__udivmoddi4+0x1ce>
 8000ef2:	4650      	mov	r0, sl
 8000ef4:	e766      	b.n	8000dc4 <__udivmoddi4+0x1a0>
 8000ef6:	4608      	mov	r0, r1
 8000ef8:	e6fd      	b.n	8000cf6 <__udivmoddi4+0xd2>
 8000efa:	443b      	add	r3, r7
 8000efc:	3a02      	subs	r2, #2
 8000efe:	e733      	b.n	8000d68 <__udivmoddi4+0x144>
 8000f00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f04:	443b      	add	r3, r7
 8000f06:	e71c      	b.n	8000d42 <__udivmoddi4+0x11e>
 8000f08:	4649      	mov	r1, r9
 8000f0a:	e79c      	b.n	8000e46 <__udivmoddi4+0x222>
 8000f0c:	eba1 0109 	sub.w	r1, r1, r9
 8000f10:	46c4      	mov	ip, r8
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fb09 f804 	mul.w	r8, r9, r4
 8000f1a:	e7c4      	b.n	8000ea6 <__udivmoddi4+0x282>

08000f1c <__aeabi_idiv0>:
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <ADC_DMA_Init>:

#include "ADC_DMA.h"

void ADC_DMA_Init(ADC_DMA *adc_dma, ADC_HandleTypeDef *hadc,
                 uint16_t *buffer, uint32_t buffer_length,
                 uint8_t num_channels, float vref, float resolution) {
 8000f20:	b480      	push	{r7}
 8000f22:	b089      	sub	sp, #36	@ 0x24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6178      	str	r0, [r7, #20]
 8000f28:	6139      	str	r1, [r7, #16]
 8000f2a:	60fa      	str	r2, [r7, #12]
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f32:	edc7 0a00 	vstr	s1, [r7]

    adc_dma->hadc = hadc;
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	693a      	ldr	r2, [r7, #16]
 8000f3a:	601a      	str	r2, [r3, #0]
    adc_dma->dma_buffer = buffer;
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	68fa      	ldr	r2, [r7, #12]
 8000f40:	605a      	str	r2, [r3, #4]
    adc_dma->buffer_length = buffer_length;
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	68ba      	ldr	r2, [r7, #8]
 8000f46:	609a      	str	r2, [r3, #8]
    adc_dma->num_channels = num_channels;
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000f4e:	731a      	strb	r2, [r3, #12]
    adc_dma->adc_vref = vref;
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	611a      	str	r2, [r3, #16]
    adc_dma->adc_resolution = resolution;
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	683a      	ldr	r2, [r7, #0]
 8000f5a:	615a      	str	r2, [r3, #20]

    // Default center point and error percentage
    adc_dma->center_point = resolution / 2.0f;  // Typically 2048 for 12-bit ADC
 8000f5c:	ed97 7a00 	vldr	s14, [r7]
 8000f60:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000f64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	edc3 7a06 	vstr	s15, [r3, #24]
    adc_dma->error_percentage = 5;              // 5% error by default
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	2205      	movs	r2, #5
 8000f72:	f883 2020 	strb.w	r2, [r3, #32]
    adc_dma->threshold = (adc_dma->error_percentage / 100.0f) * adc_dma->center_point;
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f7c:	ee07 3a90 	vmov	s15, r3
 8000f80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f84:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8000fcc <ADC_DMA_Init+0xac>
 8000f88:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	edd3 7a06 	vldr	s15, [r3, #24]
 8000f92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	edc3 7a07 	vstr	s15, [r3, #28]

    // Initialize DMA buffer
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	61fb      	str	r3, [r7, #28]
 8000fa0:	e008      	b.n	8000fb4 <ADC_DMA_Init+0x94>
        buffer[i] = 0;
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	68fa      	ldr	r2, [r7, #12]
 8000fa8:	4413      	add	r3, r2
 8000faa:	2200      	movs	r2, #0
 8000fac:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	61fb      	str	r3, [r7, #28]
 8000fb4:	69fa      	ldr	r2, [r7, #28]
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d3f2      	bcc.n	8000fa2 <ADC_DMA_Init+0x82>
    }
}
 8000fbc:	bf00      	nop
 8000fbe:	bf00      	nop
 8000fc0:	3724      	adds	r7, #36	@ 0x24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	42c80000 	.word	0x42c80000

08000fd0 <ADC_DMA_Start>:

void ADC_DMA_Start(ADC_DMA *adc_dma) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
    // Perform ADC calibration
    HAL_ADCEx_Calibration_Start(adc_dma->hadc, ADC_SINGLE_ENDED);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	217f      	movs	r1, #127	@ 0x7f
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f00b fa9c 	bl	800c51c <HAL_ADCEx_Calibration_Start>

    // Start ADC with DMA
    HAL_ADC_Start_DMA(adc_dma->hadc, (uint32_t*)adc_dma->dma_buffer, adc_dma->buffer_length);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6818      	ldr	r0, [r3, #0]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6859      	ldr	r1, [r3, #4]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	f00a fb85 	bl	800b700 <HAL_ADC_Start_DMA>
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
	...

08001000 <ADC_DMA_GetValue>:

void ADC_DMA_Stop(ADC_DMA *adc_dma) {
    HAL_ADC_Stop_DMA(adc_dma->hadc);
}

float ADC_DMA_GetValue(ADC_DMA *adc_dma, uint8_t channel_index) {
 8001000:	b480      	push	{r7}
 8001002:	b087      	sub	sp, #28
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	460b      	mov	r3, r1
 800100a:	70fb      	strb	r3, [r7, #3]
    uint32_t sum = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	617b      	str	r3, [r7, #20]
    uint32_t samples = 0;
 8001010:	2300      	movs	r3, #0
 8001012:	613b      	str	r3, [r7, #16]

    // Average all samples for this channel
    for (uint32_t j = channel_index; j < adc_dma->buffer_length; j += adc_dma->num_channels) {
 8001014:	78fb      	ldrb	r3, [r7, #3]
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	e012      	b.n	8001040 <ADC_DMA_GetValue+0x40>
        sum += adc_dma->dma_buffer[j];
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	685a      	ldr	r2, [r3, #4]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	4413      	add	r3, r2
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	461a      	mov	r2, r3
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	4413      	add	r3, r2
 800102c:	617b      	str	r3, [r7, #20]
        samples++;
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	3301      	adds	r3, #1
 8001032:	613b      	str	r3, [r7, #16]
    for (uint32_t j = channel_index; j < adc_dma->buffer_length; j += adc_dma->num_channels) {
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	7b1b      	ldrb	r3, [r3, #12]
 8001038:	461a      	mov	r2, r3
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	4413      	add	r3, r2
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	68fa      	ldr	r2, [r7, #12]
 8001046:	429a      	cmp	r2, r3
 8001048:	d3e7      	bcc.n	800101a <ADC_DMA_GetValue+0x1a>
    }

    // Calculate raw ADC value
    if (samples > 0) {
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d00c      	beq.n	800106a <ADC_DMA_GetValue+0x6a>
        return (float)sum / samples;
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	ee07 3a90 	vmov	s15, r3
 8001056:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	ee07 3a90 	vmov	s15, r3
 8001060:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001064:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001068:	e001      	b.n	800106e <ADC_DMA_GetValue+0x6e>
    }

    return 0.0f;
 800106a:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8001080 <ADC_DMA_GetValue+0x80>
}
 800106e:	eef0 7a66 	vmov.f32	s15, s13
 8001072:	eeb0 0a67 	vmov.f32	s0, s15
 8001076:	371c      	adds	r7, #28
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	00000000 	.word	0x00000000

08001084 <ADC_DMA_SetCenterPoint>:

void ADC_DMA_SetCenterPoint(ADC_DMA *adc_dma, float center_point, uint8_t error_percentage) {
 8001084:	b480      	push	{r7}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001090:	460b      	mov	r3, r1
 8001092:	71fb      	strb	r3, [r7, #7]
    adc_dma->center_point = center_point;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	68ba      	ldr	r2, [r7, #8]
 8001098:	619a      	str	r2, [r3, #24]
    adc_dma->error_percentage = error_percentage;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	79fa      	ldrb	r2, [r7, #7]
 800109e:	f883 2020 	strb.w	r2, [r3, #32]
    // Update threshold
    adc_dma->threshold = (adc_dma->error_percentage / 100.0f) * adc_dma->center_point;
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010a8:	ee07 3a90 	vmov	s15, r3
 80010ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010b0:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80010d4 <ADC_DMA_SetCenterPoint+0x50>
 80010b4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	edd3 7a06 	vldr	s15, [r3, #24]
 80010be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	edc3 7a07 	vstr	s15, [r3, #28]
}
 80010c8:	bf00      	nop
 80010ca:	3714      	adds	r7, #20
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	42c80000 	.word	0x42c80000

080010d8 <ADC_DMA_GetJoystickValue>:

float ADC_DMA_GetJoystickValue(ADC_DMA *adc_dma, uint8_t channel_index, float min_output, float max_output) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	460b      	mov	r3, r1
 80010e2:	ed87 0a01 	vstr	s0, [r7, #4]
 80010e6:	edc7 0a00 	vstr	s1, [r7]
 80010ea:	72fb      	strb	r3, [r7, #11]
    // Get raw value
    float value = ADC_DMA_GetValue(adc_dma, channel_index);
 80010ec:	7afb      	ldrb	r3, [r7, #11]
 80010ee:	4619      	mov	r1, r3
 80010f0:	68f8      	ldr	r0, [r7, #12]
 80010f2:	f7ff ff85 	bl	8001000 <ADC_DMA_GetValue>
 80010f6:	ed87 0a05 	vstr	s0, [r7, #20]

    // Apply threshold (dead zone) as in XYAnalog
    if (fabsf(value - adc_dma->center_point) < adc_dma->threshold) {
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	edd3 7a06 	vldr	s15, [r3, #24]
 8001100:	ed97 7a05 	vldr	s14, [r7, #20]
 8001104:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001108:	eeb0 7ae7 	vabs.f32	s14, s15
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001112:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800111a:	d502      	bpl.n	8001122 <ADC_DMA_GetJoystickValue+0x4a>
        value = adc_dma->center_point;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	699b      	ldr	r3, [r3, #24]
 8001120:	617b      	str	r3, [r7, #20]
    }

    // Map to desired output range
    return mapf(value, 0.0f, adc_dma->adc_resolution, min_output, max_output);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	edd3 7a05 	vldr	s15, [r3, #20]
 8001128:	ed97 2a00 	vldr	s4, [r7]
 800112c:	edd7 1a01 	vldr	s3, [r7, #4]
 8001130:	eeb0 1a67 	vmov.f32	s2, s15
 8001134:	eddf 0a06 	vldr	s1, [pc, #24]	@ 8001150 <ADC_DMA_GetJoystickValue+0x78>
 8001138:	ed97 0a05 	vldr	s0, [r7, #20]
 800113c:	f000 fe49 	bl	8001dd2 <mapf>
 8001140:	eef0 7a40 	vmov.f32	s15, s0
}
 8001144:	eeb0 0a67 	vmov.f32	s0, s15
 8001148:	3718      	adds	r7, #24
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	00000000 	.word	0x00000000

08001154 <PWM_Satuation>:
 *  Created on: Apr 14, 2024
 *      Author: beamk
 */
#include "Controller.h"

int32_t PWM_Satuation(float _u, int32_t _upper_limit, int32_t _lower_limit) {
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
 800115a:	ed87 0a03 	vstr	s0, [r7, #12]
 800115e:	60b8      	str	r0, [r7, #8]
 8001160:	6079      	str	r1, [r7, #4]
	if (_u > _upper_limit)
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	ee07 3a90 	vmov	s15, r3
 8001168:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800116c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001170:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001178:	dd01      	ble.n	800117e <PWM_Satuation+0x2a>
		return _upper_limit;
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	e013      	b.n	80011a6 <PWM_Satuation+0x52>
	else if (_u < _lower_limit)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	ee07 3a90 	vmov	s15, r3
 8001184:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001188:	ed97 7a03 	vldr	s14, [r7, #12]
 800118c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001194:	d501      	bpl.n	800119a <PWM_Satuation+0x46>
		return _lower_limit;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	e005      	b.n	80011a6 <PWM_Satuation+0x52>
	return (int32_t) _u;
 800119a:	edd7 7a03 	vldr	s15, [r7, #12]
 800119e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011a2:	ee17 3a90 	vmov	r3, s15
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3714      	adds	r7, #20
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr

080011b2 <PID_CONTROLLER_Init>:

void PID_CONTROLLER_Init(PID_CONTROLLER *controller, float _Kp, float _Ki,
		float _Kd, float _u_max) {
 80011b2:	b480      	push	{r7}
 80011b4:	b087      	sub	sp, #28
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6178      	str	r0, [r7, #20]
 80011ba:	ed87 0a04 	vstr	s0, [r7, #16]
 80011be:	edc7 0a03 	vstr	s1, [r7, #12]
 80011c2:	ed87 1a02 	vstr	s2, [r7, #8]
 80011c6:	edc7 1a01 	vstr	s3, [r7, #4]
	controller->Kp = _Kp;
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	601a      	str	r2, [r3, #0]
	controller->Ki = _Ki;
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	68fa      	ldr	r2, [r7, #12]
 80011d4:	605a      	str	r2, [r3, #4]
	controller->Kd = _Kd;
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	68ba      	ldr	r2, [r7, #8]
 80011da:	609a      	str	r2, [r3, #8]
	controller->prev_Kp = _Kp;
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	60da      	str	r2, [r3, #12]
	controller->prev_Ki = _Ki;
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	68fa      	ldr	r2, [r7, #12]
 80011e6:	611a      	str	r2, [r3, #16]
	controller->prev_Kd = _Kd;
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	68ba      	ldr	r2, [r7, #8]
 80011ec:	615a      	str	r2, [r3, #20]
	controller->u_max = _u_max;
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	619a      	str	r2, [r3, #24]
	controller->ek_1 = 0.0;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	f04f 0200 	mov.w	r2, #0
 80011fa:	61da      	str	r2, [r3, #28]
	controller->ek_2 = 0.0;
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	f04f 0200 	mov.w	r2, #0
 8001202:	621a      	str	r2, [r3, #32]
	controller->u = 0.0;
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	f04f 0200 	mov.w	r2, #0
 800120a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800120c:	bf00      	nop
 800120e:	371c      	adds	r7, #28
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr

08001218 <PID_CONTROLLER_Compute>:

float PID_CONTROLLER_Compute(PID_CONTROLLER *controller, float ek) {
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	ed87 0a00 	vstr	s0, [r7]
	if (!((controller->u >= controller->u_max && ek > 0)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001230:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001238:	bfac      	ite	ge
 800123a:	2301      	movge	r3, #1
 800123c:	2300      	movlt	r3, #0
 800123e:	b2db      	uxtb	r3, r3
 8001240:	f083 0301 	eor.w	r3, r3, #1
 8001244:	b2db      	uxtb	r3, r3
 8001246:	2b00      	cmp	r3, #0
 8001248:	d10e      	bne.n	8001268 <PID_CONTROLLER_Compute+0x50>
 800124a:	edd7 7a00 	vldr	s15, [r7]
 800124e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001256:	bfcc      	ite	gt
 8001258:	2301      	movgt	r3, #1
 800125a:	2300      	movle	r3, #0
 800125c:	b2db      	uxtb	r3, r3
 800125e:	f083 0301 	eor.w	r3, r3, #1
 8001262:	b2db      	uxtb	r3, r3
 8001264:	2b00      	cmp	r3, #0
 8001266:	d057      	beq.n	8001318 <PID_CONTROLLER_Compute+0x100>
			|| (controller->u <= -controller->u_max && ek < 0))) {
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	edd3 7a06 	vldr	s15, [r3, #24]
 8001274:	eef1 7a67 	vneg.f32	s15, s15
 8001278:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800127c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001280:	bf94      	ite	ls
 8001282:	2301      	movls	r3, #1
 8001284:	2300      	movhi	r3, #0
 8001286:	b2db      	uxtb	r3, r3
 8001288:	f083 0301 	eor.w	r3, r3, #1
 800128c:	b2db      	uxtb	r3, r3
	if (!((controller->u >= controller->u_max && ek > 0)
 800128e:	2b00      	cmp	r3, #0
 8001290:	d10e      	bne.n	80012b0 <PID_CONTROLLER_Compute+0x98>
			|| (controller->u <= -controller->u_max && ek < 0))) {
 8001292:	edd7 7a00 	vldr	s15, [r7]
 8001296:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800129a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800129e:	bf4c      	ite	mi
 80012a0:	2301      	movmi	r3, #1
 80012a2:	2300      	movpl	r3, #0
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	f083 0301 	eor.w	r3, r3, #1
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d033      	beq.n	8001318 <PID_CONTROLLER_Compute+0x100>
		controller->u += ((controller->Kp + controller->Ki + controller->Kd)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	edd3 6a00 	vldr	s13, [r3]
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	edd3 7a01 	vldr	s15, [r3, #4]
 80012c2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	edd3 7a02 	vldr	s15, [r3, #8]
 80012cc:	ee76 6aa7 	vadd.f32	s13, s13, s15
				* ek)
 80012d0:	edd7 7a00 	vldr	s15, [r7]
 80012d4:	ee66 6aa7 	vmul.f32	s13, s13, s15
				- ((controller->Kp + (2 * controller->Kd)) * controller->ek_1)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	ed93 6a00 	vldr	s12, [r3]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	edd3 7a02 	vldr	s15, [r3, #8]
 80012e4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012e8:	ee36 6a27 	vadd.f32	s12, s12, s15
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	edd3 7a07 	vldr	s15, [r3, #28]
 80012f2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80012f6:	ee76 6ae7 	vsub.f32	s13, s13, s15
				+ (controller->Kd * controller->ek_2);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	ed93 6a02 	vldr	s12, [r3, #8]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	edd3 7a08 	vldr	s15, [r3, #32]
 8001306:	ee66 7a27 	vmul.f32	s15, s12, s15
 800130a:	ee76 7aa7 	vadd.f32	s15, s13, s15
		controller->u += ((controller->Kp + controller->Ki + controller->Kd)
 800130e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	}
	controller->ek_2 = controller->ek_1;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	69da      	ldr	r2, [r3, #28]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	621a      	str	r2, [r3, #32]
	controller->ek_1 = ek;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	683a      	ldr	r2, [r7, #0]
 8001324:	61da      	str	r2, [r3, #28]
	return controller->u;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800132a:	ee07 3a90 	vmov	s15, r3
}
 800132e:	eeb0 0a67 	vmov.f32	s0, s15
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <MDXX_GPIO_init>:
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
	mdxx->mode = 0;
}

void MDXX_GPIO_init(MDXX *mdxx, TIM_HandleTypeDef *htimp, uint16_t timp_chx,
		GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	603b      	str	r3, [r7, #0]
 8001348:	4613      	mov	r3, r2
 800134a:	80fb      	strh	r3, [r7, #6]
	mdxx->htimp = htimp;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	68ba      	ldr	r2, [r7, #8]
 8001350:	609a      	str	r2, [r3, #8]
	mdxx->timp_chx = timp_chx;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	88fa      	ldrh	r2, [r7, #6]
 8001356:	819a      	strh	r2, [r3, #12]
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	3328      	adds	r3, #40	@ 0x28
 800135c:	88fa      	ldrh	r2, [r7, #6]
 800135e:	68b9      	ldr	r1, [r7, #8]
 8001360:	4618      	mov	r0, r3
 8001362:	f002 fac9 	bl	80038f8 <PWM_init>
	mdxx->GPIOx = GPIOx;
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	683a      	ldr	r2, [r7, #0]
 800136a:	645a      	str	r2, [r3, #68]	@ 0x44
	mdxx->GPIO_Pin = GPIO_Pin;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	8b3a      	ldrh	r2, [r7, #24]
 8001370:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	mdxx->mode = 1;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	2201      	movs	r2, #1
 8001378:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
}
 800137c:	bf00      	nop
 800137e:	3710      	adds	r7, #16
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <MDXX_set_range>:
			mdxx->cmd = fabs(duty);
		}
	}
}

void MDXX_set_range(MDXX *mdxx, float freq, float duty) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001390:	edc7 0a01 	vstr	s1, [r7, #4]
	if (mdxx->mode == 0) {
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800139a:	2b00      	cmp	r3, #0
 800139c:	d15f      	bne.n	800145e <MDXX_set_range+0xda>
		if (duty == 0) {
 800139e:	edd7 7a01 	vldr	s15, [r7, #4]
 80013a2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80013a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013aa:	d115      	bne.n	80013d8 <MDXX_set_range+0x54>
			PWM_write_range(&(mdxx->dir), freq, 0);
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	3310      	adds	r3, #16
 80013b0:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 8001530 <MDXX_set_range+0x1ac>
 80013b4:	ed97 0a02 	vldr	s0, [r7, #8]
 80013b8:	4618      	mov	r0, r3
 80013ba:	f002 fbc5 	bl	8003b48 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	3328      	adds	r3, #40	@ 0x28
 80013c2:	eddf 0a5b 	vldr	s1, [pc, #364]	@ 8001530 <MDXX_set_range+0x1ac>
 80013c6:	ed97 0a02 	vldr	s0, [r7, #8]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f002 fbbc 	bl	8003b48 <PWM_write_range>
			mdxx->cmd = 0;
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2200      	movs	r2, #0
 80013d4:	641a      	str	r2, [r3, #64]	@ 0x40
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
			mdxx->cmd = fabs(duty);
		}
	}
}
 80013d6:	e0a6      	b.n	8001526 <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 80013d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80013dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e4:	dd1a      	ble.n	800141c <MDXX_set_range+0x98>
			PWM_write_range(&(mdxx->dir), freq, 0);
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	3310      	adds	r3, #16
 80013ea:	eddf 0a51 	vldr	s1, [pc, #324]	@ 8001530 <MDXX_set_range+0x1ac>
 80013ee:	ed97 0a02 	vldr	s0, [r7, #8]
 80013f2:	4618      	mov	r0, r3
 80013f4:	f002 fba8 	bl	8003b48 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	3328      	adds	r3, #40	@ 0x28
 80013fc:	edd7 0a01 	vldr	s1, [r7, #4]
 8001400:	ed97 0a02 	vldr	s0, [r7, #8]
 8001404:	4618      	mov	r0, r3
 8001406:	f002 fb9f 	bl	8003b48 <PWM_write_range>
			mdxx->cmd = duty;
 800140a:	edd7 7a01 	vldr	s15, [r7, #4]
 800140e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001412:	ee17 2a90 	vmov	r2, s15
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800141a:	e084      	b.n	8001526 <MDXX_set_range+0x1a2>
			PWM_write_range(&(mdxx->dir), freq, 100);
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	3310      	adds	r3, #16
 8001420:	eddf 0a44 	vldr	s1, [pc, #272]	@ 8001534 <MDXX_set_range+0x1b0>
 8001424:	ed97 0a02 	vldr	s0, [r7, #8]
 8001428:	4618      	mov	r0, r3
 800142a:	f002 fb8d 	bl	8003b48 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	3328      	adds	r3, #40	@ 0x28
 8001432:	edd7 7a01 	vldr	s15, [r7, #4]
 8001436:	eef0 7ae7 	vabs.f32	s15, s15
 800143a:	eef0 0a67 	vmov.f32	s1, s15
 800143e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001442:	4618      	mov	r0, r3
 8001444:	f002 fb80 	bl	8003b48 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 8001448:	edd7 7a01 	vldr	s15, [r7, #4]
 800144c:	eef0 7ae7 	vabs.f32	s15, s15
 8001450:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001454:	ee17 2a90 	vmov	r2, s15
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800145c:	e063      	b.n	8001526 <MDXX_set_range+0x1a2>
	} else if (mdxx->mode == 1) {
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8001464:	2b01      	cmp	r3, #1
 8001466:	d15e      	bne.n	8001526 <MDXX_set_range+0x1a2>
		if (duty == 0) {
 8001468:	edd7 7a01 	vldr	s15, [r7, #4]
 800146c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001474:	d115      	bne.n	80014a2 <MDXX_set_range+0x11e>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8001480:	2200      	movs	r2, #0
 8001482:	4619      	mov	r1, r3
 8001484:	f00b ff90 	bl	800d3a8 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	3328      	adds	r3, #40	@ 0x28
 800148c:	eddf 0a28 	vldr	s1, [pc, #160]	@ 8001530 <MDXX_set_range+0x1ac>
 8001490:	ed97 0a02 	vldr	s0, [r7, #8]
 8001494:	4618      	mov	r0, r3
 8001496:	f002 fb57 	bl	8003b48 <PWM_write_range>
			mdxx->cmd = 0;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	2200      	movs	r2, #0
 800149e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80014a0:	e041      	b.n	8001526 <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 80014a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80014a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ae:	dd1a      	ble.n	80014e6 <MDXX_set_range+0x162>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80014ba:	2200      	movs	r2, #0
 80014bc:	4619      	mov	r1, r3
 80014be:	f00b ff73 	bl	800d3a8 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	3328      	adds	r3, #40	@ 0x28
 80014c6:	edd7 0a01 	vldr	s1, [r7, #4]
 80014ca:	ed97 0a02 	vldr	s0, [r7, #8]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f002 fb3a 	bl	8003b48 <PWM_write_range>
			mdxx->cmd = duty;
 80014d4:	edd7 7a01 	vldr	s15, [r7, #4]
 80014d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014dc:	ee17 2a90 	vmov	r2, s15
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80014e4:	e01f      	b.n	8001526 <MDXX_set_range+0x1a2>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80014f0:	2201      	movs	r2, #1
 80014f2:	4619      	mov	r1, r3
 80014f4:	f00b ff58 	bl	800d3a8 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	3328      	adds	r3, #40	@ 0x28
 80014fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001500:	eef0 7ae7 	vabs.f32	s15, s15
 8001504:	eef0 0a67 	vmov.f32	s1, s15
 8001508:	ed97 0a02 	vldr	s0, [r7, #8]
 800150c:	4618      	mov	r0, r3
 800150e:	f002 fb1b 	bl	8003b48 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 8001512:	edd7 7a01 	vldr	s15, [r7, #4]
 8001516:	eef0 7ae7 	vabs.f32	s15, s15
 800151a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800151e:	ee17 2a90 	vmov	r2, s15
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001526:	bf00      	nop
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	00000000 	.word	0x00000000
 8001534:	42c80000 	.word	0x42c80000

08001538 <REVOLUTE_MOTOR_FFD_Init>:
	.offset = 30.07e-3,
    .c = 24.13e-3,
    .prismatic_pulley_radius = 1.5915e-2 		// m
};

void REVOLUTE_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx){
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	683a      	ldr	r2, [r7, #0]
 8001546:	601a      	str	r2, [r3, #0]
}
 8001548:	bf00      	nop
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <REVOLUTE_MOTOR_FFD_Compute>:

float REVOLUTE_MOTOR_FFD_Compute(DC_MOTOR_FFeedward *motor, float qd){
 8001554:	b5b0      	push	{r4, r5, r7, lr}
 8001556:	ed2d 8b02 	vpush	{d8}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	ed87 0a00 	vstr	s0, [r7]
    float transfer_function = (motor->Mx->B * motor->Mx->R + motor->Mx->Ke * motor->Mx->Kt) / motor->Mx->Kt;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001574:	f7ff f80c 	bl	8000590 <__aeabi_dmul>
 8001578:	4602      	mov	r2, r0
 800157a:	460b      	mov	r3, r1
 800157c:	4614      	mov	r4, r2
 800157e:	461d      	mov	r5, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001590:	f7fe fffe 	bl	8000590 <__aeabi_dmul>
 8001594:	4602      	mov	r2, r0
 8001596:	460b      	mov	r3, r1
 8001598:	4620      	mov	r0, r4
 800159a:	4629      	mov	r1, r5
 800159c:	f7fe fe42 	bl	8000224 <__adddf3>
 80015a0:	4602      	mov	r2, r0
 80015a2:	460b      	mov	r3, r1
 80015a4:	4610      	mov	r0, r2
 80015a6:	4619      	mov	r1, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80015b0:	f7ff f918 	bl	80007e4 <__aeabi_ddiv>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	4610      	mov	r0, r2
 80015ba:	4619      	mov	r1, r3
 80015bc:	f7ff faca 	bl	8000b54 <__aeabi_d2f>
 80015c0:	4603      	mov	r3, r0
 80015c2:	60fb      	str	r3, [r7, #12]

    float v = qd * transfer_function;
 80015c4:	ed97 7a00 	vldr	s14, [r7]
 80015c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80015cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015d0:	edc7 7a02 	vstr	s15, [r7, #8]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80015dc:	4610      	mov	r0, r2
 80015de:	4619      	mov	r1, r3
 80015e0:	f7ff fab8 	bl	8000b54 <__aeabi_d2f>
 80015e4:	4603      	mov	r3, r0
 80015e6:	ee07 3a90 	vmov	s15, r3
 80015ea:	eeb1 8a67 	vneg.f32	s16, s15
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80015f6:	4610      	mov	r0, r2
 80015f8:	4619      	mov	r1, r3
 80015fa:	f7ff faab 	bl	8000b54 <__aeabi_d2f>
 80015fe:	4604      	mov	r4, r0
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001608:	4610      	mov	r0, r2
 800160a:	4619      	mov	r1, r3
 800160c:	f7ff faa2 	bl	8000b54 <__aeabi_d2f>
 8001610:	4603      	mov	r3, r0
 8001612:	ee07 3a90 	vmov	s15, r3
 8001616:	eef1 8a67 	vneg.f32	s17, s15
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001622:	4610      	mov	r0, r2
 8001624:	4619      	mov	r1, r3
 8001626:	f7ff fa95 	bl	8000b54 <__aeabi_d2f>
 800162a:	4603      	mov	r3, r0
 800162c:	ee02 3a10 	vmov	s4, r3
 8001630:	eef0 1a68 	vmov.f32	s3, s17
 8001634:	ee01 4a10 	vmov	s2, r4
 8001638:	eef0 0a48 	vmov.f32	s1, s16
 800163c:	ed97 0a02 	vldr	s0, [r7, #8]
 8001640:	f000 fbc7 	bl	8001dd2 <mapf>
 8001644:	eef0 7a40 	vmov.f32	s15, s0
}
 8001648:	eeb0 0a67 	vmov.f32	s0, s15
 800164c:	3710      	adds	r7, #16
 800164e:	46bd      	mov	sp, r7
 8001650:	ecbd 8b02 	vpop	{d8}
 8001654:	bdb0      	pop	{r4, r5, r7, pc}

08001656 <REVOLUTE_MOTOR_DFD_Init>:

void REVOLUTE_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 8001656:	b480      	push	{r7}
 8001658:	b085      	sub	sp, #20
 800165a:	af00      	add	r7, sp, #0
 800165c:	60f8      	str	r0, [r7, #12]
 800165e:	60b9      	str	r1, [r7, #8]
 8001660:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	68ba      	ldr	r2, [r7, #8]
 8001666:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	605a      	str	r2, [r3, #4]
}
 800166e:	bf00      	nop
 8001670:	3714      	adds	r7, #20
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr

0800167a <REVOLUTE_MOTOR_DFD_Compute>:

float REVOLUTE_MOTOR_DFD_Compute(DC_MOTOR_DFeedward *motor, float q, float s){
 800167a:	b5b0      	push	{r4, r5, r7, lr}
 800167c:	ed2d 8b02 	vpush	{d8}
 8001680:	b088      	sub	sp, #32
 8001682:	af00      	add	r7, sp, #0
 8001684:	60f8      	str	r0, [r7, #12]
 8001686:	ed87 0a02 	vstr	s0, [r7, #8]
 800168a:	edc7 0a01 	vstr	s1, [r7, #4]
    float gravity_compensate_plotter = motor->En->plotter_mass * motor->En->g * sin(q) * (s + motor->En->offset);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	ed93 7a01 	vldr	s14, [r3, #4]
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	edd3 7a00 	vldr	s15, [r3]
 800169e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016a2:	ee17 0a90 	vmov	r0, s15
 80016a6:	f7fe ff1b 	bl	80004e0 <__aeabi_f2d>
 80016aa:	4604      	mov	r4, r0
 80016ac:	460d      	mov	r5, r1
 80016ae:	68b8      	ldr	r0, [r7, #8]
 80016b0:	f7fe ff16 	bl	80004e0 <__aeabi_f2d>
 80016b4:	4602      	mov	r2, r0
 80016b6:	460b      	mov	r3, r1
 80016b8:	ec43 2b10 	vmov	d0, r2, r3
 80016bc:	f011 fd38 	bl	8013130 <sin>
 80016c0:	ec53 2b10 	vmov	r2, r3, d0
 80016c4:	4620      	mov	r0, r4
 80016c6:	4629      	mov	r1, r5
 80016c8:	f7fe ff62 	bl	8000590 <__aeabi_dmul>
 80016cc:	4602      	mov	r2, r0
 80016ce:	460b      	mov	r3, r1
 80016d0:	4614      	mov	r4, r2
 80016d2:	461d      	mov	r5, r3
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	ed93 7a05 	vldr	s14, [r3, #20]
 80016dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80016e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016e4:	ee17 0a90 	vmov	r0, s15
 80016e8:	f7fe fefa 	bl	80004e0 <__aeabi_f2d>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	4620      	mov	r0, r4
 80016f2:	4629      	mov	r1, r5
 80016f4:	f7fe ff4c 	bl	8000590 <__aeabi_dmul>
 80016f8:	4602      	mov	r2, r0
 80016fa:	460b      	mov	r3, r1
 80016fc:	4610      	mov	r0, r2
 80016fe:	4619      	mov	r1, r3
 8001700:	f7ff fa28 	bl	8000b54 <__aeabi_d2f>
 8001704:	4603      	mov	r3, r0
 8001706:	61fb      	str	r3, [r7, #28]

    float gravity_compensate_rail = motor->En->slide_rail_mass * motor->En->g * sin(q) * (motor->En->c);
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	edd3 7a00 	vldr	s15, [r3]
 8001718:	ee67 7a27 	vmul.f32	s15, s14, s15
 800171c:	ee17 0a90 	vmov	r0, s15
 8001720:	f7fe fede 	bl	80004e0 <__aeabi_f2d>
 8001724:	4604      	mov	r4, r0
 8001726:	460d      	mov	r5, r1
 8001728:	68b8      	ldr	r0, [r7, #8]
 800172a:	f7fe fed9 	bl	80004e0 <__aeabi_f2d>
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	ec43 2b10 	vmov	d0, r2, r3
 8001736:	f011 fcfb 	bl	8013130 <sin>
 800173a:	ec53 2b10 	vmov	r2, r3, d0
 800173e:	4620      	mov	r0, r4
 8001740:	4629      	mov	r1, r5
 8001742:	f7fe ff25 	bl	8000590 <__aeabi_dmul>
 8001746:	4602      	mov	r2, r0
 8001748:	460b      	mov	r3, r1
 800174a:	4614      	mov	r4, r2
 800174c:	461d      	mov	r5, r3
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	4618      	mov	r0, r3
 8001756:	f7fe fec3 	bl	80004e0 <__aeabi_f2d>
 800175a:	4602      	mov	r2, r0
 800175c:	460b      	mov	r3, r1
 800175e:	4620      	mov	r0, r4
 8001760:	4629      	mov	r1, r5
 8001762:	f7fe ff15 	bl	8000590 <__aeabi_dmul>
 8001766:	4602      	mov	r2, r0
 8001768:	460b      	mov	r3, r1
 800176a:	4610      	mov	r0, r2
 800176c:	4619      	mov	r1, r3
 800176e:	f7ff f9f1 	bl	8000b54 <__aeabi_d2f>
 8001772:	4603      	mov	r3, r0
 8001774:	61bb      	str	r3, [r7, #24]

    float transfer_function = motor->Mx->R / motor->Mx->Kt;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001786:	f7ff f82d 	bl	80007e4 <__aeabi_ddiv>
 800178a:	4602      	mov	r2, r0
 800178c:	460b      	mov	r3, r1
 800178e:	4610      	mov	r0, r2
 8001790:	4619      	mov	r1, r3
 8001792:	f7ff f9df 	bl	8000b54 <__aeabi_d2f>
 8001796:	4603      	mov	r3, r0
 8001798:	617b      	str	r3, [r7, #20]

    float v = (gravity_compensate_plotter - gravity_compensate_rail) * transfer_function;
 800179a:	ed97 7a07 	vldr	s14, [r7, #28]
 800179e:	edd7 7a06 	vldr	s15, [r7, #24]
 80017a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017a6:	ed97 7a05 	vldr	s14, [r7, #20]
 80017aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017ae:	edc7 7a04 	vstr	s15, [r7, #16]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80017ba:	4610      	mov	r0, r2
 80017bc:	4619      	mov	r1, r3
 80017be:	f7ff f9c9 	bl	8000b54 <__aeabi_d2f>
 80017c2:	4603      	mov	r3, r0
 80017c4:	ee07 3a90 	vmov	s15, r3
 80017c8:	eeb1 8a67 	vneg.f32	s16, s15
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80017d4:	4610      	mov	r0, r2
 80017d6:	4619      	mov	r1, r3
 80017d8:	f7ff f9bc 	bl	8000b54 <__aeabi_d2f>
 80017dc:	4604      	mov	r4, r0
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80017e6:	4610      	mov	r0, r2
 80017e8:	4619      	mov	r1, r3
 80017ea:	f7ff f9b3 	bl	8000b54 <__aeabi_d2f>
 80017ee:	4603      	mov	r3, r0
 80017f0:	ee07 3a90 	vmov	s15, r3
 80017f4:	eef1 8a67 	vneg.f32	s17, s15
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001800:	4610      	mov	r0, r2
 8001802:	4619      	mov	r1, r3
 8001804:	f7ff f9a6 	bl	8000b54 <__aeabi_d2f>
 8001808:	4603      	mov	r3, r0
 800180a:	ee02 3a10 	vmov	s4, r3
 800180e:	eef0 1a68 	vmov.f32	s3, s17
 8001812:	ee01 4a10 	vmov	s2, r4
 8001816:	eef0 0a48 	vmov.f32	s1, s16
 800181a:	ed97 0a04 	vldr	s0, [r7, #16]
 800181e:	f000 fad8 	bl	8001dd2 <mapf>
 8001822:	eef0 7a40 	vmov.f32	s15, s0
}
 8001826:	eeb0 0a67 	vmov.f32	s0, s15
 800182a:	3720      	adds	r7, #32
 800182c:	46bd      	mov	sp, r7
 800182e:	ecbd 8b02 	vpop	{d8}
 8001832:	bdb0      	pop	{r4, r5, r7, pc}

08001834 <PRISMATIC_MOTOR_FFD_Init>:

void PRISMATIC_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx) {
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	683a      	ldr	r2, [r7, #0]
 8001842:	601a      	str	r2, [r3, #0]
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <PRISMATIC_MOTOR_FFD_Compute>:

float PRISMATIC_MOTOR_FFD_Compute(DC_MOTOR_FFeedward *motor, float sd) {
 8001850:	b5b0      	push	{r4, r5, r7, lr}
 8001852:	ed2d 8b02 	vpush	{d8}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	ed87 0a00 	vstr	s0, [r7]
    float transfer_function = (motor->Mx->B * motor->Mx->R  + motor->Mx->Ke * motor->Mx->Kt) / motor->Mx->Kt;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001870:	f7fe fe8e 	bl	8000590 <__aeabi_dmul>
 8001874:	4602      	mov	r2, r0
 8001876:	460b      	mov	r3, r1
 8001878:	4614      	mov	r4, r2
 800187a:	461d      	mov	r5, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800188c:	f7fe fe80 	bl	8000590 <__aeabi_dmul>
 8001890:	4602      	mov	r2, r0
 8001892:	460b      	mov	r3, r1
 8001894:	4620      	mov	r0, r4
 8001896:	4629      	mov	r1, r5
 8001898:	f7fe fcc4 	bl	8000224 <__adddf3>
 800189c:	4602      	mov	r2, r0
 800189e:	460b      	mov	r3, r1
 80018a0:	4610      	mov	r0, r2
 80018a2:	4619      	mov	r1, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80018ac:	f7fe ff9a 	bl	80007e4 <__aeabi_ddiv>
 80018b0:	4602      	mov	r2, r0
 80018b2:	460b      	mov	r3, r1
 80018b4:	4610      	mov	r0, r2
 80018b6:	4619      	mov	r1, r3
 80018b8:	f7ff f94c 	bl	8000b54 <__aeabi_d2f>
 80018bc:	4603      	mov	r3, r0
 80018be:	60fb      	str	r3, [r7, #12]

    float v = sd * transfer_function;
 80018c0:	ed97 7a00 	vldr	s14, [r7]
 80018c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80018c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018cc:	edc7 7a02 	vstr	s15, [r7, #8]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80018d8:	4610      	mov	r0, r2
 80018da:	4619      	mov	r1, r3
 80018dc:	f7ff f93a 	bl	8000b54 <__aeabi_d2f>
 80018e0:	4603      	mov	r3, r0
 80018e2:	ee07 3a90 	vmov	s15, r3
 80018e6:	eeb1 8a67 	vneg.f32	s16, s15
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80018f2:	4610      	mov	r0, r2
 80018f4:	4619      	mov	r1, r3
 80018f6:	f7ff f92d 	bl	8000b54 <__aeabi_d2f>
 80018fa:	4604      	mov	r4, r0
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001904:	4610      	mov	r0, r2
 8001906:	4619      	mov	r1, r3
 8001908:	f7ff f924 	bl	8000b54 <__aeabi_d2f>
 800190c:	4603      	mov	r3, r0
 800190e:	ee07 3a90 	vmov	s15, r3
 8001912:	eef1 8a67 	vneg.f32	s17, s15
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800191e:	4610      	mov	r0, r2
 8001920:	4619      	mov	r1, r3
 8001922:	f7ff f917 	bl	8000b54 <__aeabi_d2f>
 8001926:	4603      	mov	r3, r0
 8001928:	ee02 3a10 	vmov	s4, r3
 800192c:	eef0 1a68 	vmov.f32	s3, s17
 8001930:	ee01 4a10 	vmov	s2, r4
 8001934:	eef0 0a48 	vmov.f32	s1, s16
 8001938:	ed97 0a02 	vldr	s0, [r7, #8]
 800193c:	f000 fa49 	bl	8001dd2 <mapf>
 8001940:	eef0 7a40 	vmov.f32	s15, s0
}
 8001944:	eeb0 0a67 	vmov.f32	s0, s15
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	ecbd 8b02 	vpop	{d8}
 8001950:	bdb0      	pop	{r4, r5, r7, pc}

08001952 <PRISMATIC_MOTOR_DFD_Init>:

void PRISMATIC_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 8001952:	b480      	push	{r7}
 8001954:	b085      	sub	sp, #20
 8001956:	af00      	add	r7, sp, #0
 8001958:	60f8      	str	r0, [r7, #12]
 800195a:	60b9      	str	r1, [r7, #8]
 800195c:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	68ba      	ldr	r2, [r7, #8]
 8001962:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	605a      	str	r2, [r3, #4]
}
 800196a:	bf00      	nop
 800196c:	3714      	adds	r7, #20
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr

08001976 <PRISMATIC_MOTOR_DFD_Compute>:

float PRISMATIC_MOTOR_DFD_Compute(DC_MOTOR_DFeedward *motor, float q, float qd, float s){
 8001976:	b5b0      	push	{r4, r5, r7, lr}
 8001978:	ed2d 8b02 	vpush	{d8}
 800197c:	b088      	sub	sp, #32
 800197e:	af00      	add	r7, sp, #0
 8001980:	60f8      	str	r0, [r7, #12]
 8001982:	ed87 0a02 	vstr	s0, [r7, #8]
 8001986:	edc7 0a01 	vstr	s1, [r7, #4]
 800198a:	ed87 1a00 	vstr	s2, [r7]
    float gravity_compensate_plotter = motor->En->plotter_mass * motor->En->g * cos(q);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	ed93 7a01 	vldr	s14, [r3, #4]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	edd3 7a00 	vldr	s15, [r3]
 800199e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a2:	ee17 0a90 	vmov	r0, s15
 80019a6:	f7fe fd9b 	bl	80004e0 <__aeabi_f2d>
 80019aa:	4604      	mov	r4, r0
 80019ac:	460d      	mov	r5, r1
 80019ae:	68b8      	ldr	r0, [r7, #8]
 80019b0:	f7fe fd96 	bl	80004e0 <__aeabi_f2d>
 80019b4:	4602      	mov	r2, r0
 80019b6:	460b      	mov	r3, r1
 80019b8:	ec43 2b10 	vmov	d0, r2, r3
 80019bc:	f011 fb64 	bl	8013088 <cos>
 80019c0:	ec53 2b10 	vmov	r2, r3, d0
 80019c4:	4620      	mov	r0, r4
 80019c6:	4629      	mov	r1, r5
 80019c8:	f7fe fde2 	bl	8000590 <__aeabi_dmul>
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	4610      	mov	r0, r2
 80019d2:	4619      	mov	r1, r3
 80019d4:	f7ff f8be 	bl	8000b54 <__aeabi_d2f>
 80019d8:	4603      	mov	r3, r0
 80019da:	61fb      	str	r3, [r7, #28]

    float centrifugal_force = motor->En->plotter_mass * qd * qd * s;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	ed93 7a01 	vldr	s14, [r3, #4]
 80019e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80019e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80019f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019f4:	ed97 7a00 	vldr	s14, [r7]
 80019f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019fc:	edc7 7a06 	vstr	s15, [r7, #24]

    float transfer_function = (motor->Mx->R * motor->En->prismatic_pulley_radius) / motor->Mx->Kt;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	691b      	ldr	r3, [r3, #16]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7fe fd66 	bl	80004e0 <__aeabi_f2d>
 8001a14:	4602      	mov	r2, r0
 8001a16:	460b      	mov	r3, r1
 8001a18:	4620      	mov	r0, r4
 8001a1a:	4629      	mov	r1, r5
 8001a1c:	f7fe fdb8 	bl	8000590 <__aeabi_dmul>
 8001a20:	4602      	mov	r2, r0
 8001a22:	460b      	mov	r3, r1
 8001a24:	4610      	mov	r0, r2
 8001a26:	4619      	mov	r1, r3
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001a30:	f7fe fed8 	bl	80007e4 <__aeabi_ddiv>
 8001a34:	4602      	mov	r2, r0
 8001a36:	460b      	mov	r3, r1
 8001a38:	4610      	mov	r0, r2
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	f7ff f88a 	bl	8000b54 <__aeabi_d2f>
 8001a40:	4603      	mov	r3, r0
 8001a42:	617b      	str	r3, [r7, #20]

    float v = (gravity_compensate_plotter + centrifugal_force) * transfer_function;
 8001a44:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a48:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a50:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a58:	edc7 7a04 	vstr	s15, [r7, #16]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001a64:	4610      	mov	r0, r2
 8001a66:	4619      	mov	r1, r3
 8001a68:	f7ff f874 	bl	8000b54 <__aeabi_d2f>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	ee07 3a90 	vmov	s15, r3
 8001a72:	eeb1 8a67 	vneg.f32	s16, s15
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001a7e:	4610      	mov	r0, r2
 8001a80:	4619      	mov	r1, r3
 8001a82:	f7ff f867 	bl	8000b54 <__aeabi_d2f>
 8001a86:	4604      	mov	r4, r0
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001a90:	4610      	mov	r0, r2
 8001a92:	4619      	mov	r1, r3
 8001a94:	f7ff f85e 	bl	8000b54 <__aeabi_d2f>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	ee07 3a90 	vmov	s15, r3
 8001a9e:	eef1 8a67 	vneg.f32	s17, s15
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001aaa:	4610      	mov	r0, r2
 8001aac:	4619      	mov	r1, r3
 8001aae:	f7ff f851 	bl	8000b54 <__aeabi_d2f>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	ee02 3a10 	vmov	s4, r3
 8001ab8:	eef0 1a68 	vmov.f32	s3, s17
 8001abc:	ee01 4a10 	vmov	s2, r4
 8001ac0:	eef0 0a48 	vmov.f32	s1, s16
 8001ac4:	ed97 0a04 	vldr	s0, [r7, #16]
 8001ac8:	f000 f983 	bl	8001dd2 <mapf>
 8001acc:	eef0 7a40 	vmov.f32	s15, s0
}
 8001ad0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ad4:	3720      	adds	r7, #32
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	ecbd 8b02 	vpop	{d8}
 8001adc:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001ae0 <FIR_init>:
 *      Author: transporter
 */
#include "FIR.h"
#include "arm_math.h"

void FIR_init(FIR *fir, uint16_t numTaps, float cutoffFreq, float samplingFreq) {
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	ed2d 8b02 	vpush	{d8}
 8001ae6:	b08a      	sub	sp, #40	@ 0x28
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	460b      	mov	r3, r1
 8001aee:	ed87 0a01 	vstr	s0, [r7, #4]
 8001af2:	edc7 0a00 	vstr	s1, [r7]
 8001af6:	817b      	strh	r3, [r7, #10]
    // Make sure numTaps is odd
    if (numTaps % 2 == 0) {
 8001af8:	897b      	ldrh	r3, [r7, #10]
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d102      	bne.n	8001b0a <FIR_init+0x2a>
        numTaps += 1;
 8001b04:	897b      	ldrh	r3, [r7, #10]
 8001b06:	3301      	adds	r3, #1
 8001b08:	817b      	strh	r3, [r7, #10]
    }

    fir->numTaps = numTaps;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	897a      	ldrh	r2, [r7, #10]
 8001b0e:	811a      	strh	r2, [r3, #8]
    fir->bufferIndex = 0;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2200      	movs	r2, #0
 8001b14:	815a      	strh	r2, [r3, #10]

    // Allocate memory for coefficients and buffer
    fir->coeffs = (float*)malloc(numTaps * sizeof(float));
 8001b16:	897b      	ldrh	r3, [r7, #10]
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f011 f9ac 	bl	8012e78 <malloc>
 8001b20:	4603      	mov	r3, r0
 8001b22:	461a      	mov	r2, r3
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	601a      	str	r2, [r3, #0]
    fir->buffer = (float*)malloc(numTaps * sizeof(float));
 8001b28:	897b      	ldrh	r3, [r7, #10]
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f011 f9a3 	bl	8012e78 <malloc>
 8001b32:	4603      	mov	r3, r0
 8001b34:	461a      	mov	r2, r3
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	605a      	str	r2, [r3, #4]

    if (fir->coeffs != NULL && fir->buffer != NULL) {
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	f000 80e0 	beq.w	8001d04 <FIR_init+0x224>
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	f000 80db 	beq.w	8001d04 <FIR_init+0x224>
        // Clear buffer
        for (uint16_t i = 0; i < numTaps; i++) {
 8001b4e:	2300      	movs	r3, #0
 8001b50:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001b52:	e00a      	b.n	8001b6a <FIR_init+0x8a>
            fir->buffer[i] = 0.0f;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	685a      	ldr	r2, [r3, #4]
 8001b58:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001b5a:	009b      	lsls	r3, r3, #2
 8001b5c:	4413      	add	r3, r2
 8001b5e:	f04f 0200 	mov.w	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001b64:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001b66:	3301      	adds	r3, #1
 8001b68:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001b6a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001b6c:	897b      	ldrh	r3, [r7, #10]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d3f0      	bcc.n	8001b54 <FIR_init+0x74>
        }

        // Calculate normalized cutoff frequency (0 to 0.5)
        float omega = cutoffFreq / samplingFreq;
 8001b72:	edd7 6a01 	vldr	s13, [r7, #4]
 8001b76:	ed97 7a00 	vldr	s14, [r7]
 8001b7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b7e:	edc7 7a06 	vstr	s15, [r7, #24]

        // Calculate filter coefficients (low-pass)
        int16_t half_taps = numTaps / 2;
 8001b82:	897b      	ldrh	r3, [r7, #10]
 8001b84:	085b      	lsrs	r3, r3, #1
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	82fb      	strh	r3, [r7, #22]
        for (int16_t i = 0; i < numTaps; i++) {
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001b8e:	e077      	b.n	8001c80 <FIR_init+0x1a0>
            if (i == half_taps) {
 8001b90:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8001b94:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d10c      	bne.n	8001bb6 <FIR_init+0xd6>
                // Center tap
                fir->coeffs[i] = 2.0f * omega;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	4413      	add	r3, r2
 8001ba8:	edd7 7a06 	vldr	s15, [r7, #24]
 8001bac:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001bb0:	edc3 7a00 	vstr	s15, [r3]
 8001bb4:	e02c      	b.n	8001c10 <FIR_init+0x130>
            } else {
                // Side taps
                int16_t n = i - half_taps;
 8001bb6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001bb8:	8afb      	ldrh	r3, [r7, #22]
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	b29b      	uxth	r3, r3
 8001bbe:	82bb      	strh	r3, [r7, #20]
                fir->coeffs[i] = sinf(2.0f * PI * omega * n) / (PI * n);
 8001bc0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001bc4:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001d10 <FIR_init+0x230>
 8001bc8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bcc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001bd0:	ee07 3a90 	vmov	s15, r3
 8001bd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bdc:	eeb0 0a67 	vmov.f32	s0, s15
 8001be0:	f011 fb7c 	bl	80132dc <sinf>
 8001be4:	eef0 6a40 	vmov.f32	s13, s0
 8001be8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001bec:	ee07 3a90 	vmov	s15, r3
 8001bf0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bf4:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8001d14 <FIR_init+0x234>
 8001bf8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	4413      	add	r3, r2
 8001c08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c0c:	edc3 7a00 	vstr	s15, [r3]
            }

            // Apply Hamming window
            fir->coeffs[i] *= (0.54f - 0.46f * cosf(2.0f * PI * i / (numTaps - 1)));
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	4413      	add	r3, r2
 8001c1c:	ed93 8a00 	vldr	s16, [r3]
 8001c20:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c24:	ee07 3a90 	vmov	s15, r3
 8001c28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c2c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001d10 <FIR_init+0x230>
 8001c30:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c34:	897b      	ldrh	r3, [r7, #10]
 8001c36:	3b01      	subs	r3, #1
 8001c38:	ee07 3a90 	vmov	s15, r3
 8001c3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c40:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001c44:	eeb0 0a66 	vmov.f32	s0, s13
 8001c48:	f011 fb04 	bl	8013254 <cosf>
 8001c4c:	eef0 7a40 	vmov.f32	s15, s0
 8001c50:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001d18 <FIR_init+0x238>
 8001c54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c58:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001d1c <FIR_init+0x23c>
 8001c5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	4413      	add	r3, r2
 8001c6c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001c70:	edc3 7a00 	vstr	s15, [r3]
        for (int16_t i = 0; i < numTaps; i++) {
 8001c74:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001c78:	b29b      	uxth	r3, r3
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	b29b      	uxth	r3, r3
 8001c7e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001c80:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8001c84:	897b      	ldrh	r3, [r7, #10]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	db82      	blt.n	8001b90 <FIR_init+0xb0>
        }

        // Normalize gain
        float sum = 0.0f;
 8001c8a:	f04f 0300 	mov.w	r3, #0
 8001c8e:	623b      	str	r3, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001c90:	2300      	movs	r3, #0
 8001c92:	83fb      	strh	r3, [r7, #30]
 8001c94:	e00f      	b.n	8001cb6 <FIR_init+0x1d6>
            sum += fir->coeffs[i];
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	8bfb      	ldrh	r3, [r7, #30]
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	4413      	add	r3, r2
 8001ca0:	edd3 7a00 	vldr	s15, [r3]
 8001ca4:	ed97 7a08 	vldr	s14, [r7, #32]
 8001ca8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cac:	edc7 7a08 	vstr	s15, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001cb0:	8bfb      	ldrh	r3, [r7, #30]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	83fb      	strh	r3, [r7, #30]
 8001cb6:	8bfa      	ldrh	r2, [r7, #30]
 8001cb8:	897b      	ldrh	r3, [r7, #10]
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d3eb      	bcc.n	8001c96 <FIR_init+0x1b6>
        }

        if (sum != 0.0f) {
 8001cbe:	edd7 7a08 	vldr	s15, [r7, #32]
 8001cc2:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cca:	d01b      	beq.n	8001d04 <FIR_init+0x224>
            for (uint16_t i = 0; i < numTaps; i++) {
 8001ccc:	2300      	movs	r3, #0
 8001cce:	83bb      	strh	r3, [r7, #28]
 8001cd0:	e014      	b.n	8001cfc <FIR_init+0x21c>
                fir->coeffs[i] /= sum;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	8bbb      	ldrh	r3, [r7, #28]
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	4413      	add	r3, r2
 8001cdc:	edd3 6a00 	vldr	s13, [r3]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	8bbb      	ldrh	r3, [r7, #28]
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	4413      	add	r3, r2
 8001cea:	ed97 7a08 	vldr	s14, [r7, #32]
 8001cee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cf2:	edc3 7a00 	vstr	s15, [r3]
            for (uint16_t i = 0; i < numTaps; i++) {
 8001cf6:	8bbb      	ldrh	r3, [r7, #28]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	83bb      	strh	r3, [r7, #28]
 8001cfc:	8bba      	ldrh	r2, [r7, #28]
 8001cfe:	897b      	ldrh	r3, [r7, #10]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d3e6      	bcc.n	8001cd2 <FIR_init+0x1f2>
            }
        }
    }
}
 8001d04:	bf00      	nop
 8001d06:	3728      	adds	r7, #40	@ 0x28
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	ecbd 8b02 	vpop	{d8}
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	40c90fdb 	.word	0x40c90fdb
 8001d14:	40490fdb 	.word	0x40490fdb
 8001d18:	3eeb851f 	.word	0x3eeb851f
 8001d1c:	3f0a3d71 	.word	0x3f0a3d71

08001d20 <FIR_process>:

float FIR_process(FIR *fir, float input) {
 8001d20:	b480      	push	{r7}
 8001d22:	b085      	sub	sp, #20
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	ed87 0a00 	vstr	s0, [r7]
    // Update circular buffer with new input
    fir->buffer[fir->bufferIndex] = input;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	685a      	ldr	r2, [r3, #4]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	895b      	ldrh	r3, [r3, #10]
 8001d34:	009b      	lsls	r3, r3, #2
 8001d36:	4413      	add	r3, r2
 8001d38:	683a      	ldr	r2, [r7, #0]
 8001d3a:	601a      	str	r2, [r3, #0]

    // Compute output (convolution)
    float output = 0.0f;
 8001d3c:	f04f 0300 	mov.w	r3, #0
 8001d40:	60fb      	str	r3, [r7, #12]
    uint16_t index = fir->bufferIndex;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	895b      	ldrh	r3, [r3, #10]
 8001d46:	817b      	strh	r3, [r7, #10]

    for (uint16_t i = 0; i < fir->numTaps; i++) {
 8001d48:	2300      	movs	r3, #0
 8001d4a:	813b      	strh	r3, [r7, #8]
 8001d4c:	e023      	b.n	8001d96 <FIR_process+0x76>
        output += fir->buffer[index] * fir->coeffs[i];
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685a      	ldr	r2, [r3, #4]
 8001d52:	897b      	ldrh	r3, [r7, #10]
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	4413      	add	r3, r2
 8001d58:	ed93 7a00 	vldr	s14, [r3]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	893b      	ldrh	r3, [r7, #8]
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	4413      	add	r3, r2
 8001d66:	edd3 7a00 	vldr	s15, [r3]
 8001d6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d6e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d76:	edc7 7a03 	vstr	s15, [r7, #12]

        // Move back in circular buffer
        if (index == 0) {
 8001d7a:	897b      	ldrh	r3, [r7, #10]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d104      	bne.n	8001d8a <FIR_process+0x6a>
            index = fir->numTaps - 1;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	891b      	ldrh	r3, [r3, #8]
 8001d84:	3b01      	subs	r3, #1
 8001d86:	817b      	strh	r3, [r7, #10]
 8001d88:	e002      	b.n	8001d90 <FIR_process+0x70>
        } else {
            index--;
 8001d8a:	897b      	ldrh	r3, [r7, #10]
 8001d8c:	3b01      	subs	r3, #1
 8001d8e:	817b      	strh	r3, [r7, #10]
    for (uint16_t i = 0; i < fir->numTaps; i++) {
 8001d90:	893b      	ldrh	r3, [r7, #8]
 8001d92:	3301      	adds	r3, #1
 8001d94:	813b      	strh	r3, [r7, #8]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	891b      	ldrh	r3, [r3, #8]
 8001d9a:	893a      	ldrh	r2, [r7, #8]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d3d6      	bcc.n	8001d4e <FIR_process+0x2e>
        }
    }

    // Update buffer index for next input
    fir->bufferIndex++;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	895b      	ldrh	r3, [r3, #10]
 8001da4:	3301      	adds	r3, #1
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	815a      	strh	r2, [r3, #10]
    if (fir->bufferIndex >= fir->numTaps) {
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	895a      	ldrh	r2, [r3, #10]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	891b      	ldrh	r3, [r3, #8]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d302      	bcc.n	8001dbe <FIR_process+0x9e>
        fir->bufferIndex = 0;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	815a      	strh	r2, [r3, #10]
    }

    return output;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	ee07 3a90 	vmov	s15, r3
}
 8001dc4:	eeb0 0a67 	vmov.f32	s0, s15
 8001dc8:	3714      	adds	r7, #20
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr

08001dd2 <mapf>:

}

//Scaling a range of value
float mapf(float input, float min_input, float max_input, float min_output,
		float max_output) {
 8001dd2:	b480      	push	{r7}
 8001dd4:	b089      	sub	sp, #36	@ 0x24
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	ed87 0a05 	vstr	s0, [r7, #20]
 8001ddc:	edc7 0a04 	vstr	s1, [r7, #16]
 8001de0:	ed87 1a03 	vstr	s2, [r7, #12]
 8001de4:	edc7 1a02 	vstr	s3, [r7, #8]
 8001de8:	ed87 2a01 	vstr	s4, [r7, #4]

	// First, find the ratio of the input within the input range
	float input_ratio = (input - min_input) / (max_input - min_input);
 8001dec:	ed97 7a05 	vldr	s14, [r7, #20]
 8001df0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001df4:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001df8:	ed97 7a03 	vldr	s14, [r7, #12]
 8001dfc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e00:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e08:	edc7 7a07 	vstr	s15, [r7, #28]
	// Then, scale this ratio to the output range
	float output = (input_ratio * (max_output - min_output)) + min_output;
 8001e0c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001e10:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e14:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e18:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e20:	ed97 7a02 	vldr	s14, [r7, #8]
 8001e24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e28:	edc7 7a06 	vstr	s15, [r7, #24]

	return output;
 8001e2c:	69bb      	ldr	r3, [r7, #24]
 8001e2e:	ee07 3a90 	vmov	s15, r3
}
 8001e32:	eeb0 0a67 	vmov.f32	s0, s15
 8001e36:	3724      	adds	r7, #36	@ 0x24
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8001e44:	4b0d      	ldr	r3, [pc, #52]	@ (8001e7c <modbus_1t5_Timeout+0x3c>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2201      	movs	r2, #1
 8001e4a:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8001e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001e7c <modbus_1t5_Timeout+0x3c>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	691b      	ldr	r3, [r3, #16]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2200      	movs	r2, #0
 8001e56:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8001e58:	4b08      	ldr	r3, [pc, #32]	@ (8001e7c <modbus_1t5_Timeout+0x3c>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	691b      	ldr	r3, [r3, #16]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	4b06      	ldr	r3, [pc, #24]	@ (8001e7c <modbus_1t5_Timeout+0x3c>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	691b      	ldr	r3, [r3, #16]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f042 0201 	orr.w	r2, r2, #1
 8001e6e:	601a      	str	r2, [r3, #0]
}
 8001e70:	bf00      	nop
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	20000634 	.word	0x20000634

08001e80 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8001e88:	4b04      	ldr	r3, [pc, #16]	@ (8001e9c <modbus_3t5_Timeout+0x1c>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	755a      	strb	r2, [r3, #21]

}
 8001e90:	bf00      	nop
 8001e92:	370c      	adds	r7, #12
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	20000634 	.word	0x20000634

08001ea0 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 8001ea8:	6878      	ldr	r0, [r7, #4]
 8001eaa:	f00f f9cb 	bl	8011244 <HAL_UART_GetError>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b20      	cmp	r3, #32
 8001eb2:	d101      	bne.n	8001eb8 <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 8001eb4:	f7ff ffc4 	bl	8001e40 <modbus_1t5_Timeout>

	}
}
 8001eb8:	bf00      	nop
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,UART_HandleTypeDef* huart,TIM_HandleTypeDef* htim ,u16u8_t* RegisterStartAddress,uint8_t slaveAddress,uint32_t RegisterSize)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	60f8      	str	r0, [r7, #12]
 8001ec8:	60b9      	str	r1, [r7, #8]
 8001eca:	607a      	str	r2, [r7, #4]
 8001ecc:	603b      	str	r3, [r7, #0]
	hModbus = hmodbus;
 8001ece:	4a2d      	ldr	r2, [pc, #180]	@ (8001f84 <Modbus_init+0xc4>)
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	6013      	str	r3, [r2, #0]

	hModbus->huart = huart;
 8001ed4:	4b2b      	ldr	r3, [pc, #172]	@ (8001f84 <Modbus_init+0xc4>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	68ba      	ldr	r2, [r7, #8]
 8001eda:	60da      	str	r2, [r3, #12]
	hModbus->htim = htim;
 8001edc:	4b29      	ldr	r3, [pc, #164]	@ (8001f84 <Modbus_init+0xc4>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	611a      	str	r2, [r3, #16]
	hModbus->RegisterAddress = RegisterStartAddress;
 8001ee4:	4b27      	ldr	r3, [pc, #156]	@ (8001f84 <Modbus_init+0xc4>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	683a      	ldr	r2, [r7, #0]
 8001eea:	605a      	str	r2, [r3, #4]
	hModbus->slaveAddress = slaveAddress;
 8001eec:	4b25      	ldr	r3, [pc, #148]	@ (8001f84 <Modbus_init+0xc4>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	7e3a      	ldrb	r2, [r7, #24]
 8001ef2:	701a      	strb	r2, [r3, #0]
	hModbus->RegisterSize = RegisterSize;
 8001ef4:	4b23      	ldr	r3, [pc, #140]	@ (8001f84 <Modbus_init+0xc4>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	69fa      	ldr	r2, [r7, #28]
 8001efa:	609a      	str	r2, [r3, #8]
	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	691b      	ldr	r3, [r3, #16]
 8001f00:	4a21      	ldr	r2, [pc, #132]	@ (8001f88 <Modbus_init+0xc8>)
 8001f02:	210e      	movs	r1, #14
 8001f04:	4618      	mov	r0, r3
 8001f06:	f00d fbc1 	bl	800f68c <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	68db      	ldr	r3, [r3, #12]
 8001f0e:	2110      	movs	r1, #16
 8001f10:	4618      	mov	r0, r3
 8001f12:	f00f f941 	bl	8011198 <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	68db      	ldr	r3, [r3, #12]
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f00f f958 	bl	80111d0 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	4a19      	ldr	r2, [pc, #100]	@ (8001f8c <Modbus_init+0xcc>)
 8001f26:	2104      	movs	r1, #4
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f00e fbff 	bl	801072c <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 8001f2e:	4b15      	ldr	r3, [pc, #84]	@ (8001f84 <Modbus_init+0xc4>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001f34:	4b13      	ldr	r3, [pc, #76]	@ (8001f84 <Modbus_init+0xc4>)
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	4b12      	ldr	r3, [pc, #72]	@ (8001f84 <Modbus_init+0xc4>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 8001f40:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001f44:	4413      	add	r3, r2
 8001f46:	3302      	adds	r3, #2
 8001f48:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	f00e fd27 	bl	80109a0 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8001f52:	4b0c      	ldr	r3, [pc, #48]	@ (8001f84 <Modbus_init+0xc4>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	691b      	ldr	r3, [r3, #16]
 8001f58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d10c      	bne.n	8001f7c <Modbus_init+0xbc>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8001f62:	4b08      	ldr	r3, [pc, #32]	@ (8001f84 <Modbus_init+0xc4>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	691b      	ldr	r3, [r3, #16]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f00c fb6b 	bl	800e644 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8001f6e:	4b05      	ldr	r3, [pc, #20]	@ (8001f84 <Modbus_init+0xc4>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	691b      	ldr	r3, [r3, #16]
 8001f74:	2100      	movs	r1, #0
 8001f76:	4618      	mov	r0, r3
 8001f78:	f00c fdba 	bl	800eaf0 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8001f7c:	bf00      	nop
 8001f7e:	3710      	adds	r7, #16
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	20000634 	.word	0x20000634
 8001f88:	08001e81 	.word	0x08001e81
 8001f8c:	08001ea1 	.word	0x08001ea1

08001f90 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8001f90:	b480      	push	{r7}
 8001f92:	b085      	sub	sp, #20
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	460b      	mov	r3, r1
 8001f9a:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8001f9c:	23ff      	movs	r3, #255	@ 0xff
 8001f9e:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001fa0:	23ff      	movs	r3, #255	@ 0xff
 8001fa2:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8001fa4:	e013      	b.n	8001fce <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	1c5a      	adds	r2, r3, #1
 8001faa:	607a      	str	r2, [r7, #4]
 8001fac:	781a      	ldrb	r2, [r3, #0]
 8001fae:	7bbb      	ldrb	r3, [r7, #14]
 8001fb0:	4053      	eors	r3, r2
 8001fb2:	b2db      	uxtb	r3, r3
 8001fb4:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 8001fb6:	4a10      	ldr	r2, [pc, #64]	@ (8001ff8 <CRC16+0x68>)
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	4413      	add	r3, r2
 8001fbc:	781a      	ldrb	r2, [r3, #0]
 8001fbe:	7bfb      	ldrb	r3, [r7, #15]
 8001fc0:	4053      	eors	r3, r2
 8001fc2:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8001fc4:	4a0d      	ldr	r2, [pc, #52]	@ (8001ffc <CRC16+0x6c>)
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	4413      	add	r3, r2
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8001fce:	883b      	ldrh	r3, [r7, #0]
 8001fd0:	1e5a      	subs	r2, r3, #1
 8001fd2:	803a      	strh	r2, [r7, #0]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d1e6      	bne.n	8001fa6 <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 8001fd8:	7bfb      	ldrb	r3, [r7, #15]
 8001fda:	b21b      	sxth	r3, r3
 8001fdc:	021b      	lsls	r3, r3, #8
 8001fde:	b21a      	sxth	r2, r3
 8001fe0:	7bbb      	ldrb	r3, [r7, #14]
 8001fe2:	b21b      	sxth	r3, r3
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	b21b      	sxth	r3, r3
 8001fe8:	b29b      	uxth	r3, r3
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3714      	adds	r7, #20
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	20000218 	.word	0x20000218
 8001ffc:	20000118 	.word	0x20000118

08002000 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 8002006:	4b7e      	ldr	r3, [pc, #504]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	7ddb      	ldrb	r3, [r3, #23]
 800200c:	3b01      	subs	r3, #1
 800200e:	2b03      	cmp	r3, #3
 8002010:	d80a      	bhi.n	8002028 <Modbus_Protocal_Worker+0x28>
 8002012:	a201      	add	r2, pc, #4	@ (adr r2, 8002018 <Modbus_Protocal_Worker+0x18>)
 8002014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002018:	08002033 	.word	0x08002033
 800201c:	080021c7 	.word	0x080021c7
 8002020:	080020bf 	.word	0x080020bf
 8002024:	08002103 	.word	0x08002103
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8002028:	4b75      	ldr	r3, [pc, #468]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2201      	movs	r2, #1
 800202e:	75da      	strb	r2, [r3, #23]
		break;
 8002030:	e0e1      	b.n	80021f6 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 8002032:	4b73      	ldr	r3, [pc, #460]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 800203a:	2b00      	cmp	r3, #0
 800203c:	d006      	beq.n	800204c <Modbus_Protocal_Worker+0x4c>
		{
			/*set state*/
			hModbus->Mstatus= Modbus_state_Emission;
 800203e:	4b70      	ldr	r3, [pc, #448]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2202      	movs	r2, #2
 8002044:	75da      	strb	r2, [r3, #23]
			Modbus_Emission();
 8002046:	f000 f9cd 	bl	80023e4 <Modbus_Emission>
 800204a:	e018      	b.n	800207e <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->huart->RxXferSize!=hModbus->huart->RxXferCount)
 800204c:	4b6c      	ldr	r3, [pc, #432]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	68db      	ldr	r3, [r3, #12]
 8002052:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8002056:	4b6a      	ldr	r3, [pc, #424]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8002060:	b29b      	uxth	r3, r3
 8002062:	429a      	cmp	r2, r3
 8002064:	d00b      	beq.n	800207e <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 8002066:	4b66      	ldr	r3, [pc, #408]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2200      	movs	r2, #0
 800206c:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 800206e:	4b64      	ldr	r3, [pc, #400]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	2200      	movs	r2, #0
 8002074:	755a      	strb	r2, [r3, #21]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 8002076:	4b62      	ldr	r3, [pc, #392]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	2203      	movs	r2, #3
 800207c:	75da      	strb	r2, [r3, #23]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 800207e:	4b60      	ldr	r3, [pc, #384]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002088:	2b20      	cmp	r3, #32
 800208a:	f040 80ad 	bne.w	80021e8 <Modbus_Protocal_Worker+0x1e8>
		{
			hModbus->modbusUartStructure.RxTail =0;
 800208e:	4b5c      	ldr	r3, [pc, #368]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2200      	movs	r2, #0
 8002094:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8002098:	4b59      	ldr	r3, [pc, #356]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	68d8      	ldr	r0, [r3, #12]
		    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 800209e:	4b58      	ldr	r3, [pc, #352]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	4b57      	ldr	r3, [pc, #348]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 80020aa:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 80020ae:	4413      	add	r3, r2
 80020b0:	3302      	adds	r3, #2
 80020b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80020b6:	4619      	mov	r1, r3
 80020b8:	f00e fc72 	bl	80109a0 <HAL_UART_Receive_DMA>
					MODBUS_UART_BUFFER_SIZE );


		}
		break;
 80020bc:	e094      	b.n	80021e8 <Modbus_Protocal_Worker+0x1e8>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 80020be:	4b50      	ldr	r3, [pc, #320]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	7d1b      	ldrb	r3, [r3, #20]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	f000 8091 	beq.w	80021ec <Modbus_Protocal_Worker+0x1ec>
		{
			/*reset recived flag*/
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 80020ca:	4b4d      	ldr	r3, [pc, #308]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	22fe      	movs	r2, #254	@ 0xfe
 80020d0:	759a      	strb	r2, [r3, #22]
			hModbus->modbusUartStructure.RxTail =
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 80020d2:	4b4b      	ldr	r3, [pc, #300]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	f8b3 105c 	ldrh.w	r1, [r3, #92]	@ 0x5c
 80020dc:	4b48      	ldr	r3, [pc, #288]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	b29a      	uxth	r2, r3
			hModbus->modbusUartStructure.RxTail =
 80020ec:	4b44      	ldr	r3, [pc, #272]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80020ee:	681b      	ldr	r3, [r3, #0]
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 80020f0:	1a8a      	subs	r2, r1, r2
 80020f2:	b292      	uxth	r2, r2
			hModbus->modbusUartStructure.RxTail =
 80020f4:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 80020f8:	4b41      	ldr	r3, [pc, #260]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2204      	movs	r2, #4
 80020fe:	75da      	strb	r2, [r3, #23]
		}
		break;
 8002100:	e074      	b.n	80021ec <Modbus_Protocal_Worker+0x1ec>
	case Modbus_state_ControlAndWaiting:

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 8002102:	4b3f      	ldr	r3, [pc, #252]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f993 3016 	ldrsb.w	r3, [r3, #22]
 800210a:	f113 0f02 	cmn.w	r3, #2
 800210e:	d150      	bne.n	80021b2 <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8002110:	4b3b      	ldr	r3, [pc, #236]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	2200      	movs	r2, #0
 8002116:	759a      	strb	r2, [r3, #22]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8002118:	4b39      	ldr	r3, [pc, #228]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f203 2272 	addw	r2, r3, #626	@ 0x272
 8002120:	4b37      	ldr	r3, [pc, #220]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8002128:	3b02      	subs	r3, #2
 800212a:	4619      	mov	r1, r3
 800212c:	4610      	mov	r0, r2
 800212e:	f7ff ff2f 	bl	8001f90 <CRC16>
 8002132:	4603      	mov	r3, r0
 8002134:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8002136:	793a      	ldrb	r2, [r7, #4]
 8002138:	4b31      	ldr	r3, [pc, #196]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 800213a:	6819      	ldr	r1, [r3, #0]
 800213c:	4b30      	ldr	r3, [pc, #192]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8002144:	3b02      	subs	r3, #2
 8002146:	440b      	add	r3, r1
 8002148:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 800214c:	429a      	cmp	r2, r3
 800214e:	d10c      	bne.n	800216a <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 8002150:	797a      	ldrb	r2, [r7, #5]
 8002152:	4b2b      	ldr	r3, [pc, #172]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002154:	6819      	ldr	r1, [r3, #0]
 8002156:	4b2a      	ldr	r3, [pc, #168]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800215e:	3b01      	subs	r3, #1
 8002160:	440b      	add	r3, r1
 8002162:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8002166:	429a      	cmp	r2, r3
 8002168:	d004      	beq.n	8002174 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800216a:	4b25      	ldr	r3, [pc, #148]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	22ff      	movs	r2, #255	@ 0xff
 8002170:	759a      	strb	r2, [r3, #22]
				break;
 8002172:	e040      	b.n	80021f6 <Modbus_Protocal_Worker+0x1f6>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8002174:	4b22      	ldr	r3, [pc, #136]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 800217c:	4b20      	ldr	r3, [pc, #128]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	429a      	cmp	r2, r3
 8002184:	d113      	bne.n	80021ae <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 8002186:	4b1e      	ldr	r3, [pc, #120]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f103 0018 	add.w	r0, r3, #24
					hModbus->modbusUartStructure.MessageBufferRx+1,
 800218e:	4b1c      	ldr	r3, [pc, #112]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 8002196:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 8002198:	4b19      	ldr	r3, [pc, #100]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80021a0:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 80021a2:	461a      	mov	r2, r3
 80021a4:	f010 ff62 	bl	801306c <memcpy>

			//execute command
			Modbus_frame_response();
 80021a8:	f000 f904 	bl	80023b4 <Modbus_frame_response>
 80021ac:	e001      	b.n	80021b2 <Modbus_Protocal_Worker+0x1b2>
				break;
 80021ae:	bf00      	nop
					}
		break;


	}
}
 80021b0:	e021      	b.n	80021f6 <Modbus_Protocal_Worker+0x1f6>
		if(hModbus->Flag_T35TimeOut)
 80021b2:	4b13      	ldr	r3, [pc, #76]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	7d5b      	ldrb	r3, [r3, #21]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d019      	beq.n	80021f0 <Modbus_Protocal_Worker+0x1f0>
			hModbus->Mstatus = Modbus_state_Idle;
 80021bc:	4b10      	ldr	r3, [pc, #64]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2201      	movs	r2, #1
 80021c2:	75da      	strb	r2, [r3, #23]
		break;
 80021c4:	e014      	b.n	80021f0 <Modbus_Protocal_Worker+0x1f0>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80021c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d0:	2b20      	cmp	r3, #32
 80021d2:	d10f      	bne.n	80021f4 <Modbus_Protocal_Worker+0x1f4>
			hModbus->TxCount=0;
 80021d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2200      	movs	r2, #0
 80021da:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
			hModbus->Mstatus = Modbus_state_Idle;
 80021de:	4b08      	ldr	r3, [pc, #32]	@ (8002200 <Modbus_Protocal_Worker+0x200>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2201      	movs	r2, #1
 80021e4:	75da      	strb	r2, [r3, #23]
		break;
 80021e6:	e005      	b.n	80021f4 <Modbus_Protocal_Worker+0x1f4>
		break;
 80021e8:	bf00      	nop
 80021ea:	e004      	b.n	80021f6 <Modbus_Protocal_Worker+0x1f6>
		break;
 80021ec:	bf00      	nop
 80021ee:	e002      	b.n	80021f6 <Modbus_Protocal_Worker+0x1f6>
		break;
 80021f0:	bf00      	nop
 80021f2:	e000      	b.n	80021f6 <Modbus_Protocal_Worker+0x1f6>
		break;
 80021f4:	bf00      	nop
}
 80021f6:	bf00      	nop
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000634 	.word	0x20000634

08002204 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 800220a:	4b1d      	ldr	r3, [pc, #116]	@ (8002280 <modbusWrite1Register+0x7c>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	7e5b      	ldrb	r3, [r3, #25]
 8002210:	021b      	lsls	r3, r3, #8
 8002212:	b29b      	uxth	r3, r3
 8002214:	4a1a      	ldr	r2, [pc, #104]	@ (8002280 <modbusWrite1Register+0x7c>)
 8002216:	6812      	ldr	r2, [r2, #0]
 8002218:	7e92      	ldrb	r2, [r2, #26]
 800221a:	4413      	add	r3, r2
 800221c:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 800221e:	88fa      	ldrh	r2, [r7, #6]
 8002220:	4b17      	ldr	r3, [pc, #92]	@ (8002280 <modbusWrite1Register+0x7c>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	429a      	cmp	r2, r3
 8002228:	d903      	bls.n	8002232 <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800222a:	2002      	movs	r0, #2
 800222c:	f000 f8a0 	bl	8002370 <ModbusErrorReply>
			 return;
 8002230:	e023      	b.n	800227a <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 8002232:	4b13      	ldr	r3, [pc, #76]	@ (8002280 <modbusWrite1Register+0x7c>)
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	4b12      	ldr	r3, [pc, #72]	@ (8002280 <modbusWrite1Register+0x7c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	6859      	ldr	r1, [r3, #4]
 800223c:	88fb      	ldrh	r3, [r7, #6]
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	440b      	add	r3, r1
 8002242:	7ed2      	ldrb	r2, [r2, #27]
 8002244:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 8002246:	4b0e      	ldr	r3, [pc, #56]	@ (8002280 <modbusWrite1Register+0x7c>)
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	4b0d      	ldr	r3, [pc, #52]	@ (8002280 <modbusWrite1Register+0x7c>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	6859      	ldr	r1, [r3, #4]
 8002250:	88fb      	ldrh	r3, [r7, #6]
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	440b      	add	r3, r1
 8002256:	7f12      	ldrb	r2, [r2, #28]
 8002258:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 800225a:	4b09      	ldr	r3, [pc, #36]	@ (8002280 <modbusWrite1Register+0x7c>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
			hModbus->Rxframe,
 8002262:	4b07      	ldr	r3, [pc, #28]	@ (8002280 <modbusWrite1Register+0x7c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	3318      	adds	r3, #24
	memcpy(hModbus->Txframe,
 8002268:	2208      	movs	r2, #8
 800226a:	4619      	mov	r1, r3
 800226c:	f010 fefe 	bl	801306c <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 8002270:	4b03      	ldr	r3, [pc, #12]	@ (8002280 <modbusWrite1Register+0x7c>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2205      	movs	r2, #5
 8002276:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270



}
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	20000634 	.word	0x20000634

08002284 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8002284:	b590      	push	{r4, r7, lr}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 800228a:	4b38      	ldr	r3, [pc, #224]	@ (800236c <modbusRead1Register+0xe8>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	7edb      	ldrb	r3, [r3, #27]
 8002290:	021b      	lsls	r3, r3, #8
 8002292:	b29b      	uxth	r3, r3
 8002294:	4a35      	ldr	r2, [pc, #212]	@ (800236c <modbusRead1Register+0xe8>)
 8002296:	6812      	ldr	r2, [r2, #0]
 8002298:	7f12      	ldrb	r2, [r2, #28]
 800229a:	4413      	add	r3, r2
 800229c:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 800229e:	4b33      	ldr	r3, [pc, #204]	@ (800236c <modbusRead1Register+0xe8>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	7e5b      	ldrb	r3, [r3, #25]
 80022a4:	021b      	lsls	r3, r3, #8
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	4a30      	ldr	r2, [pc, #192]	@ (800236c <modbusRead1Register+0xe8>)
 80022aa:	6812      	ldr	r2, [r2, #0]
 80022ac:	7e92      	ldrb	r2, [r2, #26]
 80022ae:	4413      	add	r3, r2
 80022b0:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 80022b2:	88fb      	ldrh	r3, [r7, #6]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d002      	beq.n	80022be <modbusRead1Register+0x3a>
 80022b8:	88fb      	ldrh	r3, [r7, #6]
 80022ba:	2b7d      	cmp	r3, #125	@ 0x7d
 80022bc:	d903      	bls.n	80022c6 <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 80022be:	2003      	movs	r0, #3
 80022c0:	f000 f856 	bl	8002370 <ModbusErrorReply>
		 return;
 80022c4:	e04e      	b.n	8002364 <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 80022c6:	88ba      	ldrh	r2, [r7, #4]
 80022c8:	4b28      	ldr	r3, [pc, #160]	@ (800236c <modbusRead1Register+0xe8>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d808      	bhi.n	80022e4 <modbusRead1Register+0x60>
 80022d2:	88ba      	ldrh	r2, [r7, #4]
 80022d4:	88fb      	ldrh	r3, [r7, #6]
 80022d6:	4413      	add	r3, r2
 80022d8:	461a      	mov	r2, r3
 80022da:	4b24      	ldr	r3, [pc, #144]	@ (800236c <modbusRead1Register+0xe8>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d903      	bls.n	80022ec <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80022e4:	2002      	movs	r0, #2
 80022e6:	f000 f843 	bl	8002370 <ModbusErrorReply>
		 return;
 80022ea:	e03b      	b.n	8002364 <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 80022ec:	4b1f      	ldr	r3, [pc, #124]	@ (800236c <modbusRead1Register+0xe8>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2203      	movs	r2, #3
 80022f2:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 80022f6:	88fb      	ldrh	r3, [r7, #6]
 80022f8:	b2da      	uxtb	r2, r3
 80022fa:	4b1c      	ldr	r3, [pc, #112]	@ (800236c <modbusRead1Register+0xe8>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	0052      	lsls	r2, r2, #1
 8002300:	b2d2      	uxtb	r2, r2
 8002302:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 8002306:	2400      	movs	r4, #0
 8002308:	e020      	b.n	800234c <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 800230a:	4b18      	ldr	r3, [pc, #96]	@ (800236c <modbusRead1Register+0xe8>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	685a      	ldr	r2, [r3, #4]
 8002310:	88bb      	ldrh	r3, [r7, #4]
 8002312:	4423      	add	r3, r4
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	18d1      	adds	r1, r2, r3
 8002318:	4b14      	ldr	r3, [pc, #80]	@ (800236c <modbusRead1Register+0xe8>)
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	1c63      	adds	r3, r4, #1
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	7849      	ldrb	r1, [r1, #1]
 8002322:	4413      	add	r3, r2
 8002324:	460a      	mov	r2, r1
 8002326:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 800232a:	4b10      	ldr	r3, [pc, #64]	@ (800236c <modbusRead1Register+0xe8>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	685a      	ldr	r2, [r3, #4]
 8002330:	88bb      	ldrh	r3, [r7, #4]
 8002332:	4423      	add	r3, r4
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	18d1      	adds	r1, r2, r3
 8002338:	4b0c      	ldr	r3, [pc, #48]	@ (800236c <modbusRead1Register+0xe8>)
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	0063      	lsls	r3, r4, #1
 800233e:	3303      	adds	r3, #3
 8002340:	7809      	ldrb	r1, [r1, #0]
 8002342:	4413      	add	r3, r2
 8002344:	460a      	mov	r2, r1
 8002346:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	for(i=0; i<numberOfDataToRead;i++)
 800234a:	3401      	adds	r4, #1
 800234c:	88fb      	ldrh	r3, [r7, #6]
 800234e:	429c      	cmp	r4, r3
 8002350:	dbdb      	blt.n	800230a <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 8002352:	88fb      	ldrh	r3, [r7, #6]
 8002354:	3301      	adds	r3, #1
 8002356:	b2da      	uxtb	r2, r3
 8002358:	4b04      	ldr	r3, [pc, #16]	@ (800236c <modbusRead1Register+0xe8>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	0052      	lsls	r2, r2, #1
 800235e:	b2d2      	uxtb	r2, r2
 8002360:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270

}
 8002364:	370c      	adds	r7, #12
 8002366:	46bd      	mov	sp, r7
 8002368:	bd90      	pop	{r4, r7, pc}
 800236a:	bf00      	nop
 800236c:	20000634 	.word	0x20000634

08002370 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	4603      	mov	r3, r0
 8002378:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 800237a:	4b0d      	ldr	r3, [pc, #52]	@ (80023b0 <ModbusErrorReply+0x40>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	7e1a      	ldrb	r2, [r3, #24]
 8002380:	4b0b      	ldr	r3, [pc, #44]	@ (80023b0 <ModbusErrorReply+0x40>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8002388:	b2d2      	uxtb	r2, r2
 800238a:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = Errorcode;
 800238e:	4b08      	ldr	r3, [pc, #32]	@ (80023b0 <ModbusErrorReply+0x40>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	79fa      	ldrb	r2, [r7, #7]
 8002394:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->TxCount = 2;
 8002398:	4b05      	ldr	r3, [pc, #20]	@ (80023b0 <ModbusErrorReply+0x40>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2202      	movs	r2, #2
 800239e:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
}
 80023a2:	bf00      	nop
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	20000634 	.word	0x20000634

080023b4 <Modbus_frame_response>:

void Modbus_frame_response()
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 80023b8:	4b09      	ldr	r3, [pc, #36]	@ (80023e0 <Modbus_frame_response+0x2c>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	7e1b      	ldrb	r3, [r3, #24]
 80023be:	2b03      	cmp	r3, #3
 80023c0:	d004      	beq.n	80023cc <Modbus_frame_response+0x18>
 80023c2:	2b06      	cmp	r3, #6
 80023c4:	d105      	bne.n	80023d2 <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 80023c6:	f7ff ff1d 	bl	8002204 <modbusWrite1Register>
		break;
 80023ca:	e006      	b.n	80023da <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 80023cc:	f7ff ff5a 	bl	8002284 <modbusRead1Register>
		break;
 80023d0:	e003      	b.n	80023da <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 80023d2:	2001      	movs	r0, #1
 80023d4:	f7ff ffcc 	bl	8002370 <ModbusErrorReply>
		break;
 80023d8:	bf00      	nop

	}
}
 80023da:	bf00      	nop
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	20000634 	.word	0x20000634

080023e4 <Modbus_Emission>:

void Modbus_Emission()
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80023ea:	4b38      	ldr	r3, [pc, #224]	@ (80024cc <Modbus_Emission+0xe8>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023f4:	2b20      	cmp	r3, #32
 80023f6:	d15d      	bne.n	80024b4 <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 80023f8:	4b34      	ldr	r3, [pc, #208]	@ (80024cc <Modbus_Emission+0xe8>)
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	4b33      	ldr	r3, [pc, #204]	@ (80024cc <Modbus_Emission+0xe8>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	7812      	ldrb	r2, [r2, #0]
 8002402:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8002406:	4b31      	ldr	r3, [pc, #196]	@ (80024cc <Modbus_Emission+0xe8>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 800240e:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 8002410:	4b2e      	ldr	r3, [pc, #184]	@ (80024cc <Modbus_Emission+0xe8>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f503 71a2 	add.w	r1, r3, #324	@ 0x144
				hModbus->TxCount
 8002418:	4b2c      	ldr	r3, [pc, #176]	@ (80024cc <Modbus_Emission+0xe8>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
		memcpy
 8002420:	461a      	mov	r2, r3
 8002422:	f010 fe23 	bl	801306c <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 8002426:	4b29      	ldr	r3, [pc, #164]	@ (80024cc <Modbus_Emission+0xe8>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 800242e:	461a      	mov	r2, r3
 8002430:	4b26      	ldr	r3, [pc, #152]	@ (80024cc <Modbus_Emission+0xe8>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	3203      	adds	r2, #3
 8002436:	b292      	uxth	r2, r2
 8002438:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 800243c:	4b23      	ldr	r3, [pc, #140]	@ (80024cc <Modbus_Emission+0xe8>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 8002444:	4b21      	ldr	r3, [pc, #132]	@ (80024cc <Modbus_Emission+0xe8>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 800244c:	3b02      	subs	r3, #2
 800244e:	4619      	mov	r1, r3
 8002450:	4610      	mov	r0, r2
 8002452:	f7ff fd9d 	bl	8001f90 <CRC16>
 8002456:	4603      	mov	r3, r0
 8002458:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 800245a:	4b1c      	ldr	r3, [pc, #112]	@ (80024cc <Modbus_Emission+0xe8>)
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	4b1b      	ldr	r3, [pc, #108]	@ (80024cc <Modbus_Emission+0xe8>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8002466:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 8002468:	7939      	ldrb	r1, [r7, #4]
 800246a:	4413      	add	r3, r2
 800246c:	460a      	mov	r2, r1
 800246e:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 8002472:	4b16      	ldr	r3, [pc, #88]	@ (80024cc <Modbus_Emission+0xe8>)
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	4b15      	ldr	r3, [pc, #84]	@ (80024cc <Modbus_Emission+0xe8>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 800247e:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 8002480:	7979      	ldrb	r1, [r7, #5]
 8002482:	4413      	add	r3, r2
 8002484:	460a      	mov	r2, r1
 8002486:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 800248a:	4b10      	ldr	r3, [pc, #64]	@ (80024cc <Modbus_Emission+0xe8>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002494:	2b20      	cmp	r3, #32
 8002496:	d10d      	bne.n	80024b4 <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8002498:	4b0c      	ldr	r3, [pc, #48]	@ (80024cc <Modbus_Emission+0xe8>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 800249e:	4b0b      	ldr	r3, [pc, #44]	@ (80024cc <Modbus_Emission+0xe8>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 80024a6:	4b09      	ldr	r3, [pc, #36]	@ (80024cc <Modbus_Emission+0xe8>)
 80024a8:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 80024aa:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 80024ae:	461a      	mov	r2, r3
 80024b0:	f00e f9f6 	bl	80108a0 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 80024b4:	4b05      	ldr	r3, [pc, #20]	@ (80024cc <Modbus_Emission+0xe8>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2200      	movs	r2, #0
 80024ba:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 80024bc:	4b03      	ldr	r3, [pc, #12]	@ (80024cc <Modbus_Emission+0xe8>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2200      	movs	r2, #0
 80024c2:	755a      	strb	r2, [r3, #21]

}
 80024c4:	bf00      	nop
 80024c6:	3708      	adds	r7, #8
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	20000634 	.word	0x20000634

080024d0 <MotorKalman_Init>:
#include <string.h>
#include "MotorMatrixGenerator.h"

void MotorKalman_Init(MotorKalman* filter, float32_t dt, float32_t J, float32_t b,
                      float32_t K_t, float32_t K_e, float32_t R_a, float32_t L_a,
                      float32_t Q, float32_t R) {
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b08c      	sub	sp, #48	@ 0x30
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6278      	str	r0, [r7, #36]	@ 0x24
 80024d8:	ed87 0a08 	vstr	s0, [r7, #32]
 80024dc:	edc7 0a07 	vstr	s1, [r7, #28]
 80024e0:	ed87 1a06 	vstr	s2, [r7, #24]
 80024e4:	edc7 1a05 	vstr	s3, [r7, #20]
 80024e8:	ed87 2a04 	vstr	s4, [r7, #16]
 80024ec:	edc7 2a03 	vstr	s5, [r7, #12]
 80024f0:	ed87 3a02 	vstr	s6, [r7, #8]
 80024f4:	edc7 3a01 	vstr	s7, [r7, #4]
 80024f8:	ed87 4a00 	vstr	s8, [r7]
    // Store motor parameters
    filter->dt = dt;
 80024fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024fe:	6a3a      	ldr	r2, [r7, #32]
 8002500:	f8c3 2338 	str.w	r2, [r3, #824]	@ 0x338
    filter->J = J;
 8002504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002506:	69fa      	ldr	r2, [r7, #28]
 8002508:	f8c3 233c 	str.w	r2, [r3, #828]	@ 0x33c
    filter->b = b;
 800250c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800250e:	69ba      	ldr	r2, [r7, #24]
 8002510:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    filter->K_t = K_t;
 8002514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002516:	697a      	ldr	r2, [r7, #20]
 8002518:	f8c3 2344 	str.w	r2, [r3, #836]	@ 0x344
    filter->K_e = K_e;
 800251c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251e:	693a      	ldr	r2, [r7, #16]
 8002520:	f8c3 2348 	str.w	r2, [r3, #840]	@ 0x348
    filter->R_a = R_a;
 8002524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002526:	68fa      	ldr	r2, [r7, #12]
 8002528:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    filter->L_a = L_a;
 800252c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800252e:	68ba      	ldr	r2, [r7, #8]
 8002530:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350

    // Initialize state vector to zeros
    memset(filter->X, 0, sizeof(filter->X));
 8002534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002536:	2210      	movs	r2, #16
 8002538:	2100      	movs	r1, #0
 800253a:	4618      	mov	r0, r3
 800253c:	f010 fd52 	bl	8012fe4 <memset>

    // Initialize covariance matrix with high values on diagonal to reflect uncertainty
    memset(filter->P, 0, sizeof(filter->P));
 8002540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002542:	3310      	adds	r3, #16
 8002544:	2240      	movs	r2, #64	@ 0x40
 8002546:	2100      	movs	r1, #0
 8002548:	4618      	mov	r0, r3
 800254a:	f010 fd4b 	bl	8012fe4 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800254e:	2300      	movs	r3, #0
 8002550:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002552:	e00c      	b.n	800256e <MotorKalman_Init+0x9e>
        filter->P[i * MOTOR_KALMAN_NUM_STATES + i] = 100.0f;
 8002554:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002556:	4613      	mov	r3, r2
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	4413      	add	r3, r2
 800255c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800255e:	3304      	adds	r3, #4
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	4413      	add	r3, r2
 8002564:	4a79      	ldr	r2, [pc, #484]	@ (800274c <MotorKalman_Init+0x27c>)
 8002566:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800256a:	3301      	adds	r3, #1
 800256c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800256e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002570:	2b03      	cmp	r3, #3
 8002572:	ddef      	ble.n	8002554 <MotorKalman_Init+0x84>
    }

    // Initialize identity matrix
    memset(filter->I_data, 0, sizeof(filter->I_data));
 8002574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002576:	f503 733e 	add.w	r3, r3, #760	@ 0x2f8
 800257a:	2240      	movs	r2, #64	@ 0x40
 800257c:	2100      	movs	r1, #0
 800257e:	4618      	mov	r0, r3
 8002580:	f010 fd30 	bl	8012fe4 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002584:	2300      	movs	r3, #0
 8002586:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002588:	e00d      	b.n	80025a6 <MotorKalman_Init+0xd6>
        filter->I_data[i * MOTOR_KALMAN_NUM_STATES + i] = 1.0f;
 800258a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800258c:	4613      	mov	r3, r2
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	4413      	add	r3, r2
 8002592:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002594:	33be      	adds	r3, #190	@ 0xbe
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	4413      	add	r3, r2
 800259a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800259e:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80025a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025a2:	3301      	adds	r3, #1
 80025a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025a8:	2b03      	cmp	r3, #3
 80025aa:	ddee      	ble.n	800258a <MotorKalman_Init+0xba>
    }

    // Initialize output matrix C - measuring only position by default
    memset(filter->C, 0, sizeof(filter->C));
 80025ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ae:	33f0      	adds	r3, #240	@ 0xf0
 80025b0:	2210      	movs	r2, #16
 80025b2:	2100      	movs	r1, #0
 80025b4:	4618      	mov	r0, r3
 80025b6:	f010 fd15 	bl	8012fe4 <memset>
    filter->C[0] = 1.0f; // We only measure the position (first state) by default
 80025ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025bc:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80025c0:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

    // Initialize process noise input matrix G
    memset(filter->G, 0, sizeof(filter->G));
 80025c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80025ca:	2210      	movs	r2, #16
 80025cc:	2100      	movs	r1, #0
 80025ce:	4618      	mov	r0, r3
 80025d0:	f010 fd08 	bl	8012fe4 <memset>
    filter->G[1] = 1.0f; // Process noise primarily affects the velocity state (index 1)
 80025d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80025da:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104


    // Set process and measurement noise values
    MotorKalman_SetProcessNoise(filter, Q);
 80025de:	ed97 0a01 	vldr	s0, [r7, #4]
 80025e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80025e4:	f000 f922 	bl	800282c <MotorKalman_SetProcessNoise>
    MotorKalman_SetMeasurementNoise(filter, R);
 80025e8:	ed97 0a00 	vldr	s0, [r7]
 80025ec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80025ee:	f000 f94d 	bl	800288c <MotorKalman_SetMeasurementNoise>

    // Initialize ARM CMSIS DSP matrix instances - essential for safely using the functions
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 80025f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f4:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 80025f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fa:	2201      	movs	r2, #1
 80025fc:	2104      	movs	r1, #4
 80025fe:	f00f ff80 	bl	8012502 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 8002602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002604:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 8002608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800260a:	3310      	adds	r3, #16
 800260c:	2204      	movs	r2, #4
 800260e:	2104      	movs	r1, #4
 8002610:	f00f ff77 	bl	8012502 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->I_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->I_data);
 8002614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002616:	f503 703c 	add.w	r0, r3, #752	@ 0x2f0
 800261a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800261c:	f503 733e 	add.w	r3, r3, #760	@ 0x2f8
 8002620:	2204      	movs	r2, #4
 8002622:	2104      	movs	r1, #4
 8002624:	f00f ff6d 	bl	8012502 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->R_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_OUTPUTS, filter->R);
 8002628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800262a:	f503 70e6 	add.w	r0, r3, #460	@ 0x1cc
 800262e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002630:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8002634:	2201      	movs	r2, #1
 8002636:	2101      	movs	r1, #1
 8002638:	f00f ff63 	bl	8012502 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->measurement_matrix, MOTOR_KALMAN_NUM_OUTPUTS, 1, filter->measurement_data);
 800263c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263e:	f503 7036 	add.w	r0, r3, #728	@ 0x2d8
 8002642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002644:	f503 733a 	add.w	r3, r3, #744	@ 0x2e8
 8002648:	2201      	movs	r2, #1
 800264a:	2101      	movs	r1, #1
 800264c:	f00f ff59 	bl	8012502 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->input_matrix, MOTOR_KALMAN_NUM_INPUTS, 1, filter->input_data);
 8002650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002652:	f503 7038 	add.w	r0, r3, #736	@ 0x2e0
 8002656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002658:	f503 733b 	add.w	r3, r3, #748	@ 0x2ec
 800265c:	2201      	movs	r2, #1
 800265e:	2101      	movs	r1, #1
 8002660:	f00f ff4f 	bl	8012502 <arm_mat_init_f32>

    // Initialize matrices for transposed versions
    arm_mat_init_f32(&filter->A_transpose_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->A_transpose_data);
 8002664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002666:	f503 70ee 	add.w	r0, r3, #476	@ 0x1dc
 800266a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800266c:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8002670:	2204      	movs	r2, #4
 8002672:	2104      	movs	r1, #4
 8002674:	f00f ff45 	bl	8012502 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->C_transpose_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->C_transpose_data);
 8002678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267a:	f503 70f2 	add.w	r0, r3, #484	@ 0x1e4
 800267e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002680:	f503 730b 	add.w	r3, r3, #556	@ 0x22c
 8002684:	2201      	movs	r2, #1
 8002686:	2104      	movs	r1, #4
 8002688:	f00f ff3b 	bl	8012502 <arm_mat_init_f32>

    // Initialize temp matrices essential for calculations
    arm_mat_init_f32(&filter->temp_state_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->temp_state_data);
 800268c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800268e:	f503 700f 	add.w	r0, r3, #572	@ 0x23c
 8002692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002694:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002698:	2201      	movs	r2, #1
 800269a:	2104      	movs	r1, #4
 800269c:	f00f ff31 	bl	8012502 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_state_state_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->temp_state_state_data);
 80026a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a2:	f503 7011 	add.w	r0, r3, #580	@ 0x244
 80026a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a8:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 80026ac:	2204      	movs	r2, #4
 80026ae:	2104      	movs	r1, #4
 80026b0:	f00f ff27 	bl	8012502 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_output_state_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_STATES, filter->temp_output_state_data);
 80026b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b6:	f503 7013 	add.w	r0, r3, #588	@ 0x24c
 80026ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026bc:	f503 732d 	add.w	r3, r3, #692	@ 0x2b4
 80026c0:	2204      	movs	r2, #4
 80026c2:	2101      	movs	r1, #1
 80026c4:	f00f ff1d 	bl	8012502 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_output_output_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_OUTPUTS, filter->temp_output_output_data);
 80026c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ca:	f503 7015 	add.w	r0, r3, #596	@ 0x254
 80026ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d0:	f503 7331 	add.w	r3, r3, #708	@ 0x2c4
 80026d4:	2201      	movs	r2, #1
 80026d6:	2101      	movs	r1, #1
 80026d8:	f00f ff13 	bl	8012502 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_state_output_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->temp_state_output_data);
 80026dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026de:	f503 7017 	add.w	r0, r3, #604	@ 0x25c
 80026e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e4:	f503 7332 	add.w	r3, r3, #712	@ 0x2c8
 80026e8:	2201      	movs	r2, #1
 80026ea:	2104      	movs	r1, #4
 80026ec:	f00f ff09 	bl	8012502 <arm_mat_init_f32>

    // Generate continuous-time matrices and discretize the model
    MotorKalman_DiscretizeModel(filter);
 80026f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80026f2:	f000 f82d 	bl	8002750 <MotorKalman_DiscretizeModel>

    // Initialize system matrices after discretization
    arm_mat_init_f32(&filter->A_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->A_d);
 80026f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f8:	f503 70da 	add.w	r0, r3, #436	@ 0x1b4
 80026fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026fe:	3390      	adds	r3, #144	@ 0x90
 8002700:	2204      	movs	r2, #4
 8002702:	2104      	movs	r1, #4
 8002704:	f00f fefd 	bl	8012502 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->B_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_INPUTS, filter->B_d);
 8002708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800270a:	f503 70de 	add.w	r0, r3, #444	@ 0x1bc
 800270e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002710:	33e0      	adds	r3, #224	@ 0xe0
 8002712:	2201      	movs	r2, #1
 8002714:	2104      	movs	r1, #4
 8002716:	f00f fef4 	bl	8012502 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->Q_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->Q_d);
 800271a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800271c:	f503 70e2 	add.w	r0, r3, #452	@ 0x1c4
 8002720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002722:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002726:	2204      	movs	r2, #4
 8002728:	2104      	movs	r1, #4
 800272a:	f00f feea 	bl	8012502 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->K_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->K);
 800272e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002730:	f503 70ea 	add.w	r0, r3, #468	@ 0x1d4
 8002734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002736:	f503 73ca 	add.w	r3, r3, #404	@ 0x194
 800273a:	2201      	movs	r2, #1
 800273c:	2104      	movs	r1, #4
 800273e:	f00f fee0 	bl	8012502 <arm_mat_init_f32>
}
 8002742:	bf00      	nop
 8002744:	3730      	adds	r7, #48	@ 0x30
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	42c80000 	.word	0x42c80000

08002750 <MotorKalman_DiscretizeModel>:

void MotorKalman_DiscretizeModel(MotorKalman* filter) {
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
    // Use the GenerateMotorMatrices function to discretize the model
    GenerateMotorMatrices(
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	edd3 7ad3 	vldr	s15, [r3, #844]	@ 0x34c
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	ed93 7ad4 	vldr	s14, [r3, #848]	@ 0x350
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	edd3 6acf 	vldr	s13, [r3, #828]	@ 0x33c
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	ed93 6ad0 	vldr	s12, [r3, #832]	@ 0x340
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	edd3 5ad2 	vldr	s11, [r3, #840]	@ 0x348
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	ed93 5ad1 	vldr	s10, [r3, #836]	@ 0x344
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	edd3 4ace 	vldr	s9, [r3, #824]	@ 0x338
        filter->J,       // Motor inertia
        filter->b,       // Viscous friction coefficient
        filter->K_e,     // Back-EMF constant
        filter->K_t,     // Torque constant
        filter->dt,      // Sample time
        filter->A_d,     // Output discrete state matrix
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f103 0290 	add.w	r2, r3, #144	@ 0x90
        filter->B_d      // Output discrete input matrix
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	33e0      	adds	r3, #224	@ 0xe0
    GenerateMotorMatrices(
 800278c:	4619      	mov	r1, r3
 800278e:	4610      	mov	r0, r2
 8002790:	eeb0 3a64 	vmov.f32	s6, s9
 8002794:	eef0 2a45 	vmov.f32	s5, s10
 8002798:	eeb0 2a65 	vmov.f32	s4, s11
 800279c:	eef0 1a46 	vmov.f32	s3, s12
 80027a0:	eeb0 1a66 	vmov.f32	s2, s13
 80027a4:	eef0 0a47 	vmov.f32	s1, s14
 80027a8:	eeb0 0a67 	vmov.f32	s0, s15
 80027ac:	f001 f83c 	bl	8003828 <GenerateMotorMatrices>
    );

    // Initialize discrete process noise matrix Q_d (simplified for stability)
    memset(filter->Q_d, 0, sizeof(filter->Q_d));
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80027b6:	2240      	movs	r2, #64	@ 0x40
 80027b8:	2100      	movs	r1, #0
 80027ba:	4618      	mov	r0, r3
 80027bc:	f010 fc12 	bl	8012fe4 <memset>

    // Set diagonal elements for process noise (simpler but reliable approach)
    filter->Q_d[0 * MOTOR_KALMAN_NUM_STATES + 0] = 0.01f * filter->dt * filter->dt; // Position noise
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 80027c6:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002824 <MotorKalman_DiscretizeModel+0xd4>
 80027ca:	ee27 7a87 	vmul.f32	s14, s15, s14
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 80027d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	edc3 7a54 	vstr	s15, [r3, #336]	@ 0x150
    filter->Q_d[1 * MOTOR_KALMAN_NUM_STATES + 1] = filter->Q[1 * MOTOR_KALMAN_NUM_STATES + 1] * filter->dt; // Velocity noise (main process noise)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	ed93 7a49 	vldr	s14, [r3, #292]	@ 0x124
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 80027ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	edc3 7a59 	vstr	s15, [r3, #356]	@ 0x164
    filter->Q_d[2 * MOTOR_KALMAN_NUM_STATES + 2] = 0.1f * filter->dt; // Load torque noise
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 80027fa:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002828 <MotorKalman_DiscretizeModel+0xd8>
 80027fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	edc3 7a5e 	vstr	s15, [r3, #376]	@ 0x178
    filter->Q_d[3 * MOTOR_KALMAN_NUM_STATES + 3] = 0.01f * filter->dt; // Current noise
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 800280e:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8002824 <MotorKalman_DiscretizeModel+0xd4>
 8002812:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
}
 800281c:	bf00      	nop
 800281e:	3708      	adds	r7, #8
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	3c23d70a 	.word	0x3c23d70a
 8002828:	3dcccccd 	.word	0x3dcccccd

0800282c <MotorKalman_SetProcessNoise>:

void MotorKalman_SetProcessNoise(MotorKalman* filter, float32_t Q) {
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	ed87 0a00 	vstr	s0, [r7]
    // Set the process noise covariance matrix Q (continuous)
    memset(filter->Q, 0, sizeof(filter->Q));
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 800283e:	2240      	movs	r2, #64	@ 0x40
 8002840:	2100      	movs	r1, #0
 8002842:	4618      	mov	r0, r3
 8002844:	f010 fbce 	bl	8012fe4 <memset>

    // Only the velocity state (index 1) has process noise per G = [0;1;0;0]
    filter->Q[1 * MOTOR_KALMAN_NUM_STATES + 1] = Q * Q;
 8002848:	edd7 7a00 	vldr	s15, [r7]
 800284c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	edc3 7a49 	vstr	s15, [r3, #292]	@ 0x124
    filter->sigma_ml = Q;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	683a      	ldr	r2, [r7, #0]
 800285a:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354

    // Update the discrete process noise matrix if A_d has already been initialized
    if (filter->A_d[0] != 0.0f || filter->A_d[1] != 0.0f) {
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8002864:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800286c:	d107      	bne.n	800287e <MotorKalman_SetProcessNoise+0x52>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002874:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800287c:	d002      	beq.n	8002884 <MotorKalman_SetProcessNoise+0x58>
        MotorKalman_DiscretizeModel(filter); // Recompute discretization with new Q
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f7ff ff66 	bl	8002750 <MotorKalman_DiscretizeModel>
    }
}
 8002884:	bf00      	nop
 8002886:	3708      	adds	r7, #8
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}

0800288c <MotorKalman_SetMeasurementNoise>:

void MotorKalman_SetMeasurementNoise(MotorKalman* filter, float32_t R) {
 800288c:	b580      	push	{r7, lr}
 800288e:	b082      	sub	sp, #8
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	ed87 0a00 	vstr	s0, [r7]
    // Store the noise value
    filter->sigma_pos = sqrtf(R);
 8002898:	ed97 0a00 	vldr	s0, [r7]
 800289c:	f010 fcbc 	bl	8013218 <sqrtf>
 80028a0:	eef0 7a40 	vmov.f32	s15, s0
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	edc3 7ad6 	vstr	s15, [r3, #856]	@ 0x358

    // Set the measurement noise covariance matrix R
    filter->R[0] = R;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	683a      	ldr	r2, [r7, #0]
 80028ae:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
}
 80028b2:	bf00      	nop
 80028b4:	3708      	adds	r7, #8
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}

080028ba <MotorKalman_Predict>:
    filter->velocity = 0.0f;
    filter->load_torque = 0.0f;
    filter->current = 0.0f;
}

void MotorKalman_Predict(MotorKalman* filter, float32_t voltage_input) {
 80028ba:	b580      	push	{r7, lr}
 80028bc:	b0b2      	sub	sp, #200	@ 0xc8
 80028be:	af00      	add	r7, sp, #0
 80028c0:	6078      	str	r0, [r7, #4]
 80028c2:	ed87 0a00 	vstr	s0, [r7]
    // Store input for next step
    filter->input_data[0] = voltage_input;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	683a      	ldr	r2, [r7, #0]
 80028ca:	f8c3 22ec 	str.w	r2, [r3, #748]	@ 0x2ec

    // 1. State prediction using simplified method (more stable in embedded systems)
    // Compute x = A*x + B*u directly without using matrix operations
    float32_t new_state[MOTOR_KALMAN_NUM_STATES] = {0};
 80028ce:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80028d2:	2200      	movs	r2, #0
 80028d4:	601a      	str	r2, [r3, #0]
 80028d6:	605a      	str	r2, [r3, #4]
 80028d8:	609a      	str	r2, [r3, #8]
 80028da:	60da      	str	r2, [r3, #12]

    // Calculate A*x (manually)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80028dc:	2300      	movs	r3, #0
 80028de:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80028e2:	e041      	b.n	8002968 <MotorKalman_Predict+0xae>
        new_state[i] = 0;
 80028e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	33c8      	adds	r3, #200	@ 0xc8
 80028ec:	443b      	add	r3, r7
 80028ee:	3b3c      	subs	r3, #60	@ 0x3c
 80028f0:	f04f 0200 	mov.w	r2, #0
 80028f4:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80028f6:	2300      	movs	r3, #0
 80028f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80028fc:	e02b      	b.n	8002956 <MotorKalman_Predict+0x9c>
            new_state[i] += filter->A_d[i * MOTOR_KALMAN_NUM_STATES + j] * filter->X[j];
 80028fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	33c8      	adds	r3, #200	@ 0xc8
 8002906:	443b      	add	r3, r7
 8002908:	3b3c      	subs	r3, #60	@ 0x3c
 800290a:	ed93 7a00 	vldr	s14, [r3]
 800290e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002912:	009a      	lsls	r2, r3, #2
 8002914:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002918:	4413      	add	r3, r2
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	3324      	adds	r3, #36	@ 0x24
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	4413      	add	r3, r2
 8002922:	edd3 6a00 	vldr	s13, [r3]
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	4413      	add	r3, r2
 8002930:	edd3 7a00 	vldr	s15, [r3]
 8002934:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002938:	ee77 7a27 	vadd.f32	s15, s14, s15
 800293c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	33c8      	adds	r3, #200	@ 0xc8
 8002944:	443b      	add	r3, r7
 8002946:	3b3c      	subs	r3, #60	@ 0x3c
 8002948:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800294c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002950:	3301      	adds	r3, #1
 8002952:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002956:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800295a:	2b03      	cmp	r3, #3
 800295c:	ddcf      	ble.n	80028fe <MotorKalman_Predict+0x44>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800295e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002962:	3301      	adds	r3, #1
 8002964:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002968:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800296c:	2b03      	cmp	r3, #3
 800296e:	ddb9      	ble.n	80028e4 <MotorKalman_Predict+0x2a>
        }
    }

    // Add B*u (manually)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002970:	2300      	movs	r3, #0
 8002972:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002976:	e021      	b.n	80029bc <MotorKalman_Predict+0x102>
        filter->X[i] = new_state[i] + filter->B_d[i] * voltage_input;
 8002978:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	33c8      	adds	r3, #200	@ 0xc8
 8002980:	443b      	add	r3, r7
 8002982:	3b3c      	subs	r3, #60	@ 0x3c
 8002984:	ed93 7a00 	vldr	s14, [r3]
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800298e:	3338      	adds	r3, #56	@ 0x38
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	4413      	add	r3, r2
 8002994:	edd3 6a00 	vldr	s13, [r3]
 8002998:	edd7 7a00 	vldr	s15, [r7]
 800299c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	4413      	add	r3, r2
 80029ae:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80029b2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80029b6:	3301      	adds	r3, #1
 80029b8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80029bc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80029c0:	2b03      	cmp	r3, #3
 80029c2:	ddd9      	ble.n	8002978 <MotorKalman_Predict+0xbe>
    }

    // 2. Covariance prediction using simplified method (Joseph form for stability)
    // Using direct matrix computation for P = A*P*A' + Q
    float32_t AP[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 80029c4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80029c8:	2240      	movs	r2, #64	@ 0x40
 80029ca:	2100      	movs	r1, #0
 80029cc:	4618      	mov	r0, r3
 80029ce:	f010 fb09 	bl	8012fe4 <memset>
    float32_t APAT[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 80029d2:	f107 030c 	add.w	r3, r7, #12
 80029d6:	2240      	movs	r2, #64	@ 0x40
 80029d8:	2100      	movs	r1, #0
 80029da:	4618      	mov	r0, r3
 80029dc:	f010 fb02 	bl	8012fe4 <memset>

    // Compute A*P
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80029e0:	2300      	movs	r3, #0
 80029e2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80029e6:	e05f      	b.n	8002aa8 <MotorKalman_Predict+0x1ee>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80029e8:	2300      	movs	r3, #0
 80029ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80029ee:	e052      	b.n	8002a96 <MotorKalman_Predict+0x1dc>
            AP[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 80029f0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80029f4:	009a      	lsls	r2, r3, #2
 80029f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80029fa:	4413      	add	r3, r2
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	33c8      	adds	r3, #200	@ 0xc8
 8002a00:	443b      	add	r3, r7
 8002a02:	3b7c      	subs	r3, #124	@ 0x7c
 8002a04:	f04f 0200 	mov.w	r2, #0
 8002a08:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002a10:	e038      	b.n	8002a84 <MotorKalman_Predict+0x1ca>
                AP[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002a12:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002a16:	009a      	lsls	r2, r3, #2
 8002a18:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a1c:	4413      	add	r3, r2
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	33c8      	adds	r3, #200	@ 0xc8
 8002a22:	443b      	add	r3, r7
 8002a24:	3b7c      	subs	r3, #124	@ 0x7c
 8002a26:	ed93 7a00 	vldr	s14, [r3]
                    filter->A_d[i * MOTOR_KALMAN_NUM_STATES + k] * filter->P[k * MOTOR_KALMAN_NUM_STATES + j];
 8002a2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002a2e:	009a      	lsls	r2, r3, #2
 8002a30:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002a34:	4413      	add	r3, r2
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	3324      	adds	r3, #36	@ 0x24
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	4413      	add	r3, r2
 8002a3e:	edd3 6a00 	vldr	s13, [r3]
 8002a42:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002a46:	009a      	lsls	r2, r3, #2
 8002a48:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a4c:	4413      	add	r3, r2
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	3304      	adds	r3, #4
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	4413      	add	r3, r2
 8002a56:	edd3 7a00 	vldr	s15, [r3]
 8002a5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
                AP[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002a5e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002a62:	009a      	lsls	r2, r3, #2
 8002a64:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a68:	4413      	add	r3, r2
 8002a6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	33c8      	adds	r3, #200	@ 0xc8
 8002a72:	443b      	add	r3, r7
 8002a74:	3b7c      	subs	r3, #124	@ 0x7c
 8002a76:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002a7a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002a7e:	3301      	adds	r3, #1
 8002a80:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002a84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002a88:	2b03      	cmp	r3, #3
 8002a8a:	ddc2      	ble.n	8002a12 <MotorKalman_Predict+0x158>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002a8c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a90:	3301      	adds	r3, #1
 8002a92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002a96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a9a:	2b03      	cmp	r3, #3
 8002a9c:	dda8      	ble.n	80029f0 <MotorKalman_Predict+0x136>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002a9e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002aa8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002aac:	2b03      	cmp	r3, #3
 8002aae:	dd9b      	ble.n	80029e8 <MotorKalman_Predict+0x12e>
            }
        }
    }

    // Compute (A*P)*A'
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002ab6:	e05f      	b.n	8002b78 <MotorKalman_Predict+0x2be>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002ab8:	2300      	movs	r3, #0
 8002aba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002abe:	e052      	b.n	8002b66 <MotorKalman_Predict+0x2ac>
            APAT[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 8002ac0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ac4:	009a      	lsls	r2, r3, #2
 8002ac6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002aca:	4413      	add	r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	33c8      	adds	r3, #200	@ 0xc8
 8002ad0:	443b      	add	r3, r7
 8002ad2:	3bbc      	subs	r3, #188	@ 0xbc
 8002ad4:	f04f 0200 	mov.w	r2, #0
 8002ad8:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002ada:	2300      	movs	r3, #0
 8002adc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002ae0:	e038      	b.n	8002b54 <MotorKalman_Predict+0x29a>
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002ae2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ae6:	009a      	lsls	r2, r3, #2
 8002ae8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002aec:	4413      	add	r3, r2
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	33c8      	adds	r3, #200	@ 0xc8
 8002af2:	443b      	add	r3, r7
 8002af4:	3bbc      	subs	r3, #188	@ 0xbc
 8002af6:	ed93 7a00 	vldr	s14, [r3]
                    AP[i * MOTOR_KALMAN_NUM_STATES + k] * filter->A_d[j * MOTOR_KALMAN_NUM_STATES + k];
 8002afa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002afe:	009a      	lsls	r2, r3, #2
 8002b00:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002b04:	4413      	add	r3, r2
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	33c8      	adds	r3, #200	@ 0xc8
 8002b0a:	443b      	add	r3, r7
 8002b0c:	3b7c      	subs	r3, #124	@ 0x7c
 8002b0e:	edd3 6a00 	vldr	s13, [r3]
 8002b12:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b16:	009a      	lsls	r2, r3, #2
 8002b18:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002b1c:	4413      	add	r3, r2
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	3324      	adds	r3, #36	@ 0x24
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	4413      	add	r3, r2
 8002b26:	edd3 7a00 	vldr	s15, [r3]
 8002b2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002b2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b32:	009a      	lsls	r2, r3, #2
 8002b34:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b38:	4413      	add	r3, r2
 8002b3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	33c8      	adds	r3, #200	@ 0xc8
 8002b42:	443b      	add	r3, r7
 8002b44:	3bbc      	subs	r3, #188	@ 0xbc
 8002b46:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002b4a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002b4e:	3301      	adds	r3, #1
 8002b50:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002b54:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002b58:	2b03      	cmp	r3, #3
 8002b5a:	ddc2      	ble.n	8002ae2 <MotorKalman_Predict+0x228>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002b5c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b60:	3301      	adds	r3, #1
 8002b62:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002b66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b6a:	2b03      	cmp	r3, #3
 8002b6c:	dda8      	ble.n	8002ac0 <MotorKalman_Predict+0x206>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002b6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b72:	3301      	adds	r3, #1
 8002b74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002b78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b7c:	2b03      	cmp	r3, #3
 8002b7e:	dd9b      	ble.n	8002ab8 <MotorKalman_Predict+0x1fe>
            }
        }
    }

    // Add Q to get P = A*P*A' + Q
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002b80:	2300      	movs	r3, #0
 8002b82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002b86:	e037      	b.n	8002bf8 <MotorKalman_Predict+0x33e>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002b88:	2300      	movs	r3, #0
 8002b8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002b8e:	e02a      	b.n	8002be6 <MotorKalman_Predict+0x32c>
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] + filter->Q_d[i * MOTOR_KALMAN_NUM_STATES + j];
 8002b90:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002b94:	009a      	lsls	r2, r3, #2
 8002b96:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002b9a:	4413      	add	r3, r2
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	33c8      	adds	r3, #200	@ 0xc8
 8002ba0:	443b      	add	r3, r7
 8002ba2:	3bbc      	subs	r3, #188	@ 0xbc
 8002ba4:	ed93 7a00 	vldr	s14, [r3]
 8002ba8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002bac:	009a      	lsls	r2, r3, #2
 8002bae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002bb2:	4413      	add	r3, r2
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	3354      	adds	r3, #84	@ 0x54
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	4413      	add	r3, r2
 8002bbc:	edd3 7a00 	vldr	s15, [r3]
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
 8002bc0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002bc4:	009a      	lsls	r2, r3, #2
 8002bc6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002bca:	4413      	add	r3, r2
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] + filter->Q_d[i * MOTOR_KALMAN_NUM_STATES + j];
 8002bcc:	ee77 7a27 	vadd.f32	s15, s14, s15
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	3304      	adds	r3, #4
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	4413      	add	r3, r2
 8002bd8:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002bdc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002be0:	3301      	adds	r3, #1
 8002be2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002be6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002bea:	2b03      	cmp	r3, #3
 8002bec:	ddd0      	ble.n	8002b90 <MotorKalman_Predict+0x2d6>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002bee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002bf8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002bfc:	2b03      	cmp	r3, #3
 8002bfe:	ddc3      	ble.n	8002b88 <MotorKalman_Predict+0x2ce>
        }
    }

    // Update state estimates for easy access
    filter->position = filter->X[0];
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    filter->velocity = filter->X[1];
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685a      	ldr	r2, [r3, #4]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
    filter->load_torque = filter->X[2];
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689a      	ldr	r2, [r3, #8]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
    filter->current = filter->X[3];
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	68da      	ldr	r2, [r3, #12]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368

    // Update CMSIS DSP matrices for next update step
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2201      	movs	r2, #1
 8002c32:	2104      	movs	r1, #4
 8002c34:	f00f fc65 	bl	8012502 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	3310      	adds	r3, #16
 8002c42:	2204      	movs	r2, #4
 8002c44:	2104      	movs	r1, #4
 8002c46:	f00f fc5c 	bl	8012502 <arm_mat_init_f32>
}
 8002c4a:	bf00      	nop
 8002c4c:	37c8      	adds	r7, #200	@ 0xc8
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
	...

08002c54 <MotorKalman_Update>:

void MotorKalman_Update(MotorKalman* filter, float32_t position) {
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b0d0      	sub	sp, #320	@ 0x140
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c5e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c62:	6018      	str	r0, [r3, #0]
 8002c64:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c68:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002c6c:	ed83 0a00 	vstr	s0, [r3]
    // Store the position measurement
    filter->measurement_data[0] = position;
 8002c70:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c74:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002c7e:	f5a2 72a0 	sub.w	r2, r2, #320	@ 0x140
 8002c82:	6812      	ldr	r2, [r2, #0]
 8002c84:	f8c3 22e8 	str.w	r2, [r3, #744]	@ 0x2e8

    // 1. Compute innovation: y - C*x (directly, no matrix operations)
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 8002c88:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c8c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	ed93 7a3c 	vldr	s14, [r3, #240]	@ 0xf0
 8002c96:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002c9a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	edd3 7a00 	vldr	s15, [r3]
 8002ca4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ca8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cac:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	edd3 6a3d 	vldr	s13, [r3, #244]	@ 0xf4
 8002cb6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cba:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	edd3 7a01 	vldr	s15, [r3, #4]
 8002cc4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cc8:	ee37 7a27 	vadd.f32	s14, s14, s15
                  filter->C[2] * filter->X[2] + filter->C[3] * filter->X[3];
 8002ccc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cd0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	edd3 6a3e 	vldr	s13, [r3, #248]	@ 0xf8
 8002cda:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cde:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ce8:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 8002cec:	ee37 7a27 	vadd.f32	s14, s14, s15
                  filter->C[2] * filter->X[2] + filter->C[3] * filter->X[3];
 8002cf0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002cf4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	edd3 6a3f 	vldr	s13, [r3, #252]	@ 0xfc
 8002cfe:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d02:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	edd3 7a03 	vldr	s15, [r3, #12]
 8002d0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 8002d10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d14:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100
    float32_t innovation = position - Cx;
 8002d18:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d1c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002d20:	ed93 7a00 	vldr	s14, [r3]
 8002d24:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 8002d28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d2c:	edc7 7a3f 	vstr	s15, [r7, #252]	@ 0xfc

    // 2. Compute innovation covariance: S = C*P*C' + R (directly)
    float32_t CP[MOTOR_KALMAN_NUM_STATES] = {0};
 8002d30:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 8002d34:	2200      	movs	r2, #0
 8002d36:	601a      	str	r2, [r3, #0]
 8002d38:	605a      	str	r2, [r3, #4]
 8002d3a:	609a      	str	r2, [r3, #8]
 8002d3c:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002d3e:	2300      	movs	r3, #0
 8002d40:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8002d44:	e04d      	b.n	8002de2 <MotorKalman_Update+0x18e>
        CP[i] = 0;
 8002d46:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002d50:	443b      	add	r3, r7
 8002d52:	3b58      	subs	r3, #88	@ 0x58
 8002d54:	f04f 0200 	mov.w	r2, #0
 8002d58:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002d60:	e036      	b.n	8002dd0 <MotorKalman_Update+0x17c>
            CP[i] += filter->C[j] * filter->P[j * MOTOR_KALMAN_NUM_STATES + i];
 8002d62:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002d6c:	443b      	add	r3, r7
 8002d6e:	3b58      	subs	r3, #88	@ 0x58
 8002d70:	ed93 7a00 	vldr	s14, [r3]
 8002d74:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002d78:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002d82:	333c      	adds	r3, #60	@ 0x3c
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	4413      	add	r3, r2
 8002d88:	edd3 6a00 	vldr	s13, [r3]
 8002d8c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002d90:	009a      	lsls	r2, r3, #2
 8002d92:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002d96:	4413      	add	r3, r2
 8002d98:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002d9c:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002da0:	6812      	ldr	r2, [r2, #0]
 8002da2:	3304      	adds	r3, #4
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	4413      	add	r3, r2
 8002da8:	edd3 7a00 	vldr	s15, [r3]
 8002dac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002db0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002db4:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002dbe:	443b      	add	r3, r7
 8002dc0:	3b58      	subs	r3, #88	@ 0x58
 8002dc2:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002dc6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002dca:	3301      	adds	r3, #1
 8002dcc:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002dd0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002dd4:	2b03      	cmp	r3, #3
 8002dd6:	ddc4      	ble.n	8002d62 <MotorKalman_Update+0x10e>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002dd8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002ddc:	3301      	adds	r3, #1
 8002dde:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8002de2:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002de6:	2b03      	cmp	r3, #3
 8002de8:	ddad      	ble.n	8002d46 <MotorKalman_Update+0xf2>
        }
    }

    float32_t CPCT = 0;
 8002dea:	f04f 0300 	mov.w	r3, #0
 8002dee:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002df2:	2300      	movs	r3, #0
 8002df4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8002df8:	e021      	b.n	8002e3e <MotorKalman_Update+0x1ea>
        CPCT += CP[i] * filter->C[i];
 8002dfa:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002e04:	443b      	add	r3, r7
 8002e06:	3b58      	subs	r3, #88	@ 0x58
 8002e08:	ed93 7a00 	vldr	s14, [r3]
 8002e0c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e10:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002e1a:	333c      	adds	r3, #60	@ 0x3c
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	4413      	add	r3, r2
 8002e20:	edd3 7a00 	vldr	s15, [r3]
 8002e24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e28:	ed97 7a4d 	vldr	s14, [r7, #308]	@ 0x134
 8002e2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e30:	edc7 7a4d 	vstr	s15, [r7, #308]	@ 0x134
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002e34:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002e38:	3301      	adds	r3, #1
 8002e3a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8002e3e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002e42:	2b03      	cmp	r3, #3
 8002e44:	ddd9      	ble.n	8002dfa <MotorKalman_Update+0x1a6>
    }

    float32_t S = CPCT + filter->R[0];
 8002e46:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002e4a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8002e54:	ed97 7a4d 	vldr	s14, [r7, #308]	@ 0x134
 8002e58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e5c:	edc7 7a3e 	vstr	s15, [r7, #248]	@ 0xf8

    // 3. Compute Kalman gain: K = P*C'/S (directly)
    float32_t PC[MOTOR_KALMAN_NUM_STATES] = {0};
 8002e60:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8002e64:	2200      	movs	r2, #0
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	605a      	str	r2, [r3, #4]
 8002e6a:	609a      	str	r2, [r3, #8]
 8002e6c:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002e6e:	2300      	movs	r3, #0
 8002e70:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002e74:	e04d      	b.n	8002f12 <MotorKalman_Update+0x2be>
        PC[i] = 0;
 8002e76:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002e80:	443b      	add	r3, r7
 8002e82:	3b68      	subs	r3, #104	@ 0x68
 8002e84:	f04f 0200 	mov.w	r2, #0
 8002e88:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002e90:	e036      	b.n	8002f00 <MotorKalman_Update+0x2ac>
            PC[i] += filter->P[i * MOTOR_KALMAN_NUM_STATES + j] * filter->C[j];
 8002e92:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002e9c:	443b      	add	r3, r7
 8002e9e:	3b68      	subs	r3, #104	@ 0x68
 8002ea0:	ed93 7a00 	vldr	s14, [r3]
 8002ea4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002ea8:	009a      	lsls	r2, r3, #2
 8002eaa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002eae:	4413      	add	r3, r2
 8002eb0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002eb4:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002eb8:	6812      	ldr	r2, [r2, #0]
 8002eba:	3304      	adds	r3, #4
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	4413      	add	r3, r2
 8002ec0:	edd3 6a00 	vldr	s13, [r3]
 8002ec4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002ec8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002ed2:	333c      	adds	r3, #60	@ 0x3c
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	4413      	add	r3, r2
 8002ed8:	edd3 7a00 	vldr	s15, [r3]
 8002edc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ee0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ee4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002eee:	443b      	add	r3, r7
 8002ef0:	3b68      	subs	r3, #104	@ 0x68
 8002ef2:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002ef6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002efa:	3301      	adds	r3, #1
 8002efc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002f00:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002f04:	2b03      	cmp	r3, #3
 8002f06:	ddc4      	ble.n	8002e92 <MotorKalman_Update+0x23e>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002f08:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002f12:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002f16:	2b03      	cmp	r3, #3
 8002f18:	ddad      	ble.n	8002e76 <MotorKalman_Update+0x222>
        }
    }

    float32_t K[MOTOR_KALMAN_NUM_STATES] = {0};
 8002f1a:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]
 8002f22:	605a      	str	r2, [r3, #4]
 8002f24:	609a      	str	r2, [r3, #8]
 8002f26:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002f28:	2300      	movs	r3, #0
 8002f2a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002f2e:	e01a      	b.n	8002f66 <MotorKalman_Update+0x312>
        K[i] = PC[i] / S;
 8002f30:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002f3a:	443b      	add	r3, r7
 8002f3c:	3b68      	subs	r3, #104	@ 0x68
 8002f3e:	edd3 6a00 	vldr	s13, [r3]
 8002f42:	ed97 7a3e 	vldr	s14, [r7, #248]	@ 0xf8
 8002f46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f4a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002f54:	443b      	add	r3, r7
 8002f56:	3b78      	subs	r3, #120	@ 0x78
 8002f58:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002f5c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002f60:	3301      	adds	r3, #1
 8002f62:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002f66:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002f6a:	2b03      	cmp	r3, #3
 8002f6c:	dde0      	ble.n	8002f30 <MotorKalman_Update+0x2dc>
    }

    // 4. Update state estimate: x = x + K*innovation (directly)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002f6e:	2300      	movs	r3, #0
 8002f70:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002f74:	e029      	b.n	8002fca <MotorKalman_Update+0x376>
        filter->X[i] += K[i] * innovation;
 8002f76:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002f7a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	4413      	add	r3, r2
 8002f88:	ed93 7a00 	vldr	s14, [r3]
 8002f8c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002f96:	443b      	add	r3, r7
 8002f98:	3b78      	subs	r3, #120	@ 0x78
 8002f9a:	edd3 6a00 	vldr	s13, [r3]
 8002f9e:	edd7 7a3f 	vldr	s15, [r7, #252]	@ 0xfc
 8002fa2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fa6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002faa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002fae:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	4413      	add	r3, r2
 8002fbc:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002fc0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002fca:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002fce:	2b03      	cmp	r3, #3
 8002fd0:	ddd1      	ble.n	8002f76 <MotorKalman_Update+0x322>
    }

    // 5. Update covariance matrix: P = (I - K*C)*P (Joseph form for better stability)
    float32_t KC[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 8002fd2:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8002fd6:	2240      	movs	r2, #64	@ 0x40
 8002fd8:	2100      	movs	r1, #0
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f010 f802 	bl	8012fe4 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002fe6:	e035      	b.n	8003054 <MotorKalman_Update+0x400>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002fe8:	2300      	movs	r3, #0
 8002fea:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8002fee:	e028      	b.n	8003042 <MotorKalman_Update+0x3ee>
            KC[i * MOTOR_KALMAN_NUM_STATES + j] = K[i] * filter->C[j];
 8002ff0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002ffa:	443b      	add	r3, r7
 8002ffc:	3b78      	subs	r3, #120	@ 0x78
 8002ffe:	ed93 7a00 	vldr	s14, [r3]
 8003002:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003006:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003010:	333c      	adds	r3, #60	@ 0x3c
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	4413      	add	r3, r2
 8003016:	edd3 7a00 	vldr	s15, [r3]
 800301a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800301e:	009a      	lsls	r2, r3, #2
 8003020:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003024:	4413      	add	r3, r2
 8003026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8003030:	443b      	add	r3, r7
 8003032:	3bb8      	subs	r3, #184	@ 0xb8
 8003034:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8003038:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800303c:	3301      	adds	r3, #1
 800303e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8003042:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003046:	2b03      	cmp	r3, #3
 8003048:	ddd2      	ble.n	8002ff0 <MotorKalman_Update+0x39c>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800304a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800304e:	3301      	adds	r3, #1
 8003050:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003054:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003058:	2b03      	cmp	r3, #3
 800305a:	ddc5      	ble.n	8002fe8 <MotorKalman_Update+0x394>
        }
    }

    float32_t IKC[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 800305c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003060:	2240      	movs	r2, #64	@ 0x40
 8003062:	2100      	movs	r1, #0
 8003064:	4618      	mov	r0, r3
 8003066:	f00f ffbd 	bl	8012fe4 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800306a:	2300      	movs	r3, #0
 800306c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8003070:	e038      	b.n	80030e4 <MotorKalman_Update+0x490>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8003072:	2300      	movs	r3, #0
 8003074:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8003078:	e02b      	b.n	80030d2 <MotorKalman_Update+0x47e>
            IKC[i * MOTOR_KALMAN_NUM_STATES + j] = (i == j ? 1.0f : 0.0f) - KC[i * MOTOR_KALMAN_NUM_STATES + j];
 800307a:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800307e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003082:	429a      	cmp	r2, r3
 8003084:	d102      	bne.n	800308c <MotorKalman_Update+0x438>
 8003086:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800308a:	e001      	b.n	8003090 <MotorKalman_Update+0x43c>
 800308c:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 80032a8 <MotorKalman_Update+0x654>
 8003090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003094:	009a      	lsls	r2, r3, #2
 8003096:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800309a:	4413      	add	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80030a2:	443b      	add	r3, r7
 80030a4:	3bb8      	subs	r3, #184	@ 0xb8
 80030a6:	edd3 7a00 	vldr	s15, [r3]
 80030aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030ae:	009a      	lsls	r2, r3, #2
 80030b0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80030b4:	4413      	add	r3, r2
 80030b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80030c0:	443b      	add	r3, r7
 80030c2:	3bf8      	subs	r3, #248	@ 0xf8
 80030c4:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80030c8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80030cc:	3301      	adds	r3, #1
 80030ce:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80030d2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80030d6:	2b03      	cmp	r3, #3
 80030d8:	ddcf      	ble.n	800307a <MotorKalman_Update+0x426>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80030da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030de:	3301      	adds	r3, #1
 80030e0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80030e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030e8:	2b03      	cmp	r3, #3
 80030ea:	ddc2      	ble.n	8003072 <MotorKalman_Update+0x41e>
        }
    }

    // Store P temporarily
    float32_t P_temp[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES];
    memcpy(P_temp, filter->P, sizeof(P_temp));
 80030ec:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80030f0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f103 0110 	add.w	r1, r3, #16
 80030fa:	f107 0308 	add.w	r3, r7, #8
 80030fe:	2240      	movs	r2, #64	@ 0x40
 8003100:	4618      	mov	r0, r3
 8003102:	f00f ffb3 	bl	801306c <memcpy>

    // Compute (I - K*C)*P
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8003106:	2300      	movs	r3, #0
 8003108:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800310c:	e06e      	b.n	80031ec <MotorKalman_Update+0x598>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800310e:	2300      	movs	r3, #0
 8003110:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003114:	e061      	b.n	80031da <MotorKalman_Update+0x586>
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 8003116:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800311a:	009a      	lsls	r2, r3, #2
 800311c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003120:	4413      	add	r3, r2
 8003122:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003126:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 800312a:	6812      	ldr	r2, [r2, #0]
 800312c:	3304      	adds	r3, #4
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	4413      	add	r3, r2
 8003132:	f04f 0200 	mov.w	r2, #0
 8003136:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8003138:	2300      	movs	r3, #0
 800313a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800313e:	e043      	b.n	80031c8 <MotorKalman_Update+0x574>
                filter->P[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8003140:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003144:	009a      	lsls	r2, r3, #2
 8003146:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800314a:	4413      	add	r3, r2
 800314c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8003150:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8003154:	6812      	ldr	r2, [r2, #0]
 8003156:	3304      	adds	r3, #4
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	4413      	add	r3, r2
 800315c:	ed93 7a00 	vldr	s14, [r3]
                    IKC[i * MOTOR_KALMAN_NUM_STATES + k] * P_temp[k * MOTOR_KALMAN_NUM_STATES + j];
 8003160:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003164:	009a      	lsls	r2, r3, #2
 8003166:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800316a:	4413      	add	r3, r2
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8003172:	443b      	add	r3, r7
 8003174:	3bf8      	subs	r3, #248	@ 0xf8
 8003176:	edd3 6a00 	vldr	s13, [r3]
 800317a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800317e:	009a      	lsls	r2, r3, #2
 8003180:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003184:	4413      	add	r3, r2
 8003186:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800318a:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	4413      	add	r3, r2
 8003192:	edd3 7a00 	vldr	s15, [r3]
 8003196:	ee66 7aa7 	vmul.f32	s15, s13, s15
                filter->P[i * MOTOR_KALMAN_NUM_STATES + j] +=
 800319a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800319e:	009a      	lsls	r2, r3, #2
 80031a0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80031a4:	4413      	add	r3, r2
 80031a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031aa:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80031ae:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 80031b2:	6812      	ldr	r2, [r2, #0]
 80031b4:	3304      	adds	r3, #4
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	4413      	add	r3, r2
 80031ba:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 80031be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031c2:	3301      	adds	r3, #1
 80031c4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80031c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031cc:	2b03      	cmp	r3, #3
 80031ce:	ddb7      	ble.n	8003140 <MotorKalman_Update+0x4ec>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80031d0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80031d4:	3301      	adds	r3, #1
 80031d6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80031da:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80031de:	2b03      	cmp	r3, #3
 80031e0:	dd99      	ble.n	8003116 <MotorKalman_Update+0x4c2>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80031e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80031e6:	3301      	adds	r3, #1
 80031e8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80031ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80031f0:	2b03      	cmp	r3, #3
 80031f2:	dd8c      	ble.n	800310e <MotorKalman_Update+0x4ba>
            }
        }
    }

    // Update state estimates for easy access
    filter->position = filter->X[0];
 80031f4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80031f8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003204:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    filter->velocity = filter->X[1];
 800320e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003212:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	685a      	ldr	r2, [r3, #4]
 800321a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800321e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
    filter->load_torque = filter->X[2];
 8003228:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800322c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	689a      	ldr	r2, [r3, #8]
 8003234:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003238:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
    filter->current = filter->X[3];
 8003242:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003246:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68da      	ldr	r2, [r3, #12]
 800324e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003252:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368

    // Update CMSIS DSP matrices for next time
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 800325c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003260:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 800326a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800326e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2201      	movs	r2, #1
 8003276:	2104      	movs	r1, #4
 8003278:	f00f f943 	bl	8012502 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 800327c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8003280:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 800328a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800328e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	3310      	adds	r3, #16
 8003296:	2204      	movs	r2, #4
 8003298:	2104      	movs	r1, #4
 800329a:	f00f f932 	bl	8012502 <arm_mat_init_f32>
}
 800329e:	bf00      	nop
 80032a0:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	00000000 	.word	0x00000000

080032ac <MotorKalman_Estimate>:

float MotorKalman_Estimate(MotorKalman* filter, float32_t voltage_input, float32_t position) {
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	60f8      	str	r0, [r7, #12]
 80032b4:	ed87 0a02 	vstr	s0, [r7, #8]
 80032b8:	edc7 0a01 	vstr	s1, [r7, #4]
    // Execute the predict and update steps
    MotorKalman_Predict(filter, voltage_input);
 80032bc:	ed97 0a02 	vldr	s0, [r7, #8]
 80032c0:	68f8      	ldr	r0, [r7, #12]
 80032c2:	f7ff fafa 	bl	80028ba <MotorKalman_Predict>
    MotorKalman_Update(filter, position);
 80032c6:	ed97 0a01 	vldr	s0, [r7, #4]
 80032ca:	68f8      	ldr	r0, [r7, #12]
 80032cc:	f7ff fcc2 	bl	8002c54 <MotorKalman_Update>

    return filter->velocity;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	f8d3 3360 	ldr.w	r3, [r3, #864]	@ 0x360
 80032d6:	ee07 3a90 	vmov	s15, r3
}
 80032da:	eeb0 0a67 	vmov.f32	s0, s15
 80032de:	3710      	adds	r7, #16
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}

080032e4 <matrix_copy>:

#include "MotorMatrixGenerator.h"
#include <math.h>
#include <string.h>

static void matrix_copy(float32_t *src, float32_t *dst, int size) {
 80032e4:	b480      	push	{r7}
 80032e6:	b087      	sub	sp, #28
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	60f8      	str	r0, [r7, #12]
 80032ec:	60b9      	str	r1, [r7, #8]
 80032ee:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < size; i++) {
 80032f0:	2300      	movs	r3, #0
 80032f2:	617b      	str	r3, [r7, #20]
 80032f4:	e00c      	b.n	8003310 <matrix_copy+0x2c>
        dst[i] = src[i];
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	68fa      	ldr	r2, [r7, #12]
 80032fc:	441a      	add	r2, r3
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	68b9      	ldr	r1, [r7, #8]
 8003304:	440b      	add	r3, r1
 8003306:	6812      	ldr	r2, [r2, #0]
 8003308:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < size; i++) {
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	3301      	adds	r3, #1
 800330e:	617b      	str	r3, [r7, #20]
 8003310:	697a      	ldr	r2, [r7, #20]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	429a      	cmp	r2, r3
 8003316:	dbee      	blt.n	80032f6 <matrix_copy+0x12>
    }
}
 8003318:	bf00      	nop
 800331a:	bf00      	nop
 800331c:	371c      	adds	r7, #28
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
	...

08003328 <discretize_system_with_arm>:

static void discretize_system_with_arm(float32_t *A_c, float32_t *B_c, float32_t dt,
                                      float32_t *A_d, float32_t *B_d) {
 8003328:	b590      	push	{r4, r7, lr}
 800332a:	f5ad 7d2f 	sub.w	sp, sp, #700	@ 0x2bc
 800332e:	af00      	add	r7, sp, #0
 8003330:	f507 742e 	add.w	r4, r7, #696	@ 0x2b8
 8003334:	f5a4 7429 	sub.w	r4, r4, #676	@ 0x2a4
 8003338:	6020      	str	r0, [r4, #0]
 800333a:	f507 702e 	add.w	r0, r7, #696	@ 0x2b8
 800333e:	f5a0 702a 	sub.w	r0, r0, #680	@ 0x2a8
 8003342:	6001      	str	r1, [r0, #0]
 8003344:	f507 712e 	add.w	r1, r7, #696	@ 0x2b8
 8003348:	f5a1 712b 	sub.w	r1, r1, #684	@ 0x2ac
 800334c:	ed81 0a00 	vstr	s0, [r1]
 8003350:	f507 712e 	add.w	r1, r7, #696	@ 0x2b8
 8003354:	f5a1 712c 	sub.w	r1, r1, #688	@ 0x2b0
 8003358:	600a      	str	r2, [r1, #0]
 800335a:	f507 722e 	add.w	r2, r7, #696	@ 0x2b8
 800335e:	f5a2 722d 	sub.w	r2, r2, #692	@ 0x2b4
 8003362:	6013      	str	r3, [r2, #0]
    // Initialize ARM matrix instances
    arm_matrix_instance_f32 A_c_matrix, A_d_matrix, B_c_matrix, B_d_matrix;
    arm_mat_init_f32(&A_c_matrix, 4, 4, A_c);
 8003364:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003368:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 800336c:	f507 7029 	add.w	r0, r7, #676	@ 0x2a4
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2204      	movs	r2, #4
 8003374:	2104      	movs	r1, #4
 8003376:	f00f f8c4 	bl	8012502 <arm_mat_init_f32>
    arm_mat_init_f32(&A_d_matrix, 4, 4, A_d);
 800337a:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800337e:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8003382:	f507 7027 	add.w	r0, r7, #668	@ 0x29c
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2204      	movs	r2, #4
 800338a:	2104      	movs	r1, #4
 800338c:	f00f f8b9 	bl	8012502 <arm_mat_init_f32>
    arm_mat_init_f32(&B_c_matrix, 4, 1, B_c);
 8003390:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003394:	f5a3 732a 	sub.w	r3, r3, #680	@ 0x2a8
 8003398:	f507 7025 	add.w	r0, r7, #660	@ 0x294
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	2201      	movs	r2, #1
 80033a0:	2104      	movs	r1, #4
 80033a2:	f00f f8ae 	bl	8012502 <arm_mat_init_f32>
    arm_mat_init_f32(&B_d_matrix, 4, 1, B_d);
 80033a6:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80033aa:	f5a3 732d 	sub.w	r3, r3, #692	@ 0x2b4
 80033ae:	f507 7023 	add.w	r0, r7, #652	@ 0x28c
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2201      	movs	r2, #1
 80033b6:	2104      	movs	r1, #4
 80033b8:	f00f f8a3 	bl	8012502 <arm_mat_init_f32>

    // Create identity matrix
    float32_t I_data[16] = {0};
 80033bc:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80033c0:	2240      	movs	r2, #64	@ 0x40
 80033c2:	2100      	movs	r1, #0
 80033c4:	4618      	mov	r0, r3
 80033c6:	f00f fe0d 	bl	8012fe4 <memset>
    arm_matrix_instance_f32 I_matrix;
    arm_mat_init_f32(&I_matrix, 4, 4, I_data);
 80033ca:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 80033ce:	f507 7011 	add.w	r0, r7, #580	@ 0x244
 80033d2:	2204      	movs	r2, #4
 80033d4:	2104      	movs	r1, #4
 80033d6:	f00f f894 	bl	8012502 <arm_mat_init_f32>
    for (int i = 0; i < 4; i++) {
 80033da:	2300      	movs	r3, #0
 80033dc:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
 80033e0:	e011      	b.n	8003406 <discretize_system_with_arm+0xde>
        I_data[i*4 + i] = 1.0f;
 80033e2:	f8d7 22b4 	ldr.w	r2, [r7, #692]	@ 0x2b4
 80033e6:	4613      	mov	r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	4413      	add	r3, r2
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	f503 732e 	add.w	r3, r3, #696	@ 0x2b8
 80033f2:	443b      	add	r3, r7
 80033f4:	3b6c      	subs	r3, #108	@ 0x6c
 80033f6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80033fa:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 80033fc:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 8003400:	3301      	adds	r3, #1
 8003402:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
 8003406:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 800340a:	2b03      	cmp	r3, #3
 800340c:	dde9      	ble.n	80033e2 <discretize_system_with_arm+0xba>
    }

    // Create scaled A matrix (A*dt)
    float32_t A_dt_data[16];
    arm_matrix_instance_f32 A_dt_matrix;
    arm_mat_init_f32(&A_dt_matrix, 4, 4, A_dt_data);
 800340e:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 8003412:	f507 70fe 	add.w	r0, r7, #508	@ 0x1fc
 8003416:	2204      	movs	r2, #4
 8003418:	2104      	movs	r1, #4
 800341a:	f00f f872 	bl	8012502 <arm_mat_init_f32>
    arm_mat_scale_f32(&A_c_matrix, dt, &A_dt_matrix);
 800341e:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8003422:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003426:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800342a:	f507 7229 	add.w	r2, r7, #676	@ 0x2a4
 800342e:	ed93 0a00 	vldr	s0, [r3]
 8003432:	4610      	mov	r0, r2
 8003434:	f00f fc6e 	bl	8012d14 <arm_mat_scale_f32>

    // Calculate A_d = exp(A*dt) using Taylor series approximation
    // Initialize A_d to identity matrix
    matrix_copy(I_data, A_d, 16);
 8003438:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800343c:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8003440:	f507 7013 	add.w	r0, r7, #588	@ 0x24c
 8003444:	2210      	movs	r2, #16
 8003446:	6819      	ldr	r1, [r3, #0]
 8003448:	f7ff ff4c 	bl	80032e4 <matrix_copy>

    // Calculate powers of A*dt and add them to A_d
    float32_t A_power_data[16];
    float32_t temp_data[16];
    arm_matrix_instance_f32 A_power_matrix, temp_matrix;
    arm_mat_init_f32(&A_power_matrix, 4, 4, A_power_data);
 800344c:	f507 73de 	add.w	r3, r7, #444	@ 0x1bc
 8003450:	f507 70ba 	add.w	r0, r7, #372	@ 0x174
 8003454:	2204      	movs	r2, #4
 8003456:	2104      	movs	r1, #4
 8003458:	f00f f853 	bl	8012502 <arm_mat_init_f32>
    arm_mat_init_f32(&temp_matrix, 4, 4, temp_data);
 800345c:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 8003460:	f507 70b6 	add.w	r0, r7, #364	@ 0x16c
 8003464:	2204      	movs	r2, #4
 8003466:	2104      	movs	r1, #4
 8003468:	f00f f84b 	bl	8012502 <arm_mat_init_f32>

    // First term: I + A*dt
    arm_mat_add_f32(&I_matrix, &A_dt_matrix, &A_d_matrix);
 800346c:	f507 7227 	add.w	r2, r7, #668	@ 0x29c
 8003470:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8003474:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8003478:	4618      	mov	r0, r3
 800347a:	f00f f807 	bl	801248c <arm_mat_add_f32>

    // Copy A*dt to A_power for computing higher powers
    matrix_copy(A_dt_data, A_power_data, 16);
 800347e:	f507 71de 	add.w	r1, r7, #444	@ 0x1bc
 8003482:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 8003486:	2210      	movs	r2, #16
 8003488:	4618      	mov	r0, r3
 800348a:	f7ff ff2b 	bl	80032e4 <matrix_copy>

    // Compute higher order terms using Taylor series
    // A_d = I + A*dt + (A*dt)^2/2 + (A*dt)^3/6 + ...
    float32_t factorial = 1.0f;
 800348e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003492:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
    for (int term = 2; term <= 10; term++) {  // Using more terms for better accuracy
 8003496:	2302      	movs	r3, #2
 8003498:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
 800349c:	e03a      	b.n	8003514 <discretize_system_with_arm+0x1ec>
        factorial *= term;
 800349e:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 80034a2:	ee07 3a90 	vmov	s15, r3
 80034a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034aa:	ed97 7aac 	vldr	s14, [r7, #688]	@ 0x2b0
 80034ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034b2:	edc7 7aac 	vstr	s15, [r7, #688]	@ 0x2b0

        // Compute next power: A_power = A_power * A_dt
        arm_mat_mult_f32(&A_power_matrix, &A_dt_matrix, &temp_matrix);
 80034b6:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 80034ba:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 80034be:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 80034c2:	4618      	mov	r0, r3
 80034c4:	f00f fbac 	bl	8012c20 <arm_mat_mult_f32>
        matrix_copy(temp_data, A_power_data, 16);
 80034c8:	f507 71de 	add.w	r1, r7, #444	@ 0x1bc
 80034cc:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 80034d0:	2210      	movs	r2, #16
 80034d2:	4618      	mov	r0, r3
 80034d4:	f7ff ff06 	bl	80032e4 <matrix_copy>

        // Scale by 1/factorial
        arm_mat_scale_f32(&A_power_matrix, 1.0f/factorial, &temp_matrix);
 80034d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80034dc:	edd7 7aac 	vldr	s15, [r7, #688]	@ 0x2b0
 80034e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034e4:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 80034e8:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 80034ec:	4611      	mov	r1, r2
 80034ee:	eeb0 0a47 	vmov.f32	s0, s14
 80034f2:	4618      	mov	r0, r3
 80034f4:	f00f fc0e 	bl	8012d14 <arm_mat_scale_f32>

        // Add to A_d
        arm_mat_add_f32(&A_d_matrix, &temp_matrix, &A_d_matrix);
 80034f8:	f507 7227 	add.w	r2, r7, #668	@ 0x29c
 80034fc:	f507 71b6 	add.w	r1, r7, #364	@ 0x16c
 8003500:	f507 7327 	add.w	r3, r7, #668	@ 0x29c
 8003504:	4618      	mov	r0, r3
 8003506:	f00e ffc1 	bl	801248c <arm_mat_add_f32>
    for (int term = 2; term <= 10; term++) {  // Using more terms for better accuracy
 800350a:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 800350e:	3301      	adds	r3, #1
 8003510:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
 8003514:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8003518:	2b0a      	cmp	r3, #10
 800351a:	ddc0      	ble.n	800349e <discretize_system_with_arm+0x176>

    // We can approximate this integral using the Taylor series for e^(A*s):
    // B_d = [dt*I + (A*dt^2)/2 + (A^2*dt^3)/6 + (A^3*dt^4)/24 + ...] * B_c

    // First term: dt*I * B_c = dt * B_c
    arm_mat_scale_f32(&B_c_matrix, dt, &B_d_matrix);
 800351c:	f507 7123 	add.w	r1, r7, #652	@ 0x28c
 8003520:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003524:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003528:	f507 7225 	add.w	r2, r7, #660	@ 0x294
 800352c:	ed93 0a00 	vldr	s0, [r3]
 8003530:	4610      	mov	r0, r2
 8003532:	f00f fbef 	bl	8012d14 <arm_mat_scale_f32>

    // Second term: (A*dt^2)/2 * B_c
    float32_t AB_c[4] = {0};
 8003536:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800353a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800353e:	461a      	mov	r2, r3
 8003540:	2300      	movs	r3, #0
 8003542:	6013      	str	r3, [r2, #0]
 8003544:	6053      	str	r3, [r2, #4]
 8003546:	6093      	str	r3, [r2, #8]
 8003548:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 AB_c_matrix;
    arm_mat_init_f32(&AB_c_matrix, 4, 1, AB_c);
 800354a:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 800354e:	f507 70aa 	add.w	r0, r7, #340	@ 0x154
 8003552:	2201      	movs	r2, #1
 8003554:	2104      	movs	r1, #4
 8003556:	f00e ffd4 	bl	8012502 <arm_mat_init_f32>
    arm_mat_mult_f32(&A_c_matrix, &B_c_matrix, &AB_c_matrix);
 800355a:	f507 72aa 	add.w	r2, r7, #340	@ 0x154
 800355e:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 8003562:	f507 7329 	add.w	r3, r7, #676	@ 0x2a4
 8003566:	4618      	mov	r0, r3
 8003568:	f00f fb5a 	bl	8012c20 <arm_mat_mult_f32>

    float32_t temp_B[4];
    arm_matrix_instance_f32 temp_B_matrix;
    arm_mat_init_f32(&temp_B_matrix, 4, 1, temp_B);
 800356c:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 8003570:	f507 709e 	add.w	r0, r7, #316	@ 0x13c
 8003574:	2201      	movs	r2, #1
 8003576:	2104      	movs	r1, #4
 8003578:	f00e ffc3 	bl	8012502 <arm_mat_init_f32>
    arm_mat_scale_f32(&AB_c_matrix, dt*dt/2.0f, &temp_B_matrix);
 800357c:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003580:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003584:	edd3 7a00 	vldr	s15, [r3]
 8003588:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800358c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003590:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003594:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8003598:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 800359c:	4611      	mov	r1, r2
 800359e:	eeb0 0a47 	vmov.f32	s0, s14
 80035a2:	4618      	mov	r0, r3
 80035a4:	f00f fbb6 	bl	8012d14 <arm_mat_scale_f32>

    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 80035a8:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 80035ac:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 80035b0:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 80035b4:	4618      	mov	r0, r3
 80035b6:	f00e ff69 	bl	801248c <arm_mat_add_f32>

    // Third term: (A^2*dt^3)/6 * B_c
    float32_t A2_data[16] = {0};
 80035ba:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80035be:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80035c2:	4618      	mov	r0, r3
 80035c4:	2340      	movs	r3, #64	@ 0x40
 80035c6:	461a      	mov	r2, r3
 80035c8:	2100      	movs	r1, #0
 80035ca:	f00f fd0b 	bl	8012fe4 <memset>
    arm_matrix_instance_f32 A2_matrix;
    arm_mat_init_f32(&A2_matrix, 4, 4, A2_data);
 80035ce:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80035d2:	f107 00f4 	add.w	r0, r7, #244	@ 0xf4
 80035d6:	2204      	movs	r2, #4
 80035d8:	2104      	movs	r1, #4
 80035da:	f00e ff92 	bl	8012502 <arm_mat_init_f32>
    arm_mat_mult_f32(&A_c_matrix, &A_c_matrix, &A2_matrix);
 80035de:	f107 02f4 	add.w	r2, r7, #244	@ 0xf4
 80035e2:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 80035e6:	f507 7329 	add.w	r3, r7, #676	@ 0x2a4
 80035ea:	4618      	mov	r0, r3
 80035ec:	f00f fb18 	bl	8012c20 <arm_mat_mult_f32>

    float32_t A2B_c[4] = {0};
 80035f0:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80035f4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80035f8:	461a      	mov	r2, r3
 80035fa:	2300      	movs	r3, #0
 80035fc:	6013      	str	r3, [r2, #0]
 80035fe:	6053      	str	r3, [r2, #4]
 8003600:	6093      	str	r3, [r2, #8]
 8003602:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A2B_c_matrix;
    arm_mat_init_f32(&A2B_c_matrix, 4, 1, A2B_c);
 8003604:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8003608:	f107 00dc 	add.w	r0, r7, #220	@ 0xdc
 800360c:	2201      	movs	r2, #1
 800360e:	2104      	movs	r1, #4
 8003610:	f00e ff77 	bl	8012502 <arm_mat_init_f32>
    arm_mat_mult_f32(&A2_matrix, &B_c_matrix, &A2B_c_matrix);
 8003614:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 8003618:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 800361c:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8003620:	4618      	mov	r0, r3
 8003622:	f00f fafd 	bl	8012c20 <arm_mat_mult_f32>

    arm_mat_scale_f32(&A2B_c_matrix, dt*dt*dt/6.0f, &temp_B_matrix);
 8003626:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800362a:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800362e:	edd3 7a00 	vldr	s15, [r3]
 8003632:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003636:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800363a:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800363e:	edd3 7a00 	vldr	s15, [r3]
 8003642:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003646:	eef1 6a08 	vmov.f32	s13, #24	@ 0x40c00000  6.0
 800364a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800364e:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8003652:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003656:	4611      	mov	r1, r2
 8003658:	eeb0 0a47 	vmov.f32	s0, s14
 800365c:	4618      	mov	r0, r3
 800365e:	f00f fb59 	bl	8012d14 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8003662:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8003666:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 800366a:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 800366e:	4618      	mov	r0, r3
 8003670:	f00e ff0c 	bl	801248c <arm_mat_add_f32>

    // Fourth term: (A^3*dt^4)/24 * B_c
    float32_t A3_data[16] = {0};
 8003674:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003678:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 800367c:	4618      	mov	r0, r3
 800367e:	2340      	movs	r3, #64	@ 0x40
 8003680:	461a      	mov	r2, r3
 8003682:	2100      	movs	r1, #0
 8003684:	f00f fcae 	bl	8012fe4 <memset>
    arm_matrix_instance_f32 A3_matrix;
    arm_mat_init_f32(&A3_matrix, 4, 4, A3_data);
 8003688:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800368c:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 8003690:	2204      	movs	r2, #4
 8003692:	2104      	movs	r1, #4
 8003694:	f00e ff35 	bl	8012502 <arm_mat_init_f32>
    arm_mat_mult_f32(&A2_matrix, &A_c_matrix, &A3_matrix);
 8003698:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 800369c:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 80036a0:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80036a4:	4618      	mov	r0, r3
 80036a6:	f00f fabb 	bl	8012c20 <arm_mat_mult_f32>

    float32_t A3B_c[4] = {0};
 80036aa:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80036ae:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 80036b2:	461a      	mov	r2, r3
 80036b4:	2300      	movs	r3, #0
 80036b6:	6013      	str	r3, [r2, #0]
 80036b8:	6053      	str	r3, [r2, #4]
 80036ba:	6093      	str	r3, [r2, #8]
 80036bc:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A3B_c_matrix;
    arm_mat_init_f32(&A3B_c_matrix, 4, 1, A3B_c);
 80036be:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80036c2:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 80036c6:	2201      	movs	r2, #1
 80036c8:	2104      	movs	r1, #4
 80036ca:	f00e ff1a 	bl	8012502 <arm_mat_init_f32>
    arm_mat_mult_f32(&A3_matrix, &B_c_matrix, &A3B_c_matrix);
 80036ce:	f107 027c 	add.w	r2, r7, #124	@ 0x7c
 80036d2:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 80036d6:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80036da:	4618      	mov	r0, r3
 80036dc:	f00f faa0 	bl	8012c20 <arm_mat_mult_f32>

    arm_mat_scale_f32(&A3B_c_matrix, dt*dt*dt*dt/24.0f, &temp_B_matrix);
 80036e0:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80036e4:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80036e8:	edd3 7a00 	vldr	s15, [r3]
 80036ec:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80036f0:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80036f4:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80036f8:	edd3 7a00 	vldr	s15, [r3]
 80036fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003700:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003704:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8003708:	edd3 7a00 	vldr	s15, [r3]
 800370c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003710:	eef3 6a08 	vmov.f32	s13, #56	@ 0x41c00000  24.0
 8003714:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003718:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 800371c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003720:	4611      	mov	r1, r2
 8003722:	eeb0 0a47 	vmov.f32	s0, s14
 8003726:	4618      	mov	r0, r3
 8003728:	f00f faf4 	bl	8012d14 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 800372c:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8003730:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8003734:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8003738:	4618      	mov	r0, r3
 800373a:	f00e fea7 	bl	801248c <arm_mat_add_f32>

    // Fifth term: (A^4*dt^5)/120 * B_c
    float32_t A4_data[16] = {0};
 800373e:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003742:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8003746:	4618      	mov	r0, r3
 8003748:	2340      	movs	r3, #64	@ 0x40
 800374a:	461a      	mov	r2, r3
 800374c:	2100      	movs	r1, #0
 800374e:	f00f fc49 	bl	8012fe4 <memset>
    arm_matrix_instance_f32 A4_matrix;
    arm_mat_init_f32(&A4_matrix, 4, 4, A4_data);
 8003752:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003756:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 800375a:	2204      	movs	r2, #4
 800375c:	2104      	movs	r1, #4
 800375e:	f00e fed0 	bl	8012502 <arm_mat_init_f32>
    arm_mat_mult_f32(&A3_matrix, &A_c_matrix, &A4_matrix);
 8003762:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8003766:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 800376a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800376e:	4618      	mov	r0, r3
 8003770:	f00f fa56 	bl	8012c20 <arm_mat_mult_f32>

    float32_t A4B_c[4] = {0};
 8003774:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8003778:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 800377c:	461a      	mov	r2, r3
 800377e:	2300      	movs	r3, #0
 8003780:	6013      	str	r3, [r2, #0]
 8003782:	6053      	str	r3, [r2, #4]
 8003784:	6093      	str	r3, [r2, #8]
 8003786:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A4B_c_matrix;
    arm_mat_init_f32(&A4B_c_matrix, 4, 1, A4B_c);
 8003788:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800378c:	f107 001c 	add.w	r0, r7, #28
 8003790:	2201      	movs	r2, #1
 8003792:	2104      	movs	r1, #4
 8003794:	f00e feb5 	bl	8012502 <arm_mat_init_f32>
    arm_mat_mult_f32(&A4_matrix, &B_c_matrix, &A4B_c_matrix);
 8003798:	f107 021c 	add.w	r2, r7, #28
 800379c:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 80037a0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80037a4:	4618      	mov	r0, r3
 80037a6:	f00f fa3b 	bl	8012c20 <arm_mat_mult_f32>

    arm_mat_scale_f32(&A4B_c_matrix, dt*dt*dt*dt*dt/120.0f, &temp_B_matrix);
 80037aa:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80037ae:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80037b2:	edd3 7a00 	vldr	s15, [r3]
 80037b6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80037ba:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80037be:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80037c2:	edd3 7a00 	vldr	s15, [r3]
 80037c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037ca:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80037ce:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80037d2:	edd3 7a00 	vldr	s15, [r3]
 80037d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037da:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 80037de:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80037e2:	edd3 7a00 	vldr	s15, [r3]
 80037e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037ea:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8003824 <discretize_system_with_arm+0x4fc>
 80037ee:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80037f2:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 80037f6:	f107 031c 	add.w	r3, r7, #28
 80037fa:	4611      	mov	r1, r2
 80037fc:	eeb0 0a47 	vmov.f32	s0, s14
 8003800:	4618      	mov	r0, r3
 8003802:	f00f fa87 	bl	8012d14 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8003806:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 800380a:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 800380e:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8003812:	4618      	mov	r0, r3
 8003814:	f00e fe3a 	bl	801248c <arm_mat_add_f32>
}
 8003818:	bf00      	nop
 800381a:	f507 772f 	add.w	r7, r7, #700	@ 0x2bc
 800381e:	46bd      	mov	sp, r7
 8003820:	bd90      	pop	{r4, r7, pc}
 8003822:	bf00      	nop
 8003824:	42f00000 	.word	0x42f00000

08003828 <GenerateMotorMatrices>:

void GenerateMotorMatrices(float32_t R_a, float32_t L_a, float32_t J, float32_t b,
                          float32_t ke, float32_t kt, float32_t dt,
                          float32_t *A, float32_t *B) {
 8003828:	b580      	push	{r7, lr}
 800382a:	b09e      	sub	sp, #120	@ 0x78
 800382c:	af00      	add	r7, sp, #0
 800382e:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 8003832:	edc7 0a08 	vstr	s1, [r7, #32]
 8003836:	ed87 1a07 	vstr	s2, [r7, #28]
 800383a:	edc7 1a06 	vstr	s3, [r7, #24]
 800383e:	ed87 2a05 	vstr	s4, [r7, #20]
 8003842:	edc7 2a04 	vstr	s5, [r7, #16]
 8003846:	ed87 3a03 	vstr	s6, [r7, #12]
 800384a:	60b8      	str	r0, [r7, #8]
 800384c:	6079      	str	r1, [r7, #4]
    // Generate continuous time matrices
    float32_t A_c[16] = {0}; // 4x4 matrix
 800384e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003852:	2240      	movs	r2, #64	@ 0x40
 8003854:	2100      	movs	r1, #0
 8003856:	4618      	mov	r0, r3
 8003858:	f00f fbc4 	bl	8012fe4 <memset>
    float32_t B_c[4] = {0};  // 4x1 matrix
 800385c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003860:	2200      	movs	r2, #0
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	605a      	str	r2, [r3, #4]
 8003866:	609a      	str	r2, [r3, #8]
 8003868:	60da      	str	r2, [r3, #12]
    // State Transition Matrix
    // Ac = [0 1 0 0;
    //       0 -b/J -1/J kt/J;
    //       0 0 0 0;
    //       0 -ke/L 0 -R/L];
    A_c[0*4 + 1] = 1.0f;
 800386a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800386e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    A_c[1*4 + 1] = -b/J;
 8003870:	edd7 7a06 	vldr	s15, [r7, #24]
 8003874:	eef1 6a67 	vneg.f32	s13, s15
 8003878:	ed97 7a07 	vldr	s14, [r7, #28]
 800387c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003880:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    A_c[1*4 + 2] = -1.0f/J;
 8003884:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 8003888:	ed97 7a07 	vldr	s14, [r7, #28]
 800388c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003890:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    A_c[1*4 + 3] = kt/J;
 8003894:	edd7 6a04 	vldr	s13, [r7, #16]
 8003898:	ed97 7a07 	vldr	s14, [r7, #28]
 800389c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038a0:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    // Third row all zeros (for load torque state)

    A_c[3*4 + 1] = -ke/L_a;
 80038a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80038a8:	eef1 6a67 	vneg.f32	s13, s15
 80038ac:	ed97 7a08 	vldr	s14, [r7, #32]
 80038b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038b4:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    A_c[3*4 + 3] = -R_a/L_a;
 80038b8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80038bc:	eef1 6a67 	vneg.f32	s13, s15
 80038c0:	ed97 7a08 	vldr	s14, [r7, #32]
 80038c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038c8:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74

    // Input Matrix
    // Bc = [0; 0; 0; 1/L];
    B_c[3] = 1.0f/L_a;
 80038cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80038d0:	ed97 7a08 	vldr	s14, [r7, #32]
 80038d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038d8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    discretize_system_with_arm(A_c, B_c, dt, A, B);
 80038dc:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80038e0:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	68ba      	ldr	r2, [r7, #8]
 80038e8:	ed97 0a03 	vldr	s0, [r7, #12]
 80038ec:	f7ff fd1c 	bl	8003328 <discretize_system_with_arm>
}
 80038f0:	bf00      	nop
 80038f2:	3778      	adds	r7, #120	@ 0x78
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <PWM_init>:
 *      Author: beamk
 */

#include "PWM.h"

void PWM_init(PWM* pwm, TIM_HandleTypeDef* htimx, uint16_t tim_chx){
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b084      	sub	sp, #16
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	60f8      	str	r0, [r7, #12]
 8003900:	60b9      	str	r1, [r7, #8]
 8003902:	4613      	mov	r3, r2
 8003904:	80fb      	strh	r3, [r7, #6]
	pwm->CPU_FREQ = 170e6;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	4a0b      	ldr	r2, [pc, #44]	@ (8003938 <PWM_init+0x40>)
 800390a:	611a      	str	r2, [r3, #16]
	pwm->htimx = htimx;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	68ba      	ldr	r2, [r7, #8]
 8003910:	601a      	str	r2, [r3, #0]
	pwm->tim_chx = tim_chx;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	88fa      	ldrh	r2, [r7, #6]
 8003916:	809a      	strh	r2, [r3, #4]
	pwm->OC = 0;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	615a      	str	r2, [r3, #20]
	HAL_TIM_Base_Start(htimx);
 800391e:	68b8      	ldr	r0, [r7, #8]
 8003920:	f00a fe20 	bl	800e564 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(htimx, tim_chx);
 8003924:	88fb      	ldrh	r3, [r7, #6]
 8003926:	4619      	mov	r1, r3
 8003928:	68b8      	ldr	r0, [r7, #8]
 800392a:	f00a ff67 	bl	800e7fc <HAL_TIM_PWM_Start>
}
 800392e:	bf00      	nop
 8003930:	3710      	adds	r7, #16
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	0a21fe80 	.word	0x0a21fe80

0800393c <PWM_write_duty>:

void PWM_write_duty(PWM* pwm, float freq, float percent_duty){
 800393c:	b5b0      	push	{r4, r5, r7, lr}
 800393e:	b084      	sub	sp, #16
 8003940:	af00      	add	r7, sp, #0
 8003942:	60f8      	str	r0, [r7, #12]
 8003944:	ed87 0a02 	vstr	s0, [r7, #8]
 8003948:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 800394c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003950:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003958:	d137      	bne.n	80039ca <PWM_write_duty+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	889b      	ldrh	r3, [r3, #4]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d105      	bne.n	800396e <PWM_write_duty+0x32>
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2200      	movs	r2, #0
 800396a:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 800396c:	e0e1      	b.n	8003b32 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	889b      	ldrh	r3, [r3, #4]
 8003972:	2b04      	cmp	r3, #4
 8003974:	d105      	bne.n	8003982 <PWM_write_duty+0x46>
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	2300      	movs	r3, #0
 800397e:	6393      	str	r3, [r2, #56]	@ 0x38
 8003980:	e0d7      	b.n	8003b32 <PWM_write_duty+0x1f6>
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	889b      	ldrh	r3, [r3, #4]
 8003986:	2b08      	cmp	r3, #8
 8003988:	d105      	bne.n	8003996 <PWM_write_duty+0x5a>
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	2300      	movs	r3, #0
 8003992:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003994:	e0cd      	b.n	8003b32 <PWM_write_duty+0x1f6>
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	889b      	ldrh	r3, [r3, #4]
 800399a:	2b0c      	cmp	r3, #12
 800399c:	d105      	bne.n	80039aa <PWM_write_duty+0x6e>
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	2300      	movs	r3, #0
 80039a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80039a8:	e0c3      	b.n	8003b32 <PWM_write_duty+0x1f6>
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	889b      	ldrh	r3, [r3, #4]
 80039ae:	2b10      	cmp	r3, #16
 80039b0:	d105      	bne.n	80039be <PWM_write_duty+0x82>
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	2300      	movs	r3, #0
 80039ba:	6493      	str	r3, [r2, #72]	@ 0x48
 80039bc:	e0b9      	b.n	8003b32 <PWM_write_duty+0x1f6>
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	2300      	movs	r3, #0
 80039c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80039c8:	e0b3      	b.n	8003b32 <PWM_write_duty+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	691b      	ldr	r3, [r3, #16]
 80039ce:	ee07 3a90 	vmov	s15, r3
 80039d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039d6:	ed97 7a02 	vldr	s14, [r7, #8]
 80039da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039e2:	ee17 2a90 	vmov	r2, s15
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80039f2:	33fe      	adds	r3, #254	@ 0xfe
 80039f4:	4a51      	ldr	r2, [pc, #324]	@ (8003b3c <PWM_write_duty+0x200>)
 80039f6:	fba2 2303 	umull	r2, r3, r2, r3
 80039fa:	0bdb      	lsrs	r3, r3, #15
 80039fc:	b29b      	uxth	r3, r3
 80039fe:	3b01      	subs	r3, #1
 8003a00:	b29a      	uxth	r2, r3
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	ee07 3a90 	vmov	s15, r3
 8003a0e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	899b      	ldrh	r3, [r3, #12]
 8003a16:	3301      	adds	r3, #1
 8003a18:	ee07 3a90 	vmov	s15, r3
 8003a1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a20:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003a24:	ed97 7a02 	vldr	s14, [r7, #8]
 8003a28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a2c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003a30:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003a34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a38:	ee17 3a90 	vmov	r3, s15
 8003a3c:	b29a      	uxth	r2, r3
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	89db      	ldrh	r3, [r3, #14]
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7fc fd38 	bl	80004bc <__aeabi_i2d>
 8003a4c:	4604      	mov	r4, r0
 8003a4e:	460d      	mov	r5, r1
 8003a50:	edd7 7a01 	vldr	s15, [r7, #4]
 8003a54:	eef0 7ae7 	vabs.f32	s15, s15
 8003a58:	ee17 0a90 	vmov	r0, s15
 8003a5c:	f7fc fd40 	bl	80004e0 <__aeabi_f2d>
 8003a60:	4602      	mov	r2, r0
 8003a62:	460b      	mov	r3, r1
 8003a64:	4620      	mov	r0, r4
 8003a66:	4629      	mov	r1, r5
 8003a68:	f7fc fd92 	bl	8000590 <__aeabi_dmul>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	460b      	mov	r3, r1
 8003a70:	4610      	mov	r0, r2
 8003a72:	4619      	mov	r1, r3
 8003a74:	f04f 0200 	mov.w	r2, #0
 8003a78:	4b31      	ldr	r3, [pc, #196]	@ (8003b40 <PWM_write_duty+0x204>)
 8003a7a:	f7fc feb3 	bl	80007e4 <__aeabi_ddiv>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	460b      	mov	r3, r1
 8003a82:	4610      	mov	r0, r2
 8003a84:	4619      	mov	r1, r3
 8003a86:	f7fd f845 	bl	8000b14 <__aeabi_d2uiz>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	461a      	mov	r2, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	899a      	ldrh	r2, [r3, #12]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	89da      	ldrh	r2, [r3, #14]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	89da      	ldrh	r2, [r3, #14]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	889b      	ldrh	r3, [r3, #4]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d106      	bne.n	8003acc <PWM_write_duty+0x190>
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	68fa      	ldr	r2, [r7, #12]
 8003ac6:	6952      	ldr	r2, [r2, #20]
 8003ac8:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003aca:	e032      	b.n	8003b32 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	889b      	ldrh	r3, [r3, #4]
 8003ad0:	2b04      	cmp	r3, #4
 8003ad2:	d106      	bne.n	8003ae2 <PWM_write_duty+0x1a6>
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	695b      	ldr	r3, [r3, #20]
 8003ade:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003ae0:	e027      	b.n	8003b32 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	889b      	ldrh	r3, [r3, #4]
 8003ae6:	2b08      	cmp	r3, #8
 8003ae8:	d106      	bne.n	8003af8 <PWM_write_duty+0x1bc>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	695b      	ldr	r3, [r3, #20]
 8003af4:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8003af6:	e01c      	b.n	8003b32 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	889b      	ldrh	r3, [r3, #4]
 8003afc:	2b0c      	cmp	r3, #12
 8003afe:	d106      	bne.n	8003b0e <PWM_write_duty+0x1d2>
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8003b0c:	e011      	b.n	8003b32 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	889b      	ldrh	r3, [r3, #4]
 8003b12:	2b10      	cmp	r3, #16
 8003b14:	d106      	bne.n	8003b24 <PWM_write_duty+0x1e8>
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	695b      	ldr	r3, [r3, #20]
 8003b20:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8003b22:	e006      	b.n	8003b32 <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	695b      	ldr	r3, [r3, #20]
 8003b2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8003b30:	e7ff      	b.n	8003b32 <PWM_write_duty+0x1f6>
 8003b32:	bf00      	nop
 8003b34:	3710      	adds	r7, #16
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bdb0      	pop	{r4, r5, r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	80008001 	.word	0x80008001
 8003b40:	40590000 	.word	0x40590000
 8003b44:	00000000 	.word	0x00000000

08003b48 <PWM_write_range>:

void PWM_write_range(PWM* pwm, float freq, float duty){
 8003b48:	b5b0      	push	{r4, r5, r7, lr}
 8003b4a:	b084      	sub	sp, #16
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	ed87 0a02 	vstr	s0, [r7, #8]
 8003b54:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 8003b58:	edd7 7a02 	vldr	s15, [r7, #8]
 8003b5c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003b60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b64:	d137      	bne.n	8003bd6 <PWM_write_range+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	889b      	ldrh	r3, [r3, #4]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d105      	bne.n	8003b7a <PWM_write_range+0x32>
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2200      	movs	r2, #0
 8003b76:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 8003b78:	e0e1      	b.n	8003d3e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	889b      	ldrh	r3, [r3, #4]
 8003b7e:	2b04      	cmp	r3, #4
 8003b80:	d105      	bne.n	8003b8e <PWM_write_range+0x46>
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	2300      	movs	r3, #0
 8003b8a:	6393      	str	r3, [r2, #56]	@ 0x38
 8003b8c:	e0d7      	b.n	8003d3e <PWM_write_range+0x1f6>
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	889b      	ldrh	r3, [r3, #4]
 8003b92:	2b08      	cmp	r3, #8
 8003b94:	d105      	bne.n	8003ba2 <PWM_write_range+0x5a>
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003ba0:	e0cd      	b.n	8003d3e <PWM_write_range+0x1f6>
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	889b      	ldrh	r3, [r3, #4]
 8003ba6:	2b0c      	cmp	r3, #12
 8003ba8:	d105      	bne.n	8003bb6 <PWM_write_range+0x6e>
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bb4:	e0c3      	b.n	8003d3e <PWM_write_range+0x1f6>
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	889b      	ldrh	r3, [r3, #4]
 8003bba:	2b10      	cmp	r3, #16
 8003bbc:	d105      	bne.n	8003bca <PWM_write_range+0x82>
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	6493      	str	r3, [r2, #72]	@ 0x48
 8003bc8:	e0b9      	b.n	8003d3e <PWM_write_range+0x1f6>
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8003bd4:	e0b3      	b.n	8003d3e <PWM_write_range+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	691b      	ldr	r3, [r3, #16]
 8003bda:	ee07 3a90 	vmov	s15, r3
 8003bde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003be2:	ed97 7a02 	vldr	s14, [r7, #8]
 8003be6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003bea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bee:	ee17 2a90 	vmov	r2, s15
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8003bfe:	33fe      	adds	r3, #254	@ 0xfe
 8003c00:	4a53      	ldr	r2, [pc, #332]	@ (8003d50 <PWM_write_range+0x208>)
 8003c02:	fba2 2303 	umull	r2, r3, r2, r3
 8003c06:	0bdb      	lsrs	r3, r3, #15
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	b29a      	uxth	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	691b      	ldr	r3, [r3, #16]
 8003c16:	ee07 3a90 	vmov	s15, r3
 8003c1a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	899b      	ldrh	r3, [r3, #12]
 8003c22:	3301      	adds	r3, #1
 8003c24:	ee07 3a90 	vmov	s15, r3
 8003c28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c2c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003c30:	ed97 7a02 	vldr	s14, [r7, #8]
 8003c34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c38:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003c3c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003c40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c44:	ee17 3a90 	vmov	r3, s15
 8003c48:	b29a      	uxth	r2, r3
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	89db      	ldrh	r3, [r3, #14]
 8003c52:	4618      	mov	r0, r3
 8003c54:	f7fc fc32 	bl	80004bc <__aeabi_i2d>
 8003c58:	4604      	mov	r4, r0
 8003c5a:	460d      	mov	r5, r1
 8003c5c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003c60:	eef0 7ae7 	vabs.f32	s15, s15
 8003c64:	ee17 0a90 	vmov	r0, s15
 8003c68:	f7fc fc3a 	bl	80004e0 <__aeabi_f2d>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	460b      	mov	r3, r1
 8003c70:	4620      	mov	r0, r4
 8003c72:	4629      	mov	r1, r5
 8003c74:	f7fc fc8c 	bl	8000590 <__aeabi_dmul>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	460b      	mov	r3, r1
 8003c7c:	4610      	mov	r0, r2
 8003c7e:	4619      	mov	r1, r3
 8003c80:	a331      	add	r3, pc, #196	@ (adr r3, 8003d48 <PWM_write_range+0x200>)
 8003c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c86:	f7fc fdad 	bl	80007e4 <__aeabi_ddiv>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	460b      	mov	r3, r1
 8003c8e:	4610      	mov	r0, r2
 8003c90:	4619      	mov	r1, r3
 8003c92:	f7fc ff3f 	bl	8000b14 <__aeabi_d2uiz>
 8003c96:	4603      	mov	r3, r0
 8003c98:	b29b      	uxth	r3, r3
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	899a      	ldrh	r2, [r3, #12]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	89da      	ldrh	r2, [r3, #14]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	89da      	ldrh	r2, [r3, #14]
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	889b      	ldrh	r3, [r3, #4]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d106      	bne.n	8003cd8 <PWM_write_range+0x190>
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	68fa      	ldr	r2, [r7, #12]
 8003cd2:	6952      	ldr	r2, [r2, #20]
 8003cd4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003cd6:	e032      	b.n	8003d3e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	889b      	ldrh	r3, [r3, #4]
 8003cdc:	2b04      	cmp	r3, #4
 8003cde:	d106      	bne.n	8003cee <PWM_write_range+0x1a6>
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	695b      	ldr	r3, [r3, #20]
 8003cea:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003cec:	e027      	b.n	8003d3e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	889b      	ldrh	r3, [r3, #4]
 8003cf2:	2b08      	cmp	r3, #8
 8003cf4:	d106      	bne.n	8003d04 <PWM_write_range+0x1bc>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8003d02:	e01c      	b.n	8003d3e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	889b      	ldrh	r3, [r3, #4]
 8003d08:	2b0c      	cmp	r3, #12
 8003d0a:	d106      	bne.n	8003d1a <PWM_write_range+0x1d2>
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	695b      	ldr	r3, [r3, #20]
 8003d16:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8003d18:	e011      	b.n	8003d3e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	889b      	ldrh	r3, [r3, #4]
 8003d1e:	2b10      	cmp	r3, #16
 8003d20:	d106      	bne.n	8003d30 <PWM_write_range+0x1e8>
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	695b      	ldr	r3, [r3, #20]
 8003d2c:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8003d2e:	e006      	b.n	8003d3e <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	695b      	ldr	r3, [r3, #20]
 8003d3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8003d3c:	e7ff      	b.n	8003d3e <PWM_write_range+0x1f6>
 8003d3e:	bf00      	nop
 8003d40:	3710      	adds	r7, #16
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bdb0      	pop	{r4, r5, r7, pc}
 8003d46:	bf00      	nop
 8003d48:	00000000 	.word	0x00000000
 8003d4c:	40efffe0 	.word	0x40efffe0
 8003d50:	80008001 	.word	0x80008001

08003d54 <QEI_init>:
* Author: pboon
*/

#include "QEI.h"

void QEI_init(QEI *qei, TIM_HandleTypeDef *htimx, int32_t ppr, uint32_t freq, float ratio, float pulley_diameter) {
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b086      	sub	sp, #24
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6178      	str	r0, [r7, #20]
 8003d5c:	6139      	str	r1, [r7, #16]
 8003d5e:	60fa      	str	r2, [r7, #12]
 8003d60:	60bb      	str	r3, [r7, #8]
 8003d62:	ed87 0a01 	vstr	s0, [r7, #4]
 8003d66:	edc7 0a00 	vstr	s1, [r7]
    qei->htimx = htimx;
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	693a      	ldr	r2, [r7, #16]
 8003d6e:	619a      	str	r2, [r3, #24]
    qei->ppr = ppr;
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	68fa      	ldr	r2, [r7, #12]
 8003d74:	621a      	str	r2, [r3, #32]
    qei->freq = freq;
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	68ba      	ldr	r2, [r7, #8]
 8003d7a:	629a      	str	r2, [r3, #40]	@ 0x28
    qei->gear_ratio = ratio;
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	655a      	str	r2, [r3, #84]	@ 0x54
    qei->pulley_diameter = pulley_diameter;
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	683a      	ldr	r2, [r7, #0]
 8003d86:	659a      	str	r2, [r3, #88]	@ 0x58

    qei->c[NOW] = 0;
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	601a      	str	r2, [r3, #0]
    qei->c[PREV] = 0;
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	2200      	movs	r2, #0
 8003d92:	605a      	str	r2, [r3, #4]
    qei->r[NOW] = 0;
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	f04f 0200 	mov.w	r2, #0
 8003d9a:	609a      	str	r2, [r3, #8]
    qei->r[PREV] = 0;
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	f04f 0200 	mov.w	r2, #0
 8003da2:	60da      	str	r2, [r3, #12]
    qei->m[NOW] = 0;
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	f04f 0200 	mov.w	r2, #0
 8003daa:	611a      	str	r2, [r3, #16]
    qei->m[PREV] = 0;
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	f04f 0200 	mov.w	r2, #0
 8003db2:	615a      	str	r2, [r3, #20]

    qei->enc_period = 65536 - (65536 % ppr);
 8003db4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003db8:	68fa      	ldr	r2, [r7, #12]
 8003dba:	fb93 f2f2 	sdiv	r2, r3, r2
 8003dbe:	68f9      	ldr	r1, [r7, #12]
 8003dc0:	fb01 f202 	mul.w	r2, r1, r2
 8003dc4:	1a9b      	subs	r3, r3, r2
 8003dc6:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	61da      	str	r2, [r3, #28]

    qei->diff_counts = 0;
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	625a      	str	r2, [r3, #36]	@ 0x24
    qei->pulses = 0;
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->rads = 0;
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	f04f 0200 	mov.w	r2, #0
 8003de0:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm = 0;
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	f04f 0200 	mov.w	r2, #0
 8003de8:	649a      	str	r2, [r3, #72]	@ 0x48
    qei->revs = 0;
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	f04f 0200 	mov.w	r2, #0
 8003df0:	63da      	str	r2, [r3, #60]	@ 0x3c

    qei->pps = 0;
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	f04f 0200 	mov.w	r2, #0
 8003df8:	62da      	str	r2, [r3, #44]	@ 0x2c
    qei->radps = 0;
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	f04f 0200 	mov.w	r2, #0
 8003e00:	635a      	str	r2, [r3, #52]	@ 0x34
    qei->mmps = 0;
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	f04f 0200 	mov.w	r2, #0
 8003e08:	64da      	str	r2, [r3, #76]	@ 0x4c
    qei->rpm = 0;
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	f04f 0200 	mov.w	r2, #0
 8003e10:	631a      	str	r2, [r3, #48]	@ 0x30

    qei->radpss = 0;
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f04f 0200 	mov.w	r2, #0
 8003e18:	645a      	str	r2, [r3, #68]	@ 0x44
    qei->mmpss = 0;
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	f04f 0200 	mov.w	r2, #0
 8003e20:	651a      	str	r2, [r3, #80]	@ 0x50

    HAL_TIM_Encoder_Start(htimx, TIM_CHANNEL_ALL);
 8003e22:	213c      	movs	r1, #60	@ 0x3c
 8003e24:	6938      	ldr	r0, [r7, #16]
 8003e26:	f00a ffa5 	bl	800ed74 <HAL_TIM_Encoder_Start>
}
 8003e2a:	bf00      	nop
 8003e2c:	3718      	adds	r7, #24
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	0000      	movs	r0, r0
 8003e34:	0000      	movs	r0, r0
	...

08003e38 <QEI_get_diff_count>:

void QEI_get_diff_count(QEI *qei) {
 8003e38:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003e3c:	b084      	sub	sp, #16
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
    // Get current counter value
    qei->c[NOW] = __HAL_TIM_GET_COUNTER(qei->htimx);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	699b      	ldr	r3, [r3, #24]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	601a      	str	r2, [r3, #0]

    // Calculate difference with handling for timer overflow/underflow
    int32_t diff_counts = qei->c[NOW] - qei->c[PREV];
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	60fb      	str	r3, [r7, #12]

    // Handle counter overflow/underflow
    if (diff_counts > qei->enc_period / 2) {
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	69db      	ldr	r3, [r3, #28]
 8003e5e:	0fda      	lsrs	r2, r3, #31
 8003e60:	4413      	add	r3, r2
 8003e62:	105b      	asrs	r3, r3, #1
 8003e64:	461a      	mov	r2, r3
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	dd05      	ble.n	8003e78 <QEI_get_diff_count+0x40>
        diff_counts -= qei->enc_period;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	69db      	ldr	r3, [r3, #28]
 8003e70:	68fa      	ldr	r2, [r7, #12]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	60fb      	str	r3, [r7, #12]
 8003e76:	e00e      	b.n	8003e96 <QEI_get_diff_count+0x5e>
    } else if (diff_counts < -(qei->enc_period / 2)) {
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	69db      	ldr	r3, [r3, #28]
 8003e7c:	0fda      	lsrs	r2, r3, #31
 8003e7e:	4413      	add	r3, r2
 8003e80:	105b      	asrs	r3, r3, #1
 8003e82:	425b      	negs	r3, r3
 8003e84:	461a      	mov	r2, r3
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	da04      	bge.n	8003e96 <QEI_get_diff_count+0x5e>
        diff_counts += qei->enc_period;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	69db      	ldr	r3, [r3, #28]
 8003e90:	68fa      	ldr	r2, [r7, #12]
 8003e92:	4413      	add	r3, r2
 8003e94:	60fb      	str	r3, [r7, #12]
    }

    qei->diff_counts = diff_counts;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	68fa      	ldr	r2, [r7, #12]
 8003e9a:	625a      	str	r2, [r3, #36]	@ 0x24

    // Update position counters
    qei->pulses += qei->diff_counts;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea4:	441a      	add	r2, r3
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->revs += (qei->diff_counts / (float)(qei->ppr)) * qei->gear_ratio;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb4:	ee07 3a90 	vmov	s15, r3
 8003eb8:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6a1b      	ldr	r3, [r3, #32]
 8003ec0:	ee07 3a90 	vmov	s15, r3
 8003ec4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ec8:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8003ed2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ed6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    qei->rads += (qei->diff_counts / (float)(qei->ppr)) * 2 * M_PI * qei->gear_ratio;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f7fc fafb 	bl	80004e0 <__aeabi_f2d>
 8003eea:	4604      	mov	r4, r0
 8003eec:	460d      	mov	r5, r1
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef2:	ee07 3a90 	vmov	s15, r3
 8003ef6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a1b      	ldr	r3, [r3, #32]
 8003efe:	ee07 3a90 	vmov	s15, r3
 8003f02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f0a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003f0e:	ee17 0a90 	vmov	r0, s15
 8003f12:	f7fc fae5 	bl	80004e0 <__aeabi_f2d>
 8003f16:	a33c      	add	r3, pc, #240	@ (adr r3, 8004008 <QEI_get_diff_count+0x1d0>)
 8003f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f1c:	f7fc fb38 	bl	8000590 <__aeabi_dmul>
 8003f20:	4602      	mov	r2, r0
 8003f22:	460b      	mov	r3, r1
 8003f24:	4690      	mov	r8, r2
 8003f26:	4699      	mov	r9, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f7fc fad7 	bl	80004e0 <__aeabi_f2d>
 8003f32:	4602      	mov	r2, r0
 8003f34:	460b      	mov	r3, r1
 8003f36:	4640      	mov	r0, r8
 8003f38:	4649      	mov	r1, r9
 8003f3a:	f7fc fb29 	bl	8000590 <__aeabi_dmul>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	460b      	mov	r3, r1
 8003f42:	4620      	mov	r0, r4
 8003f44:	4629      	mov	r1, r5
 8003f46:	f7fc f96d 	bl	8000224 <__adddf3>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	4610      	mov	r0, r2
 8003f50:	4619      	mov	r1, r3
 8003f52:	f7fc fdff 	bl	8000b54 <__aeabi_d2f>
 8003f56:	4602      	mov	r2, r0
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm += (qei->diff_counts / (float)(qei->ppr)) * M_PI * qei->pulley_diameter * qei->gear_ratio;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f60:	4618      	mov	r0, r3
 8003f62:	f7fc fabd 	bl	80004e0 <__aeabi_f2d>
 8003f66:	4604      	mov	r4, r0
 8003f68:	460d      	mov	r5, r1
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f6e:	ee07 3a90 	vmov	s15, r3
 8003f72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6a1b      	ldr	r3, [r3, #32]
 8003f7a:	ee07 3a90 	vmov	s15, r3
 8003f7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f82:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003f86:	ee16 0a90 	vmov	r0, s13
 8003f8a:	f7fc faa9 	bl	80004e0 <__aeabi_f2d>
 8003f8e:	a31e      	add	r3, pc, #120	@ (adr r3, 8004008 <QEI_get_diff_count+0x1d0>)
 8003f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f94:	f7fc fafc 	bl	8000590 <__aeabi_dmul>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	460b      	mov	r3, r1
 8003f9c:	4690      	mov	r8, r2
 8003f9e:	4699      	mov	r9, r3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7fc fa9b 	bl	80004e0 <__aeabi_f2d>
 8003faa:	4602      	mov	r2, r0
 8003fac:	460b      	mov	r3, r1
 8003fae:	4640      	mov	r0, r8
 8003fb0:	4649      	mov	r1, r9
 8003fb2:	f7fc faed 	bl	8000590 <__aeabi_dmul>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	460b      	mov	r3, r1
 8003fba:	4690      	mov	r8, r2
 8003fbc:	4699      	mov	r9, r3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f7fc fa8c 	bl	80004e0 <__aeabi_f2d>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	460b      	mov	r3, r1
 8003fcc:	4640      	mov	r0, r8
 8003fce:	4649      	mov	r1, r9
 8003fd0:	f7fc fade 	bl	8000590 <__aeabi_dmul>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	460b      	mov	r3, r1
 8003fd8:	4620      	mov	r0, r4
 8003fda:	4629      	mov	r1, r5
 8003fdc:	f7fc f922 	bl	8000224 <__adddf3>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	460b      	mov	r3, r1
 8003fe4:	4610      	mov	r0, r2
 8003fe6:	4619      	mov	r1, r3
 8003fe8:	f7fc fdb4 	bl	8000b54 <__aeabi_d2f>
 8003fec:	4602      	mov	r2, r0
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	649a      	str	r2, [r3, #72]	@ 0x48

    // Store the current counter value for next calculation
    qei->c[PREV] = qei->c[NOW];
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	605a      	str	r2, [r3, #4]
}
 8003ffa:	bf00      	nop
 8003ffc:	3710      	adds	r7, #16
 8003ffe:	46bd      	mov	sp, r7
 8004000:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004004:	f3af 8000 	nop.w
 8004008:	54442d18 	.word	0x54442d18
 800400c:	400921fb 	.word	0x400921fb

08004010 <QEI_compute_data>:

void QEI_compute_data(QEI *qei) {
 8004010:	b5b0      	push	{r4, r5, r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
    // Calculate velocity in pulses per second
    qei->pps = qei->diff_counts * ((int)(qei->freq));
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004020:	fb02 f303 	mul.w	r3, r2, r3
 8004024:	ee07 3a90 	vmov	s15, r3
 8004028:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    // Calculate angular velocity in different units
    qei->rpm = qei->pps * 60.0 / (float)(qei->ppr) * qei->gear_ratio;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004036:	4618      	mov	r0, r3
 8004038:	f7fc fa52 	bl	80004e0 <__aeabi_f2d>
 800403c:	f04f 0200 	mov.w	r2, #0
 8004040:	4b83      	ldr	r3, [pc, #524]	@ (8004250 <QEI_compute_data+0x240>)
 8004042:	f7fc faa5 	bl	8000590 <__aeabi_dmul>
 8004046:	4602      	mov	r2, r0
 8004048:	460b      	mov	r3, r1
 800404a:	4614      	mov	r4, r2
 800404c:	461d      	mov	r5, r3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a1b      	ldr	r3, [r3, #32]
 8004052:	ee07 3a90 	vmov	s15, r3
 8004056:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800405a:	ee17 0a90 	vmov	r0, s15
 800405e:	f7fc fa3f 	bl	80004e0 <__aeabi_f2d>
 8004062:	4602      	mov	r2, r0
 8004064:	460b      	mov	r3, r1
 8004066:	4620      	mov	r0, r4
 8004068:	4629      	mov	r1, r5
 800406a:	f7fc fbbb 	bl	80007e4 <__aeabi_ddiv>
 800406e:	4602      	mov	r2, r0
 8004070:	460b      	mov	r3, r1
 8004072:	4614      	mov	r4, r2
 8004074:	461d      	mov	r5, r3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800407a:	4618      	mov	r0, r3
 800407c:	f7fc fa30 	bl	80004e0 <__aeabi_f2d>
 8004080:	4602      	mov	r2, r0
 8004082:	460b      	mov	r3, r1
 8004084:	4620      	mov	r0, r4
 8004086:	4629      	mov	r1, r5
 8004088:	f7fc fa82 	bl	8000590 <__aeabi_dmul>
 800408c:	4602      	mov	r2, r0
 800408e:	460b      	mov	r3, r1
 8004090:	4610      	mov	r0, r2
 8004092:	4619      	mov	r1, r3
 8004094:	f7fc fd5e 	bl	8000b54 <__aeabi_d2f>
 8004098:	4602      	mov	r2, r0
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	631a      	str	r2, [r3, #48]	@ 0x30
    qei->radps = qei->pps * 2 * M_PI / (float)(qei->ppr) * qei->gear_ratio;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80040a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80040a8:	ee17 0a90 	vmov	r0, s15
 80040ac:	f7fc fa18 	bl	80004e0 <__aeabi_f2d>
 80040b0:	a365      	add	r3, pc, #404	@ (adr r3, 8004248 <QEI_compute_data+0x238>)
 80040b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040b6:	f7fc fa6b 	bl	8000590 <__aeabi_dmul>
 80040ba:	4602      	mov	r2, r0
 80040bc:	460b      	mov	r3, r1
 80040be:	4614      	mov	r4, r2
 80040c0:	461d      	mov	r5, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6a1b      	ldr	r3, [r3, #32]
 80040c6:	ee07 3a90 	vmov	s15, r3
 80040ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040ce:	ee17 0a90 	vmov	r0, s15
 80040d2:	f7fc fa05 	bl	80004e0 <__aeabi_f2d>
 80040d6:	4602      	mov	r2, r0
 80040d8:	460b      	mov	r3, r1
 80040da:	4620      	mov	r0, r4
 80040dc:	4629      	mov	r1, r5
 80040de:	f7fc fb81 	bl	80007e4 <__aeabi_ddiv>
 80040e2:	4602      	mov	r2, r0
 80040e4:	460b      	mov	r3, r1
 80040e6:	4614      	mov	r4, r2
 80040e8:	461d      	mov	r5, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7fc f9f6 	bl	80004e0 <__aeabi_f2d>
 80040f4:	4602      	mov	r2, r0
 80040f6:	460b      	mov	r3, r1
 80040f8:	4620      	mov	r0, r4
 80040fa:	4629      	mov	r1, r5
 80040fc:	f7fc fa48 	bl	8000590 <__aeabi_dmul>
 8004100:	4602      	mov	r2, r0
 8004102:	460b      	mov	r3, r1
 8004104:	4610      	mov	r0, r2
 8004106:	4619      	mov	r1, r3
 8004108:	f7fc fd24 	bl	8000b54 <__aeabi_d2f>
 800410c:	4602      	mov	r2, r0
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	635a      	str	r2, [r3, #52]	@ 0x34

    // Calculate linear velocity
    qei->mmps = qei->pps * M_PI * qei->pulley_diameter / (float)(qei->ppr) * qei->gear_ratio;  // Assuming 10mm per rev
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004116:	4618      	mov	r0, r3
 8004118:	f7fc f9e2 	bl	80004e0 <__aeabi_f2d>
 800411c:	a34a      	add	r3, pc, #296	@ (adr r3, 8004248 <QEI_compute_data+0x238>)
 800411e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004122:	f7fc fa35 	bl	8000590 <__aeabi_dmul>
 8004126:	4602      	mov	r2, r0
 8004128:	460b      	mov	r3, r1
 800412a:	4614      	mov	r4, r2
 800412c:	461d      	mov	r5, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004132:	4618      	mov	r0, r3
 8004134:	f7fc f9d4 	bl	80004e0 <__aeabi_f2d>
 8004138:	4602      	mov	r2, r0
 800413a:	460b      	mov	r3, r1
 800413c:	4620      	mov	r0, r4
 800413e:	4629      	mov	r1, r5
 8004140:	f7fc fa26 	bl	8000590 <__aeabi_dmul>
 8004144:	4602      	mov	r2, r0
 8004146:	460b      	mov	r3, r1
 8004148:	4614      	mov	r4, r2
 800414a:	461d      	mov	r5, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a1b      	ldr	r3, [r3, #32]
 8004150:	ee07 3a90 	vmov	s15, r3
 8004154:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004158:	ee17 0a90 	vmov	r0, s15
 800415c:	f7fc f9c0 	bl	80004e0 <__aeabi_f2d>
 8004160:	4602      	mov	r2, r0
 8004162:	460b      	mov	r3, r1
 8004164:	4620      	mov	r0, r4
 8004166:	4629      	mov	r1, r5
 8004168:	f7fc fb3c 	bl	80007e4 <__aeabi_ddiv>
 800416c:	4602      	mov	r2, r0
 800416e:	460b      	mov	r3, r1
 8004170:	4614      	mov	r4, r2
 8004172:	461d      	mov	r5, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004178:	4618      	mov	r0, r3
 800417a:	f7fc f9b1 	bl	80004e0 <__aeabi_f2d>
 800417e:	4602      	mov	r2, r0
 8004180:	460b      	mov	r3, r1
 8004182:	4620      	mov	r0, r4
 8004184:	4629      	mov	r1, r5
 8004186:	f7fc fa03 	bl	8000590 <__aeabi_dmul>
 800418a:	4602      	mov	r2, r0
 800418c:	460b      	mov	r3, r1
 800418e:	4610      	mov	r0, r2
 8004190:	4619      	mov	r1, r3
 8004192:	f7fc fcdf 	bl	8000b54 <__aeabi_d2f>
 8004196:	4602      	mov	r2, r0
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Store current angular velocity for acceleration calculation
    qei->r[NOW] = qei->radps;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	609a      	str	r2, [r3, #8]

    // Store current linear velocity for acceleration calculation
    qei->m[NOW] = qei->mmps;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	611a      	str	r2, [r3, #16]

    // Calculate acceleration
    float diff_angular_velocity = qei->r[NOW] - qei->r[PREV];
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	ed93 7a02 	vldr	s14, [r3, #8]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	edd3 7a03 	vldr	s15, [r3, #12]
 80041b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041bc:	edc7 7a03 	vstr	s15, [r7, #12]
    qei->radpss = (diff_angular_velocity == 0) ? 0 : diff_angular_velocity * qei->freq;
 80041c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80041c4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80041c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041cc:	d00a      	beq.n	80041e4 <QEI_compute_data+0x1d4>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041d2:	ee07 3a90 	vmov	s15, r3
 80041d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80041da:	edd7 7a03 	vldr	s15, [r7, #12]
 80041de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041e2:	e001      	b.n	80041e8 <QEI_compute_data+0x1d8>
 80041e4:	eddf 7a1b 	vldr	s15, [pc, #108]	@ 8004254 <QEI_compute_data+0x244>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

    float diff_linear_velocity = qei->m[NOW] - qei->m[PREV];
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	ed93 7a04 	vldr	s14, [r3, #16]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	edd3 7a05 	vldr	s15, [r3, #20]
 80041fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041fe:	edc7 7a02 	vstr	s15, [r7, #8]
    qei->mmpss = (diff_linear_velocity == 0) ? 0 : diff_linear_velocity * qei->freq;
 8004202:	edd7 7a02 	vldr	s15, [r7, #8]
 8004206:	eef5 7a40 	vcmp.f32	s15, #0.0
 800420a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800420e:	d00a      	beq.n	8004226 <QEI_compute_data+0x216>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004214:	ee07 3a90 	vmov	s15, r3
 8004218:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800421c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004220:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004224:	e001      	b.n	800422a <QEI_compute_data+0x21a>
 8004226:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8004254 <QEI_compute_data+0x244>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

    // Store current velocity for next acceleration calculation
    qei->r[PREV] = qei->r[NOW];
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	689a      	ldr	r2, [r3, #8]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	60da      	str	r2, [r3, #12]
    qei->m[PREV] = qei->m[NOW];
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	691a      	ldr	r2, [r3, #16]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	615a      	str	r2, [r3, #20]
}
 8004240:	bf00      	nop
 8004242:	3710      	adds	r7, #16
 8004244:	46bd      	mov	sp, r7
 8004246:	bdb0      	pop	{r4, r5, r7, pc}
 8004248:	54442d18 	.word	0x54442d18
 800424c:	400921fb 	.word	0x400921fb
 8004250:	404e0000 	.word	0x404e0000
 8004254:	00000000 	.word	0x00000000

08004258 <QEI_reset>:

void QEI_reset(QEI *qei) {
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
    // Reset counter history
    qei->c[NOW] = 0;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	601a      	str	r2, [r3, #0]
    qei->c[PREV] = 0;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	605a      	str	r2, [r3, #4]

    // Reset all position and velocity values
    qei->diff_counts = 0;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	625a      	str	r2, [r3, #36]	@ 0x24
    qei->rpm = 0;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f04f 0200 	mov.w	r2, #0
 8004278:	631a      	str	r2, [r3, #48]	@ 0x30
    qei->pulses = 0;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->revs = 0;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f04f 0200 	mov.w	r2, #0
 8004286:	63da      	str	r2, [r3, #60]	@ 0x3c
    qei->rads = 0;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f04f 0200 	mov.w	r2, #0
 800428e:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm = 0;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f04f 0200 	mov.w	r2, #0
 8004296:	649a      	str	r2, [r3, #72]	@ 0x48

    // Reset velocity history
    qei->r[NOW] = 0;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f04f 0200 	mov.w	r2, #0
 800429e:	609a      	str	r2, [r3, #8]
    qei->r[PREV] = 0;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f04f 0200 	mov.w	r2, #0
 80042a6:	60da      	str	r2, [r3, #12]
    qei->m[NOW] = 0;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f04f 0200 	mov.w	r2, #0
 80042ae:	611a      	str	r2, [r3, #16]
    qei->m[PREV] = 0;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	f04f 0200 	mov.w	r2, #0
 80042b6:	615a      	str	r2, [r3, #20]
}
 80042b8:	bf00      	nop
 80042ba:	370c      	adds	r7, #12
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr

080042c4 <Trapezoidal_Generator>:
 */

#include "Trapezoidal.h"

void Trapezoidal_Generator(volatile Trapezoidal_GenStruct *trapGen,
        float32_t initial_p, float32_t target_p, float32_t vmax, float32_t amax) {
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b08e      	sub	sp, #56	@ 0x38
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6178      	str	r0, [r7, #20]
 80042cc:	ed87 0a04 	vstr	s0, [r7, #16]
 80042d0:	edc7 0a03 	vstr	s1, [r7, #12]
 80042d4:	ed87 1a02 	vstr	s2, [r7, #8]
 80042d8:	edc7 1a01 	vstr	s3, [r7, #4]
    // Set default values
    trapGen->dir = 0;
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	2200      	movs	r2, #0
 80042e0:	741a      	strb	r2, [r3, #16]
    trapGen->time_total = 0.0f;
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	f04f 0200 	mov.w	r2, #0
 80042e8:	60da      	str	r2, [r3, #12]
    trapGen->t1 = 0.0f;
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	f04f 0200 	mov.w	r2, #0
 80042f0:	601a      	str	r2, [r3, #0]
    trapGen->t2 = 0.0f;
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	f04f 0200 	mov.w	r2, #0
 80042f8:	605a      	str	r2, [r3, #4]
    trapGen->t3 = 0.0f;
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	f04f 0200 	mov.w	r2, #0
 8004300:	609a      	str	r2, [r3, #8]

    // Calculate the distance to travel
    float32_t distance = fabsf(target_p - initial_p);
 8004302:	ed97 7a03 	vldr	s14, [r7, #12]
 8004306:	edd7 7a04 	vldr	s15, [r7, #16]
 800430a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800430e:	eef0 7ae7 	vabs.f32	s15, s15
 8004312:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // Determine the direction of the motion
    if (target_p - initial_p < 0) {
 8004316:	ed97 7a03 	vldr	s14, [r7, #12]
 800431a:	edd7 7a04 	vldr	s15, [r7, #16]
 800431e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004322:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800432a:	d503      	bpl.n	8004334 <Trapezoidal_Generator+0x70>
        trapGen->dir = -1;
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	22ff      	movs	r2, #255	@ 0xff
 8004330:	741a      	strb	r2, [r3, #16]
 8004332:	e002      	b.n	800433a <Trapezoidal_Generator+0x76>
    } else {
        trapGen->dir = 1;
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	2201      	movs	r2, #1
 8004338:	741a      	strb	r2, [r3, #16]
    }

    // If no movement required or zero acceleration
    if (distance == 0.0f || amax == 0.0f) {
 800433a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800433e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004346:	d006      	beq.n	8004356 <Trapezoidal_Generator+0x92>
 8004348:	edd7 7a01 	vldr	s15, [r7, #4]
 800434c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004354:	d104      	bne.n	8004360 <Trapezoidal_Generator+0x9c>
        trapGen->time_total = 0.0f;
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	f04f 0200 	mov.w	r2, #0
 800435c:	60da      	str	r2, [r3, #12]
        return;
 800435e:	e06f      	b.n	8004440 <Trapezoidal_Generator+0x17c>
    }

    // Time to reach maximum velocity (assuming we can)
    float32_t ta = vmax / amax;
 8004360:	edd7 6a02 	vldr	s13, [r7, #8]
 8004364:	ed97 7a01 	vldr	s14, [r7, #4]
 8004368:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800436c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Distance traveled during acceleration and deceleration phases
    float32_t sa = 0.5f * amax * ta * ta;  // Distance in acceleration phase
 8004370:	edd7 7a01 	vldr	s15, [r7, #4]
 8004374:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004378:	ee27 7a87 	vmul.f32	s14, s15, s14
 800437c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8004380:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004384:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8004388:	ee67 7a27 	vmul.f32	s15, s14, s15
 800438c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float32_t sd = sa;                     // Distance in deceleration phase (same as acceleration)
 8004390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004392:	62bb      	str	r3, [r7, #40]	@ 0x28
    float32_t s_accdec = sa + sd;          // Total distance for acceleration + deceleration
 8004394:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004398:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800439c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043a0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Check if we have enough distance to reach maximum velocity
    if (distance >= s_accdec) {
 80043a4:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80043a8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80043ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043b4:	db27      	blt.n	8004406 <Trapezoidal_Generator+0x142>
        // Trapezoidal profile - we can reach maximum velocity
        float32_t sc = distance - s_accdec;  // Distance at constant velocity
 80043b6:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80043ba:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80043be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80043c2:	edc7 7a07 	vstr	s15, [r7, #28]
        float32_t tc = sc / vmax;            // Time at constant velocity
 80043c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80043ca:	ed97 7a02 	vldr	s14, [r7, #8]
 80043ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043d2:	edc7 7a06 	vstr	s15, [r7, #24]

        trapGen->t1 = ta;                    // End of acceleration phase
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043da:	601a      	str	r2, [r3, #0]
        trapGen->t2 = ta + tc;               // End of constant velocity phase
 80043dc:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80043e0:	edd7 7a06 	vldr	s15, [r7, #24]
 80043e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	edc3 7a01 	vstr	s15, [r3, #4]
        trapGen->t3 = 2 * ta + tc;           // End of deceleration phase
 80043ee:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80043f2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80043f6:	edd7 7a06 	vldr	s15, [r7, #24]
 80043fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	edc3 7a02 	vstr	s15, [r3, #8]
 8004404:	e018      	b.n	8004438 <Trapezoidal_Generator+0x174>
        // For a triangular profile, we need to find the time to reach peak velocity
        // and the peak velocity itself

        // Using distance = 2 * (0.5 * amax * tp^2) and solving for tp
        // where tp is the time to reach peak velocity (half the total time)
        float32_t tp = sqrtf(distance / amax);
 8004406:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800440a:	edd7 7a01 	vldr	s15, [r7, #4]
 800440e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004412:	eeb0 0a66 	vmov.f32	s0, s13
 8004416:	f00e feff 	bl	8013218 <sqrtf>
 800441a:	ed87 0a08 	vstr	s0, [r7, #32]

        trapGen->t1 = tp;                    // End of acceleration phase
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	6a3a      	ldr	r2, [r7, #32]
 8004422:	601a      	str	r2, [r3, #0]
        trapGen->t2 = tp;                    // No constant velocity phase
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	6a3a      	ldr	r2, [r7, #32]
 8004428:	605a      	str	r2, [r3, #4]
        trapGen->t3 = 2 * tp;                // End of deceleration phase
 800442a:	edd7 7a08 	vldr	s15, [r7, #32]
 800442e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    trapGen->time_total = trapGen->t3;
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	689a      	ldr	r2, [r3, #8]
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	60da      	str	r2, [r3, #12]
}
 8004440:	3738      	adds	r7, #56	@ 0x38
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
	...

08004448 <Trapezoidal_Evaluated>:

void Trapezoidal_Evaluated(volatile Trapezoidal_GenStruct *trapGen,
        volatile Trapezoidal_EvaStruct *evaTrapezoidal, float32_t initial_p,
        float32_t target_p, float32_t vmax, float32_t amax) {
 8004448:	b480      	push	{r7}
 800444a:	b08d      	sub	sp, #52	@ 0x34
 800444c:	af00      	add	r7, sp, #0
 800444e:	6178      	str	r0, [r7, #20]
 8004450:	6139      	str	r1, [r7, #16]
 8004452:	ed87 0a03 	vstr	s0, [r7, #12]
 8004456:	edc7 0a02 	vstr	s1, [r7, #8]
 800445a:	ed87 1a01 	vstr	s2, [r7, #4]
 800445e:	edc7 1a00 	vstr	s3, [r7]

    // Update current time (assuming 1ms intervals)
    evaTrapezoidal->t += 1.0f / 1000.0f;
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	edd3 7a03 	vldr	s15, [r3, #12]
 8004468:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 80046ec <Trapezoidal_Evaluated+0x2a4>
 800446c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	edc3 7a03 	vstr	s15, [r3, #12]

    // Check if trajectory is still active
    if (evaTrapezoidal->t <= trapGen->time_total) {
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	ed93 7a03 	vldr	s14, [r3, #12]
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	edd3 7a03 	vldr	s15, [r3, #12]
 8004482:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800448a:	f200 811b 	bhi.w	80046c4 <Trapezoidal_Evaluated+0x27c>
        evaTrapezoidal->isFinised = false;
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	2200      	movs	r2, #0
 8004492:	741a      	strb	r2, [r3, #16]

        // Calculate direction-adjusted acceleration
        float32_t accel = amax * trapGen->dir;
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	7c1b      	ldrb	r3, [r3, #16]
 8004498:	b25b      	sxtb	r3, r3
 800449a:	ee07 3a90 	vmov	s15, r3
 800449e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80044a2:	ed97 7a00 	vldr	s14, [r7]
 80044a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044aa:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

        // Calculate peak velocity (might be vmax or lower for triangular profile)
        float32_t peak_vel;
        if (trapGen->t1 == trapGen->t2) {
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	ed93 7a00 	vldr	s14, [r3]
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	edd3 7a01 	vldr	s15, [r3, #4]
 80044ba:	eeb4 7a67 	vcmp.f32	s14, s15
 80044be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044c2:	d109      	bne.n	80044d8 <Trapezoidal_Evaluated+0x90>
            // Triangular profile - peak velocity is at t1
            peak_vel = accel * trapGen->t1;
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	edd3 7a00 	vldr	s15, [r3]
 80044ca:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80044ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044d2:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 80044d6:	e00c      	b.n	80044f2 <Trapezoidal_Evaluated+0xaa>
        } else {
            // Trapezoidal profile - peak velocity is vmax with direction
            peak_vel = vmax * trapGen->dir;
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	7c1b      	ldrb	r3, [r3, #16]
 80044dc:	b25b      	sxtb	r3, r3
 80044de:	ee07 3a90 	vmov	s15, r3
 80044e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80044e6:	ed97 7a01 	vldr	s14, [r7, #4]
 80044ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044ee:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        }

        // Acceleration phase
        if (evaTrapezoidal->t <= trapGen->t1) {
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	ed93 7a03 	vldr	s14, [r3, #12]
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	edd3 7a00 	vldr	s15, [r3]
 80044fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004506:	d824      	bhi.n	8004552 <Trapezoidal_Evaluated+0x10a>
            // Position calculation: p = p0 + 0.5*a*t
            evaTrapezoidal->setposition = initial_p + 0.5f * accel * evaTrapezoidal->t * evaTrapezoidal->t;
 8004508:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800450c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004510:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	edd3 7a03 	vldr	s15, [r3, #12]
 800451a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	edd3 7a03 	vldr	s15, [r3, #12]
 8004524:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004528:	edd7 7a03 	vldr	s15, [r7, #12]
 800452c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	edc3 7a00 	vstr	s15, [r3]

            // Velocity calculation: v = a*t
            evaTrapezoidal->setvelocity = accel * evaTrapezoidal->t;
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	ed93 7a03 	vldr	s14, [r3, #12]
 800453c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004540:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	edc3 7a01 	vstr	s15, [r3, #4]

            // Constant acceleration
            evaTrapezoidal->setacceleration = accel;
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800454e:	609a      	str	r2, [r3, #8]
        // Ensure final position is exactly target_p
        evaTrapezoidal->setposition = target_p;
        evaTrapezoidal->setvelocity = 0.0f;
        evaTrapezoidal->setacceleration = 0.0f;
    }
}
 8004550:	e0c6      	b.n	80046e0 <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t2) {
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	ed93 7a03 	vldr	s14, [r3, #12]
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	edd3 7a01 	vldr	s15, [r3, #4]
 800455e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004566:	d830      	bhi.n	80045ca <Trapezoidal_Evaluated+0x182>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 8004568:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800456c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004570:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	edd3 7a00 	vldr	s15, [r3]
 800457a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	edd3 7a00 	vldr	s15, [r3]
 8004584:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004588:	ed97 7a03 	vldr	s14, [r7, #12]
 800458c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004590:	edc7 7a06 	vstr	s15, [r7, #24]
            evaTrapezoidal->setposition = p1 + peak_vel * (evaTrapezoidal->t - trapGen->t1);
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	ed93 7a03 	vldr	s14, [r3, #12]
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	edd3 7a00 	vldr	s15, [r3]
 80045a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80045a4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80045a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80045ac:	edd7 7a06 	vldr	s15, [r7, #24]
 80045b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel;
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045be:	605a      	str	r2, [r3, #4]
            evaTrapezoidal->setacceleration = 0.0f;
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	f04f 0200 	mov.w	r2, #0
 80045c6:	609a      	str	r2, [r3, #8]
}
 80045c8:	e08a      	b.n	80046e0 <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t3) {
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	ed93 7a03 	vldr	s14, [r3, #12]
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	edd3 7a02 	vldr	s15, [r3, #8]
 80045d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80045da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045de:	d900      	bls.n	80045e2 <Trapezoidal_Evaluated+0x19a>
}
 80045e0:	e07e      	b.n	80046e0 <Trapezoidal_Evaluated+0x298>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 80045e2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80045e6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80045ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	edd3 7a00 	vldr	s15, [r3]
 80045f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	edd3 7a00 	vldr	s15, [r3]
 80045fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004602:	ed97 7a03 	vldr	s14, [r7, #12]
 8004606:	ee77 7a27 	vadd.f32	s15, s14, s15
 800460a:	edc7 7a08 	vstr	s15, [r7, #32]
            float32_t p2 = p1;
 800460e:	6a3b      	ldr	r3, [r7, #32]
 8004610:	62bb      	str	r3, [r7, #40]	@ 0x28
            if (trapGen->t2 > trapGen->t1) {
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	ed93 7a01 	vldr	s14, [r3, #4]
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	edd3 7a00 	vldr	s15, [r3]
 800461e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004626:	dd11      	ble.n	800464c <Trapezoidal_Evaluated+0x204>
                p2 += peak_vel * (trapGen->t2 - trapGen->t1);
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	ed93 7a01 	vldr	s14, [r3, #4]
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	edd3 7a00 	vldr	s15, [r3]
 8004634:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004638:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800463c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004640:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8004644:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004648:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            float32_t td = evaTrapezoidal->t - trapGen->t2;
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	ed93 7a03 	vldr	s14, [r3, #12]
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	edd3 7a01 	vldr	s15, [r3, #4]
 8004658:	ee77 7a67 	vsub.f32	s15, s14, s15
 800465c:	edc7 7a07 	vstr	s15, [r7, #28]
            evaTrapezoidal->setposition = p2 + peak_vel * td - 0.5f * accel * td * td;
 8004660:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004664:	edd7 7a07 	vldr	s15, [r7, #28]
 8004668:	ee27 7a27 	vmul.f32	s14, s14, s15
 800466c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004670:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004674:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004678:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800467c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8004680:	edd7 7a07 	vldr	s15, [r7, #28]
 8004684:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004688:	edd7 7a07 	vldr	s15, [r7, #28]
 800468c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004690:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel - accel * td;
 800469a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800469e:	edd7 7a07 	vldr	s15, [r7, #28]
 80046a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046a6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80046aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	edc3 7a01 	vstr	s15, [r3, #4]
            evaTrapezoidal->setacceleration = -accel;
 80046b4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80046b8:	eef1 7a67 	vneg.f32	s15, s15
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80046c2:	e00d      	b.n	80046e0 <Trapezoidal_Evaluated+0x298>
        evaTrapezoidal->isFinised = true;
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	2201      	movs	r2, #1
 80046c8:	741a      	strb	r2, [r3, #16]
        evaTrapezoidal->setposition = target_p;
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	68ba      	ldr	r2, [r7, #8]
 80046ce:	601a      	str	r2, [r3, #0]
        evaTrapezoidal->setvelocity = 0.0f;
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	f04f 0200 	mov.w	r2, #0
 80046d6:	605a      	str	r2, [r3, #4]
        evaTrapezoidal->setacceleration = 0.0f;
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	f04f 0200 	mov.w	r2, #0
 80046de:	609a      	str	r2, [r3, #8]
}
 80046e0:	bf00      	nop
 80046e2:	3734      	adds	r7, #52	@ 0x34
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr
 80046ec:	3a83126f 	.word	0x3a83126f

080046f0 <temperature_to_base>:
    "ns", "us", "ms", "s", "min", "hour", "day",
    "C", "F", "K"
};

/* Custom conversion functions for temperature */
static float temperature_to_base(float value, Unit from_unit) {
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	ed87 0a01 	vstr	s0, [r7, #4]
 80046fa:	4603      	mov	r3, r0
 80046fc:	70fb      	strb	r3, [r7, #3]
    switch (from_unit) {
 80046fe:	78fb      	ldrb	r3, [r7, #3]
 8004700:	2b1a      	cmp	r3, #26
 8004702:	d018      	beq.n	8004736 <temperature_to_base+0x46>
 8004704:	2b1a      	cmp	r3, #26
 8004706:	dc1d      	bgt.n	8004744 <temperature_to_base+0x54>
 8004708:	2b18      	cmp	r3, #24
 800470a:	d002      	beq.n	8004712 <temperature_to_base+0x22>
 800470c:	2b19      	cmp	r3, #25
 800470e:	d003      	beq.n	8004718 <temperature_to_base+0x28>
 8004710:	e018      	b.n	8004744 <temperature_to_base+0x54>
        case UNIT_CELSIUS:
            return value;  /* Base unit is Celsius */
 8004712:	edd7 7a01 	vldr	s15, [r7, #4]
 8004716:	e017      	b.n	8004748 <temperature_to_base+0x58>
        case UNIT_FAHRENHEIT:
            return (value - 32.0f) * 5.0f / 9.0f;
 8004718:	edd7 7a01 	vldr	s15, [r7, #4]
 800471c:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8004758 <temperature_to_base+0x68>
 8004720:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004724:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8004728:	ee27 7a87 	vmul.f32	s14, s15, s14
 800472c:	eef2 6a02 	vmov.f32	s13, #34	@ 0x41100000  9.0
 8004730:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004734:	e008      	b.n	8004748 <temperature_to_base+0x58>
        case UNIT_KELVIN:
            return value - 273.15f;
 8004736:	edd7 7a01 	vldr	s15, [r7, #4]
 800473a:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800475c <temperature_to_base+0x6c>
 800473e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004742:	e001      	b.n	8004748 <temperature_to_base+0x58>
        default:
            return value;
 8004744:	edd7 7a01 	vldr	s15, [r7, #4]
    }
}
 8004748:	eeb0 0a67 	vmov.f32	s0, s15
 800474c:	370c      	adds	r7, #12
 800474e:	46bd      	mov	sp, r7
 8004750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004754:	4770      	bx	lr
 8004756:	bf00      	nop
 8004758:	42000000 	.word	0x42000000
 800475c:	43889333 	.word	0x43889333

08004760 <temperature_from_base>:

static float temperature_from_base(float value, Unit to_unit) {
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	ed87 0a01 	vstr	s0, [r7, #4]
 800476a:	4603      	mov	r3, r0
 800476c:	70fb      	strb	r3, [r7, #3]
    switch (to_unit) {
 800476e:	78fb      	ldrb	r3, [r7, #3]
 8004770:	2b1a      	cmp	r3, #26
 8004772:	d018      	beq.n	80047a6 <temperature_from_base+0x46>
 8004774:	2b1a      	cmp	r3, #26
 8004776:	dc1d      	bgt.n	80047b4 <temperature_from_base+0x54>
 8004778:	2b18      	cmp	r3, #24
 800477a:	d002      	beq.n	8004782 <temperature_from_base+0x22>
 800477c:	2b19      	cmp	r3, #25
 800477e:	d003      	beq.n	8004788 <temperature_from_base+0x28>
 8004780:	e018      	b.n	80047b4 <temperature_from_base+0x54>
        case UNIT_CELSIUS:
            return value;  /* Base unit is Celsius */
 8004782:	edd7 7a01 	vldr	s15, [r7, #4]
 8004786:	e017      	b.n	80047b8 <temperature_from_base+0x58>
        case UNIT_FAHRENHEIT:
            return (value * 9.0f / 5.0f) + 32.0f;
 8004788:	edd7 7a01 	vldr	s15, [r7, #4]
 800478c:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8004790:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004794:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8004798:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800479c:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80047c8 <temperature_from_base+0x68>
 80047a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80047a4:	e008      	b.n	80047b8 <temperature_from_base+0x58>
        case UNIT_KELVIN:
            return value + 273.15f;
 80047a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80047aa:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80047cc <temperature_from_base+0x6c>
 80047ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 80047b2:	e001      	b.n	80047b8 <temperature_from_base+0x58>
        default:
            return value;
 80047b4:	edd7 7a01 	vldr	s15, [r7, #4]
    }
}
 80047b8:	eeb0 0a67 	vmov.f32	s0, s15
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr
 80047c6:	bf00      	nop
 80047c8:	42000000 	.word	0x42000000
 80047cc:	43889333 	.word	0x43889333

080047d0 <init_length_converter>:

/* Initialize unit converters with conversion factors */
static void init_length_converter(UnitConverter *converter) {
 80047d0:	b480      	push	{r7}
 80047d2:	b085      	sub	sp, #20
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_LENGTH;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2200      	movs	r2, #0
 80047dc:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_M;  /* Meter is the base unit */
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2202      	movs	r2, #2
 80047e2:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 80047e4:	2300      	movs	r3, #0
 80047e6:	60fb      	str	r3, [r7, #12]
 80047e8:	e00a      	b.n	8004800 <init_length_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	009b      	lsls	r3, r3, #2
 80047f0:	4413      	add	r3, r2
 80047f2:	3304      	adds	r3, #4
 80047f4:	f04f 0200 	mov.w	r2, #0
 80047f8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	3301      	adds	r3, #1
 80047fe:	60fb      	str	r3, [r7, #12]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2b1a      	cmp	r3, #26
 8004804:	ddf1      	ble.n	80047ea <init_length_converter+0x1a>
    }

    /* Set conversion factors for length units (to convert to meters) */
    converter->conversion_factors[UNIT_MM] = 0.001f;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a11      	ldr	r2, [pc, #68]	@ (8004850 <init_length_converter+0x80>)
 800480a:	605a      	str	r2, [r3, #4]
    converter->conversion_factors[UNIT_CM] = 0.01f;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a11      	ldr	r2, [pc, #68]	@ (8004854 <init_length_converter+0x84>)
 8004810:	609a      	str	r2, [r3, #8]
    converter->conversion_factors[UNIT_M] = 1.0f;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004818:	60da      	str	r2, [r3, #12]
    converter->conversion_factors[UNIT_KM] = 1000.0f;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a0e      	ldr	r2, [pc, #56]	@ (8004858 <init_length_converter+0x88>)
 800481e:	611a      	str	r2, [r3, #16]
    converter->conversion_factors[UNIT_INCH] = 0.0254f;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a0e      	ldr	r2, [pc, #56]	@ (800485c <init_length_converter+0x8c>)
 8004824:	615a      	str	r2, [r3, #20]
    converter->conversion_factors[UNIT_FOOT] = 0.3048f;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a0d      	ldr	r2, [pc, #52]	@ (8004860 <init_length_converter+0x90>)
 800482a:	619a      	str	r2, [r3, #24]
    converter->conversion_factors[UNIT_YARD] = 0.9144f;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	4a0d      	ldr	r2, [pc, #52]	@ (8004864 <init_length_converter+0x94>)
 8004830:	61da      	str	r2, [r3, #28]
    converter->conversion_factors[UNIT_MILE] = 1609.344f;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a0c      	ldr	r2, [pc, #48]	@ (8004868 <init_length_converter+0x98>)
 8004836:	621a      	str	r2, [r3, #32]

    converter->to_base = NULL;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004844:	bf00      	nop
 8004846:	3714      	adds	r7, #20
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr
 8004850:	3a83126f 	.word	0x3a83126f
 8004854:	3c23d70a 	.word	0x3c23d70a
 8004858:	447a0000 	.word	0x447a0000
 800485c:	3cd013a9 	.word	0x3cd013a9
 8004860:	3e9c0ebf 	.word	0x3e9c0ebf
 8004864:	3f6a161e 	.word	0x3f6a161e
 8004868:	44c92b02 	.word	0x44c92b02

0800486c <init_mass_converter>:

static void init_mass_converter(UnitConverter *converter) {
 800486c:	b480      	push	{r7}
 800486e:	b085      	sub	sp, #20
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_MASS;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2201      	movs	r2, #1
 8004878:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_KG;  /* Kilogram is the base unit */
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	220a      	movs	r2, #10
 800487e:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004880:	2300      	movs	r3, #0
 8004882:	60fb      	str	r3, [r7, #12]
 8004884:	e00a      	b.n	800489c <init_mass_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	4413      	add	r3, r2
 800488e:	3304      	adds	r3, #4
 8004890:	f04f 0200 	mov.w	r2, #0
 8004894:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	3301      	adds	r3, #1
 800489a:	60fb      	str	r3, [r7, #12]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2b1a      	cmp	r3, #26
 80048a0:	ddf1      	ble.n	8004886 <init_mass_converter+0x1a>
    }

    /* Set conversion factors for mass units (to convert to kilograms) */
    converter->conversion_factors[UNIT_MG] = 0.000001f;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a0e      	ldr	r2, [pc, #56]	@ (80048e0 <init_mass_converter+0x74>)
 80048a6:	625a      	str	r2, [r3, #36]	@ 0x24
    converter->conversion_factors[UNIT_G] = 0.001f;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4a0e      	ldr	r2, [pc, #56]	@ (80048e4 <init_mass_converter+0x78>)
 80048ac:	629a      	str	r2, [r3, #40]	@ 0x28
    converter->conversion_factors[UNIT_KG] = 1.0f;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80048b4:	62da      	str	r2, [r3, #44]	@ 0x2c
    converter->conversion_factors[UNIT_TON] = 1000.0f;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a0b      	ldr	r2, [pc, #44]	@ (80048e8 <init_mass_converter+0x7c>)
 80048ba:	631a      	str	r2, [r3, #48]	@ 0x30
    converter->conversion_factors[UNIT_OZ] = 0.0283495f;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a0b      	ldr	r2, [pc, #44]	@ (80048ec <init_mass_converter+0x80>)
 80048c0:	635a      	str	r2, [r3, #52]	@ 0x34
    converter->conversion_factors[UNIT_LB] = 0.453592f;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a0a      	ldr	r2, [pc, #40]	@ (80048f0 <init_mass_converter+0x84>)
 80048c6:	639a      	str	r2, [r3, #56]	@ 0x38

    converter->to_base = NULL;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80048d4:	bf00      	nop
 80048d6:	3714      	adds	r7, #20
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr
 80048e0:	358637bd 	.word	0x358637bd
 80048e4:	3a83126f 	.word	0x3a83126f
 80048e8:	447a0000 	.word	0x447a0000
 80048ec:	3ce83d36 	.word	0x3ce83d36
 80048f0:	3ee83d36 	.word	0x3ee83d36

080048f4 <init_angle_converter>:

static void init_angle_converter(UnitConverter *converter) {
 80048f4:	b480      	push	{r7}
 80048f6:	b085      	sub	sp, #20
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_ANGLE;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2202      	movs	r2, #2
 8004900:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_RADIAN;  /* Radian is the base unit */
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	220f      	movs	r2, #15
 8004906:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004908:	2300      	movs	r3, #0
 800490a:	60fb      	str	r3, [r7, #12]
 800490c:	e00a      	b.n	8004924 <init_angle_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	4413      	add	r3, r2
 8004916:	3304      	adds	r3, #4
 8004918:	f04f 0200 	mov.w	r2, #0
 800491c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	3301      	adds	r3, #1
 8004922:	60fb      	str	r3, [r7, #12]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2b1a      	cmp	r3, #26
 8004928:	ddf1      	ble.n	800490e <init_angle_converter+0x1a>
    }

    /* Set conversion factors for angle units (to convert to radians) */
    converter->conversion_factors[UNIT_DEGREE] = M_PI / 180.0f;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a0a      	ldr	r2, [pc, #40]	@ (8004958 <init_angle_converter+0x64>)
 800492e:	63da      	str	r2, [r3, #60]	@ 0x3c
    converter->conversion_factors[UNIT_RADIAN] = 1.0f;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004936:	641a      	str	r2, [r3, #64]	@ 0x40
    converter->conversion_factors[UNIT_GRADIAN] = M_PI / 200.0f;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a08      	ldr	r2, [pc, #32]	@ (800495c <init_angle_converter+0x68>)
 800493c:	645a      	str	r2, [r3, #68]	@ 0x44

    converter->to_base = NULL;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2200      	movs	r2, #0
 8004942:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800494a:	bf00      	nop
 800494c:	3714      	adds	r7, #20
 800494e:	46bd      	mov	sp, r7
 8004950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004954:	4770      	bx	lr
 8004956:	bf00      	nop
 8004958:	3c8efa35 	.word	0x3c8efa35
 800495c:	3c80adfd 	.word	0x3c80adfd

08004960 <init_time_converter>:

static void init_time_converter(UnitConverter *converter) {
 8004960:	b480      	push	{r7}
 8004962:	b085      	sub	sp, #20
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_TIME;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2203      	movs	r2, #3
 800496c:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_SECOND;  /* Second is the base unit */
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2214      	movs	r2, #20
 8004972:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004974:	2300      	movs	r3, #0
 8004976:	60fb      	str	r3, [r7, #12]
 8004978:	e00a      	b.n	8004990 <init_time_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	4413      	add	r3, r2
 8004982:	3304      	adds	r3, #4
 8004984:	f04f 0200 	mov.w	r2, #0
 8004988:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	3301      	adds	r3, #1
 800498e:	60fb      	str	r3, [r7, #12]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2b1a      	cmp	r3, #26
 8004994:	ddf1      	ble.n	800497a <init_time_converter+0x1a>
    }

    /* Set conversion factors for time units (to convert to seconds) */
    converter->conversion_factors[UNIT_NANOSECOND] = 1e-9f;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a10      	ldr	r2, [pc, #64]	@ (80049dc <init_time_converter+0x7c>)
 800499a:	649a      	str	r2, [r3, #72]	@ 0x48
    converter->conversion_factors[UNIT_MICROSECOND] = 1e-6f;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4a10      	ldr	r2, [pc, #64]	@ (80049e0 <init_time_converter+0x80>)
 80049a0:	64da      	str	r2, [r3, #76]	@ 0x4c
    converter->conversion_factors[UNIT_MILLISECOND] = 1e-3f;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	4a0f      	ldr	r2, [pc, #60]	@ (80049e4 <init_time_converter+0x84>)
 80049a6:	651a      	str	r2, [r3, #80]	@ 0x50
    converter->conversion_factors[UNIT_SECOND] = 1.0f;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80049ae:	655a      	str	r2, [r3, #84]	@ 0x54
    converter->conversion_factors[UNIT_MINUTE] = 60.0f;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a0d      	ldr	r2, [pc, #52]	@ (80049e8 <init_time_converter+0x88>)
 80049b4:	659a      	str	r2, [r3, #88]	@ 0x58
    converter->conversion_factors[UNIT_HOUR] = 3600.0f;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a0c      	ldr	r2, [pc, #48]	@ (80049ec <init_time_converter+0x8c>)
 80049ba:	65da      	str	r2, [r3, #92]	@ 0x5c
    converter->conversion_factors[UNIT_DAY] = 86400.0f;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	4a0c      	ldr	r2, [pc, #48]	@ (80049f0 <init_time_converter+0x90>)
 80049c0:	661a      	str	r2, [r3, #96]	@ 0x60

    converter->to_base = NULL;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80049ce:	bf00      	nop
 80049d0:	3714      	adds	r7, #20
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr
 80049da:	bf00      	nop
 80049dc:	3089705f 	.word	0x3089705f
 80049e0:	358637bd 	.word	0x358637bd
 80049e4:	3a83126f 	.word	0x3a83126f
 80049e8:	42700000 	.word	0x42700000
 80049ec:	45610000 	.word	0x45610000
 80049f0:	47a8c000 	.word	0x47a8c000

080049f4 <init_temperature_converter>:

static void init_temperature_converter(UnitConverter *converter) {
 80049f4:	b480      	push	{r7}
 80049f6:	b085      	sub	sp, #20
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_TEMPERATURE;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2204      	movs	r2, #4
 8004a00:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_CELSIUS;  /* Celsius is the base unit */
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2218      	movs	r2, #24
 8004a06:	705a      	strb	r2, [r3, #1]

    /* For temperature, all conversion factors are 0 because we use custom functions */
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004a08:	2300      	movs	r3, #0
 8004a0a:	60fb      	str	r3, [r7, #12]
 8004a0c:	e00a      	b.n	8004a24 <init_temperature_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	4413      	add	r3, r2
 8004a16:	3304      	adds	r3, #4
 8004a18:	f04f 0200 	mov.w	r2, #0
 8004a1c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	3301      	adds	r3, #1
 8004a22:	60fb      	str	r3, [r7, #12]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2b1a      	cmp	r3, #26
 8004a28:	ddf1      	ble.n	8004a0e <init_temperature_converter+0x1a>
    }

    /* Set custom conversion functions for temperature */
    converter->to_base = temperature_to_base;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a05      	ldr	r2, [pc, #20]	@ (8004a44 <init_temperature_converter+0x50>)
 8004a2e:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = temperature_from_base;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a05      	ldr	r2, [pc, #20]	@ (8004a48 <init_temperature_converter+0x54>)
 8004a34:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004a36:	bf00      	nop
 8004a38:	3714      	adds	r7, #20
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop
 8004a44:	080046f1 	.word	0x080046f1
 8004a48:	08004761 	.word	0x08004761

08004a4c <UnitConverter_init>:

/* Initialize the unit converter system */
void UnitConverter_init(UnitConverterSystem *system) {
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b082      	sub	sp, #8
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
    /* Initialize each unit type converter */
    init_length_converter(&system->converters[UNIT_TYPE_LENGTH]);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	4618      	mov	r0, r3
 8004a58:	f7ff feba 	bl	80047d0 <init_length_converter>
    init_mass_converter(&system->converters[UNIT_TYPE_MASS]);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	3378      	adds	r3, #120	@ 0x78
 8004a60:	4618      	mov	r0, r3
 8004a62:	f7ff ff03 	bl	800486c <init_mass_converter>
    init_angle_converter(&system->converters[UNIT_TYPE_ANGLE]);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	33f0      	adds	r3, #240	@ 0xf0
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7ff ff42 	bl	80048f4 <init_angle_converter>
    init_time_converter(&system->converters[UNIT_TYPE_TIME]);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8004a76:	4618      	mov	r0, r3
 8004a78:	f7ff ff72 	bl	8004960 <init_time_converter>
    init_temperature_converter(&system->converters[UNIT_TYPE_TEMPERATURE]);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 8004a82:	4618      	mov	r0, r3
 8004a84:	f7ff ffb6 	bl	80049f4 <init_temperature_converter>
}
 8004a88:	bf00      	nop
 8004a8a:	3708      	adds	r7, #8
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <UnitConverter_get_unit_type>:

/* Get the unit type for a given unit */
UnitType UnitConverter_get_unit_type(Unit unit) {
 8004a90:	b480      	push	{r7}
 8004a92:	b083      	sub	sp, #12
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	4603      	mov	r3, r0
 8004a98:	71fb      	strb	r3, [r7, #7]
    if (unit < UNIT_COUNT) {
 8004a9a:	79fb      	ldrb	r3, [r7, #7]
 8004a9c:	2b1a      	cmp	r3, #26
 8004a9e:	d803      	bhi.n	8004aa8 <UnitConverter_get_unit_type+0x18>
        return unit_types[unit];
 8004aa0:	79fb      	ldrb	r3, [r7, #7]
 8004aa2:	4a05      	ldr	r2, [pc, #20]	@ (8004ab8 <UnitConverter_get_unit_type+0x28>)
 8004aa4:	5cd3      	ldrb	r3, [r2, r3]
 8004aa6:	e000      	b.n	8004aaa <UnitConverter_get_unit_type+0x1a>
    }
    return UNIT_TYPE_LENGTH; /* Default to length if invalid */
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	370c      	adds	r7, #12
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr
 8004ab6:	bf00      	nop
 8004ab8:	20000318 	.word	0x20000318

08004abc <UnitConverter_convert>:

/* Convert a value from one unit to another */
float UnitConverter_convert(UnitConverterSystem *system, float value, Unit from_unit, Unit to_unit) {
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b088      	sub	sp, #32
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	60f8      	str	r0, [r7, #12]
 8004ac4:	ed87 0a02 	vstr	s0, [r7, #8]
 8004ac8:	460b      	mov	r3, r1
 8004aca:	71fb      	strb	r3, [r7, #7]
 8004acc:	4613      	mov	r3, r2
 8004ace:	71bb      	strb	r3, [r7, #6]
    /* Check if units are of the same type */
    UnitType from_type = UnitConverter_get_unit_type(from_unit);
 8004ad0:	79fb      	ldrb	r3, [r7, #7]
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f7ff ffdc 	bl	8004a90 <UnitConverter_get_unit_type>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	76fb      	strb	r3, [r7, #27]
    UnitType to_type = UnitConverter_get_unit_type(to_unit);
 8004adc:	79bb      	ldrb	r3, [r7, #6]
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f7ff ffd6 	bl	8004a90 <UnitConverter_get_unit_type>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	76bb      	strb	r3, [r7, #26]

    if (from_type != to_type) {
 8004ae8:	7efa      	ldrb	r2, [r7, #27]
 8004aea:	7ebb      	ldrb	r3, [r7, #26]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d002      	beq.n	8004af6 <UnitConverter_convert+0x3a>
        /* Cannot convert between different unit types */
        return value;
 8004af0:	edd7 7a02 	vldr	s15, [r7, #8]
 8004af4:	e03b      	b.n	8004b6e <UnitConverter_convert+0xb2>
    }

    /* Get the appropriate converter */
    UnitConverter *converter = &system->converters[from_type];
 8004af6:	7efa      	ldrb	r2, [r7, #27]
 8004af8:	4613      	mov	r3, r2
 8004afa:	011b      	lsls	r3, r3, #4
 8004afc:	1a9b      	subs	r3, r3, r2
 8004afe:	00db      	lsls	r3, r3, #3
 8004b00:	68fa      	ldr	r2, [r7, #12]
 8004b02:	4413      	add	r3, r2
 8004b04:	617b      	str	r3, [r7, #20]

    /* Convert to base unit */
    float base_value;
    if (converter->to_base) {
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d009      	beq.n	8004b22 <UnitConverter_convert+0x66>
        /* Use custom function if available */
        base_value = converter->to_base(value, from_unit);
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b12:	79fa      	ldrb	r2, [r7, #7]
 8004b14:	4610      	mov	r0, r2
 8004b16:	ed97 0a02 	vldr	s0, [r7, #8]
 8004b1a:	4798      	blx	r3
 8004b1c:	ed87 0a07 	vstr	s0, [r7, #28]
 8004b20:	e00c      	b.n	8004b3c <UnitConverter_convert+0x80>
    } else {
        /* Use conversion factor */
        base_value = value * converter->conversion_factors[from_unit];
 8004b22:	79fb      	ldrb	r3, [r7, #7]
 8004b24:	697a      	ldr	r2, [r7, #20]
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	4413      	add	r3, r2
 8004b2a:	3304      	adds	r3, #4
 8004b2c:	edd3 7a00 	vldr	s15, [r3]
 8004b30:	ed97 7a02 	vldr	s14, [r7, #8]
 8004b34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b38:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    /* Convert from base unit to target unit */
    if (converter->from_base) {
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d009      	beq.n	8004b58 <UnitConverter_convert+0x9c>
        /* Use custom function if available */
        return converter->from_base(base_value, to_unit);
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b48:	79ba      	ldrb	r2, [r7, #6]
 8004b4a:	4610      	mov	r0, r2
 8004b4c:	ed97 0a07 	vldr	s0, [r7, #28]
 8004b50:	4798      	blx	r3
 8004b52:	eef0 7a40 	vmov.f32	s15, s0
 8004b56:	e00a      	b.n	8004b6e <UnitConverter_convert+0xb2>
    } else {
        /* Use conversion factor */
        return base_value / converter->conversion_factors[to_unit];
 8004b58:	79bb      	ldrb	r3, [r7, #6]
 8004b5a:	697a      	ldr	r2, [r7, #20]
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	4413      	add	r3, r2
 8004b60:	3304      	adds	r3, #4
 8004b62:	ed93 7a00 	vldr	s14, [r3]
 8004b66:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
    }
}
 8004b6e:	eeb0 0a67 	vmov.f32	s0, s15
 8004b72:	3720      	adds	r7, #32
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <UnitConverter_angle>:
        return UnitConverter_convert(system, value, from_unit, to_unit);
    }
    return value;
}

float UnitConverter_angle(UnitConverterSystem *system, float value, Unit from_unit, Unit to_unit) {
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b084      	sub	sp, #16
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	60f8      	str	r0, [r7, #12]
 8004b80:	ed87 0a02 	vstr	s0, [r7, #8]
 8004b84:	460b      	mov	r3, r1
 8004b86:	71fb      	strb	r3, [r7, #7]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	71bb      	strb	r3, [r7, #6]
    if (UnitConverter_get_unit_type(from_unit) == UNIT_TYPE_ANGLE &&
 8004b8c:	79fb      	ldrb	r3, [r7, #7]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f7ff ff7e 	bl	8004a90 <UnitConverter_get_unit_type>
 8004b94:	4603      	mov	r3, r0
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d111      	bne.n	8004bbe <UnitConverter_angle+0x46>
        UnitConverter_get_unit_type(to_unit) == UNIT_TYPE_ANGLE) {
 8004b9a:	79bb      	ldrb	r3, [r7, #6]
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f7ff ff77 	bl	8004a90 <UnitConverter_get_unit_type>
 8004ba2:	4603      	mov	r3, r0
    if (UnitConverter_get_unit_type(from_unit) == UNIT_TYPE_ANGLE &&
 8004ba4:	2b02      	cmp	r3, #2
 8004ba6:	d10a      	bne.n	8004bbe <UnitConverter_angle+0x46>
        return UnitConverter_convert(system, value, from_unit, to_unit);
 8004ba8:	79ba      	ldrb	r2, [r7, #6]
 8004baa:	79fb      	ldrb	r3, [r7, #7]
 8004bac:	4619      	mov	r1, r3
 8004bae:	ed97 0a02 	vldr	s0, [r7, #8]
 8004bb2:	68f8      	ldr	r0, [r7, #12]
 8004bb4:	f7ff ff82 	bl	8004abc <UnitConverter_convert>
 8004bb8:	eef0 7a40 	vmov.f32	s15, s0
 8004bbc:	e001      	b.n	8004bc2 <UnitConverter_angle+0x4a>
    }
    return value;
 8004bbe:	edd7 7a02 	vldr	s15, [r7, #8]
}
 8004bc2:	eeb0 0a67 	vmov.f32	s0, s15
 8004bc6:	3710      	adds	r7, #16
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b08c      	sub	sp, #48	@ 0x30
 8004bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8004bd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	601a      	str	r2, [r3, #0]
 8004bda:	605a      	str	r2, [r3, #4]
 8004bdc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004bde:	1d3b      	adds	r3, r7, #4
 8004be0:	2220      	movs	r2, #32
 8004be2:	2100      	movs	r1, #0
 8004be4:	4618      	mov	r0, r3
 8004be6:	f00e f9fd 	bl	8012fe4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8004bea:	4b39      	ldr	r3, [pc, #228]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004bec:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004bf0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004bf2:	4b37      	ldr	r3, [pc, #220]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004bf4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004bf8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004bfa:	4b35      	ldr	r3, [pc, #212]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004c00:	4b33      	ldr	r3, [pc, #204]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c02:	2200      	movs	r2, #0
 8004c04:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8004c06:	4b32      	ldr	r3, [pc, #200]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c08:	2200      	movs	r2, #0
 8004c0a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004c0c:	4b30      	ldr	r3, [pc, #192]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c0e:	2201      	movs	r2, #1
 8004c10:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004c12:	4b2f      	ldr	r3, [pc, #188]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c14:	2204      	movs	r2, #4
 8004c16:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004c18:	4b2d      	ldr	r3, [pc, #180]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004c1e:	4b2c      	ldr	r3, [pc, #176]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c20:	2201      	movs	r2, #1
 8004c22:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8004c24:	4b2a      	ldr	r3, [pc, #168]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c26:	2202      	movs	r2, #2
 8004c28:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004c2a:	4b29      	ldr	r3, [pc, #164]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004c32:	4b27      	ldr	r3, [pc, #156]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c34:	2200      	movs	r2, #0
 8004c36:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004c38:	4b25      	ldr	r3, [pc, #148]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004c3e:	4b24      	ldr	r3, [pc, #144]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c40:	2201      	movs	r2, #1
 8004c42:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004c46:	4b22      	ldr	r3, [pc, #136]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c48:	2200      	movs	r2, #0
 8004c4a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8004c4c:	4b20      	ldr	r3, [pc, #128]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004c54:	481e      	ldr	r0, [pc, #120]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c56:	f006 fb97 	bl	800b388 <HAL_ADC_Init>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d001      	beq.n	8004c64 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8004c60:	f004 fb7c 	bl	800935c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004c64:	2300      	movs	r3, #0
 8004c66:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004c68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004c6c:	4619      	mov	r1, r3
 8004c6e:	4818      	ldr	r0, [pc, #96]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c70:	f007 fcb6 	bl	800c5e0 <HAL_ADCEx_MultiModeConfigChannel>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d001      	beq.n	8004c7e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8004c7a:	f004 fb6f 	bl	800935c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8004c7e:	4b15      	ldr	r3, [pc, #84]	@ (8004cd4 <MX_ADC1_Init+0x108>)
 8004c80:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004c82:	2306      	movs	r3, #6
 8004c84:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8004c86:	2307      	movs	r3, #7
 8004c88:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004c8a:	237f      	movs	r3, #127	@ 0x7f
 8004c8c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004c8e:	2304      	movs	r3, #4
 8004c90:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004c92:	2300      	movs	r3, #0
 8004c94:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004c96:	1d3b      	adds	r3, r7, #4
 8004c98:	4619      	mov	r1, r3
 8004c9a:	480d      	ldr	r0, [pc, #52]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004c9c:	f006 fe22 	bl	800b8e4 <HAL_ADC_ConfigChannel>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d001      	beq.n	8004caa <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8004ca6:	f004 fb59 	bl	800935c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8004caa:	4b0b      	ldr	r3, [pc, #44]	@ (8004cd8 <MX_ADC1_Init+0x10c>)
 8004cac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004cae:	230c      	movs	r3, #12
 8004cb0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004cb2:	1d3b      	adds	r3, r7, #4
 8004cb4:	4619      	mov	r1, r3
 8004cb6:	4806      	ldr	r0, [pc, #24]	@ (8004cd0 <MX_ADC1_Init+0x104>)
 8004cb8:	f006 fe14 	bl	800b8e4 <HAL_ADC_ConfigChannel>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d001      	beq.n	8004cc6 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8004cc2:	f004 fb4b 	bl	800935c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004cc6:	bf00      	nop
 8004cc8:	3730      	adds	r7, #48	@ 0x30
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	20000638 	.word	0x20000638
 8004cd4:	19200040 	.word	0x19200040
 8004cd8:	1d500080 	.word	0x1d500080

08004cdc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b09e      	sub	sp, #120	@ 0x78
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ce4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004ce8:	2200      	movs	r2, #0
 8004cea:	601a      	str	r2, [r3, #0]
 8004cec:	605a      	str	r2, [r3, #4]
 8004cee:	609a      	str	r2, [r3, #8]
 8004cf0:	60da      	str	r2, [r3, #12]
 8004cf2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004cf4:	f107 0310 	add.w	r3, r7, #16
 8004cf8:	2254      	movs	r2, #84	@ 0x54
 8004cfa:	2100      	movs	r1, #0
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f00e f971 	bl	8012fe4 <memset>
  if(adcHandle->Instance==ADC1)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d0a:	d15e      	bne.n	8004dca <HAL_ADC_MspInit+0xee>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004d0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d10:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004d12:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004d16:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004d18:	f107 0310 	add.w	r3, r7, #16
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f009 f96f 	bl	800e000 <HAL_RCCEx_PeriphCLKConfig>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d001      	beq.n	8004d2c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004d28:	f004 fb18 	bl	800935c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004d2c:	4b29      	ldr	r3, [pc, #164]	@ (8004dd4 <HAL_ADC_MspInit+0xf8>)
 8004d2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d30:	4a28      	ldr	r2, [pc, #160]	@ (8004dd4 <HAL_ADC_MspInit+0xf8>)
 8004d32:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004d36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d38:	4b26      	ldr	r3, [pc, #152]	@ (8004dd4 <HAL_ADC_MspInit+0xf8>)
 8004d3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d40:	60fb      	str	r3, [r7, #12]
 8004d42:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d44:	4b23      	ldr	r3, [pc, #140]	@ (8004dd4 <HAL_ADC_MspInit+0xf8>)
 8004d46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d48:	4a22      	ldr	r2, [pc, #136]	@ (8004dd4 <HAL_ADC_MspInit+0xf8>)
 8004d4a:	f043 0304 	orr.w	r3, r3, #4
 8004d4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d50:	4b20      	ldr	r3, [pc, #128]	@ (8004dd4 <HAL_ADC_MspInit+0xf8>)
 8004d52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d54:	f003 0304 	and.w	r3, r3, #4
 8004d58:	60bb      	str	r3, [r7, #8]
 8004d5a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    PC1     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004d5c:	2303      	movs	r3, #3
 8004d5e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d60:	2303      	movs	r3, #3
 8004d62:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d64:	2300      	movs	r3, #0
 8004d66:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d68:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	481a      	ldr	r0, [pc, #104]	@ (8004dd8 <HAL_ADC_MspInit+0xfc>)
 8004d70:	f008 f980 	bl	800d074 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8004d74:	4b19      	ldr	r3, [pc, #100]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004d76:	4a1a      	ldr	r2, [pc, #104]	@ (8004de0 <HAL_ADC_MspInit+0x104>)
 8004d78:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004d7a:	4b18      	ldr	r3, [pc, #96]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004d7c:	2205      	movs	r2, #5
 8004d7e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d80:	4b16      	ldr	r3, [pc, #88]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004d82:	2200      	movs	r2, #0
 8004d84:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d86:	4b15      	ldr	r3, [pc, #84]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004d88:	2200      	movs	r2, #0
 8004d8a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004d8c:	4b13      	ldr	r3, [pc, #76]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004d8e:	2280      	movs	r2, #128	@ 0x80
 8004d90:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004d92:	4b12      	ldr	r3, [pc, #72]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004d94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004d98:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004d9a:	4b10      	ldr	r3, [pc, #64]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004d9c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004da0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004da2:	4b0e      	ldr	r3, [pc, #56]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004da4:	2220      	movs	r2, #32
 8004da6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004da8:	4b0c      	ldr	r3, [pc, #48]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004daa:	2200      	movs	r2, #0
 8004dac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004dae:	480b      	ldr	r0, [pc, #44]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004db0:	f007 fe2e 	bl	800ca10 <HAL_DMA_Init>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <HAL_ADC_MspInit+0xe2>
    {
      Error_Handler();
 8004dba:	f004 facf 	bl	800935c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a06      	ldr	r2, [pc, #24]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004dc2:	655a      	str	r2, [r3, #84]	@ 0x54
 8004dc4:	4a05      	ldr	r2, [pc, #20]	@ (8004ddc <HAL_ADC_MspInit+0x100>)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004dca:	bf00      	nop
 8004dcc:	3778      	adds	r7, #120	@ 0x78
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop
 8004dd4:	40021000 	.word	0x40021000
 8004dd8:	48000800 	.word	0x48000800
 8004ddc:	200006a4 	.word	0x200006a4
 8004de0:	40020008 	.word	0x40020008

08004de4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b082      	sub	sp, #8
 8004de8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004dea:	4b22      	ldr	r3, [pc, #136]	@ (8004e74 <MX_DMA_Init+0x90>)
 8004dec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dee:	4a21      	ldr	r2, [pc, #132]	@ (8004e74 <MX_DMA_Init+0x90>)
 8004df0:	f043 0304 	orr.w	r3, r3, #4
 8004df4:	6493      	str	r3, [r2, #72]	@ 0x48
 8004df6:	4b1f      	ldr	r3, [pc, #124]	@ (8004e74 <MX_DMA_Init+0x90>)
 8004df8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dfa:	f003 0304 	and.w	r3, r3, #4
 8004dfe:	607b      	str	r3, [r7, #4]
 8004e00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004e02:	4b1c      	ldr	r3, [pc, #112]	@ (8004e74 <MX_DMA_Init+0x90>)
 8004e04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e06:	4a1b      	ldr	r2, [pc, #108]	@ (8004e74 <MX_DMA_Init+0x90>)
 8004e08:	f043 0301 	orr.w	r3, r3, #1
 8004e0c:	6493      	str	r3, [r2, #72]	@ 0x48
 8004e0e:	4b19      	ldr	r3, [pc, #100]	@ (8004e74 <MX_DMA_Init+0x90>)
 8004e10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e12:	f003 0301 	and.w	r3, r3, #1
 8004e16:	603b      	str	r3, [r7, #0]
 8004e18:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	2100      	movs	r1, #0
 8004e1e:	200b      	movs	r0, #11
 8004e20:	f007 fdc1 	bl	800c9a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004e24:	200b      	movs	r0, #11
 8004e26:	f007 fdd8 	bl	800c9da <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	2100      	movs	r1, #0
 8004e2e:	200c      	movs	r0, #12
 8004e30:	f007 fdb9 	bl	800c9a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004e34:	200c      	movs	r0, #12
 8004e36:	f007 fdd0 	bl	800c9da <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	2100      	movs	r1, #0
 8004e3e:	200d      	movs	r0, #13
 8004e40:	f007 fdb1 	bl	800c9a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8004e44:	200d      	movs	r0, #13
 8004e46:	f007 fdc8 	bl	800c9da <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	2100      	movs	r1, #0
 8004e4e:	200e      	movs	r0, #14
 8004e50:	f007 fda9 	bl	800c9a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8004e54:	200e      	movs	r0, #14
 8004e56:	f007 fdc0 	bl	800c9da <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	2100      	movs	r1, #0
 8004e5e:	200f      	movs	r0, #15
 8004e60:	f007 fda1 	bl	800c9a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8004e64:	200f      	movs	r0, #15
 8004e66:	f007 fdb8 	bl	800c9da <HAL_NVIC_EnableIRQ>

}
 8004e6a:	bf00      	nop
 8004e6c:	3708      	adds	r7, #8
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop
 8004e74:	40021000 	.word	0x40021000

08004e78 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b08a      	sub	sp, #40	@ 0x28
 8004e7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e7e:	f107 0314 	add.w	r3, r7, #20
 8004e82:	2200      	movs	r2, #0
 8004e84:	601a      	str	r2, [r3, #0]
 8004e86:	605a      	str	r2, [r3, #4]
 8004e88:	609a      	str	r2, [r3, #8]
 8004e8a:	60da      	str	r2, [r3, #12]
 8004e8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004e8e:	4b7c      	ldr	r3, [pc, #496]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e92:	4a7b      	ldr	r2, [pc, #492]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004e94:	f043 0304 	orr.w	r3, r3, #4
 8004e98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e9a:	4b79      	ldr	r3, [pc, #484]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e9e:	f003 0304 	and.w	r3, r3, #4
 8004ea2:	613b      	str	r3, [r7, #16]
 8004ea4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004ea6:	4b76      	ldr	r3, [pc, #472]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eaa:	4a75      	ldr	r2, [pc, #468]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004eac:	f043 0320 	orr.w	r3, r3, #32
 8004eb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004eb2:	4b73      	ldr	r3, [pc, #460]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eb6:	f003 0320 	and.w	r3, r3, #32
 8004eba:	60fb      	str	r3, [r7, #12]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ebe:	4b70      	ldr	r3, [pc, #448]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ec2:	4a6f      	ldr	r2, [pc, #444]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004ec4:	f043 0301 	orr.w	r3, r3, #1
 8004ec8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004eca:	4b6d      	ldr	r3, [pc, #436]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ece:	f003 0301 	and.w	r3, r3, #1
 8004ed2:	60bb      	str	r3, [r7, #8]
 8004ed4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ed6:	4b6a      	ldr	r3, [pc, #424]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eda:	4a69      	ldr	r2, [pc, #420]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004edc:	f043 0302 	orr.w	r3, r3, #2
 8004ee0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ee2:	4b67      	ldr	r3, [pc, #412]	@ (8005080 <MX_GPIO_Init+0x208>)
 8004ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ee6:	f003 0302 	and.w	r3, r3, #2
 8004eea:	607b      	str	r3, [r7, #4]
 8004eec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_9|PILOT_Pin, GPIO_PIN_RESET);
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8004ef4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004ef8:	f008 fa56 	bl	800d3a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8004efc:	2200      	movs	r2, #0
 8004efe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004f02:	4860      	ldr	r0, [pc, #384]	@ (8005084 <MX_GPIO_Init+0x20c>)
 8004f04:	f008 fa50 	bl	800d3a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004f08:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004f0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004f0e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004f12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f14:	2300      	movs	r3, #0
 8004f16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004f18:	f107 0314 	add.w	r3, r7, #20
 8004f1c:	4619      	mov	r1, r3
 8004f1e:	4859      	ldr	r0, [pc, #356]	@ (8005084 <MX_GPIO_Init+0x20c>)
 8004f20:	f008 f8a8 	bl	800d074 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA9 PILOT_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_9|PILOT_Pin;
 8004f24:	f44f 63c4 	mov.w	r3, #1568	@ 0x620
 8004f28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f32:	2300      	movs	r3, #0
 8004f34:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f36:	f107 0314 	add.w	r3, r7, #20
 8004f3a:	4619      	mov	r1, r3
 8004f3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004f40:	f008 f898 	bl	800d074 <HAL_GPIO_Init>

  /*Configure GPIO pins : UPPER_PHOTO_Pin LOWER_PHOTO_Pin */
  GPIO_InitStruct.Pin = UPPER_PHOTO_Pin|LOWER_PHOTO_Pin;
 8004f44:	f241 0301 	movw	r3, #4097	@ 0x1001
 8004f48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004f4a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004f4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f50:	2300      	movs	r3, #0
 8004f52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f54:	f107 0314 	add.w	r3, r7, #20
 8004f58:	4619      	mov	r1, r3
 8004f5a:	484b      	ldr	r0, [pc, #300]	@ (8005088 <MX_GPIO_Init+0x210>)
 8004f5c:	f008 f88a 	bl	800d074 <HAL_GPIO_Init>

  /*Configure GPIO pins : LOWER_LIM_Pin UPPER_LIM_Pin */
  GPIO_InitStruct.Pin = LOWER_LIM_Pin|UPPER_LIM_Pin;
 8004f60:	2306      	movs	r3, #6
 8004f62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004f64:	2300      	movs	r3, #0
 8004f66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004f68:	2302      	movs	r3, #2
 8004f6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f6c:	f107 0314 	add.w	r3, r7, #20
 8004f70:	4619      	mov	r1, r3
 8004f72:	4845      	ldr	r0, [pc, #276]	@ (8005088 <MX_GPIO_Init+0x210>)
 8004f74:	f008 f87e 	bl	800d074 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004f78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004f7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f82:	2300      	movs	r3, #0
 8004f84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f86:	2300      	movs	r3, #0
 8004f88:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f8a:	f107 0314 	add.w	r3, r7, #20
 8004f8e:	4619      	mov	r1, r3
 8004f90:	483c      	ldr	r0, [pc, #240]	@ (8005084 <MX_GPIO_Init+0x20c>)
 8004f92:	f008 f86f 	bl	800d074 <HAL_GPIO_Init>

  /*Configure GPIO pin : upperphoto_Pin */
  GPIO_InitStruct.Pin = upperphoto_Pin;
 8004f96:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004f9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004f9c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004fa0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(upperphoto_GPIO_Port, &GPIO_InitStruct);
 8004fa6:	f107 0314 	add.w	r3, r7, #20
 8004faa:	4619      	mov	r1, r3
 8004fac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004fb0:	f008 f860 	bl	800d074 <HAL_GPIO_Init>

  /*Configure GPIO pins : J3_Pin J4_Pin */
  GPIO_InitStruct.Pin = J3_Pin|J4_Pin;
 8004fb4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004fb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004fba:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004fbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004fc0:	2302      	movs	r3, #2
 8004fc2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004fc4:	f107 0314 	add.w	r3, r7, #20
 8004fc8:	4619      	mov	r1, r3
 8004fca:	482e      	ldr	r0, [pc, #184]	@ (8005084 <MX_GPIO_Init+0x20c>)
 8004fcc:	f008 f852 	bl	800d074 <HAL_GPIO_Init>

  /*Configure GPIO pin : J2_Pin */
  GPIO_InitStruct.Pin = J2_Pin;
 8004fd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004fd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004fda:	2302      	movs	r3, #2
 8004fdc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(J2_GPIO_Port, &GPIO_InitStruct);
 8004fde:	f107 0314 	add.w	r3, r7, #20
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	4827      	ldr	r0, [pc, #156]	@ (8005084 <MX_GPIO_Init+0x20c>)
 8004fe6:	f008 f845 	bl	800d074 <HAL_GPIO_Init>

  /*Configure GPIO pin : EMER_Pin */
  GPIO_InitStruct.Pin = EMER_Pin;
 8004fea:	2310      	movs	r3, #16
 8004fec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004fee:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8004ff2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EMER_GPIO_Port, &GPIO_InitStruct);
 8004ff8:	f107 0314 	add.w	r3, r7, #20
 8004ffc:	4619      	mov	r1, r3
 8004ffe:	4822      	ldr	r0, [pc, #136]	@ (8005088 <MX_GPIO_Init+0x210>)
 8005000:	f008 f838 	bl	800d074 <HAL_GPIO_Init>

  /*Configure GPIO pins : prox_Pin PROX_Pin */
  GPIO_InitStruct.Pin = prox_Pin|PROX_Pin;
 8005004:	2360      	movs	r3, #96	@ 0x60
 8005006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005008:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800500c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800500e:	2301      	movs	r3, #1
 8005010:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005012:	f107 0314 	add.w	r3, r7, #20
 8005016:	4619      	mov	r1, r3
 8005018:	481b      	ldr	r0, [pc, #108]	@ (8005088 <MX_GPIO_Init+0x210>)
 800501a:	f008 f82b 	bl	800d074 <HAL_GPIO_Init>

  /*Configure GPIO pin : J1_Pin */
  GPIO_InitStruct.Pin = J1_Pin;
 800501e:	2380      	movs	r3, #128	@ 0x80
 8005020:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005022:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8005026:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005028:	2302      	movs	r3, #2
 800502a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(J1_GPIO_Port, &GPIO_InitStruct);
 800502c:	f107 0314 	add.w	r3, r7, #20
 8005030:	4619      	mov	r1, r3
 8005032:	4815      	ldr	r0, [pc, #84]	@ (8005088 <MX_GPIO_Init+0x210>)
 8005034:	f008 f81e 	bl	800d074 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8005038:	2200      	movs	r2, #0
 800503a:	2100      	movs	r1, #0
 800503c:	2006      	movs	r0, #6
 800503e:	f007 fcb2 	bl	800c9a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8005042:	2006      	movs	r0, #6
 8005044:	f007 fcc9 	bl	800c9da <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8005048:	2200      	movs	r2, #0
 800504a:	2100      	movs	r1, #0
 800504c:	200a      	movs	r0, #10
 800504e:	f007 fcaa 	bl	800c9a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8005052:	200a      	movs	r0, #10
 8005054:	f007 fcc1 	bl	800c9da <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8005058:	2200      	movs	r2, #0
 800505a:	2100      	movs	r1, #0
 800505c:	2017      	movs	r0, #23
 800505e:	f007 fca2 	bl	800c9a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8005062:	2017      	movs	r0, #23
 8005064:	f007 fcb9 	bl	800c9da <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8005068:	2200      	movs	r2, #0
 800506a:	2100      	movs	r1, #0
 800506c:	2028      	movs	r0, #40	@ 0x28
 800506e:	f007 fc9a 	bl	800c9a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005072:	2028      	movs	r0, #40	@ 0x28
 8005074:	f007 fcb1 	bl	800c9da <HAL_NVIC_EnableIRQ>

}
 8005078:	bf00      	nop
 800507a:	3728      	adds	r7, #40	@ 0x28
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}
 8005080:	40021000 	.word	0x40021000
 8005084:	48000800 	.word	0x48000800
 8005088:	48000400 	.word	0x48000400

0800508c <SteadyStateKalmanFilter>:
//arm_matrix_instance_f32 R_matrix;
//arm_matrix_instance_f32 Z_matrix;
//arm_matrix_instance_f32 Velocity_matrix;


float SteadyStateKalmanFilter(KalmanFilter* filter, float32_t Vin,float32_t Velocity){
 800508c:	b580      	push	{r7, lr}
 800508e:	b096      	sub	sp, #88	@ 0x58
 8005090:	af00      	add	r7, sp, #0
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	ed87 0a02 	vstr	s0, [r7, #8]
 8005098:	edc7 0a01 	vstr	s1, [r7, #4]
	  arm_mat_init_f32(&filter->Velocity_matrix, 1, 1,(float32_t*) &Velocity);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f503 705d 	add.w	r0, r3, #884	@ 0x374
 80050a2:	1d3b      	adds	r3, r7, #4
 80050a4:	2201      	movs	r2, #1
 80050a6:	2101      	movs	r1, #1
 80050a8:	f00d fa2b 	bl	8012502 <arm_mat_init_f32>
	  arm_mat_trans_f32(&filter->A_matrix, &filter->A_transpose_matrix);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f503 722d 	add.w	r2, r3, #692	@ 0x2b4
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f503 732f 	add.w	r3, r3, #700	@ 0x2bc
 80050b8:	4619      	mov	r1, r3
 80050ba:	4610      	mov	r0, r2
 80050bc:	f00d fe9b 	bl	8012df6 <arm_mat_trans_f32>
	  arm_mat_trans_f32(&filter->C_matrix, &filter->C_transpose_matrix);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f503 7235 	add.w	r2, r3, #724	@ 0x2d4
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f503 7337 	add.w	r3, r3, #732	@ 0x2dc
 80050cc:	4619      	mov	r1, r3
 80050ce:	4610      	mov	r0, r2
 80050d0:	f00d fe91 	bl	8012df6 <arm_mat_trans_f32>
	  arm_mat_trans_f32(&filter->G_matrix, &filter->G_transpose_matrix);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f503 7239 	add.w	r2, r3, #740	@ 0x2e4
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f503 733b 	add.w	r3, r3, #748	@ 0x2ec
 80050e0:	4619      	mov	r1, r3
 80050e2:	4610      	mov	r0, r2
 80050e4:	f00d fe87 	bl	8012df6 <arm_mat_trans_f32>
	  // Compute Xk = Ax + Bu
	  arm_mat_scale_f32(&filter->B_matrix, Vin, &filter->Bu_matrix); 		   				// Bu
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f503 7233 	add.w	r2, r3, #716	@ 0x2cc
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
 80050f4:	4619      	mov	r1, r3
 80050f6:	ed97 0a02 	vldr	s0, [r7, #8]
 80050fa:	4610      	mov	r0, r2
 80050fc:	f00d fe0a 	bl	8012d14 <arm_mat_scale_f32>
	  arm_mat_mult_f32(&filter->A_matrix, &filter->X_k_matrix, &filter->Ax_matrix);  		   		// Ax
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f503 702d 	add.w	r0, r3, #692	@ 0x2b4
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	f503 7129 	add.w	r1, r3, #676	@ 0x2a4
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8005112:	461a      	mov	r2, r3
 8005114:	f00d fd84 	bl	8012c20 <arm_mat_mult_f32>
	  arm_mat_add_f32(&filter->Ax_matrix, &filter->Bu_matrix, &filter->X_k_matrix); 		   		// Xk = Ax + Bu
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f503 7143 	add.w	r1, r3, #780	@ 0x30c
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f503 7329 	add.w	r3, r3, #676	@ 0x2a4
 800512a:	461a      	mov	r2, r3
 800512c:	f00d f9ae 	bl	801248c <arm_mat_add_f32>

	  // Compute (A * P_pk * A^T + G * Q * G^T)
	  arm_mat_mult_f32(&filter->A_matrix, &filter->P_k_matrix, &filter->P_k_matrix);  		   		// Pk = A * P_pk
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f503 702d 	add.w	r0, r3, #692	@ 0x2b4
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f503 712b 	add.w	r1, r3, #684	@ 0x2ac
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f503 732b 	add.w	r3, r3, #684	@ 0x2ac
 8005142:	461a      	mov	r2, r3
 8005144:	f00d fd6c 	bl	8012c20 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->P_k_matrix, &filter->A_transpose_matrix, &filter->P_k_matrix); 		// Pk = A * P_pk * A^T
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f503 712f 	add.w	r1, r3, #700	@ 0x2bc
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f503 732b 	add.w	r3, r3, #684	@ 0x2ac
 800515a:	461a      	mov	r2, r3
 800515c:	f00d fd60 	bl	8012c20 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->G_matrix, &filter->G_transpose_matrix, &filter->GGT_matrix);        // G * G^T
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f503 7039 	add.w	r0, r3, #740	@ 0x2e4
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	f503 713b 	add.w	r1, r3, #748	@ 0x2ec
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f503 733f 	add.w	r3, r3, #764	@ 0x2fc
 8005172:	461a      	mov	r2, r3
 8005174:	f00d fd54 	bl	8012c20 <arm_mat_mult_f32>
	  arm_mat_scale_f32(&filter->GGT_matrix, filter->Q, &filter->GQGT_matrix); 				   	   	// G * Q
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f503 723f 	add.w	r2, r3, #764	@ 0x2fc
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800518a:	4619      	mov	r1, r3
 800518c:	eeb0 0a67 	vmov.f32	s0, s15
 8005190:	4610      	mov	r0, r2
 8005192:	f00d fdbf 	bl	8012d14 <arm_mat_scale_f32>
	  arm_mat_add_f32(&filter->P_k_matrix, &filter->GQGT_matrix, &filter->P_k_matrix); 	       		// A * P_pk * A^T + G * Q * G^T
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f503 7141 	add.w	r1, r3, #772	@ 0x304
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f503 732b 	add.w	r3, r3, #684	@ 0x2ac
 80051a8:	461a      	mov	r2, r3
 80051aa:	f00d f96f 	bl	801248c <arm_mat_add_f32>

	  // Compute (C * P_k * C^T + R)
	  arm_mat_mult_f32(&filter->C_matrix, &filter->P_k_matrix, &filter->CP_matrix);			     // C * Pk
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f503 712b 	add.w	r1, r3, #684	@ 0x2ac
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	f503 7347 	add.w	r3, r3, #796	@ 0x31c
 80051c0:	461a      	mov	r2, r3
 80051c2:	f00d fd2d 	bl	8012c20 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->CP_matrix, &filter->C_transpose_matrix, &filter->CPCT_matrix);   // C * Pk * C^T
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f503 7047 	add.w	r0, r3, #796	@ 0x31c
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	f503 7137 	add.w	r1, r3, #732	@ 0x2dc
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 80051d8:	461a      	mov	r2, r3
 80051da:	f00d fd21 	bl	8012c20 <arm_mat_mult_f32>
	  arm_mat_add_f32(&filter->CPCT_matrix, &filter->R_matrix, &filter->CPCTR_matrix);			 // C * P_k * C^T + R
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f503 7049 	add.w	r0, r3, #804	@ 0x324
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f503 7159 	add.w	r1, r3, #868	@ 0x364
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 80051f0:	461a      	mov	r2, r3
 80051f2:	f00d f94b 	bl	801248c <arm_mat_add_f32>

	  // Compute inverse of (C * P_k * C^T + R)
	  arm_mat_inverse_f32(&filter->CPCTR_matrix, &filter->CPCTRinv_matrix);					 // inverse of (C * P_k * C^T + R)
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	f503 724b 	add.w	r2, r3, #812	@ 0x32c
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 8005202:	4619      	mov	r1, r3
 8005204:	4610      	mov	r0, r2
 8005206:	f00d f994 	bl	8012532 <arm_mat_inverse_f32>

	  // Compute Kalman Gain: K = P_k * C^T * inv(C * P_k * C^T + R)
	  arm_mat_mult_f32(&filter->P_k_matrix, &filter->C_transpose_matrix, &filter->PCT_matrix); 		 // P_k * C^T
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f503 7137 	add.w	r1, r3, #732	@ 0x2dc
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 800521c:	461a      	mov	r2, r3
 800521e:	f00d fcff 	bl	8012c20 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&filter->PCT_matrix, &filter->CPCTRinv_matrix, &filter->K_matrix);  			 // P_k * C^T * inv(C * P_k * C^T + R)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	f503 704f 	add.w	r0, r3, #828	@ 0x33c
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f503 7151 	add.w	r1, r3, #836	@ 0x344
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	f503 734d 	add.w	r3, r3, #820	@ 0x334
 8005234:	461a      	mov	r2, r3
 8005236:	f00d fcf3 	bl	8012c20 <arm_mat_mult_f32>

	  // Computation of the estimated state
	  arm_mat_mult_f32(&filter->C_matrix, &filter->X_k_matrix, &filter->Cx_matrix);				 // C * X_k
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f503 7129 	add.w	r1, r3, #676	@ 0x2a4
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	f503 7353 	add.w	r3, r3, #844	@ 0x34c
 800524c:	461a      	mov	r2, r3
 800524e:	f00d fce7 	bl	8012c20 <arm_mat_mult_f32>
	  arm_mat_sub_f32(&filter->Velocity_matrix,  &filter->Cx_matrix, &filter->yCx_matrix);			  // y - ( C * X_k )
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	f503 705d 	add.w	r0, r3, #884	@ 0x374
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f503 7153 	add.w	r1, r3, #844	@ 0x34c
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	f503 7355 	add.w	r3, r3, #852	@ 0x354
 8005264:	461a      	mov	r2, r3
 8005266:	f00d fd8b 	bl	8012d80 <arm_mat_sub_f32>
	  arm_mat_mult_f32(&filter->K_matrix, &filter->yCx_matrix, &filter->KyCx_matrix);		     // K( y - ( C * X_k ) )
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	f503 704d 	add.w	r0, r3, #820	@ 0x334
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f503 7155 	add.w	r1, r3, #852	@ 0x354
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f503 7357 	add.w	r3, r3, #860	@ 0x35c
 800527c:	461a      	mov	r2, r3
 800527e:	f00d fccf 	bl	8012c20 <arm_mat_mult_f32>
	  arm_mat_add_f32(&filter->X_k_matrix, &filter->KyCx_matrix, &filter->X_k_matrix);		 	 // X_k + K( y - ( C * X_k ) )
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f503 7029 	add.w	r0, r3, #676	@ 0x2a4
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f503 7157 	add.w	r1, r3, #860	@ 0x35c
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	f503 7329 	add.w	r3, r3, #676	@ 0x2a4
 8005294:	461a      	mov	r2, r3
 8005296:	f00d f8f9 	bl	801248c <arm_mat_add_f32>

	  // Computation of the estimated output
	  arm_mat_mult_f32(&filter->C_matrix, &filter->X_k_matrix, &filter->Output_matrix);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f503 7129 	add.w	r1, r3, #676	@ 0x2a4
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	f503 733d 	add.w	r3, r3, #756	@ 0x2f4
 80052ac:	461a      	mov	r2, r3
 80052ae:	f00d fcb7 	bl	8012c20 <arm_mat_mult_f32>

	  // Computation of the state covariance error
	  arm_matrix_instance_f32 temp_matrix4;
	  float32_t temp_data4[16];
	  arm_mat_init_f32(&temp_matrix4, 4, 4,(float32_t*) &temp_data4);
 80052b2:	f107 0310 	add.w	r3, r7, #16
 80052b6:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 80052ba:	2204      	movs	r2, #4
 80052bc:	2104      	movs	r1, #4
 80052be:	f00d f920 	bl	8012502 <arm_mat_init_f32>

	  arm_mat_mult_f32(&filter->K_matrix, &filter->C_matrix, &temp_matrix4);				// K * C
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	f503 704d 	add.w	r0, r3, #820	@ 0x334
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f503 7335 	add.w	r3, r3, #724	@ 0x2d4
 80052ce:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 80052d2:	4619      	mov	r1, r3
 80052d4:	f00d fca4 	bl	8012c20 <arm_mat_mult_f32>
	  arm_mat_sub_f32(&filter->eye_matrix, &temp_matrix4, &temp_matrix4);			// (I - (K * C))
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f503 7331 	add.w	r3, r3, #708	@ 0x2c4
 80052de:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 80052e2:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 80052e6:	4618      	mov	r0, r3
 80052e8:	f00d fd4a 	bl	8012d80 <arm_mat_sub_f32>
	  arm_mat_mult_f32(&temp_matrix4, &filter->P_k_matrix, &filter->P_k_matrix);			// (I - (K * C)) * P_k
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f503 712b 	add.w	r1, r3, #684	@ 0x2ac
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f503 722b 	add.w	r2, r3, #684	@ 0x2ac
 80052f8:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80052fc:	4618      	mov	r0, r3
 80052fe:	f00d fc8f 	bl	8012c20 <arm_mat_mult_f32>
	  filter->Kalman_Speed = filter->X_k[1];
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	685a      	ldr	r2, [r3, #4]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
	  return  filter->Kalman_Speed;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005312:	ee07 3a90 	vmov	s15, r3
}
 8005316:	eeb0 0a67 	vmov.f32	s0, s15
 800531a:	3758      	adds	r7, #88	@ 0x58
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}

08005320 <Kalman_Start>:

void Kalman_Start(KalmanFilter* filter, float32_t* A_matrix, float32_t* B_matrix, float32_t Q, float32_t R){
 8005320:	b5b0      	push	{r4, r5, r7, lr}
 8005322:	b0a4      	sub	sp, #144	@ 0x90
 8005324:	af00      	add	r7, sp, #0
 8005326:	6178      	str	r0, [r7, #20]
 8005328:	6139      	str	r1, [r7, #16]
 800532a:	60fa      	str	r2, [r7, #12]
 800532c:	ed87 0a02 	vstr	s0, [r7, #8]
 8005330:	edc7 0a01 	vstr	s1, [r7, #4]
	filter->Q = Q; //1.0
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	68ba      	ldr	r2, [r7, #8]
 8005338:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
	filter->R[0] = R; //0.05
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	687a      	ldr	r2, [r7, #4]
 8005340:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

	float32_t c[4] = {1.0f, 0.0f, 0.0f, 0.0f};
 8005344:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8005348:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800534a:	f04f 0300 	mov.w	r3, #0
 800534e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005352:	f04f 0300 	mov.w	r3, #0
 8005356:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800535a:	f04f 0300 	mov.w	r3, #0
 800535e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

	float32_t g[4] = {0.0f,
 8005362:	f04f 0300 	mov.w	r3, #0
 8005366:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005368:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800536c:	673b      	str	r3, [r7, #112]	@ 0x70
 800536e:	f04f 0300 	mov.w	r3, #0
 8005372:	677b      	str	r3, [r7, #116]	@ 0x74
 8005374:	f04f 0300 	mov.w	r3, #0
 8005378:	67bb      	str	r3, [r7, #120]	@ 0x78
					  1.0f,
					  0.0f,
					  0.0f};

	float32_t iden[16] = {1.0f, 0.0f, 0.0f, 0.0f,
 800537a:	4bc6      	ldr	r3, [pc, #792]	@ (8005694 <Kalman_Start+0x374>)
 800537c:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8005380:	461d      	mov	r5, r3
 8005382:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005384:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005386:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005388:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800538a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800538c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800538e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005392:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			  	  	 0.0f, 1.0f, 0.0f, 0.0f,
					 0.0f, 0.0f, 1.0f, 0.0f,
					 0.0f, 0.0f, 0.0f, 1.0f,};

	float32_t x_k[4] = {0.0f, 0.0f, 0.0f, 0.0f};
 8005396:	f107 031c 	add.w	r3, r7, #28
 800539a:	2200      	movs	r2, #0
 800539c:	601a      	str	r2, [r3, #0]
 800539e:	605a      	str	r2, [r3, #4]
 80053a0:	609a      	str	r2, [r3, #8]
 80053a2:	60da      	str	r2, [r3, #12]

	filter->Es_velocity[1] = 0.0f;
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	f04f 0200 	mov.w	r2, #0
 80053aa:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260

	int i;
	for(i=0;i<16;i++)
 80053ae:	2300      	movs	r3, #0
 80053b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80053b4:	e028      	b.n	8005408 <Kalman_Start+0xe8>
	{
		filter->A[i] = A_matrix[i];
 80053b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	693a      	ldr	r2, [r7, #16]
 80053be:	4413      	add	r3, r2
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	6979      	ldr	r1, [r7, #20]
 80053c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053c8:	3314      	adds	r3, #20
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	440b      	add	r3, r1
 80053ce:	601a      	str	r2, [r3, #0]
		filter->eye[i] = iden[i];
 80053d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	3390      	adds	r3, #144	@ 0x90
 80053d8:	443b      	add	r3, r7
 80053da:	3b64      	subs	r3, #100	@ 0x64
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	6979      	ldr	r1, [r7, #20]
 80053e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053e4:	3398      	adds	r3, #152	@ 0x98
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	440b      	add	r3, r1
 80053ea:	601a      	str	r2, [r3, #0]
		filter->P_k[i] = 0.0f;
 80053ec:	697a      	ldr	r2, [r7, #20]
 80053ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053f2:	3304      	adds	r3, #4
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	4413      	add	r3, r2
 80053f8:	f04f 0200 	mov.w	r2, #0
 80053fc:	601a      	str	r2, [r3, #0]
	for(i=0;i<16;i++)
 80053fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005402:	3301      	adds	r3, #1
 8005404:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005408:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800540c:	2b0f      	cmp	r3, #15
 800540e:	ddd2      	ble.n	80053b6 <Kalman_Start+0x96>
	}

	for(i=0;i<4;i++)
 8005410:	2300      	movs	r3, #0
 8005412:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005416:	e03a      	b.n	800548e <Kalman_Start+0x16e>
	{
		filter->X_k[i] = x_k[i];
 8005418:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800541c:	009b      	lsls	r3, r3, #2
 800541e:	3390      	adds	r3, #144	@ 0x90
 8005420:	443b      	add	r3, r7
 8005422:	3b74      	subs	r3, #116	@ 0x74
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	6979      	ldr	r1, [r7, #20]
 8005428:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800542c:	009b      	lsls	r3, r3, #2
 800542e:	440b      	add	r3, r1
 8005430:	601a      	str	r2, [r3, #0]
		filter->B[i] = B_matrix[i];
 8005432:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	68fa      	ldr	r2, [r7, #12]
 800543a:	4413      	add	r3, r2
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	6979      	ldr	r1, [r7, #20]
 8005440:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005444:	3324      	adds	r3, #36	@ 0x24
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	440b      	add	r3, r1
 800544a:	601a      	str	r2, [r3, #0]
		filter->C[i] = c[i];
 800544c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	3390      	adds	r3, #144	@ 0x90
 8005454:	443b      	add	r3, r7
 8005456:	3b14      	subs	r3, #20
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	6979      	ldr	r1, [r7, #20]
 800545c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005460:	3328      	adds	r3, #40	@ 0x28
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	440b      	add	r3, r1
 8005466:	601a      	str	r2, [r3, #0]
		filter->G[i] = g[i];
 8005468:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800546c:	009b      	lsls	r3, r3, #2
 800546e:	3390      	adds	r3, #144	@ 0x90
 8005470:	443b      	add	r3, r7
 8005472:	3b24      	subs	r3, #36	@ 0x24
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	6979      	ldr	r1, [r7, #20]
 8005478:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800547c:	332c      	adds	r3, #44	@ 0x2c
 800547e:	009b      	lsls	r3, r3, #2
 8005480:	440b      	add	r3, r1
 8005482:	601a      	str	r2, [r3, #0]
	for(i=0;i<4;i++)
 8005484:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005488:	3301      	adds	r3, #1
 800548a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800548e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005492:	2b03      	cmp	r3, #3
 8005494:	ddc0      	ble.n	8005418 <Kalman_Start+0xf8>

	}

	arm_mat_init_f32(&filter->X_k_matrix, 4, 1,filter->X_k);
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	f503 7029 	add.w	r0, r3, #676	@ 0x2a4
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	2201      	movs	r2, #1
 80054a0:	2104      	movs	r1, #4
 80054a2:	f00d f82e 	bl	8012502 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->P_k_matrix, 4, 4,filter->P_k);
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	f503 702b 	add.w	r0, r3, #684	@ 0x2ac
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	3310      	adds	r3, #16
 80054b0:	2204      	movs	r2, #4
 80054b2:	2104      	movs	r1, #4
 80054b4:	f00d f825 	bl	8012502 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->A_matrix, 4, 4,filter->A);
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	f503 702d 	add.w	r0, r3, #692	@ 0x2b4
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	3350      	adds	r3, #80	@ 0x50
 80054c2:	2204      	movs	r2, #4
 80054c4:	2104      	movs	r1, #4
 80054c6:	f00d f81c 	bl	8012502 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->B_matrix, 4, 1,filter->B);
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	f503 7033 	add.w	r0, r3, #716	@ 0x2cc
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	3390      	adds	r3, #144	@ 0x90
 80054d4:	2201      	movs	r2, #1
 80054d6:	2104      	movs	r1, #4
 80054d8:	f00d f813 	bl	8012502 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->C_matrix, 1, 4,filter->C);
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	f503 7035 	add.w	r0, r3, #724	@ 0x2d4
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	33a0      	adds	r3, #160	@ 0xa0
 80054e6:	2204      	movs	r2, #4
 80054e8:	2101      	movs	r1, #1
 80054ea:	f00d f80a 	bl	8012502 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->G_matrix, 4, 1,filter->G);
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	f503 7039 	add.w	r0, r3, #740	@ 0x2e4
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	33b0      	adds	r3, #176	@ 0xb0
 80054f8:	2201      	movs	r2, #1
 80054fa:	2104      	movs	r1, #4
 80054fc:	f00d f801 	bl	8012502 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->A_transpose_matrix, 4, 4, filter->A_transpose);
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	f503 702f 	add.w	r0, r3, #700	@ 0x2bc
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	33c8      	adds	r3, #200	@ 0xc8
 800550a:	2204      	movs	r2, #4
 800550c:	2104      	movs	r1, #4
 800550e:	f00c fff8 	bl	8012502 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->C_transpose_matrix, 4, 1, filter->C_transpose);
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	f503 7037 	add.w	r0, r3, #732	@ 0x2dc
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800551e:	2201      	movs	r2, #1
 8005520:	2104      	movs	r1, #4
 8005522:	f00c ffee 	bl	8012502 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->G_transpose_matrix, 1, 4, filter->G_transpose);
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	f503 703b 	add.w	r0, r3, #748	@ 0x2ec
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	f503 738c 	add.w	r3, r3, #280	@ 0x118
 8005532:	2204      	movs	r2, #4
 8005534:	2101      	movs	r1, #1
 8005536:	f00c ffe4 	bl	8012502 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->GGT_matrix, 4, 4, filter->GGT);
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	f503 703f 	add.w	r0, r3, #764	@ 0x2fc
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8005546:	2204      	movs	r2, #4
 8005548:	2104      	movs	r1, #4
 800554a:	f00c ffda 	bl	8012502 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->GQGT_matrix, 4, 4, filter->GQGT);
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800555a:	2204      	movs	r2, #4
 800555c:	2104      	movs	r1, #4
 800555e:	f00c ffd0 	bl	8012502 <arm_mat_init_f32>

	// Compute Xk = Ax + Bu
	arm_mat_init_f32(&filter->Bu_matrix, 4, 1, filter->Bu_data);
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	f503 7043 	add.w	r0, r3, #780	@ 0x30c
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800556e:	2201      	movs	r2, #1
 8005570:	2104      	movs	r1, #4
 8005572:	f00c ffc6 	bl	8012502 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->Ax_matrix, 4, 1, filter->Ax_data);
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	f503 73d4 	add.w	r3, r3, #424	@ 0x1a8
 8005582:	2201      	movs	r2, #1
 8005584:	2104      	movs	r1, #4
 8005586:	f00c ffbc 	bl	8012502 <arm_mat_init_f32>

	// Compute (C * P_k * C^T + R)
	arm_mat_init_f32(&filter->CP_matrix, 1, 4, filter->CP);
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	f503 7047 	add.w	r0, r3, #796	@ 0x31c
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8005596:	2204      	movs	r2, #4
 8005598:	2101      	movs	r1, #1
 800559a:	f00c ffb2 	bl	8012502 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->CPCT_matrix, 1, 1, filter->CPCT);
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	f503 7049 	add.w	r0, r3, #804	@ 0x324
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 80055aa:	2201      	movs	r2, #1
 80055ac:	2101      	movs	r1, #1
 80055ae:	f00c ffa8 	bl	8012502 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->CPCTR_matrix, 1, 1, filter->CPCTR);
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	f503 704b 	add.w	r0, r3, #812	@ 0x32c
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 80055be:	2201      	movs	r2, #1
 80055c0:	2101      	movs	r1, #1
 80055c2:	f00c ff9e 	bl	8012502 <arm_mat_init_f32>

	// Compute Kalman Gain: K = P_k * C^T * inv(C * P_k * C^T + R)
	arm_mat_init_f32(&filter->K_matrix, 4, 1, filter->K);
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	f503 704d 	add.w	r0, r3, #820	@ 0x334
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 80055d2:	2201      	movs	r2, #1
 80055d4:	2104      	movs	r1, #4
 80055d6:	f00c ff94 	bl	8012502 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->PCT_matrix, 4, 1,filter->PCT);
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	f503 704f 	add.w	r0, r3, #828	@ 0x33c
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80055e6:	2201      	movs	r2, #1
 80055e8:	2104      	movs	r1, #4
 80055ea:	f00c ff8a 	bl	8012502 <arm_mat_init_f32>

	// Compute inverse of (C * P_k * C^T + R)
	arm_mat_init_f32(&filter->CPCTRinv_matrix, 1, 1,filter->CPCTRinv);
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	f503 7051 	add.w	r0, r3, #836	@ 0x344
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 80055fa:	2201      	movs	r2, #1
 80055fc:	2101      	movs	r1, #1
 80055fe:	f00c ff80 	bl	8012502 <arm_mat_init_f32>

	// Computation of the estimated state
	arm_mat_init_f32(&filter->Cx_matrix, 1, 1, filter->Cx);
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	f503 7053 	add.w	r0, r3, #844	@ 0x34c
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	f503 7311 	add.w	r3, r3, #580	@ 0x244
 800560e:	2201      	movs	r2, #1
 8005610:	2101      	movs	r1, #1
 8005612:	f00c ff76 	bl	8012502 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->yCx_matrix, 1, 1, filter->yCx);
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	f503 7055 	add.w	r0, r3, #852	@ 0x354
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	f503 7312 	add.w	r3, r3, #584	@ 0x248
 8005622:	2201      	movs	r2, #1
 8005624:	2101      	movs	r1, #1
 8005626:	f00c ff6c 	bl	8012502 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->KyCx_matrix, 4, 1, filter->KyCx);
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	f503 7057 	add.w	r0, r3, #860	@ 0x35c
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	f503 7313 	add.w	r3, r3, #588	@ 0x24c
 8005636:	2201      	movs	r2, #1
 8005638:	2104      	movs	r1, #4
 800563a:	f00c ff62 	bl	8012502 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->Output_matrix, 1, 1, filter->Es_velocity);
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	f503 703d 	add.w	r0, r3, #756	@ 0x2f4
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800564a:	2201      	movs	r2, #1
 800564c:	2101      	movs	r1, #1
 800564e:	f00c ff58 	bl	8012502 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->eye_matrix, 4, 4, filter->eye);
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	f503 7031 	add.w	r0, r3, #708	@ 0x2c4
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800565e:	2204      	movs	r2, #4
 8005660:	2104      	movs	r1, #4
 8005662:	f00c ff4e 	bl	8012502 <arm_mat_init_f32>

	arm_mat_init_f32(&filter->R_matrix, 1, 1, filter->R);
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	f503 7059 	add.w	r0, r3, #868	@ 0x364
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	33c4      	adds	r3, #196	@ 0xc4
 8005670:	2201      	movs	r2, #1
 8005672:	2101      	movs	r1, #1
 8005674:	f00c ff45 	bl	8012502 <arm_mat_init_f32>
	arm_mat_init_f32(&filter->Z_matrix, 1, 1, filter->Z);
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8005684:	2201      	movs	r2, #1
 8005686:	2101      	movs	r1, #1
 8005688:	f00c ff3b 	bl	8012502 <arm_mat_init_f32>
}
 800568c:	bf00      	nop
 800568e:	3790      	adds	r7, #144	@ 0x90
 8005690:	46bd      	mov	sp, r7
 8005692:	bdb0      	pop	{r4, r5, r7, pc}
 8005694:	08014eb0 	.word	0x08014eb0

08005698 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8005698:	b480      	push	{r7}
 800569a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800569c:	f3bf 8f4f 	dsb	sy
}
 80056a0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80056a2:	4b06      	ldr	r3, [pc, #24]	@ (80056bc <__NVIC_SystemReset+0x24>)
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80056aa:	4904      	ldr	r1, [pc, #16]	@ (80056bc <__NVIC_SystemReset+0x24>)
 80056ac:	4b04      	ldr	r3, [pc, #16]	@ (80056c0 <__NVIC_SystemReset+0x28>)
 80056ae:	4313      	orrs	r3, r2
 80056b0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80056b2:	f3bf 8f4f 	dsb	sy
}
 80056b6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80056b8:	bf00      	nop
 80056ba:	e7fd      	b.n	80056b8 <__NVIC_SystemReset+0x20>
 80056bc:	e000ed00 	.word	0xe000ed00
 80056c0:	05fa0004 	.word	0x05fa0004

080056c4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b082      	sub	sp, #8
 80056c8:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80056ca:	f005 fb86 	bl	800adda <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80056ce:	f000 f895 	bl	80057fc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80056d2:	f7ff fbd1 	bl	8004e78 <MX_GPIO_Init>
	MX_DMA_Init();
 80056d6:	f7ff fb85 	bl	8004de4 <MX_DMA_Init>
	MX_ADC1_Init();
 80056da:	f7ff fa77 	bl	8004bcc <MX_ADC1_Init>
	MX_TIM2_Init();
 80056de:	f004 fd91 	bl	800a204 <MX_TIM2_Init>
	MX_TIM3_Init();
 80056e2:	f004 fddd 	bl	800a2a0 <MX_TIM3_Init>
	MX_TIM4_Init();
 80056e6:	f004 fe31 	bl	800a34c <MX_TIM4_Init>
	MX_TIM5_Init();
 80056ea:	f004 fe85 	bl	800a3f8 <MX_TIM5_Init>
	MX_TIM8_Init();
 80056ee:	f004 fed9 	bl	800a4a4 <MX_TIM8_Init>
	MX_USART2_UART_Init();
 80056f2:	f005 f99b 	bl	800aa2c <MX_USART2_UART_Init>
	MX_TIM16_Init();
 80056f6:	f004 ff93 	bl	800a620 <MX_TIM16_Init>
	MX_TIM1_Init();
 80056fa:	f004 fcef 	bl	800a0dc <MX_TIM1_Init>
	MX_LPUART1_UART_Init();
 80056fe:	f005 f94b 	bl	800a998 <MX_LPUART1_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_Delay(250);
 8005702:	20fa      	movs	r0, #250	@ 0xfa
 8005704:	f005 fbda 	bl	800aebc <HAL_Delay>

	plotter_begin();
 8005708:	f003 fe2e 	bl	8009368 <plotter_begin>

	plotter_pen_up();
 800570c:	f004 faca 	bl	8009ca4 <plotter_pen_up>

	prismatic_axis.position = prismatic_encoder.mm;
 8005710:	4b29      	ldr	r3, [pc, #164]	@ (80057b8 <main+0xf4>)
 8005712:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005714:	4a29      	ldr	r2, [pc, #164]	@ (80057bc <main+0xf8>)
 8005716:	6013      	str	r3, [r2, #0]
	revolute_axis.position = revolute_encoder.rads;
 8005718:	4b29      	ldr	r3, [pc, #164]	@ (80057c0 <main+0xfc>)
 800571a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800571c:	4a29      	ldr	r2, [pc, #164]	@ (80057c4 <main+0x100>)
 800571e:	6013      	str	r3, [r2, #0]

	safety_state = SAFETY_NORMAL;
 8005720:	4b29      	ldr	r3, [pc, #164]	@ (80057c8 <main+0x104>)
 8005722:	2200      	movs	r2, #0
 8005724:	701a      	strb	r2, [r3, #0]
	hardware_emergency_triggered = false;
 8005726:	4b29      	ldr	r3, [pc, #164]	@ (80057cc <main+0x108>)
 8005728:	2200      	movs	r2, #0
 800572a:	701a      	strb	r2, [r3, #0]
	pilot_light_state = false;
 800572c:	4b28      	ldr	r3, [pc, #160]	@ (80057d0 <main+0x10c>)
 800572e:	2200      	movs	r2, #0
 8005730:	701a      	strb	r2, [r3, #0]
	safety_toggle_timer = 0;
 8005732:	4b28      	ldr	r3, [pc, #160]	@ (80057d4 <main+0x110>)
 8005734:	2200      	movs	r2, #0
 8005736:	601a      	str	r2, [r3, #0]
	position_control_tick = 0;
 8005738:	4b27      	ldr	r3, [pc, #156]	@ (80057d8 <main+0x114>)
 800573a:	2200      	movs	r2, #0
 800573c:	601a      	str	r2, [r3, #0]

	if (first_startup) {
 800573e:	4b27      	ldr	r3, [pc, #156]	@ (80057dc <main+0x118>)
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d034      	beq.n	80057b0 <main+0xec>
		// Check if already at home position
		bool up_photo_detected = HAL_GPIO_ReadPin(upperphoto_GPIO_Port,
 8005746:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800574a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800574e:	f007 fe13 	bl	800d378 <HAL_GPIO_ReadPin>
 8005752:	4603      	mov	r3, r0
 8005754:	2b00      	cmp	r3, #0
 8005756:	bf14      	ite	ne
 8005758:	2301      	movne	r3, #1
 800575a:	2300      	moveq	r3, #0
 800575c:	71fb      	strb	r3, [r7, #7]
		upperphoto_Pin);
		bool prox_detected = HAL_GPIO_ReadPin(prox_GPIO_Port, prox_Pin);
 800575e:	2120      	movs	r1, #32
 8005760:	481f      	ldr	r0, [pc, #124]	@ (80057e0 <main+0x11c>)
 8005762:	f007 fe09 	bl	800d378 <HAL_GPIO_ReadPin>
 8005766:	4603      	mov	r3, r0
 8005768:	2b00      	cmp	r3, #0
 800576a:	bf14      	ite	ne
 800576c:	2301      	movne	r3, #1
 800576e:	2300      	moveq	r3, #0
 8005770:	71bb      	strb	r3, [r7, #6]

		if (up_photo_detected && prox_detected) {
 8005772:	79fb      	ldrb	r3, [r7, #7]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d018      	beq.n	80057aa <main+0xe6>
 8005778:	79bb      	ldrb	r3, [r7, #6]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d015      	beq.n	80057aa <main+0xe6>
			// Already at home position - no need to home
			first_startup = false;
 800577e:	4b17      	ldr	r3, [pc, #92]	@ (80057dc <main+0x118>)
 8005780:	2200      	movs	r2, #0
 8005782:	701a      	strb	r2, [r3, #0]
			homing_active = false;
 8005784:	4b17      	ldr	r3, [pc, #92]	@ (80057e4 <main+0x120>)
 8005786:	2200      	movs	r2, #0
 8005788:	701a      	strb	r2, [r3, #0]
			homing_state = HOMING_IDLE;
 800578a:	4b17      	ldr	r3, [pc, #92]	@ (80057e8 <main+0x124>)
 800578c:	2200      	movs	r2, #0
 800578e:	701a      	strb	r2, [r3, #0]

			// Clear any sensor flags
			up_photo = false;
 8005790:	4b16      	ldr	r3, [pc, #88]	@ (80057ec <main+0x128>)
 8005792:	2200      	movs	r2, #0
 8005794:	701a      	strb	r2, [r3, #0]
			low_photo = false;
 8005796:	4b16      	ldr	r3, [pc, #88]	@ (80057f0 <main+0x12c>)
 8005798:	2200      	movs	r2, #0
 800579a:	701a      	strb	r2, [r3, #0]
			prox_count = 0;
 800579c:	4b15      	ldr	r3, [pc, #84]	@ (80057f4 <main+0x130>)
 800579e:	2200      	movs	r2, #0
 80057a0:	601a      	str	r2, [r3, #0]

			// Set motion to idle
			motion_sequence_state = MOTION_IDLE;
 80057a2:	4b15      	ldr	r3, [pc, #84]	@ (80057f8 <main+0x134>)
 80057a4:	2200      	movs	r2, #0
 80057a6:	701a      	strb	r2, [r3, #0]
 80057a8:	e002      	b.n	80057b0 <main+0xec>

		} else {
			start_homing_sequence(true);
 80057aa:	2001      	movs	r0, #1
 80057ac:	f000 f872 	bl	8005894 <start_homing_sequence>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		handle_b2_button_polling();
 80057b0:	f002 ff4a 	bl	8008648 <handle_b2_button_polling>
 80057b4:	e7fc      	b.n	80057b0 <main+0xec>
 80057b6:	bf00      	nop
 80057b8:	20000984 	.word	0x20000984
 80057bc:	20000704 	.word	0x20000704
 80057c0:	200009e0 	.word	0x200009e0
 80057c4:	20000748 	.word	0x20000748
 80057c8:	200007ed 	.word	0x200007ed
 80057cc:	200007f5 	.word	0x200007f5
 80057d0:	200007f4 	.word	0x200007f4
 80057d4:	200007f0 	.word	0x200007f0
 80057d8:	200007f8 	.word	0x200007f8
 80057dc:	20000333 	.word	0x20000333
 80057e0:	48000400 	.word	0x48000400
 80057e4:	200007eb 	.word	0x200007eb
 80057e8:	200007ea 	.word	0x200007ea
 80057ec:	200007e8 	.word	0x200007e8
 80057f0:	200007e9 	.word	0x200007e9
 80057f4:	200007e4 	.word	0x200007e4
 80057f8:	2000078c 	.word	0x2000078c

080057fc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b094      	sub	sp, #80	@ 0x50
 8005800:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8005802:	f107 0318 	add.w	r3, r7, #24
 8005806:	2238      	movs	r2, #56	@ 0x38
 8005808:	2100      	movs	r1, #0
 800580a:	4618      	mov	r0, r3
 800580c:	f00d fbea 	bl	8012fe4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8005810:	1d3b      	adds	r3, r7, #4
 8005812:	2200      	movs	r2, #0
 8005814:	601a      	str	r2, [r3, #0]
 8005816:	605a      	str	r2, [r3, #4]
 8005818:	609a      	str	r2, [r3, #8]
 800581a:	60da      	str	r2, [r3, #12]
 800581c:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800581e:	2000      	movs	r0, #0
 8005820:	f007 fe0c 	bl	800d43c <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005824:	2302      	movs	r3, #2
 8005826:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005828:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800582c:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800582e:	2340      	movs	r3, #64	@ 0x40
 8005830:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005832:	2302      	movs	r3, #2
 8005834:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005836:	2302      	movs	r3, #2
 8005838:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800583a:	2304      	movs	r3, #4
 800583c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 800583e:	2355      	movs	r3, #85	@ 0x55
 8005840:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005842:	2302      	movs	r3, #2
 8005844:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8005846:	2302      	movs	r3, #2
 8005848:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800584a:	2302      	movs	r3, #2
 800584c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800584e:	f107 0318 	add.w	r3, r7, #24
 8005852:	4618      	mov	r0, r3
 8005854:	f007 fea6 	bl	800d5a4 <HAL_RCC_OscConfig>
 8005858:	4603      	mov	r3, r0
 800585a:	2b00      	cmp	r3, #0
 800585c:	d001      	beq.n	8005862 <SystemClock_Config+0x66>
		Error_Handler();
 800585e:	f003 fd7d 	bl	800935c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8005862:	230f      	movs	r3, #15
 8005864:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005866:	2303      	movs	r3, #3
 8005868:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800586a:	2300      	movs	r3, #0
 800586c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800586e:	2300      	movs	r3, #0
 8005870:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005872:	2300      	movs	r3, #0
 8005874:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8005876:	1d3b      	adds	r3, r7, #4
 8005878:	2104      	movs	r1, #4
 800587a:	4618      	mov	r0, r3
 800587c:	f008 f9a4 	bl	800dbc8 <HAL_RCC_ClockConfig>
 8005880:	4603      	mov	r3, r0
 8005882:	2b00      	cmp	r3, #0
 8005884:	d001      	beq.n	800588a <SystemClock_Config+0x8e>
		Error_Handler();
 8005886:	f003 fd69 	bl	800935c <Error_Handler>
	}
}
 800588a:	bf00      	nop
 800588c:	3750      	adds	r7, #80	@ 0x50
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}
	...

08005894 <start_homing_sequence>:

/* USER CODE BEGIN 4 */
void start_homing_sequence(bool is_startup) {
 8005894:	b580      	push	{r7, lr}
 8005896:	b084      	sub	sp, #16
 8005898:	af00      	add	r7, sp, #0
 800589a:	4603      	mov	r3, r0
 800589c:	71fb      	strb	r3, [r7, #7]
	//modbus set home state
	registerFrame[R_Theta_Status].U16 = 1;
 800589e:	4b53      	ldr	r3, [pc, #332]	@ (80059ec <start_homing_sequence+0x158>)
 80058a0:	2201      	movs	r2, #1
 80058a2:	841a      	strh	r2, [r3, #32]
	if (homing_active)
 80058a4:	4b52      	ldr	r3, [pc, #328]	@ (80059f0 <start_homing_sequence+0x15c>)
 80058a6:	781b      	ldrb	r3, [r3, #0]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	f040 809a 	bne.w	80059e2 <start_homing_sequence+0x14e>
		return;

	// Check current sensor states
	bool up_photo_detected = HAL_GPIO_ReadPin(upperphoto_GPIO_Port,
 80058ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80058b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80058b6:	f007 fd5f 	bl	800d378 <HAL_GPIO_ReadPin>
 80058ba:	4603      	mov	r3, r0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	bf14      	ite	ne
 80058c0:	2301      	movne	r3, #1
 80058c2:	2300      	moveq	r3, #0
 80058c4:	73fb      	strb	r3, [r7, #15]
	upperphoto_Pin);
	bool prox_detected = HAL_GPIO_ReadPin(prox_GPIO_Port, prox_Pin);
 80058c6:	2120      	movs	r1, #32
 80058c8:	484a      	ldr	r0, [pc, #296]	@ (80059f4 <start_homing_sequence+0x160>)
 80058ca:	f007 fd55 	bl	800d378 <HAL_GPIO_ReadPin>
 80058ce:	4603      	mov	r3, r0
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	bf14      	ite	ne
 80058d4:	2301      	movne	r3, #1
 80058d6:	2300      	moveq	r3, #0
 80058d8:	73bb      	strb	r3, [r7, #14]

	// Different logic for startup vs manual homing
	if (is_startup || first_startup) {
 80058da:	79fb      	ldrb	r3, [r7, #7]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d103      	bne.n	80058e8 <start_homing_sequence+0x54>
 80058e0:	4b45      	ldr	r3, [pc, #276]	@ (80059f8 <start_homing_sequence+0x164>)
 80058e2:	781b      	ldrb	r3, [r3, #0]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d02e      	beq.n	8005946 <start_homing_sequence+0xb2>
		// STARTUP LOGIC: Skip homing if already at home position
		if (up_photo_detected && prox_detected) {
 80058e8:	7bfb      	ldrb	r3, [r7, #15]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d018      	beq.n	8005920 <start_homing_sequence+0x8c>
 80058ee:	7bbb      	ldrb	r3, [r7, #14]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d015      	beq.n	8005920 <start_homing_sequence+0x8c>
			// Already at home position - no need to home
			homing_active = false;
 80058f4:	4b3e      	ldr	r3, [pc, #248]	@ (80059f0 <start_homing_sequence+0x15c>)
 80058f6:	2200      	movs	r2, #0
 80058f8:	701a      	strb	r2, [r3, #0]
			homing_state = HOMING_IDLE;
 80058fa:	4b40      	ldr	r3, [pc, #256]	@ (80059fc <start_homing_sequence+0x168>)
 80058fc:	2200      	movs	r2, #0
 80058fe:	701a      	strb	r2, [r3, #0]
			first_startup = false;
 8005900:	4b3d      	ldr	r3, [pc, #244]	@ (80059f8 <start_homing_sequence+0x164>)
 8005902:	2200      	movs	r2, #0
 8005904:	701a      	strb	r2, [r3, #0]

			// Clear sensor flags
			up_photo = false;
 8005906:	4b3e      	ldr	r3, [pc, #248]	@ (8005a00 <start_homing_sequence+0x16c>)
 8005908:	2200      	movs	r2, #0
 800590a:	701a      	strb	r2, [r3, #0]
			low_photo = false;
 800590c:	4b3d      	ldr	r3, [pc, #244]	@ (8005a04 <start_homing_sequence+0x170>)
 800590e:	2200      	movs	r2, #0
 8005910:	701a      	strb	r2, [r3, #0]
			prox_count = 0;
 8005912:	4b3d      	ldr	r3, [pc, #244]	@ (8005a08 <start_homing_sequence+0x174>)
 8005914:	2200      	movs	r2, #0
 8005916:	601a      	str	r2, [r3, #0]

			// Set motion to idle
			motion_sequence_state = MOTION_IDLE;
 8005918:	4b3c      	ldr	r3, [pc, #240]	@ (8005a0c <start_homing_sequence+0x178>)
 800591a:	2200      	movs	r2, #0
 800591c:	701a      	strb	r2, [r3, #0]
			return;
 800591e:	e061      	b.n	80059e4 <start_homing_sequence+0x150>
		}

		// Not at home - start startup homing sequence (skip zero degrees)
		homing_active = true;
 8005920:	4b33      	ldr	r3, [pc, #204]	@ (80059f0 <start_homing_sequence+0x15c>)
 8005922:	2201      	movs	r2, #1
 8005924:	701a      	strb	r2, [r3, #0]
		motion_sequence_state = MOTION_IDLE;
 8005926:	4b39      	ldr	r3, [pc, #228]	@ (8005a0c <start_homing_sequence+0x178>)
 8005928:	2200      	movs	r2, #0
 800592a:	701a      	strb	r2, [r3, #0]
		prox_count = 0;
 800592c:	4b36      	ldr	r3, [pc, #216]	@ (8005a08 <start_homing_sequence+0x174>)
 800592e:	2200      	movs	r2, #0
 8005930:	601a      	str	r2, [r3, #0]
		up_photo = false;
 8005932:	4b33      	ldr	r3, [pc, #204]	@ (8005a00 <start_homing_sequence+0x16c>)
 8005934:	2200      	movs	r2, #0
 8005936:	701a      	strb	r2, [r3, #0]
		low_photo = false;
 8005938:	4b32      	ldr	r3, [pc, #200]	@ (8005a04 <start_homing_sequence+0x170>)
 800593a:	2200      	movs	r2, #0
 800593c:	701a      	strb	r2, [r3, #0]
		homing_state = HOMING_PEN_UP;
 800593e:	4b2f      	ldr	r3, [pc, #188]	@ (80059fc <start_homing_sequence+0x168>)
 8005940:	2201      	movs	r2, #1
 8005942:	701a      	strb	r2, [r3, #0]
 8005944:	e04e      	b.n	80059e4 <start_homing_sequence+0x150>

	} else {
		// MANUAL HOMING LOGIC: More sophisticated behavior
		if (up_photo_detected && prox_detected) {
 8005946:	7bfb      	ldrb	r3, [r7, #15]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d018      	beq.n	800597e <start_homing_sequence+0xea>
 800594c:	7bbb      	ldrb	r3, [r7, #14]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d015      	beq.n	800597e <start_homing_sequence+0xea>
			// Already perfectly homed - skip homing completely
			homing_active = false;
 8005952:	4b27      	ldr	r3, [pc, #156]	@ (80059f0 <start_homing_sequence+0x15c>)
 8005954:	2200      	movs	r2, #0
 8005956:	701a      	strb	r2, [r3, #0]
			homing_state = HOMING_IDLE;
 8005958:	4b28      	ldr	r3, [pc, #160]	@ (80059fc <start_homing_sequence+0x168>)
 800595a:	2200      	movs	r2, #0
 800595c:	701a      	strb	r2, [r3, #0]
			first_startup = false;  //  ADDED THIS LINE
 800595e:	4b26      	ldr	r3, [pc, #152]	@ (80059f8 <start_homing_sequence+0x164>)
 8005960:	2200      	movs	r2, #0
 8005962:	701a      	strb	r2, [r3, #0]
			up_photo = false;
 8005964:	4b26      	ldr	r3, [pc, #152]	@ (8005a00 <start_homing_sequence+0x16c>)
 8005966:	2200      	movs	r2, #0
 8005968:	701a      	strb	r2, [r3, #0]
			low_photo = false;
 800596a:	4b26      	ldr	r3, [pc, #152]	@ (8005a04 <start_homing_sequence+0x170>)
 800596c:	2200      	movs	r2, #0
 800596e:	701a      	strb	r2, [r3, #0]
			prox_count = 0;
 8005970:	4b25      	ldr	r3, [pc, #148]	@ (8005a08 <start_homing_sequence+0x174>)
 8005972:	2200      	movs	r2, #0
 8005974:	601a      	str	r2, [r3, #0]
			motion_sequence_state = MOTION_IDLE;
 8005976:	4b25      	ldr	r3, [pc, #148]	@ (8005a0c <start_homing_sequence+0x178>)
 8005978:	2200      	movs	r2, #0
 800597a:	701a      	strb	r2, [r3, #0]
			return;
 800597c:	e032      	b.n	80059e4 <start_homing_sequence+0x150>
			 up_photo = false;
			 low_photo = false;
			 homing_state = HOMING_REV_TO_ZERO_DEG;
			 rev_to_zero_trajectory_started = false;
			 */
		} else if (up_photo_detected && !prox_detected) {
 800597e:	7bfb      	ldrb	r3, [r7, #15]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d01b      	beq.n	80059bc <start_homing_sequence+0x128>
 8005984:	7bbb      	ldrb	r3, [r7, #14]
 8005986:	f083 0301 	eor.w	r3, r3, #1
 800598a:	b2db      	uxtb	r3, r3
 800598c:	2b00      	cmp	r3, #0
 800598e:	d015      	beq.n	80059bc <start_homing_sequence+0x128>
			// At up photo but not at prox - go to zero degrees first
			homing_active = true;
 8005990:	4b17      	ldr	r3, [pc, #92]	@ (80059f0 <start_homing_sequence+0x15c>)
 8005992:	2201      	movs	r2, #1
 8005994:	701a      	strb	r2, [r3, #0]
			motion_sequence_state = MOTION_IDLE;
 8005996:	4b1d      	ldr	r3, [pc, #116]	@ (8005a0c <start_homing_sequence+0x178>)
 8005998:	2200      	movs	r2, #0
 800599a:	701a      	strb	r2, [r3, #0]
			prox_count = 0;
 800599c:	4b1a      	ldr	r3, [pc, #104]	@ (8005a08 <start_homing_sequence+0x174>)
 800599e:	2200      	movs	r2, #0
 80059a0:	601a      	str	r2, [r3, #0]
			up_photo = false;
 80059a2:	4b17      	ldr	r3, [pc, #92]	@ (8005a00 <start_homing_sequence+0x16c>)
 80059a4:	2200      	movs	r2, #0
 80059a6:	701a      	strb	r2, [r3, #0]
			low_photo = false;
 80059a8:	4b16      	ldr	r3, [pc, #88]	@ (8005a04 <start_homing_sequence+0x170>)
 80059aa:	2200      	movs	r2, #0
 80059ac:	701a      	strb	r2, [r3, #0]
			homing_state = HOMING_REV_TO_ZERO_DEG;
 80059ae:	4b13      	ldr	r3, [pc, #76]	@ (80059fc <start_homing_sequence+0x168>)
 80059b0:	2207      	movs	r2, #7
 80059b2:	701a      	strb	r2, [r3, #0]
			rev_to_zero_trajectory_started = false;
 80059b4:	4b16      	ldr	r3, [pc, #88]	@ (8005a10 <start_homing_sequence+0x17c>)
 80059b6:	2200      	movs	r2, #0
 80059b8:	701a      	strb	r2, [r3, #0]
 80059ba:	e013      	b.n	80059e4 <start_homing_sequence+0x150>
		} else {
			// Not at up photo - start full homing sequence
			homing_active = true;
 80059bc:	4b0c      	ldr	r3, [pc, #48]	@ (80059f0 <start_homing_sequence+0x15c>)
 80059be:	2201      	movs	r2, #1
 80059c0:	701a      	strb	r2, [r3, #0]
			motion_sequence_state = MOTION_IDLE;
 80059c2:	4b12      	ldr	r3, [pc, #72]	@ (8005a0c <start_homing_sequence+0x178>)
 80059c4:	2200      	movs	r2, #0
 80059c6:	701a      	strb	r2, [r3, #0]
			prox_count = 0;
 80059c8:	4b0f      	ldr	r3, [pc, #60]	@ (8005a08 <start_homing_sequence+0x174>)
 80059ca:	2200      	movs	r2, #0
 80059cc:	601a      	str	r2, [r3, #0]
			up_photo = false;
 80059ce:	4b0c      	ldr	r3, [pc, #48]	@ (8005a00 <start_homing_sequence+0x16c>)
 80059d0:	2200      	movs	r2, #0
 80059d2:	701a      	strb	r2, [r3, #0]
			low_photo = false;
 80059d4:	4b0b      	ldr	r3, [pc, #44]	@ (8005a04 <start_homing_sequence+0x170>)
 80059d6:	2200      	movs	r2, #0
 80059d8:	701a      	strb	r2, [r3, #0]
			homing_state = HOMING_PEN_UP;
 80059da:	4b08      	ldr	r3, [pc, #32]	@ (80059fc <start_homing_sequence+0x168>)
 80059dc:	2201      	movs	r2, #1
 80059de:	701a      	strb	r2, [r3, #0]
 80059e0:	e000      	b.n	80059e4 <start_homing_sequence+0x150>
		return;
 80059e2:	bf00      	nop
		}
	}
}
 80059e4:	3710      	adds	r7, #16
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	200015a0 	.word	0x200015a0
 80059f0:	200007eb 	.word	0x200007eb
 80059f4:	48000400 	.word	0x48000400
 80059f8:	20000333 	.word	0x20000333
 80059fc:	200007ea 	.word	0x200007ea
 8005a00:	200007e8 	.word	0x200007e8
 8005a04:	200007e9 	.word	0x200007e9
 8005a08:	200007e4 	.word	0x200007e4
 8005a0c:	2000078c 	.word	0x2000078c
 8005a10:	200007f7 	.word	0x200007f7

08005a14 <update_homing_sequence>:

void update_homing_sequence(void) {
 8005a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a18:	ed2d 8b02 	vpush	{d8}
 8005a1c:	b08b      	sub	sp, #44	@ 0x2c
 8005a1e:	af00      	add	r7, sp, #0
	if (!homing_active)
 8005a20:	4b9e      	ldr	r3, [pc, #632]	@ (8005c9c <update_homing_sequence+0x288>)
 8005a22:	781b      	ldrb	r3, [r3, #0]
 8005a24:	f083 0301 	eor.w	r3, r3, #1
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	f040 8371 	bne.w	8006112 <update_homing_sequence+0x6fe>
		return;

	if (is_emergency_active()) {
 8005a30:	f002 f846 	bl	8007ac0 <is_emergency_active>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00e      	beq.n	8005a58 <update_homing_sequence+0x44>
		homing_active = false;
 8005a3a:	4b98      	ldr	r3, [pc, #608]	@ (8005c9c <update_homing_sequence+0x288>)
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	701a      	strb	r2, [r3, #0]
		homing_state = HOMING_IDLE;
 8005a40:	4b97      	ldr	r3, [pc, #604]	@ (8005ca0 <update_homing_sequence+0x28c>)
 8005a42:	2200      	movs	r2, #0
 8005a44:	701a      	strb	r2, [r3, #0]
		prismatic_axis.command_pos = 0.0f;
 8005a46:	4b97      	ldr	r3, [pc, #604]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005a48:	f04f 0200 	mov.w	r2, #0
 8005a4c:	625a      	str	r2, [r3, #36]	@ 0x24
		revolute_axis.command_pos = 0.0f;
 8005a4e:	4b96      	ldr	r3, [pc, #600]	@ (8005ca8 <update_homing_sequence+0x294>)
 8005a50:	f04f 0200 	mov.w	r2, #0
 8005a54:	625a      	str	r2, [r3, #36]	@ 0x24
		return;
 8005a56:	e371      	b.n	800613c <update_homing_sequence+0x728>
	}

	switch (homing_state) {
 8005a58:	4b91      	ldr	r3, [pc, #580]	@ (8005ca0 <update_homing_sequence+0x28c>)
 8005a5a:	781b      	ldrb	r3, [r3, #0]
 8005a5c:	3b01      	subs	r3, #1
 8005a5e:	2b0a      	cmp	r3, #10
 8005a60:	f200 8359 	bhi.w	8006116 <update_homing_sequence+0x702>
 8005a64:	a201      	add	r2, pc, #4	@ (adr r2, 8005a6c <update_homing_sequence+0x58>)
 8005a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a6a:	bf00      	nop
 8005a6c:	08005a99 	.word	0x08005a99
 8005a70:	08005abb 	.word	0x08005abb
 8005a74:	08005b25 	.word	0x08005b25
 8005a78:	08005c71 	.word	0x08005c71
 8005a7c:	08005ce1 	.word	0x08005ce1
 8005a80:	08005e25 	.word	0x08005e25
 8005a84:	08005e9b 	.word	0x08005e9b
 8005a88:	08005f27 	.word	0x08005f27
 8005a8c:	08005fd9 	.word	0x08005fd9
 8005a90:	080060df 	.word	0x080060df
 8005a94:	08006109 	.word	0x08006109
	case HOMING_PEN_UP:
		// Ensure pen is up
		plotter_pen_up();
 8005a98:	f004 f904 	bl	8009ca4 <plotter_pen_up>
		prismatic_axis.command_pos = 0.0f;
 8005a9c:	4b81      	ldr	r3, [pc, #516]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005a9e:	f04f 0200 	mov.w	r2, #0
 8005aa2:	625a      	str	r2, [r3, #36]	@ 0x24
		revolute_axis.command_pos = 0.0f;
 8005aa4:	4b80      	ldr	r3, [pc, #512]	@ (8005ca8 <update_homing_sequence+0x294>)
 8005aa6:	f04f 0200 	mov.w	r2, #0
 8005aaa:	625a      	str	r2, [r3, #36]	@ 0x24
		motion_delay_timer = 0;
 8005aac:	4b7f      	ldr	r3, [pc, #508]	@ (8005cac <update_homing_sequence+0x298>)
 8005aae:	2200      	movs	r2, #0
 8005ab0:	601a      	str	r2, [r3, #0]
		homing_state = HOMING_DELAY_AFTER_PEN_UP;
 8005ab2:	4b7b      	ldr	r3, [pc, #492]	@ (8005ca0 <update_homing_sequence+0x28c>)
 8005ab4:	2202      	movs	r2, #2
 8005ab6:	701a      	strb	r2, [r3, #0]
		break;
 8005ab8:	e340      	b.n	800613c <update_homing_sequence+0x728>

	case HOMING_DELAY_AFTER_PEN_UP:
		// Stop motors and wait
		prismatic_axis.command_pos = 0.0f;
 8005aba:	4b7a      	ldr	r3, [pc, #488]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005abc:	f04f 0200 	mov.w	r2, #0
 8005ac0:	625a      	str	r2, [r3, #36]	@ 0x24
		revolute_axis.command_pos = 0.0f;
 8005ac2:	4b79      	ldr	r3, [pc, #484]	@ (8005ca8 <update_homing_sequence+0x294>)
 8005ac4:	f04f 0200 	mov.w	r2, #0
 8005ac8:	625a      	str	r2, [r3, #36]	@ 0x24
		motion_delay_timer++;
 8005aca:	4b78      	ldr	r3, [pc, #480]	@ (8005cac <update_homing_sequence+0x298>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	3301      	adds	r3, #1
 8005ad0:	4a76      	ldr	r2, [pc, #472]	@ (8005cac <update_homing_sequence+0x298>)
 8005ad2:	6013      	str	r3, [r2, #0]
		if (motion_delay_timer >= 150) {
 8005ad4:	4b75      	ldr	r3, [pc, #468]	@ (8005cac <update_homing_sequence+0x298>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	2b95      	cmp	r3, #149	@ 0x95
 8005ada:	f240 831e 	bls.w	800611a <update_homing_sequence+0x706>
			// Check if already at low photo sensor
			low_photo = HAL_GPIO_ReadPin(LOWER_PHOTO_GPIO_Port,
 8005ade:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005ae2:	4873      	ldr	r0, [pc, #460]	@ (8005cb0 <update_homing_sequence+0x29c>)
 8005ae4:	f007 fc48 	bl	800d378 <HAL_GPIO_ReadPin>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	bf14      	ite	ne
 8005aee:	2301      	movne	r3, #1
 8005af0:	2300      	moveq	r3, #0
 8005af2:	b2da      	uxtb	r2, r3
 8005af4:	4b6f      	ldr	r3, [pc, #444]	@ (8005cb4 <update_homing_sequence+0x2a0>)
 8005af6:	701a      	strb	r2, [r3, #0]
			LOWER_PHOTO_Pin);

			if (low_photo) {
 8005af8:	4b6e      	ldr	r3, [pc, #440]	@ (8005cb4 <update_homing_sequence+0x2a0>)
 8005afa:	781b      	ldrb	r3, [r3, #0]
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d00c      	beq.n	8005b1c <update_homing_sequence+0x108>
				// Already at low photo, skip moving down and go directly to delay
				motion_delay_timer = 0;
 8005b02:	4b6a      	ldr	r3, [pc, #424]	@ (8005cac <update_homing_sequence+0x298>)
 8005b04:	2200      	movs	r2, #0
 8005b06:	601a      	str	r2, [r3, #0]
				homing_state = HOMING_DELAY_AFTER_LOW_PHOTO;
 8005b08:	4b65      	ldr	r3, [pc, #404]	@ (8005ca0 <update_homing_sequence+0x28c>)
 8005b0a:	2204      	movs	r2, #4
 8005b0c:	701a      	strb	r2, [r3, #0]
				low_photo = false; // Reset flag
 8005b0e:	4b69      	ldr	r3, [pc, #420]	@ (8005cb4 <update_homing_sequence+0x2a0>)
 8005b10:	2200      	movs	r2, #0
 8005b12:	701a      	strb	r2, [r3, #0]
				up_photo = false;  // Reset for next detection
 8005b14:	4b68      	ldr	r3, [pc, #416]	@ (8005cb8 <update_homing_sequence+0x2a4>)
 8005b16:	2200      	movs	r2, #0
 8005b18:	701a      	strb	r2, [r3, #0]
			} else {
				// Not at low photo, need to move down
				homing_state = HOMING_PRIS_DOWN_TO_LOW_PHOTO;
			}
		}
		break;
 8005b1a:	e2fe      	b.n	800611a <update_homing_sequence+0x706>
				homing_state = HOMING_PRIS_DOWN_TO_LOW_PHOTO;
 8005b1c:	4b60      	ldr	r3, [pc, #384]	@ (8005ca0 <update_homing_sequence+0x28c>)
 8005b1e:	2203      	movs	r2, #3
 8005b20:	701a      	strb	r2, [r3, #0]
		break;
 8005b22:	e2fa      	b.n	800611a <update_homing_sequence+0x706>

	case HOMING_PRIS_DOWN_TO_LOW_PHOTO:
		// Move prismatic down at constant velocity
		prismatic_axis.vel_error = HOMING_PRIS_VELOCITY
				- prismatic_axis.kalman_velocity;
 8005b24:	4b5f      	ldr	r3, [pc, #380]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005b26:	edd3 7a07 	vldr	s15, [r3, #28]
 8005b2a:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8005cbc <update_homing_sequence+0x2a8>
 8005b2e:	ee77 7a67 	vsub.f32	s15, s14, s15
		prismatic_axis.vel_error = HOMING_PRIS_VELOCITY
 8005b32:	4b5c      	ldr	r3, [pc, #368]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005b34:	edc3 7a06 	vstr	s15, [r3, #24]
		prismatic_axis.command_pos = PWM_Satuation(
 8005b38:	4b5a      	ldr	r3, [pc, #360]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005b3a:	edd3 7a06 	vldr	s15, [r3, #24]
 8005b3e:	eeb0 0a67 	vmov.f32	s0, s15
 8005b42:	485f      	ldr	r0, [pc, #380]	@ (8005cc0 <update_homing_sequence+0x2ac>)
 8005b44:	f7fb fb68 	bl	8001218 <PID_CONTROLLER_Compute>
 8005b48:	eeb0 8a40 	vmov.f32	s16, s0
				PID_CONTROLLER_Compute(&prismatic_velocity_pid,
						prismatic_axis.vel_error),
				ZGX45RGG_400RPM_Constant.U_max,
 8005b4c:	4b5d      	ldr	r3, [pc, #372]	@ (8005cc4 <update_homing_sequence+0x2b0>)
 8005b4e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		prismatic_axis.command_pos = PWM_Satuation(
 8005b52:	4610      	mov	r0, r2
 8005b54:	4619      	mov	r1, r3
 8005b56:	f7fa ffb5 	bl	8000ac4 <__aeabi_d2iz>
 8005b5a:	4604      	mov	r4, r0
				-ZGX45RGG_400RPM_Constant.U_max);
 8005b5c:	4b59      	ldr	r3, [pc, #356]	@ (8005cc4 <update_homing_sequence+0x2b0>)
 8005b5e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005b62:	613a      	str	r2, [r7, #16]
 8005b64:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8005b68:	617b      	str	r3, [r7, #20]
		prismatic_axis.command_pos = PWM_Satuation(
 8005b6a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005b6e:	f7fa ffa9 	bl	8000ac4 <__aeabi_d2iz>
 8005b72:	4603      	mov	r3, r0
 8005b74:	4619      	mov	r1, r3
 8005b76:	4620      	mov	r0, r4
 8005b78:	eeb0 0a48 	vmov.f32	s0, s16
 8005b7c:	f7fb faea 	bl	8001154 <PWM_Satuation>
 8005b80:	ee07 0a90 	vmov	s15, r0
 8005b84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b88:	4b46      	ldr	r3, [pc, #280]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005b8a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		// Add feedforward compensation during homing
		prismatic_axis.ffd = PRISMATIC_MOTOR_FFD_Compute(&prismatic_motor_ffd,
 8005b8e:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 8005b92:	484d      	ldr	r0, [pc, #308]	@ (8005cc8 <update_homing_sequence+0x2b4>)
 8005b94:	f7fb fe5c 	bl	8001850 <PRISMATIC_MOTOR_FFD_Compute>
 8005b98:	eef0 7a40 	vmov.f32	s15, s0
 8005b9c:	4b41      	ldr	r3, [pc, #260]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005b9e:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
		HOMING_PRIS_VELOCITY / 1000.0f);
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 8005ba2:	4b4a      	ldr	r3, [pc, #296]	@ (8005ccc <update_homing_sequence+0x2b8>)
 8005ba4:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
				revolute_encoder.rads, 0.0f, prismatic_encoder.mm / 1000.0f);
 8005ba8:	4b49      	ldr	r3, [pc, #292]	@ (8005cd0 <update_homing_sequence+0x2bc>)
 8005baa:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 8005bae:	ed9f 6a49 	vldr	s12, [pc, #292]	@ 8005cd4 <update_homing_sequence+0x2c0>
 8005bb2:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8005bb6:	eeb0 1a66 	vmov.f32	s2, s13
 8005bba:	eddf 0a47 	vldr	s1, [pc, #284]	@ 8005cd8 <update_homing_sequence+0x2c4>
 8005bbe:	eeb0 0a47 	vmov.f32	s0, s14
 8005bc2:	4846      	ldr	r0, [pc, #280]	@ (8005cdc <update_homing_sequence+0x2c8>)
 8005bc4:	f7fb fed7 	bl	8001976 <PRISMATIC_MOTOR_DFD_Compute>
 8005bc8:	eef0 7a40 	vmov.f32	s15, s0
 8005bcc:	4b35      	ldr	r3, [pc, #212]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005bce:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
		prismatic_axis.command_pos += prismatic_axis.ffd + prismatic_axis.dfd;
 8005bd2:	4b34      	ldr	r3, [pc, #208]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005bd4:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8005bd8:	4b32      	ldr	r3, [pc, #200]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005bda:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 8005bde:	4b31      	ldr	r3, [pc, #196]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005be0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8005be4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005be8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005bec:	4b2d      	ldr	r3, [pc, #180]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005bee:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8005bf2:	4b2c      	ldr	r3, [pc, #176]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005bf4:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
				ZGX45RGG_400RPM_Constant.U_max,
 8005bf8:	4b32      	ldr	r3, [pc, #200]	@ (8005cc4 <update_homing_sequence+0x2b0>)
 8005bfa:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8005bfe:	4610      	mov	r0, r2
 8005c00:	4619      	mov	r1, r3
 8005c02:	f7fa ff5f 	bl	8000ac4 <__aeabi_d2iz>
 8005c06:	4604      	mov	r4, r0
				-ZGX45RGG_400RPM_Constant.U_max);
 8005c08:	4b2e      	ldr	r3, [pc, #184]	@ (8005cc4 <update_homing_sequence+0x2b0>)
 8005c0a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005c0e:	60ba      	str	r2, [r7, #8]
 8005c10:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8005c14:	60fb      	str	r3, [r7, #12]
		prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8005c16:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005c1a:	f7fa ff53 	bl	8000ac4 <__aeabi_d2iz>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	4619      	mov	r1, r3
 8005c22:	4620      	mov	r0, r4
 8005c24:	eeb0 0a48 	vmov.f32	s0, s16
 8005c28:	f7fb fa94 	bl	8001154 <PWM_Satuation>
 8005c2c:	ee07 0a90 	vmov	s15, r0
 8005c30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c34:	4b1b      	ldr	r3, [pc, #108]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005c36:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		if (low_photo) {
 8005c3a:	4b1e      	ldr	r3, [pc, #120]	@ (8005cb4 <update_homing_sequence+0x2a0>)
 8005c3c:	781b      	ldrb	r3, [r3, #0]
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	f000 826c 	beq.w	800611e <update_homing_sequence+0x70a>
			// Found low photo, stop and start delay
			prismatic_axis.command_pos = 0.0f;
 8005c46:	4b17      	ldr	r3, [pc, #92]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005c48:	f04f 0200 	mov.w	r2, #0
 8005c4c:	625a      	str	r2, [r3, #36]	@ 0x24
			revolute_axis.command_pos = 0.0f;
 8005c4e:	4b16      	ldr	r3, [pc, #88]	@ (8005ca8 <update_homing_sequence+0x294>)
 8005c50:	f04f 0200 	mov.w	r2, #0
 8005c54:	625a      	str	r2, [r3, #36]	@ 0x24
			motion_delay_timer = 0;
 8005c56:	4b15      	ldr	r3, [pc, #84]	@ (8005cac <update_homing_sequence+0x298>)
 8005c58:	2200      	movs	r2, #0
 8005c5a:	601a      	str	r2, [r3, #0]
			homing_state = HOMING_DELAY_AFTER_LOW_PHOTO;
 8005c5c:	4b10      	ldr	r3, [pc, #64]	@ (8005ca0 <update_homing_sequence+0x28c>)
 8005c5e:	2204      	movs	r2, #4
 8005c60:	701a      	strb	r2, [r3, #0]
			low_photo = false; // Reset flag after use
 8005c62:	4b14      	ldr	r3, [pc, #80]	@ (8005cb4 <update_homing_sequence+0x2a0>)
 8005c64:	2200      	movs	r2, #0
 8005c66:	701a      	strb	r2, [r3, #0]
			up_photo = false;  // Reset for next detection
 8005c68:	4b13      	ldr	r3, [pc, #76]	@ (8005cb8 <update_homing_sequence+0x2a4>)
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005c6e:	e256      	b.n	800611e <update_homing_sequence+0x70a>

	case HOMING_DELAY_AFTER_LOW_PHOTO:
		// Stop motors and wait
		prismatic_axis.command_pos = 0.0f;
 8005c70:	4b0c      	ldr	r3, [pc, #48]	@ (8005ca4 <update_homing_sequence+0x290>)
 8005c72:	f04f 0200 	mov.w	r2, #0
 8005c76:	625a      	str	r2, [r3, #36]	@ 0x24
		revolute_axis.command_pos = 0.0f;
 8005c78:	4b0b      	ldr	r3, [pc, #44]	@ (8005ca8 <update_homing_sequence+0x294>)
 8005c7a:	f04f 0200 	mov.w	r2, #0
 8005c7e:	625a      	str	r2, [r3, #36]	@ 0x24
		motion_delay_timer++;
 8005c80:	4b0a      	ldr	r3, [pc, #40]	@ (8005cac <update_homing_sequence+0x298>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	3301      	adds	r3, #1
 8005c86:	4a09      	ldr	r2, [pc, #36]	@ (8005cac <update_homing_sequence+0x298>)
 8005c88:	6013      	str	r3, [r2, #0]
		if (motion_delay_timer >= 150) {
 8005c8a:	4b08      	ldr	r3, [pc, #32]	@ (8005cac <update_homing_sequence+0x298>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	2b95      	cmp	r3, #149	@ 0x95
 8005c90:	f240 8247 	bls.w	8006122 <update_homing_sequence+0x70e>
			homing_state = HOMING_PRIS_UP_TO_UP_PHOTO;
 8005c94:	4b02      	ldr	r3, [pc, #8]	@ (8005ca0 <update_homing_sequence+0x28c>)
 8005c96:	2205      	movs	r2, #5
 8005c98:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005c9a:	e242      	b.n	8006122 <update_homing_sequence+0x70e>
 8005c9c:	200007eb 	.word	0x200007eb
 8005ca0:	200007ea 	.word	0x200007ea
 8005ca4:	20000704 	.word	0x20000704
 8005ca8:	20000748 	.word	0x20000748
 8005cac:	200007e0 	.word	0x200007e0
 8005cb0:	48000400 	.word	0x48000400
 8005cb4:	200007e9 	.word	0x200007e9
 8005cb8:	200007e8 	.word	0x200007e8
 8005cbc:	437a0000 	.word	0x437a0000
 8005cc0:	20000a64 	.word	0x20000a64
 8005cc4:	20000080 	.word	0x20000080
 8005cc8:	20000b04 	.word	0x20000b04
 8005ccc:	200009e0 	.word	0x200009e0
 8005cd0:	20000984 	.word	0x20000984
 8005cd4:	447a0000 	.word	0x447a0000
 8005cd8:	00000000 	.word	0x00000000
 8005cdc:	20000b08 	.word	0x20000b08

	case HOMING_PRIS_UP_TO_UP_PHOTO:
		// Move prismatic up at constant velocity
		prismatic_axis.vel_error = -HOMING_PRIS_VELOCITY
				- prismatic_axis.kalman_velocity;
 8005ce0:	4ba6      	ldr	r3, [pc, #664]	@ (8005f7c <update_homing_sequence+0x568>)
 8005ce2:	edd3 7a07 	vldr	s15, [r3, #28]
 8005ce6:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8005f80 <update_homing_sequence+0x56c>
 8005cea:	ee77 7a67 	vsub.f32	s15, s14, s15
		prismatic_axis.vel_error = -HOMING_PRIS_VELOCITY
 8005cee:	4ba3      	ldr	r3, [pc, #652]	@ (8005f7c <update_homing_sequence+0x568>)
 8005cf0:	edc3 7a06 	vstr	s15, [r3, #24]
		prismatic_axis.command_pos = PWM_Satuation(
 8005cf4:	4ba1      	ldr	r3, [pc, #644]	@ (8005f7c <update_homing_sequence+0x568>)
 8005cf6:	edd3 7a06 	vldr	s15, [r3, #24]
 8005cfa:	eeb0 0a67 	vmov.f32	s0, s15
 8005cfe:	48a1      	ldr	r0, [pc, #644]	@ (8005f84 <update_homing_sequence+0x570>)
 8005d00:	f7fb fa8a 	bl	8001218 <PID_CONTROLLER_Compute>
 8005d04:	eeb0 8a40 	vmov.f32	s16, s0
				PID_CONTROLLER_Compute(&prismatic_velocity_pid,
						prismatic_axis.vel_error),
				ZGX45RGG_400RPM_Constant.U_max,
 8005d08:	4b9f      	ldr	r3, [pc, #636]	@ (8005f88 <update_homing_sequence+0x574>)
 8005d0a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		prismatic_axis.command_pos = PWM_Satuation(
 8005d0e:	4610      	mov	r0, r2
 8005d10:	4619      	mov	r1, r3
 8005d12:	f7fa fed7 	bl	8000ac4 <__aeabi_d2iz>
 8005d16:	4604      	mov	r4, r0
				-ZGX45RGG_400RPM_Constant.U_max);
 8005d18:	4b9b      	ldr	r3, [pc, #620]	@ (8005f88 <update_homing_sequence+0x574>)
 8005d1a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005d1e:	603a      	str	r2, [r7, #0]
 8005d20:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8005d24:	607b      	str	r3, [r7, #4]
		prismatic_axis.command_pos = PWM_Satuation(
 8005d26:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005d2a:	f7fa fecb 	bl	8000ac4 <__aeabi_d2iz>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	4619      	mov	r1, r3
 8005d32:	4620      	mov	r0, r4
 8005d34:	eeb0 0a48 	vmov.f32	s0, s16
 8005d38:	f7fb fa0c 	bl	8001154 <PWM_Satuation>
 8005d3c:	ee07 0a90 	vmov	s15, r0
 8005d40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005d44:	4b8d      	ldr	r3, [pc, #564]	@ (8005f7c <update_homing_sequence+0x568>)
 8005d46:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		// Add feedforward compensation during homing
		prismatic_axis.ffd = PRISMATIC_MOTOR_FFD_Compute(&prismatic_motor_ffd,
 8005d4a:	eebd 0a00 	vmov.f32	s0, #208	@ 0xbe800000 -0.250
 8005d4e:	488f      	ldr	r0, [pc, #572]	@ (8005f8c <update_homing_sequence+0x578>)
 8005d50:	f7fb fd7e 	bl	8001850 <PRISMATIC_MOTOR_FFD_Compute>
 8005d54:	eef0 7a40 	vmov.f32	s15, s0
 8005d58:	4b88      	ldr	r3, [pc, #544]	@ (8005f7c <update_homing_sequence+0x568>)
 8005d5a:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
				-HOMING_PRIS_VELOCITY / 1000.0f);
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 8005d5e:	4b8c      	ldr	r3, [pc, #560]	@ (8005f90 <update_homing_sequence+0x57c>)
 8005d60:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
				revolute_encoder.rads, 0.0f, prismatic_encoder.mm / 1000.0f);
 8005d64:	4b8b      	ldr	r3, [pc, #556]	@ (8005f94 <update_homing_sequence+0x580>)
 8005d66:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 8005d6a:	ed9f 6a8b 	vldr	s12, [pc, #556]	@ 8005f98 <update_homing_sequence+0x584>
 8005d6e:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8005d72:	eeb0 1a66 	vmov.f32	s2, s13
 8005d76:	eddf 0a89 	vldr	s1, [pc, #548]	@ 8005f9c <update_homing_sequence+0x588>
 8005d7a:	eeb0 0a47 	vmov.f32	s0, s14
 8005d7e:	4888      	ldr	r0, [pc, #544]	@ (8005fa0 <update_homing_sequence+0x58c>)
 8005d80:	f7fb fdf9 	bl	8001976 <PRISMATIC_MOTOR_DFD_Compute>
 8005d84:	eef0 7a40 	vmov.f32	s15, s0
 8005d88:	4b7c      	ldr	r3, [pc, #496]	@ (8005f7c <update_homing_sequence+0x568>)
 8005d8a:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
		prismatic_axis.command_pos += prismatic_axis.ffd + prismatic_axis.dfd;
 8005d8e:	4b7b      	ldr	r3, [pc, #492]	@ (8005f7c <update_homing_sequence+0x568>)
 8005d90:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8005d94:	4b79      	ldr	r3, [pc, #484]	@ (8005f7c <update_homing_sequence+0x568>)
 8005d96:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 8005d9a:	4b78      	ldr	r3, [pc, #480]	@ (8005f7c <update_homing_sequence+0x568>)
 8005d9c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8005da0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005da4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005da8:	4b74      	ldr	r3, [pc, #464]	@ (8005f7c <update_homing_sequence+0x568>)
 8005daa:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8005dae:	4b73      	ldr	r3, [pc, #460]	@ (8005f7c <update_homing_sequence+0x568>)
 8005db0:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
				ZGX45RGG_400RPM_Constant.U_max,
 8005db4:	4b74      	ldr	r3, [pc, #464]	@ (8005f88 <update_homing_sequence+0x574>)
 8005db6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8005dba:	4610      	mov	r0, r2
 8005dbc:	4619      	mov	r1, r3
 8005dbe:	f7fa fe81 	bl	8000ac4 <__aeabi_d2iz>
 8005dc2:	4604      	mov	r4, r0
				-ZGX45RGG_400RPM_Constant.U_max);
 8005dc4:	4b70      	ldr	r3, [pc, #448]	@ (8005f88 <update_homing_sequence+0x574>)
 8005dc6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005dca:	4615      	mov	r5, r2
 8005dcc:	f083 4600 	eor.w	r6, r3, #2147483648	@ 0x80000000
		prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8005dd0:	4628      	mov	r0, r5
 8005dd2:	4631      	mov	r1, r6
 8005dd4:	f7fa fe76 	bl	8000ac4 <__aeabi_d2iz>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	4619      	mov	r1, r3
 8005ddc:	4620      	mov	r0, r4
 8005dde:	eeb0 0a48 	vmov.f32	s0, s16
 8005de2:	f7fb f9b7 	bl	8001154 <PWM_Satuation>
 8005de6:	ee07 0a90 	vmov	s15, r0
 8005dea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005dee:	4b63      	ldr	r3, [pc, #396]	@ (8005f7c <update_homing_sequence+0x568>)
 8005df0:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		if (up_photo) {
 8005df4:	4b6b      	ldr	r3, [pc, #428]	@ (8005fa4 <update_homing_sequence+0x590>)
 8005df6:	781b      	ldrb	r3, [r3, #0]
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	f000 8193 	beq.w	8006126 <update_homing_sequence+0x712>
			// Found up photo, stop and start delay before backup
			prismatic_axis.command_pos = 0.0f;
 8005e00:	4b5e      	ldr	r3, [pc, #376]	@ (8005f7c <update_homing_sequence+0x568>)
 8005e02:	f04f 0200 	mov.w	r2, #0
 8005e06:	625a      	str	r2, [r3, #36]	@ 0x24
			revolute_axis.command_pos = 0.0f;
 8005e08:	4b67      	ldr	r3, [pc, #412]	@ (8005fa8 <update_homing_sequence+0x594>)
 8005e0a:	f04f 0200 	mov.w	r2, #0
 8005e0e:	625a      	str	r2, [r3, #36]	@ 0x24
			motion_delay_timer = 0;
 8005e10:	4b66      	ldr	r3, [pc, #408]	@ (8005fac <update_homing_sequence+0x598>)
 8005e12:	2200      	movs	r2, #0
 8005e14:	601a      	str	r2, [r3, #0]
			homing_state = HOMING_DELAY_AFTER_UP_PHOTO;
 8005e16:	4b66      	ldr	r3, [pc, #408]	@ (8005fb0 <update_homing_sequence+0x59c>)
 8005e18:	2206      	movs	r2, #6
 8005e1a:	701a      	strb	r2, [r3, #0]
			up_photo = false; // Reset flag after use
 8005e1c:	4b61      	ldr	r3, [pc, #388]	@ (8005fa4 <update_homing_sequence+0x590>)
 8005e1e:	2200      	movs	r2, #0
 8005e20:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005e22:	e180      	b.n	8006126 <update_homing_sequence+0x712>

	case HOMING_DELAY_AFTER_UP_PHOTO:
		// Stop motors and wait before starting backup procedure
		prismatic_axis.command_pos = 0.0f;
 8005e24:	4b55      	ldr	r3, [pc, #340]	@ (8005f7c <update_homing_sequence+0x568>)
 8005e26:	f04f 0200 	mov.w	r2, #0
 8005e2a:	625a      	str	r2, [r3, #36]	@ 0x24
		revolute_axis.command_pos = 0.0f;
 8005e2c:	4b5e      	ldr	r3, [pc, #376]	@ (8005fa8 <update_homing_sequence+0x594>)
 8005e2e:	f04f 0200 	mov.w	r2, #0
 8005e32:	625a      	str	r2, [r3, #36]	@ 0x24
		motion_delay_timer++;
 8005e34:	4b5d      	ldr	r3, [pc, #372]	@ (8005fac <update_homing_sequence+0x598>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	3301      	adds	r3, #1
 8005e3a:	4a5c      	ldr	r2, [pc, #368]	@ (8005fac <update_homing_sequence+0x598>)
 8005e3c:	6013      	str	r3, [r2, #0]
		if (motion_delay_timer >= 150) {
 8005e3e:	4b5b      	ldr	r3, [pc, #364]	@ (8005fac <update_homing_sequence+0x598>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	2b95      	cmp	r3, #149	@ 0x95
 8005e44:	f240 8171 	bls.w	800612a <update_homing_sequence+0x716>
			if (first_startup) {
 8005e48:	4b5a      	ldr	r3, [pc, #360]	@ (8005fb4 <update_homing_sequence+0x5a0>)
 8005e4a:	781b      	ldrb	r3, [r3, #0]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d01d      	beq.n	8005e8c <update_homing_sequence+0x478>
				// STARTUP: Check if prox is already detected before searching
				bool prox_detected = HAL_GPIO_ReadPin(prox_GPIO_Port, prox_Pin);
 8005e50:	2120      	movs	r1, #32
 8005e52:	4859      	ldr	r0, [pc, #356]	@ (8005fb8 <update_homing_sequence+0x5a4>)
 8005e54:	f007 fa90 	bl	800d378 <HAL_GPIO_ReadPin>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	bf14      	ite	ne
 8005e5e:	2301      	movne	r3, #1
 8005e60:	2300      	moveq	r3, #0
 8005e62:	77fb      	strb	r3, [r7, #31]

				if (prox_detected) {
 8005e64:	7ffb      	ldrb	r3, [r7, #31]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d009      	beq.n	8005e7e <update_homing_sequence+0x46a>
					// Already at prox - skip search and go to completion
					motion_delay_timer = 0;
 8005e6a:	4b50      	ldr	r3, [pc, #320]	@ (8005fac <update_homing_sequence+0x598>)
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	601a      	str	r2, [r3, #0]
					homing_state = HOMING_DELAY_AFTER_PROX;
 8005e70:	4b4f      	ldr	r3, [pc, #316]	@ (8005fb0 <update_homing_sequence+0x59c>)
 8005e72:	220a      	movs	r2, #10
 8005e74:	701a      	strb	r2, [r3, #0]
					prox_count = 1; // Set count to indicate prox found
 8005e76:	4b51      	ldr	r3, [pc, #324]	@ (8005fbc <update_homing_sequence+0x5a8>)
 8005e78:	2201      	movs	r2, #1
 8005e7a:	601a      	str	r2, [r3, #0]
				homing_state = HOMING_REV_TO_ZERO_DEG;
				// Initialize trajectory variables for zero degree movement
				rev_to_zero_trajectory_started = false;
			}
		}
		break;
 8005e7c:	e155      	b.n	800612a <update_homing_sequence+0x716>
					homing_state = HOMING_REV_CW_TO_PROX1;
 8005e7e:	4b4c      	ldr	r3, [pc, #304]	@ (8005fb0 <update_homing_sequence+0x59c>)
 8005e80:	2209      	movs	r2, #9
 8005e82:	701a      	strb	r2, [r3, #0]
					prox_count = 0; // Reset prox counter
 8005e84:	4b4d      	ldr	r3, [pc, #308]	@ (8005fbc <update_homing_sequence+0x5a8>)
 8005e86:	2200      	movs	r2, #0
 8005e88:	601a      	str	r2, [r3, #0]
		break;
 8005e8a:	e14e      	b.n	800612a <update_homing_sequence+0x716>
				homing_state = HOMING_REV_TO_ZERO_DEG;
 8005e8c:	4b48      	ldr	r3, [pc, #288]	@ (8005fb0 <update_homing_sequence+0x59c>)
 8005e8e:	2207      	movs	r2, #7
 8005e90:	701a      	strb	r2, [r3, #0]
				rev_to_zero_trajectory_started = false;
 8005e92:	4b4b      	ldr	r3, [pc, #300]	@ (8005fc0 <update_homing_sequence+0x5ac>)
 8005e94:	2200      	movs	r2, #0
 8005e96:	701a      	strb	r2, [r3, #0]
		break;
 8005e98:	e147      	b.n	800612a <update_homing_sequence+0x716>

	case HOMING_REV_TO_ZERO_DEG:
		if (!rev_to_zero_trajectory_started) {
 8005e9a:	4b49      	ldr	r3, [pc, #292]	@ (8005fc0 <update_homing_sequence+0x5ac>)
 8005e9c:	781b      	ldrb	r3, [r3, #0]
 8005e9e:	f083 0301 	eor.w	r3, r3, #1
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d02c      	beq.n	8005f02 <update_homing_sequence+0x4ee>
			// Get current prismatic position (keep it where it is)
			float current_rev_deg = normalize_angle(revolute_encoder.rads)
 8005ea8:	4b39      	ldr	r3, [pc, #228]	@ (8005f90 <update_homing_sequence+0x57c>)
 8005eaa:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8005eae:	eeb0 0a67 	vmov.f32	s0, s15
 8005eb2:	f000 f95b 	bl	800616c <normalize_angle>
 8005eb6:	eef0 7a40 	vmov.f32	s15, s0
					* 180.0f / PI;
 8005eba:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8005fc4 <update_homing_sequence+0x5b0>
 8005ebe:	ee27 7a87 	vmul.f32	s14, s15, s14
			float current_rev_deg = normalize_angle(revolute_encoder.rads)
 8005ec2:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8005fc8 <update_homing_sequence+0x5b4>
 8005ec6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005eca:	edc7 7a08 	vstr	s15, [r7, #32]

			check[0] = (int) current_rev_deg;
 8005ece:	edd7 7a08 	vldr	s15, [r7, #32]
 8005ed2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005ed6:	ee17 2a90 	vmov	r2, s15
 8005eda:	4b3c      	ldr	r3, [pc, #240]	@ (8005fcc <update_homing_sequence+0x5b8>)
 8005edc:	601a      	str	r2, [r3, #0]
			check[1] = (int) movement_deg;
 8005ede:	4b3c      	ldr	r3, [pc, #240]	@ (8005fd0 <update_homing_sequence+0x5bc>)
 8005ee0:	edd3 7a00 	vldr	s15, [r3]
 8005ee4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005ee8:	ee17 2a90 	vmov	r2, s15
 8005eec:	4b37      	ldr	r3, [pc, #220]	@ (8005fcc <update_homing_sequence+0x5b8>)
 8005eee:	605a      	str	r2, [r3, #4]

			// Start combined trajectory to move revolute to 0 while keeping prismatic position
			start_combined_trajectory(0.0, 0.0);
 8005ef0:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 8005f9c <update_homing_sequence+0x588>
 8005ef4:	ed9f 0a29 	vldr	s0, [pc, #164]	@ 8005f9c <update_homing_sequence+0x588>
 8005ef8:	f000 faac 	bl	8006454 <start_combined_trajectory>

			rev_to_zero_trajectory_started = true;
 8005efc:	4b30      	ldr	r3, [pc, #192]	@ (8005fc0 <update_homing_sequence+0x5ac>)
 8005efe:	2201      	movs	r2, #1
 8005f00:	701a      	strb	r2, [r3, #0]
		}

		// Wait for trajectory to complete
		if (motion_sequence_state == MOTION_IDLE) {
 8005f02:	4b34      	ldr	r3, [pc, #208]	@ (8005fd4 <update_homing_sequence+0x5c0>)
 8005f04:	781b      	ldrb	r3, [r3, #0]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	f040 8111 	bne.w	800612e <update_homing_sequence+0x71a>
			// Trajectory completed, move to next homing state
			motion_delay_timer = 0;
 8005f0c:	4b27      	ldr	r3, [pc, #156]	@ (8005fac <update_homing_sequence+0x598>)
 8005f0e:	2200      	movs	r2, #0
 8005f10:	601a      	str	r2, [r3, #0]
			homing_state = HOMING_DELAY_AFTER_ZERO_DEG;
 8005f12:	4b27      	ldr	r3, [pc, #156]	@ (8005fb0 <update_homing_sequence+0x59c>)
 8005f14:	2208      	movs	r2, #8
 8005f16:	701a      	strb	r2, [r3, #0]
			prox_count = 0; // Reset prox counter for next stage
 8005f18:	4b28      	ldr	r3, [pc, #160]	@ (8005fbc <update_homing_sequence+0x5a8>)
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	601a      	str	r2, [r3, #0]
			rev_to_zero_trajectory_started = false; // Reset for next time
 8005f1e:	4b28      	ldr	r3, [pc, #160]	@ (8005fc0 <update_homing_sequence+0x5ac>)
 8005f20:	2200      	movs	r2, #0
 8005f22:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005f24:	e103      	b.n	800612e <update_homing_sequence+0x71a>

	case HOMING_DELAY_AFTER_ZERO_DEG:
		// Stop motors and wait - let normal control handle this
		motion_delay_timer++;
 8005f26:	4b21      	ldr	r3, [pc, #132]	@ (8005fac <update_homing_sequence+0x598>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	4a1f      	ldr	r2, [pc, #124]	@ (8005fac <update_homing_sequence+0x598>)
 8005f2e:	6013      	str	r3, [r2, #0]
		if (motion_delay_timer >= 150) {
 8005f30:	4b1e      	ldr	r3, [pc, #120]	@ (8005fac <update_homing_sequence+0x598>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	2b95      	cmp	r3, #149	@ 0x95
 8005f36:	f240 80fc 	bls.w	8006132 <update_homing_sequence+0x71e>
			// CHECK IF PROX IS ALREADY DETECTED BEFORE STARTING SEARCH
			bool prox_detected = HAL_GPIO_ReadPin(prox_GPIO_Port, prox_Pin);
 8005f3a:	2120      	movs	r1, #32
 8005f3c:	481e      	ldr	r0, [pc, #120]	@ (8005fb8 <update_homing_sequence+0x5a4>)
 8005f3e:	f007 fa1b 	bl	800d378 <HAL_GPIO_ReadPin>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	bf14      	ite	ne
 8005f48:	2301      	movne	r3, #1
 8005f4a:	2300      	moveq	r3, #0
 8005f4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			if (prox_detected) {
 8005f50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d009      	beq.n	8005f6c <update_homing_sequence+0x558>
				// Already at proximity sensor - skip search and go directly to completion
				motion_delay_timer = 0;
 8005f58:	4b14      	ldr	r3, [pc, #80]	@ (8005fac <update_homing_sequence+0x598>)
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	601a      	str	r2, [r3, #0]
				homing_state = HOMING_COMPLETE;
 8005f5e:	4b14      	ldr	r3, [pc, #80]	@ (8005fb0 <update_homing_sequence+0x59c>)
 8005f60:	220b      	movs	r2, #11
 8005f62:	701a      	strb	r2, [r3, #0]
				prox_count = 1; // Set count to indicate prox found
 8005f64:	4b15      	ldr	r3, [pc, #84]	@ (8005fbc <update_homing_sequence+0x5a8>)
 8005f66:	2201      	movs	r2, #1
 8005f68:	601a      	str	r2, [r3, #0]
				// Not at prox - need to search for it
				homing_state = HOMING_REV_CW_TO_PROX1;
				prox_count = 0; // Reset counter for search
			}
		}
		break;
 8005f6a:	e0e2      	b.n	8006132 <update_homing_sequence+0x71e>
				homing_state = HOMING_REV_CW_TO_PROX1;
 8005f6c:	4b10      	ldr	r3, [pc, #64]	@ (8005fb0 <update_homing_sequence+0x59c>)
 8005f6e:	2209      	movs	r2, #9
 8005f70:	701a      	strb	r2, [r3, #0]
				prox_count = 0; // Reset counter for search
 8005f72:	4b12      	ldr	r3, [pc, #72]	@ (8005fbc <update_homing_sequence+0x5a8>)
 8005f74:	2200      	movs	r2, #0
 8005f76:	601a      	str	r2, [r3, #0]
		break;
 8005f78:	e0db      	b.n	8006132 <update_homing_sequence+0x71e>
 8005f7a:	bf00      	nop
 8005f7c:	20000704 	.word	0x20000704
 8005f80:	c37a0000 	.word	0xc37a0000
 8005f84:	20000a64 	.word	0x20000a64
 8005f88:	20000080 	.word	0x20000080
 8005f8c:	20000b04 	.word	0x20000b04
 8005f90:	200009e0 	.word	0x200009e0
 8005f94:	20000984 	.word	0x20000984
 8005f98:	447a0000 	.word	0x447a0000
 8005f9c:	00000000 	.word	0x00000000
 8005fa0:	20000b08 	.word	0x20000b08
 8005fa4:	200007e8 	.word	0x200007e8
 8005fa8:	20000748 	.word	0x20000748
 8005fac:	200007e0 	.word	0x200007e0
 8005fb0:	200007ea 	.word	0x200007ea
 8005fb4:	20000333 	.word	0x20000333
 8005fb8:	48000400 	.word	0x48000400
 8005fbc:	200007e4 	.word	0x200007e4
 8005fc0:	200007f7 	.word	0x200007f7
 8005fc4:	43340000 	.word	0x43340000
 8005fc8:	40490fdb 	.word	0x40490fdb
 8005fcc:	20000870 	.word	0x20000870
 8005fd0:	20000800 	.word	0x20000800
 8005fd4:	2000078c 	.word	0x2000078c

	case HOMING_REV_CW_TO_PROX1:
		// Move revolute clockwise with velocity control until prox count = 1
		revolute_axis.vel_error = -HOMING_REV_VELOCITY
				- revolute_axis.kalman_velocity;
 8005fd8:	4b5b      	ldr	r3, [pc, #364]	@ (8006148 <update_homing_sequence+0x734>)
 8005fda:	edd3 7a07 	vldr	s15, [r3, #28]
 8005fde:	eebf 7a08 	vmov.f32	s14, #248	@ 0xbfc00000 -1.5
 8005fe2:	ee77 7a67 	vsub.f32	s15, s14, s15
		revolute_axis.vel_error = -HOMING_REV_VELOCITY
 8005fe6:	4b58      	ldr	r3, [pc, #352]	@ (8006148 <update_homing_sequence+0x734>)
 8005fe8:	edc3 7a06 	vstr	s15, [r3, #24]
		revolute_axis.command_pos = PWM_Satuation(
 8005fec:	4b56      	ldr	r3, [pc, #344]	@ (8006148 <update_homing_sequence+0x734>)
 8005fee:	edd3 7a06 	vldr	s15, [r3, #24]
 8005ff2:	eeb0 0a67 	vmov.f32	s0, s15
 8005ff6:	4855      	ldr	r0, [pc, #340]	@ (800614c <update_homing_sequence+0x738>)
 8005ff8:	f7fb f90e 	bl	8001218 <PID_CONTROLLER_Compute>
 8005ffc:	eeb0 8a40 	vmov.f32	s16, s0
				PID_CONTROLLER_Compute(&revolute_velocity_pid,
						revolute_axis.vel_error),
				ZGX45RGG_150RPM_Constant.U_max,
 8006000:	4b53      	ldr	r3, [pc, #332]	@ (8006150 <update_homing_sequence+0x73c>)
 8006002:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		revolute_axis.command_pos = PWM_Satuation(
 8006006:	4610      	mov	r0, r2
 8006008:	4619      	mov	r1, r3
 800600a:	f7fa fd5b 	bl	8000ac4 <__aeabi_d2iz>
 800600e:	4604      	mov	r4, r0
				-ZGX45RGG_150RPM_Constant.U_max);
 8006010:	4b4f      	ldr	r3, [pc, #316]	@ (8006150 <update_homing_sequence+0x73c>)
 8006012:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8006016:	4692      	mov	sl, r2
 8006018:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
		revolute_axis.command_pos = PWM_Satuation(
 800601c:	4650      	mov	r0, sl
 800601e:	4659      	mov	r1, fp
 8006020:	f7fa fd50 	bl	8000ac4 <__aeabi_d2iz>
 8006024:	4603      	mov	r3, r0
 8006026:	4619      	mov	r1, r3
 8006028:	4620      	mov	r0, r4
 800602a:	eeb0 0a48 	vmov.f32	s0, s16
 800602e:	f7fb f891 	bl	8001154 <PWM_Satuation>
 8006032:	ee07 0a90 	vmov	s15, r0
 8006036:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800603a:	4b43      	ldr	r3, [pc, #268]	@ (8006148 <update_homing_sequence+0x734>)
 800603c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		// Add feedforward compensation during homing
		revolute_axis.ffd = REVOLUTE_MOTOR_FFD_Compute(&revolute_motor_ffd,
 8006040:	eebf 0a08 	vmov.f32	s0, #248	@ 0xbfc00000 -1.5
 8006044:	4843      	ldr	r0, [pc, #268]	@ (8006154 <update_homing_sequence+0x740>)
 8006046:	f7fb fa85 	bl	8001554 <REVOLUTE_MOTOR_FFD_Compute>
 800604a:	eef0 7a40 	vmov.f32	s15, s0
 800604e:	4b3e      	ldr	r3, [pc, #248]	@ (8006148 <update_homing_sequence+0x734>)
 8006050:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
				-HOMING_REV_VELOCITY);
		revolute_axis.dfd = 0.0;
 8006054:	4b3c      	ldr	r3, [pc, #240]	@ (8006148 <update_homing_sequence+0x734>)
 8006056:	f04f 0200 	mov.w	r2, #0
 800605a:	62da      	str	r2, [r3, #44]	@ 0x2c

		revolute_axis.command_pos += revolute_axis.ffd;
 800605c:	4b3a      	ldr	r3, [pc, #232]	@ (8006148 <update_homing_sequence+0x734>)
 800605e:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8006062:	4b39      	ldr	r3, [pc, #228]	@ (8006148 <update_homing_sequence+0x734>)
 8006064:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8006068:	ee77 7a27 	vadd.f32	s15, s14, s15
 800606c:	4b36      	ldr	r3, [pc, #216]	@ (8006148 <update_homing_sequence+0x734>)
 800606e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8006072:	4b35      	ldr	r3, [pc, #212]	@ (8006148 <update_homing_sequence+0x734>)
 8006074:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
				ZGX45RGG_150RPM_Constant.U_max,
 8006078:	4b35      	ldr	r3, [pc, #212]	@ (8006150 <update_homing_sequence+0x73c>)
 800607a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 800607e:	4610      	mov	r0, r2
 8006080:	4619      	mov	r1, r3
 8006082:	f7fa fd1f 	bl	8000ac4 <__aeabi_d2iz>
 8006086:	4604      	mov	r4, r0
				-ZGX45RGG_150RPM_Constant.U_max);
 8006088:	4b31      	ldr	r3, [pc, #196]	@ (8006150 <update_homing_sequence+0x73c>)
 800608a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800608e:	4690      	mov	r8, r2
 8006090:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
		revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8006094:	4640      	mov	r0, r8
 8006096:	4649      	mov	r1, r9
 8006098:	f7fa fd14 	bl	8000ac4 <__aeabi_d2iz>
 800609c:	4603      	mov	r3, r0
 800609e:	4619      	mov	r1, r3
 80060a0:	4620      	mov	r0, r4
 80060a2:	eeb0 0a48 	vmov.f32	s0, s16
 80060a6:	f7fb f855 	bl	8001154 <PWM_Satuation>
 80060aa:	ee07 0a90 	vmov	s15, r0
 80060ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80060b2:	4b25      	ldr	r3, [pc, #148]	@ (8006148 <update_homing_sequence+0x734>)
 80060b4:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		if (prox_count >= 1) {
 80060b8:	4b27      	ldr	r3, [pc, #156]	@ (8006158 <update_homing_sequence+0x744>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d03a      	beq.n	8006136 <update_homing_sequence+0x722>
			// Found prox sensor, stop and start delay
			prismatic_axis.command_pos = 0.0f;
 80060c0:	4b26      	ldr	r3, [pc, #152]	@ (800615c <update_homing_sequence+0x748>)
 80060c2:	f04f 0200 	mov.w	r2, #0
 80060c6:	625a      	str	r2, [r3, #36]	@ 0x24
			revolute_axis.command_pos = 0.0f;
 80060c8:	4b1f      	ldr	r3, [pc, #124]	@ (8006148 <update_homing_sequence+0x734>)
 80060ca:	f04f 0200 	mov.w	r2, #0
 80060ce:	625a      	str	r2, [r3, #36]	@ 0x24
			motion_delay_timer = 0;
 80060d0:	4b23      	ldr	r3, [pc, #140]	@ (8006160 <update_homing_sequence+0x74c>)
 80060d2:	2200      	movs	r2, #0
 80060d4:	601a      	str	r2, [r3, #0]
			homing_state = HOMING_DELAY_AFTER_PROX;
 80060d6:	4b23      	ldr	r3, [pc, #140]	@ (8006164 <update_homing_sequence+0x750>)
 80060d8:	220a      	movs	r2, #10
 80060da:	701a      	strb	r2, [r3, #0]
		}
		break;
 80060dc:	e02b      	b.n	8006136 <update_homing_sequence+0x722>

	case HOMING_DELAY_AFTER_PROX:
		// Stop motors and wait
		prismatic_axis.command_pos = 0.0f;
 80060de:	4b1f      	ldr	r3, [pc, #124]	@ (800615c <update_homing_sequence+0x748>)
 80060e0:	f04f 0200 	mov.w	r2, #0
 80060e4:	625a      	str	r2, [r3, #36]	@ 0x24
		revolute_axis.command_pos = 0.0f;
 80060e6:	4b18      	ldr	r3, [pc, #96]	@ (8006148 <update_homing_sequence+0x734>)
 80060e8:	f04f 0200 	mov.w	r2, #0
 80060ec:	625a      	str	r2, [r3, #36]	@ 0x24
		motion_delay_timer++;
 80060ee:	4b1c      	ldr	r3, [pc, #112]	@ (8006160 <update_homing_sequence+0x74c>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	3301      	adds	r3, #1
 80060f4:	4a1a      	ldr	r2, [pc, #104]	@ (8006160 <update_homing_sequence+0x74c>)
 80060f6:	6013      	str	r3, [r2, #0]
		if (motion_delay_timer >= 150) {
 80060f8:	4b19      	ldr	r3, [pc, #100]	@ (8006160 <update_homing_sequence+0x74c>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2b95      	cmp	r3, #149	@ 0x95
 80060fe:	d91c      	bls.n	800613a <update_homing_sequence+0x726>
			homing_state = HOMING_COMPLETE;
 8006100:	4b18      	ldr	r3, [pc, #96]	@ (8006164 <update_homing_sequence+0x750>)
 8006102:	220b      	movs	r2, #11
 8006104:	701a      	strb	r2, [r3, #0]
		}
		break;
 8006106:	e018      	b.n	800613a <update_homing_sequence+0x726>

	case HOMING_COMPLETE:
		check[5] = 99;
 8006108:	4b17      	ldr	r3, [pc, #92]	@ (8006168 <update_homing_sequence+0x754>)
 800610a:	2263      	movs	r2, #99	@ 0x63
 800610c:	615a      	str	r2, [r3, #20]
		NVIC_SystemReset();
 800610e:	f7ff fac3 	bl	8005698 <__NVIC_SystemReset>
		return;
 8006112:	bf00      	nop
 8006114:	e012      	b.n	800613c <update_homing_sequence+0x728>
		break;

	case HOMING_IDLE:
	default:
		break;
 8006116:	bf00      	nop
 8006118:	e010      	b.n	800613c <update_homing_sequence+0x728>
		break;
 800611a:	bf00      	nop
 800611c:	e00e      	b.n	800613c <update_homing_sequence+0x728>
		break;
 800611e:	bf00      	nop
 8006120:	e00c      	b.n	800613c <update_homing_sequence+0x728>
		break;
 8006122:	bf00      	nop
 8006124:	e00a      	b.n	800613c <update_homing_sequence+0x728>
		break;
 8006126:	bf00      	nop
 8006128:	e008      	b.n	800613c <update_homing_sequence+0x728>
		break;
 800612a:	bf00      	nop
 800612c:	e006      	b.n	800613c <update_homing_sequence+0x728>
		break;
 800612e:	bf00      	nop
 8006130:	e004      	b.n	800613c <update_homing_sequence+0x728>
		break;
 8006132:	bf00      	nop
 8006134:	e002      	b.n	800613c <update_homing_sequence+0x728>
		break;
 8006136:	bf00      	nop
 8006138:	e000      	b.n	800613c <update_homing_sequence+0x728>
		break;
 800613a:	bf00      	nop
	}
}
 800613c:	372c      	adds	r7, #44	@ 0x2c
 800613e:	46bd      	mov	sp, r7
 8006140:	ecbd 8b02 	vpop	{d8}
 8006144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006148:	20000748 	.word	0x20000748
 800614c:	20000ab4 	.word	0x20000ab4
 8006150:	20000000 	.word	0x20000000
 8006154:	20000b10 	.word	0x20000b10
 8006158:	200007e4 	.word	0x200007e4
 800615c:	20000704 	.word	0x20000704
 8006160:	200007e0 	.word	0x200007e0
 8006164:	200007ea 	.word	0x200007ea
 8006168:	20000870 	.word	0x20000870

0800616c <normalize_angle>:

float normalize_angle(float angle_rad) {
 800616c:	b580      	push	{r7, lr}
 800616e:	b084      	sub	sp, #16
 8006170:	af00      	add	r7, sp, #0
 8006172:	ed87 0a01 	vstr	s0, [r7, #4]
	float result = fmodf(angle_rad, 2.0f * PI);
 8006176:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 80061b4 <normalize_angle+0x48>
 800617a:	ed97 0a01 	vldr	s0, [r7, #4]
 800617e:	f00d f82b 	bl	80131d8 <fmodf>
 8006182:	ed87 0a03 	vstr	s0, [r7, #12]
	if (result < 0.0f) {
 8006186:	edd7 7a03 	vldr	s15, [r7, #12]
 800618a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800618e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006192:	d507      	bpl.n	80061a4 <normalize_angle+0x38>
		result += 2.0f * PI;
 8006194:	edd7 7a03 	vldr	s15, [r7, #12]
 8006198:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80061b4 <normalize_angle+0x48>
 800619c:	ee77 7a87 	vadd.f32	s15, s15, s14
 80061a0:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	return result;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	ee07 3a90 	vmov	s15, r3
}
 80061aa:	eeb0 0a67 	vmov.f32	s0, s15
 80061ae:	3710      	adds	r7, #16
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	40c90fdb 	.word	0x40c90fdb

080061b8 <calculate_movement_deg>:

float calculate_movement_deg(float current_deg, float target_deg) {
 80061b8:	b480      	push	{r7}
 80061ba:	b085      	sub	sp, #20
 80061bc:	af00      	add	r7, sp, #0
 80061be:	ed87 0a01 	vstr	s0, [r7, #4]
 80061c2:	edc7 0a00 	vstr	s1, [r7]
	float movement = 0.0f;
 80061c6:	f04f 0300 	mov.w	r3, #0
 80061ca:	60fb      	str	r3, [r7, #12]

	// Validate inputs
	if (!isfinite(current_deg) || !isfinite(target_deg)) {
 80061cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80061d0:	eef0 7ae7 	vabs.f32	s15, s15
 80061d4:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8006434 <calculate_movement_deg+0x27c>
 80061d8:	eef4 7a47 	vcmp.f32	s15, s14
 80061dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061e0:	d80a      	bhi.n	80061f8 <calculate_movement_deg+0x40>
 80061e2:	edd7 7a00 	vldr	s15, [r7]
 80061e6:	eef0 7ae7 	vabs.f32	s15, s15
 80061ea:	ed9f 7a92 	vldr	s14, [pc, #584]	@ 8006434 <calculate_movement_deg+0x27c>
 80061ee:	eef4 7a47 	vcmp.f32	s15, s14
 80061f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061f6:	d902      	bls.n	80061fe <calculate_movement_deg+0x46>
		return 0.0f;
 80061f8:	f04f 0300 	mov.w	r3, #0
 80061fc:	e111      	b.n	8006422 <calculate_movement_deg+0x26a>
	}

	// Normalize angles to 0-360 range
	while (current_deg < 0.0f)
 80061fe:	e007      	b.n	8006210 <calculate_movement_deg+0x58>
		current_deg += 360.0f;
 8006200:	edd7 7a01 	vldr	s15, [r7, #4]
 8006204:	ed9f 7a8c 	vldr	s14, [pc, #560]	@ 8006438 <calculate_movement_deg+0x280>
 8006208:	ee77 7a87 	vadd.f32	s15, s15, s14
 800620c:	edc7 7a01 	vstr	s15, [r7, #4]
	while (current_deg < 0.0f)
 8006210:	edd7 7a01 	vldr	s15, [r7, #4]
 8006214:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800621c:	d4f0      	bmi.n	8006200 <calculate_movement_deg+0x48>
	while (current_deg >= 360.0f)
 800621e:	e007      	b.n	8006230 <calculate_movement_deg+0x78>
		current_deg -= 360.0f;
 8006220:	edd7 7a01 	vldr	s15, [r7, #4]
 8006224:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 8006438 <calculate_movement_deg+0x280>
 8006228:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800622c:	edc7 7a01 	vstr	s15, [r7, #4]
	while (current_deg >= 360.0f)
 8006230:	edd7 7a01 	vldr	s15, [r7, #4]
 8006234:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8006438 <calculate_movement_deg+0x280>
 8006238:	eef4 7ac7 	vcmpe.f32	s15, s14
 800623c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006240:	daee      	bge.n	8006220 <calculate_movement_deg+0x68>
	while (target_deg < 0.0f)
 8006242:	e007      	b.n	8006254 <calculate_movement_deg+0x9c>
		target_deg += 360.0f;
 8006244:	edd7 7a00 	vldr	s15, [r7]
 8006248:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8006438 <calculate_movement_deg+0x280>
 800624c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006250:	edc7 7a00 	vstr	s15, [r7]
	while (target_deg < 0.0f)
 8006254:	edd7 7a00 	vldr	s15, [r7]
 8006258:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800625c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006260:	d4f0      	bmi.n	8006244 <calculate_movement_deg+0x8c>
	while (target_deg >= 360.0f)
 8006262:	e007      	b.n	8006274 <calculate_movement_deg+0xbc>
		target_deg -= 360.0f;
 8006264:	edd7 7a00 	vldr	s15, [r7]
 8006268:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8006438 <calculate_movement_deg+0x280>
 800626c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006270:	edc7 7a00 	vstr	s15, [r7]
	while (target_deg >= 360.0f)
 8006274:	edd7 7a00 	vldr	s15, [r7]
 8006278:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8006438 <calculate_movement_deg+0x280>
 800627c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006284:	daee      	bge.n	8006264 <calculate_movement_deg+0xac>

	// If both angles are on the same side of 180
	if ((current_deg < 180.0f && target_deg < 180.0f)
 8006286:	edd7 7a01 	vldr	s15, [r7, #4]
 800628a:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 800643c <calculate_movement_deg+0x284>
 800628e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006296:	d508      	bpl.n	80062aa <calculate_movement_deg+0xf2>
 8006298:	edd7 7a00 	vldr	s15, [r7]
 800629c:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 800643c <calculate_movement_deg+0x284>
 80062a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80062a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062a8:	d411      	bmi.n	80062ce <calculate_movement_deg+0x116>
			|| (current_deg >= 180.0f && target_deg >= 180.0f)) {
 80062aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80062ae:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 800643c <calculate_movement_deg+0x284>
 80062b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80062b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062ba:	db33      	blt.n	8006324 <calculate_movement_deg+0x16c>
 80062bc:	edd7 7a00 	vldr	s15, [r7]
 80062c0:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 800643c <calculate_movement_deg+0x284>
 80062c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80062c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062cc:	db2a      	blt.n	8006324 <calculate_movement_deg+0x16c>
		// Simple case - take shortest path
		movement = target_deg - current_deg;
 80062ce:	ed97 7a00 	vldr	s14, [r7]
 80062d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80062d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80062da:	edc7 7a03 	vstr	s15, [r7, #12]

		// Ensure shortest path
		if (movement > 180.0f)
 80062de:	edd7 7a03 	vldr	s15, [r7, #12]
 80062e2:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 800643c <calculate_movement_deg+0x284>
 80062e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80062ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062ee:	dd07      	ble.n	8006300 <calculate_movement_deg+0x148>
			movement -= 360.0f;
 80062f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80062f4:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8006438 <calculate_movement_deg+0x280>
 80062f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80062fc:	edc7 7a03 	vstr	s15, [r7, #12]
		if (movement < -180.0f)
 8006300:	edd7 7a03 	vldr	s15, [r7, #12]
 8006304:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8006440 <calculate_movement_deg+0x288>
 8006308:	eef4 7ac7 	vcmpe.f32	s15, s14
 800630c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006310:	d562      	bpl.n	80063d8 <calculate_movement_deg+0x220>
			movement += 360.0f;
 8006312:	edd7 7a03 	vldr	s15, [r7, #12]
 8006316:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8006438 <calculate_movement_deg+0x280>
 800631a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800631e:	edc7 7a03 	vstr	s15, [r7, #12]
		if (movement < -180.0f)
 8006322:	e059      	b.n	80063d8 <calculate_movement_deg+0x220>
	}
	// If we need to cross the 180 boundary
	else {
		// If we need to cross the 180 boundary
		if (current_deg < 180.0f) {
 8006324:	edd7 7a01 	vldr	s15, [r7, #4]
 8006328:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800643c <calculate_movement_deg+0x284>
 800632c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006334:	d52a      	bpl.n	800638c <calculate_movement_deg+0x1d4>
			// Current < 180, target > 180
			// Go counterclockwise through 0
			if (current_deg < target_deg - 180.0f) {
 8006336:	edd7 7a00 	vldr	s15, [r7]
 800633a:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 800643c <calculate_movement_deg+0x284>
 800633e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006342:	ed97 7a01 	vldr	s14, [r7, #4]
 8006346:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800634a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800634e:	d50e      	bpl.n	800636e <calculate_movement_deg+0x1b6>
				movement = -(current_deg + (360.0f - target_deg)); // Negative = clockwise
 8006350:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8006438 <calculate_movement_deg+0x280>
 8006354:	edd7 7a00 	vldr	s15, [r7]
 8006358:	ee37 7a67 	vsub.f32	s14, s14, s15
 800635c:	edd7 7a01 	vldr	s15, [r7, #4]
 8006360:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006364:	eef1 7a67 	vneg.f32	s15, s15
 8006368:	edc7 7a03 	vstr	s15, [r7, #12]
 800636c:	e034      	b.n	80063d8 <calculate_movement_deg+0x220>
			} else {
				movement = -(current_deg - target_deg + 360.0f); // Negative = clockwise
 800636e:	ed97 7a01 	vldr	s14, [r7, #4]
 8006372:	edd7 7a00 	vldr	s15, [r7]
 8006376:	ee77 7a67 	vsub.f32	s15, s14, s15
 800637a:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8006438 <calculate_movement_deg+0x280>
 800637e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006382:	eef1 7a67 	vneg.f32	s15, s15
 8006386:	edc7 7a03 	vstr	s15, [r7, #12]
 800638a:	e025      	b.n	80063d8 <calculate_movement_deg+0x220>
			}
		} else {
			// Current > 180, target < 180
			// Go clockwise through 0
			if (target_deg < current_deg - 180.0f) {
 800638c:	edd7 7a01 	vldr	s15, [r7, #4]
 8006390:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800643c <calculate_movement_deg+0x284>
 8006394:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006398:	ed97 7a00 	vldr	s14, [r7]
 800639c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80063a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063a4:	d50c      	bpl.n	80063c0 <calculate_movement_deg+0x208>
				movement = 360.0f - current_deg + target_deg; // Positive = counterclockwise
 80063a6:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8006438 <calculate_movement_deg+0x280>
 80063aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80063ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80063b2:	ed97 7a00 	vldr	s14, [r7]
 80063b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063ba:	edc7 7a03 	vstr	s15, [r7, #12]
 80063be:	e00b      	b.n	80063d8 <calculate_movement_deg+0x220>
			} else {
				movement = target_deg - current_deg + 360.0f; // Positive = counterclockwise
 80063c0:	ed97 7a00 	vldr	s14, [r7]
 80063c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80063c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80063cc:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8006438 <calculate_movement_deg+0x280>
 80063d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80063d4:	edc7 7a03 	vstr	s15, [r7, #12]
			}
		}
	}

	// Final validation
	if (!isfinite(movement)) {
 80063d8:	edd7 7a03 	vldr	s15, [r7, #12]
 80063dc:	eef0 7ae7 	vabs.f32	s15, s15
 80063e0:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8006434 <calculate_movement_deg+0x27c>
 80063e4:	eef4 7a47 	vcmp.f32	s15, s14
 80063e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063ec:	d902      	bls.n	80063f4 <calculate_movement_deg+0x23c>
		movement = 0.0f;
 80063ee:	f04f 0300 	mov.w	r3, #0
 80063f2:	60fb      	str	r3, [r7, #12]
	}

	// Clamp to reasonable range
	if (movement > 359.0f)
 80063f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80063f8:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8006444 <calculate_movement_deg+0x28c>
 80063fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006404:	dd01      	ble.n	800640a <calculate_movement_deg+0x252>
		movement = 359.0f;
 8006406:	4b10      	ldr	r3, [pc, #64]	@ (8006448 <calculate_movement_deg+0x290>)
 8006408:	60fb      	str	r3, [r7, #12]
	if (movement < -359.0f)
 800640a:	edd7 7a03 	vldr	s15, [r7, #12]
 800640e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800644c <calculate_movement_deg+0x294>
 8006412:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800641a:	d501      	bpl.n	8006420 <calculate_movement_deg+0x268>
		movement = -359.0f;
 800641c:	4b0c      	ldr	r3, [pc, #48]	@ (8006450 <calculate_movement_deg+0x298>)
 800641e:	60fb      	str	r3, [r7, #12]

	return movement;
 8006420:	68fb      	ldr	r3, [r7, #12]
}
 8006422:	ee07 3a90 	vmov	s15, r3
 8006426:	eeb0 0a67 	vmov.f32	s0, s15
 800642a:	3714      	adds	r7, #20
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr
 8006434:	7f7fffff 	.word	0x7f7fffff
 8006438:	43b40000 	.word	0x43b40000
 800643c:	43340000 	.word	0x43340000
 8006440:	c3340000 	.word	0xc3340000
 8006444:	43b38000 	.word	0x43b38000
 8006448:	43b38000 	.word	0x43b38000
 800644c:	c3b38000 	.word	0xc3b38000
 8006450:	c3b38000 	.word	0xc3b38000

08006454 <start_combined_trajectory>:

void start_combined_trajectory(float prismatic_target_mm,
		float revolute_target_deg) {
 8006454:	b590      	push	{r4, r7, lr}
 8006456:	ed2d 8b02 	vpush	{d8}
 800645a:	b091      	sub	sp, #68	@ 0x44
 800645c:	af00      	add	r7, sp, #0
 800645e:	ed87 0a01 	vstr	s0, [r7, #4]
 8006462:	edc7 0a00 	vstr	s1, [r7]
	bool allow_during_homing = (homing_active
 8006466:	4bb5      	ldr	r3, [pc, #724]	@ (800673c <start_combined_trajectory+0x2e8>)
 8006468:	781b      	ldrb	r3, [r3, #0]
			&& homing_state == HOMING_REV_TO_ZERO_DEG);
 800646a:	2b00      	cmp	r3, #0
 800646c:	d005      	beq.n	800647a <start_combined_trajectory+0x26>
 800646e:	4bb4      	ldr	r3, [pc, #720]	@ (8006740 <start_combined_trajectory+0x2ec>)
 8006470:	781b      	ldrb	r3, [r3, #0]
 8006472:	2b07      	cmp	r3, #7
 8006474:	d101      	bne.n	800647a <start_combined_trajectory+0x26>
 8006476:	2301      	movs	r3, #1
 8006478:	e000      	b.n	800647c <start_combined_trajectory+0x28>
 800647a:	2300      	movs	r3, #0
	bool allow_during_homing = (homing_active
 800647c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8006480:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006484:	f003 0301 	and.w	r3, r3, #1
 8006488:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	if (is_emergency_active() || (homing_active && !allow_during_homing)) {
 800648c:	f001 fb18 	bl	8007ac0 <is_emergency_active>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	f040 8258 	bne.w	8006948 <start_combined_trajectory+0x4f4>
 8006498:	4ba8      	ldr	r3, [pc, #672]	@ (800673c <start_combined_trajectory+0x2e8>)
 800649a:	781b      	ldrb	r3, [r3, #0]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d007      	beq.n	80064b0 <start_combined_trajectory+0x5c>
 80064a0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80064a4:	f083 0301 	eor.w	r3, r3, #1
 80064a8:	b2db      	uxtb	r3, r3
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	f040 824c 	bne.w	8006948 <start_combined_trajectory+0x4f4>
		return;
	}

	// Check if motion is already active
	if (motion_sequence_state != MOTION_IDLE) {
 80064b0:	4ba4      	ldr	r3, [pc, #656]	@ (8006744 <start_combined_trajectory+0x2f0>)
 80064b2:	781b      	ldrb	r3, [r3, #0]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	f040 8249 	bne.w	800694c <start_combined_trajectory+0x4f8>
		return; // Don't start new trajectory if one is active
	}

	float pris_current = prismatic_encoder.mm;
 80064ba:	4ba3      	ldr	r3, [pc, #652]	@ (8006748 <start_combined_trajectory+0x2f4>)
 80064bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064be:	633b      	str	r3, [r7, #48]	@ 0x30
	float rev_current = revolute_encoder.rads;
 80064c0:	4ba2      	ldr	r3, [pc, #648]	@ (800674c <start_combined_trajectory+0x2f8>)
 80064c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

	// Reset trajectory structures completely
	memset(&prisEva, 0, sizeof(prisEva));
 80064c6:	2214      	movs	r2, #20
 80064c8:	2100      	movs	r1, #0
 80064ca:	48a1      	ldr	r0, [pc, #644]	@ (8006750 <start_combined_trajectory+0x2fc>)
 80064cc:	f00c fd8a 	bl	8012fe4 <memset>
	memset(&revEva, 0, sizeof(revEva));
 80064d0:	2214      	movs	r2, #20
 80064d2:	2100      	movs	r1, #0
 80064d4:	489f      	ldr	r0, [pc, #636]	@ (8006754 <start_combined_trajectory+0x300>)
 80064d6:	f00c fd85 	bl	8012fe4 <memset>
	memset(&prisGen, 0, sizeof(prisGen));
 80064da:	2214      	movs	r2, #20
 80064dc:	2100      	movs	r1, #0
 80064de:	489e      	ldr	r0, [pc, #632]	@ (8006758 <start_combined_trajectory+0x304>)
 80064e0:	f00c fd80 	bl	8012fe4 <memset>
	memset(&revGen, 0, sizeof(revGen));
 80064e4:	2214      	movs	r2, #20
 80064e6:	2100      	movs	r1, #0
 80064e8:	489c      	ldr	r0, [pc, #624]	@ (800675c <start_combined_trajectory+0x308>)
 80064ea:	f00c fd7b 	bl	8012fe4 <memset>

	prisEva.t = 0.0f;
 80064ee:	4b98      	ldr	r3, [pc, #608]	@ (8006750 <start_combined_trajectory+0x2fc>)
 80064f0:	f04f 0200 	mov.w	r2, #0
 80064f4:	60da      	str	r2, [r3, #12]
	prisEva.isFinised = false;
 80064f6:	4b96      	ldr	r3, [pc, #600]	@ (8006750 <start_combined_trajectory+0x2fc>)
 80064f8:	2200      	movs	r2, #0
 80064fa:	741a      	strb	r2, [r3, #16]
	revEva.t = 0.0f;
 80064fc:	4b95      	ldr	r3, [pc, #596]	@ (8006754 <start_combined_trajectory+0x300>)
 80064fe:	f04f 0200 	mov.w	r2, #0
 8006502:	60da      	str	r2, [r3, #12]
	revEva.isFinised = false;
 8006504:	4b93      	ldr	r3, [pc, #588]	@ (8006754 <start_combined_trajectory+0x300>)
 8006506:	2200      	movs	r2, #0
 8006508:	741a      	strb	r2, [r3, #16]

	prismatic_axis.initial_pos = pris_current;
 800650a:	4a95      	ldr	r2, [pc, #596]	@ (8006760 <start_combined_trajectory+0x30c>)
 800650c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800650e:	60d3      	str	r3, [r2, #12]
	revolute_axis.initial_pos = rev_current;
 8006510:	4a94      	ldr	r2, [pc, #592]	@ (8006764 <start_combined_trajectory+0x310>)
 8006512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006514:	60d3      	str	r3, [r2, #12]

	prismatic_axis.target_pos = fminf(
 8006516:	eddf 0a94 	vldr	s1, [pc, #592]	@ 8006768 <start_combined_trajectory+0x314>
 800651a:	ed97 0a01 	vldr	s0, [r7, #4]
 800651e:	f00c ff23 	bl	8013368 <fmaxf>
 8006522:	eef0 7a40 	vmov.f32	s15, s0
 8006526:	eddf 0a91 	vldr	s1, [pc, #580]	@ 800676c <start_combined_trajectory+0x318>
 800652a:	eeb0 0a67 	vmov.f32	s0, s15
 800652e:	f00c ff38 	bl	80133a2 <fminf>
 8006532:	eef0 7a40 	vmov.f32	s15, s0
 8006536:	4b8a      	ldr	r3, [pc, #552]	@ (8006760 <start_combined_trajectory+0x30c>)
 8006538:	edc3 7a04 	vstr	s15, [r3, #16]
			fmaxf(prismatic_target_mm, PRISMATIC_MIN_POS), PRISMATIC_MAX_POS);

	// Check for NaN/infinity
	if (!isfinite(prismatic_axis.target_pos)) {
 800653c:	4b88      	ldr	r3, [pc, #544]	@ (8006760 <start_combined_trajectory+0x30c>)
 800653e:	edd3 7a04 	vldr	s15, [r3, #16]
 8006542:	eef0 7ae7 	vabs.f32	s15, s15
 8006546:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8006770 <start_combined_trajectory+0x31c>
 800654a:	eef4 7a47 	vcmp.f32	s15, s14
 800654e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006552:	d903      	bls.n	800655c <start_combined_trajectory+0x108>
		prismatic_axis.target_pos = prismatic_axis.initial_pos;
 8006554:	4b82      	ldr	r3, [pc, #520]	@ (8006760 <start_combined_trajectory+0x30c>)
 8006556:	68db      	ldr	r3, [r3, #12]
 8006558:	4a81      	ldr	r2, [pc, #516]	@ (8006760 <start_combined_trajectory+0x30c>)
 800655a:	6113      	str	r3, [r2, #16]
	}

	float normalized_current = normalize_angle(rev_current);
 800655c:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8006560:	f7ff fe04 	bl	800616c <normalize_angle>
 8006564:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
	float current_deg = normalized_current * 180.0f / PI;
 8006568:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800656c:	ed9f 7a81 	vldr	s14, [pc, #516]	@ 8006774 <start_combined_trajectory+0x320>
 8006570:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006574:	eddf 6a80 	vldr	s13, [pc, #512]	@ 8006778 <start_combined_trajectory+0x324>
 8006578:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800657c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	movement_deg = calculate_movement_deg(current_deg, revolute_target_deg);
 8006580:	edd7 0a00 	vldr	s1, [r7]
 8006584:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8006588:	f7ff fe16 	bl	80061b8 <calculate_movement_deg>
 800658c:	eef0 7a40 	vmov.f32	s15, s0
 8006590:	4b7a      	ldr	r3, [pc, #488]	@ (800677c <start_combined_trajectory+0x328>)
 8006592:	edc3 7a00 	vstr	s15, [r3]

	// Validate movement_deg
	if (!isfinite(movement_deg)) {
 8006596:	4b79      	ldr	r3, [pc, #484]	@ (800677c <start_combined_trajectory+0x328>)
 8006598:	edd3 7a00 	vldr	s15, [r3]
 800659c:	eef0 7ae7 	vabs.f32	s15, s15
 80065a0:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8006770 <start_combined_trajectory+0x31c>
 80065a4:	eef4 7a47 	vcmp.f32	s15, s14
 80065a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065ac:	d903      	bls.n	80065b6 <start_combined_trajectory+0x162>
		movement_deg = 0.0f;
 80065ae:	4b73      	ldr	r3, [pc, #460]	@ (800677c <start_combined_trajectory+0x328>)
 80065b0:	f04f 0200 	mov.w	r2, #0
 80065b4:	601a      	str	r2, [r3, #0]
	}

	float movement_rad = movement_deg * PI / 180.0f;
 80065b6:	4b71      	ldr	r3, [pc, #452]	@ (800677c <start_combined_trajectory+0x328>)
 80065b8:	edd3 7a00 	vldr	s15, [r3]
 80065bc:	ed9f 7a6e 	vldr	s14, [pc, #440]	@ 8006778 <start_combined_trajectory+0x324>
 80065c0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80065c4:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 8006774 <start_combined_trajectory+0x320>
 80065c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80065cc:	edc7 7a08 	vstr	s15, [r7, #32]
	revolute_axis.target_pos = revolute_axis.initial_pos + movement_rad;
 80065d0:	4b64      	ldr	r3, [pc, #400]	@ (8006764 <start_combined_trajectory+0x310>)
 80065d2:	ed93 7a03 	vldr	s14, [r3, #12]
 80065d6:	edd7 7a08 	vldr	s15, [r7, #32]
 80065da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80065de:	4b61      	ldr	r3, [pc, #388]	@ (8006764 <start_combined_trajectory+0x310>)
 80065e0:	edc3 7a04 	vstr	s15, [r3, #16]

	// Check if we're in HOMING_REV_TO_ZERO_DEG mode
	bool is_homing_zero_deg = (homing_active
 80065e4:	4b55      	ldr	r3, [pc, #340]	@ (800673c <start_combined_trajectory+0x2e8>)
 80065e6:	781b      	ldrb	r3, [r3, #0]
			&& homing_state == HOMING_REV_TO_ZERO_DEG);
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d005      	beq.n	80065f8 <start_combined_trajectory+0x1a4>
 80065ec:	4b54      	ldr	r3, [pc, #336]	@ (8006740 <start_combined_trajectory+0x2ec>)
 80065ee:	781b      	ldrb	r3, [r3, #0]
 80065f0:	2b07      	cmp	r3, #7
 80065f2:	d101      	bne.n	80065f8 <start_combined_trajectory+0x1a4>
 80065f4:	2301      	movs	r3, #1
 80065f6:	e000      	b.n	80065fa <start_combined_trajectory+0x1a6>
 80065f8:	2300      	movs	r3, #0
	bool is_homing_zero_deg = (homing_active
 80065fa:	77fb      	strb	r3, [r7, #31]
 80065fc:	7ffb      	ldrb	r3, [r7, #31]
 80065fe:	f003 0301 	and.w	r3, r3, #1
 8006602:	77fb      	strb	r3, [r7, #31]

	if (is_homing_zero_deg) {
 8006604:	7ffb      	ldrb	r3, [r7, #31]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d047      	beq.n	800669a <start_combined_trajectory+0x246>
		// HOMING_REV_TO_ZERO_DEG: Only generate revolute trajectory

		check[2]++;
 800660a:	4b5d      	ldr	r3, [pc, #372]	@ (8006780 <start_combined_trajectory+0x32c>)
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	3301      	adds	r3, #1
 8006610:	4a5b      	ldr	r2, [pc, #364]	@ (8006780 <start_combined_trajectory+0x32c>)
 8006612:	6093      	str	r3, [r2, #8]

		Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 8006614:	4b53      	ldr	r3, [pc, #332]	@ (8006764 <start_combined_trajectory+0x310>)
 8006616:	ed93 8a03 	vldr	s16, [r3, #12]
 800661a:	4b52      	ldr	r3, [pc, #328]	@ (8006764 <start_combined_trajectory+0x310>)
 800661c:	edd3 8a04 	vldr	s17, [r3, #16]
				revolute_axis.target_pos,
				ZGX45RGG_150RPM_Constant.traject_qd_max,
 8006620:	4b58      	ldr	r3, [pc, #352]	@ (8006784 <start_combined_trajectory+0x330>)
 8006622:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
		Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 8006626:	4610      	mov	r0, r2
 8006628:	4619      	mov	r1, r3
 800662a:	f7fa fa93 	bl	8000b54 <__aeabi_d2f>
 800662e:	4604      	mov	r4, r0
				ZGX45RGG_150RPM_Constant.traject_qdd_max);
 8006630:	4b54      	ldr	r3, [pc, #336]	@ (8006784 <start_combined_trajectory+0x330>)
 8006632:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
		Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 8006636:	4610      	mov	r0, r2
 8006638:	4619      	mov	r1, r3
 800663a:	f7fa fa8b 	bl	8000b54 <__aeabi_d2f>
 800663e:	4603      	mov	r3, r0
 8006640:	ee01 3a90 	vmov	s3, r3
 8006644:	ee01 4a10 	vmov	s2, r4
 8006648:	eef0 0a68 	vmov.f32	s1, s17
 800664c:	eeb0 0a48 	vmov.f32	s0, s16
 8006650:	4842      	ldr	r0, [pc, #264]	@ (800675c <start_combined_trajectory+0x308>)
 8006652:	f7fd fe37 	bl	80042c4 <Trapezoidal_Generator>

		sync_motion_active = false;
 8006656:	4b4c      	ldr	r3, [pc, #304]	@ (8006788 <start_combined_trajectory+0x334>)
 8006658:	2200      	movs	r2, #0
 800665a:	701a      	strb	r2, [r3, #0]
		prismatic_axis.trajectory_active = false;
 800665c:	4b40      	ldr	r3, [pc, #256]	@ (8006760 <start_combined_trajectory+0x30c>)
 800665e:	2200      	movs	r2, #0
 8006660:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
		prismatic_axis.position = pris_current;
 8006664:	4a3e      	ldr	r2, [pc, #248]	@ (8006760 <start_combined_trajectory+0x30c>)
 8006666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006668:	6013      	str	r3, [r2, #0]
		prismatic_axis.velocity = 0.0f;
 800666a:	4b3d      	ldr	r3, [pc, #244]	@ (8006760 <start_combined_trajectory+0x30c>)
 800666c:	f04f 0200 	mov.w	r2, #0
 8006670:	605a      	str	r2, [r3, #4]

		revolute_axis.trajectory_active = true;
 8006672:	4b3c      	ldr	r3, [pc, #240]	@ (8006764 <start_combined_trajectory+0x310>)
 8006674:	2201      	movs	r2, #1
 8006676:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

		if (!current_drawing_sequence.sequence_active) {
 800667a:	4b44      	ldr	r3, [pc, #272]	@ (800678c <start_combined_trajectory+0x338>)
 800667c:	799b      	ldrb	r3, [r3, #6]
 800667e:	f083 0301 	eor.w	r3, r3, #1
 8006682:	b2db      	uxtb	r3, r3
 8006684:	2b00      	cmp	r3, #0
 8006686:	d001      	beq.n	800668c <start_combined_trajectory+0x238>
			plotter_pen_up();
 8006688:	f003 fb0c 	bl	8009ca4 <plotter_pen_up>
		}

		motion_delay_timer = 0;
 800668c:	4b40      	ldr	r3, [pc, #256]	@ (8006790 <start_combined_trajectory+0x33c>)
 800668e:	2200      	movs	r2, #0
 8006690:	601a      	str	r2, [r3, #0]
		motion_sequence_state = MOTION_PEN_UP_DELAY;
 8006692:	4b2c      	ldr	r3, [pc, #176]	@ (8006744 <start_combined_trajectory+0x2f0>)
 8006694:	2201      	movs	r2, #1
 8006696:	701a      	strb	r2, [r3, #0]
 8006698:	e159      	b.n	800694e <start_combined_trajectory+0x4fa>

	} else {
		// NORMAL TRAJECTORY: Check if this is for drawing or regular motion
		check[3]++;
 800669a:	4b39      	ldr	r3, [pc, #228]	@ (8006780 <start_combined_trajectory+0x32c>)
 800669c:	68db      	ldr	r3, [r3, #12]
 800669e:	3301      	adds	r3, #1
 80066a0:	4a37      	ldr	r2, [pc, #220]	@ (8006780 <start_combined_trajectory+0x32c>)
 80066a2:	60d3      	str	r3, [r2, #12]

		// Generate trajectories
		Trapezoidal_Generator(&prisGen, prismatic_axis.initial_pos,
 80066a4:	4b2e      	ldr	r3, [pc, #184]	@ (8006760 <start_combined_trajectory+0x30c>)
 80066a6:	ed93 8a03 	vldr	s16, [r3, #12]
 80066aa:	4b2d      	ldr	r3, [pc, #180]	@ (8006760 <start_combined_trajectory+0x30c>)
 80066ac:	edd3 8a04 	vldr	s17, [r3, #16]
				prismatic_axis.target_pos,
				ZGX45RGG_400RPM_Constant.traject_sd_max,
 80066b0:	4b38      	ldr	r3, [pc, #224]	@ (8006794 <start_combined_trajectory+0x340>)
 80066b2:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
		Trapezoidal_Generator(&prisGen, prismatic_axis.initial_pos,
 80066b6:	4610      	mov	r0, r2
 80066b8:	4619      	mov	r1, r3
 80066ba:	f7fa fa4b 	bl	8000b54 <__aeabi_d2f>
 80066be:	4604      	mov	r4, r0
				ZGX45RGG_400RPM_Constant.traject_sdd_max);
 80066c0:	4b34      	ldr	r3, [pc, #208]	@ (8006794 <start_combined_trajectory+0x340>)
 80066c2:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
		Trapezoidal_Generator(&prisGen, prismatic_axis.initial_pos,
 80066c6:	4610      	mov	r0, r2
 80066c8:	4619      	mov	r1, r3
 80066ca:	f7fa fa43 	bl	8000b54 <__aeabi_d2f>
 80066ce:	4603      	mov	r3, r0
 80066d0:	ee01 3a90 	vmov	s3, r3
 80066d4:	ee01 4a10 	vmov	s2, r4
 80066d8:	eef0 0a68 	vmov.f32	s1, s17
 80066dc:	eeb0 0a48 	vmov.f32	s0, s16
 80066e0:	481d      	ldr	r0, [pc, #116]	@ (8006758 <start_combined_trajectory+0x304>)
 80066e2:	f7fd fdef 	bl	80042c4 <Trapezoidal_Generator>

		Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 80066e6:	4b1f      	ldr	r3, [pc, #124]	@ (8006764 <start_combined_trajectory+0x310>)
 80066e8:	ed93 8a03 	vldr	s16, [r3, #12]
 80066ec:	4b1d      	ldr	r3, [pc, #116]	@ (8006764 <start_combined_trajectory+0x310>)
 80066ee:	edd3 8a04 	vldr	s17, [r3, #16]
				revolute_axis.target_pos,
				ZGX45RGG_150RPM_Constant.traject_qd_max,
 80066f2:	4b24      	ldr	r3, [pc, #144]	@ (8006784 <start_combined_trajectory+0x330>)
 80066f4:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
		Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 80066f8:	4610      	mov	r0, r2
 80066fa:	4619      	mov	r1, r3
 80066fc:	f7fa fa2a 	bl	8000b54 <__aeabi_d2f>
 8006700:	4604      	mov	r4, r0
				ZGX45RGG_150RPM_Constant.traject_qdd_max);
 8006702:	4b20      	ldr	r3, [pc, #128]	@ (8006784 <start_combined_trajectory+0x330>)
 8006704:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
		Trapezoidal_Generator(&revGen, revolute_axis.initial_pos,
 8006708:	4610      	mov	r0, r2
 800670a:	4619      	mov	r1, r3
 800670c:	f7fa fa22 	bl	8000b54 <__aeabi_d2f>
 8006710:	4603      	mov	r3, r0
 8006712:	ee01 3a90 	vmov	s3, r3
 8006716:	ee01 4a10 	vmov	s2, r4
 800671a:	eef0 0a68 	vmov.f32	s1, s17
 800671e:	eeb0 0a48 	vmov.f32	s0, s16
 8006722:	480e      	ldr	r0, [pc, #56]	@ (800675c <start_combined_trajectory+0x308>)
 8006724:	f7fd fdce 	bl	80042c4 <Trapezoidal_Generator>

		// Determine if this is a drawing operation
		bool is_drawing_operation = current_drawing_sequence.sequence_active
 8006728:	4b18      	ldr	r3, [pc, #96]	@ (800678c <start_combined_trajectory+0x338>)
 800672a:	799b      	ldrb	r3, [r3, #6]
				|| word_drawing_active;
 800672c:	2b00      	cmp	r3, #0
 800672e:	d103      	bne.n	8006738 <start_combined_trajectory+0x2e4>
 8006730:	4b19      	ldr	r3, [pc, #100]	@ (8006798 <start_combined_trajectory+0x344>)
 8006732:	781b      	ldrb	r3, [r3, #0]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d031      	beq.n	800679c <start_combined_trajectory+0x348>
 8006738:	2301      	movs	r3, #1
 800673a:	e030      	b.n	800679e <start_combined_trajectory+0x34a>
 800673c:	200007eb 	.word	0x200007eb
 8006740:	200007ea 	.word	0x200007ea
 8006744:	2000078c 	.word	0x2000078c
 8006748:	20000984 	.word	0x20000984
 800674c:	200009e0 	.word	0x200009e0
 8006750:	200007b8 	.word	0x200007b8
 8006754:	200007cc 	.word	0x200007cc
 8006758:	20000790 	.word	0x20000790
 800675c:	200007a4 	.word	0x200007a4
 8006760:	20000704 	.word	0x20000704
 8006764:	20000748 	.word	0x20000748
 8006768:	00000000 	.word	0x00000000
 800676c:	43960000 	.word	0x43960000
 8006770:	7f7fffff 	.word	0x7f7fffff
 8006774:	43340000 	.word	0x43340000
 8006778:	40490fdb 	.word	0x40490fdb
 800677c:	20000800 	.word	0x20000800
 8006780:	20000870 	.word	0x20000870
 8006784:	20000000 	.word	0x20000000
 8006788:	200008b0 	.word	0x200008b0
 800678c:	200008b4 	.word	0x200008b4
 8006790:	200007e0 	.word	0x200007e0
 8006794:	20000080 	.word	0x20000080
 8006798:	200008c8 	.word	0x200008c8
 800679c:	2300      	movs	r3, #0
		bool is_drawing_operation = current_drawing_sequence.sequence_active
 800679e:	77bb      	strb	r3, [r7, #30]
 80067a0:	7fbb      	ldrb	r3, [r7, #30]
 80067a2:	f003 0301 	and.w	r3, r3, #1
 80067a6:	77bb      	strb	r3, [r7, #30]

		if (is_drawing_operation) {
 80067a8:	7fbb      	ldrb	r3, [r7, #30]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	f000 808b 	beq.w	80068c6 <start_combined_trajectory+0x472>
			// DRAWING MODE: Use synchronized motion
			// Calculate distances
			float pris_distance = fabsf(
					prismatic_axis.target_pos - prismatic_axis.initial_pos);
 80067b0:	4b69      	ldr	r3, [pc, #420]	@ (8006958 <start_combined_trajectory+0x504>)
 80067b2:	ed93 7a04 	vldr	s14, [r3, #16]
 80067b6:	4b68      	ldr	r3, [pc, #416]	@ (8006958 <start_combined_trajectory+0x504>)
 80067b8:	edd3 7a03 	vldr	s15, [r3, #12]
 80067bc:	ee77 7a67 	vsub.f32	s15, s14, s15
			float pris_distance = fabsf(
 80067c0:	eef0 7ae7 	vabs.f32	s15, s15
 80067c4:	edc7 7a06 	vstr	s15, [r7, #24]
			float rev_distance = fabsf(
					revolute_axis.target_pos - revolute_axis.initial_pos);
 80067c8:	4b64      	ldr	r3, [pc, #400]	@ (800695c <start_combined_trajectory+0x508>)
 80067ca:	ed93 7a04 	vldr	s14, [r3, #16]
 80067ce:	4b63      	ldr	r3, [pc, #396]	@ (800695c <start_combined_trajectory+0x508>)
 80067d0:	edd3 7a03 	vldr	s15, [r3, #12]
 80067d4:	ee77 7a67 	vsub.f32	s15, s14, s15
			float rev_distance = fabsf(
 80067d8:	eef0 7ae7 	vabs.f32	s15, s15
 80067dc:	edc7 7a05 	vstr	s15, [r7, #20]

			// Calculate time needed for each axis at their max speeds
			float pris_time_needed = 0.0f;
 80067e0:	f04f 0300 	mov.w	r3, #0
 80067e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
			float rev_time_needed = 0.0f;
 80067e6:	f04f 0300 	mov.w	r3, #0
 80067ea:	63bb      	str	r3, [r7, #56]	@ 0x38

			if (pris_distance > 0.1f) {
 80067ec:	edd7 7a06 	vldr	s15, [r7, #24]
 80067f0:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8006960 <start_combined_trajectory+0x50c>
 80067f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80067f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067fc:	dd18      	ble.n	8006830 <start_combined_trajectory+0x3dc>
				// Time = distance / max_velocity, factor in acceleration/deceleration
				pris_time_needed = (pris_distance
						/ ZGX45RGG_400RPM_Constant.traject_sd_max) * 2.5f;
 80067fe:	69b8      	ldr	r0, [r7, #24]
 8006800:	f7f9 fe6e 	bl	80004e0 <__aeabi_f2d>
 8006804:	4b57      	ldr	r3, [pc, #348]	@ (8006964 <start_combined_trajectory+0x510>)
 8006806:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
 800680a:	f7f9 ffeb 	bl	80007e4 <__aeabi_ddiv>
 800680e:	4602      	mov	r2, r0
 8006810:	460b      	mov	r3, r1
 8006812:	4610      	mov	r0, r2
 8006814:	4619      	mov	r1, r3
 8006816:	f04f 0200 	mov.w	r2, #0
 800681a:	4b53      	ldr	r3, [pc, #332]	@ (8006968 <start_combined_trajectory+0x514>)
 800681c:	f7f9 feb8 	bl	8000590 <__aeabi_dmul>
 8006820:	4602      	mov	r2, r0
 8006822:	460b      	mov	r3, r1
				pris_time_needed = (pris_distance
 8006824:	4610      	mov	r0, r2
 8006826:	4619      	mov	r1, r3
 8006828:	f7fa f994 	bl	8000b54 <__aeabi_d2f>
 800682c:	4603      	mov	r3, r0
 800682e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			}

			if (rev_distance > 0.01f) {
 8006830:	edd7 7a05 	vldr	s15, [r7, #20]
 8006834:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800696c <start_combined_trajectory+0x518>
 8006838:	eef4 7ac7 	vcmpe.f32	s15, s14
 800683c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006840:	dd18      	ble.n	8006874 <start_combined_trajectory+0x420>
				rev_time_needed = (rev_distance
						/ ZGX45RGG_150RPM_Constant.traject_qd_max) * 2.5f;
 8006842:	6978      	ldr	r0, [r7, #20]
 8006844:	f7f9 fe4c 	bl	80004e0 <__aeabi_f2d>
 8006848:	4b49      	ldr	r3, [pc, #292]	@ (8006970 <start_combined_trajectory+0x51c>)
 800684a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800684e:	f7f9 ffc9 	bl	80007e4 <__aeabi_ddiv>
 8006852:	4602      	mov	r2, r0
 8006854:	460b      	mov	r3, r1
 8006856:	4610      	mov	r0, r2
 8006858:	4619      	mov	r1, r3
 800685a:	f04f 0200 	mov.w	r2, #0
 800685e:	4b42      	ldr	r3, [pc, #264]	@ (8006968 <start_combined_trajectory+0x514>)
 8006860:	f7f9 fe96 	bl	8000590 <__aeabi_dmul>
 8006864:	4602      	mov	r2, r0
 8006866:	460b      	mov	r3, r1
				rev_time_needed = (rev_distance
 8006868:	4610      	mov	r0, r2
 800686a:	4619      	mov	r1, r3
 800686c:	f7fa f972 	bl	8000b54 <__aeabi_d2f>
 8006870:	4603      	mov	r3, r0
 8006872:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			// Use the longer time, with minimum time
			sync_total_time = fmaxf(pris_time_needed, rev_time_needed);
 8006874:	edd7 0a0e 	vldr	s1, [r7, #56]	@ 0x38
 8006878:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 800687c:	f00c fd74 	bl	8013368 <fmaxf>
 8006880:	eef0 7a40 	vmov.f32	s15, s0
 8006884:	4b3b      	ldr	r3, [pc, #236]	@ (8006974 <start_combined_trajectory+0x520>)
 8006886:	edc3 7a00 	vstr	s15, [r3]
			if (sync_total_time < 1.0f)
 800688a:	4b3a      	ldr	r3, [pc, #232]	@ (8006974 <start_combined_trajectory+0x520>)
 800688c:	edd3 7a00 	vldr	s15, [r3]
 8006890:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006894:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800689c:	d503      	bpl.n	80068a6 <start_combined_trajectory+0x452>
				sync_total_time = 1.0f; // Minimum 1 second
 800689e:	4b35      	ldr	r3, [pc, #212]	@ (8006974 <start_combined_trajectory+0x520>)
 80068a0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80068a4:	601a      	str	r2, [r3, #0]

			// Initialize synchronized motion for drawing
			sync_motion_active = true;
 80068a6:	4b34      	ldr	r3, [pc, #208]	@ (8006978 <start_combined_trajectory+0x524>)
 80068a8:	2201      	movs	r2, #1
 80068aa:	701a      	strb	r2, [r3, #0]
			sync_start_time = 0.0f;
 80068ac:	4b33      	ldr	r3, [pc, #204]	@ (800697c <start_combined_trajectory+0x528>)
 80068ae:	f04f 0200 	mov.w	r2, #0
 80068b2:	601a      	str	r2, [r3, #0]
			prismatic_axis.trajectory_active = false;
 80068b4:	4b28      	ldr	r3, [pc, #160]	@ (8006958 <start_combined_trajectory+0x504>)
 80068b6:	2200      	movs	r2, #0
 80068b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
			revolute_axis.trajectory_active = false;
 80068bc:	4b27      	ldr	r3, [pc, #156]	@ (800695c <start_combined_trajectory+0x508>)
 80068be:	2200      	movs	r2, #0
 80068c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
 80068c4:	e00e      	b.n	80068e4 <start_combined_trajectory+0x490>
		} else {
			// NORMAL MODE: Use independent trajectories
			sync_motion_active = false;
 80068c6:	4b2c      	ldr	r3, [pc, #176]	@ (8006978 <start_combined_trajectory+0x524>)
 80068c8:	2200      	movs	r2, #0
 80068ca:	701a      	strb	r2, [r3, #0]
			sync_start_time = 0.0f;
 80068cc:	4b2b      	ldr	r3, [pc, #172]	@ (800697c <start_combined_trajectory+0x528>)
 80068ce:	f04f 0200 	mov.w	r2, #0
 80068d2:	601a      	str	r2, [r3, #0]
			prismatic_axis.trajectory_active = true;
 80068d4:	4b20      	ldr	r3, [pc, #128]	@ (8006958 <start_combined_trajectory+0x504>)
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
			revolute_axis.trajectory_active = true;
 80068dc:	4b1f      	ldr	r3, [pc, #124]	@ (800695c <start_combined_trajectory+0x508>)
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
		}

		// Handle pen up/down
		if (current_drawing_sequence.sequence_active
 80068e4:	4b26      	ldr	r3, [pc, #152]	@ (8006980 <start_combined_trajectory+0x52c>)
 80068e6:	799b      	ldrb	r3, [r3, #6]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d01c      	beq.n	8006926 <start_combined_trajectory+0x4d2>
				&& current_drawing_sequence.current_point > 0) {
 80068ec:	4b24      	ldr	r3, [pc, #144]	@ (8006980 <start_combined_trajectory+0x52c>)
 80068ee:	795b      	ldrb	r3, [r3, #5]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d018      	beq.n	8006926 <start_combined_trajectory+0x4d2>
			// 
			DrawingPoint_t current =
					current_drawing_sequence.points[current_drawing_sequence.current_point
 80068f4:	4b22      	ldr	r3, [pc, #136]	@ (8006980 <start_combined_trajectory+0x52c>)
 80068f6:	681a      	ldr	r2, [r3, #0]
 80068f8:	4b21      	ldr	r3, [pc, #132]	@ (8006980 <start_combined_trajectory+0x52c>)
 80068fa:	795b      	ldrb	r3, [r3, #5]
 80068fc:	4619      	mov	r1, r3
 80068fe:	460b      	mov	r3, r1
 8006900:	005b      	lsls	r3, r3, #1
 8006902:	440b      	add	r3, r1
 8006904:	009b      	lsls	r3, r3, #2
 8006906:	3b0c      	subs	r3, #12
 8006908:	441a      	add	r2, r3
			DrawingPoint_t current =
 800690a:	f107 0308 	add.w	r3, r7, #8
 800690e:	ca07      	ldmia	r2, {r0, r1, r2}
 8006910:	e883 0007 	stmia.w	r3, {r0, r1, r2}
							- 1];

			//  
			if (!current.pen_down) {
 8006914:	7c3b      	ldrb	r3, [r7, #16]
 8006916:	f083 0301 	eor.w	r3, r3, #1
 800691a:	b2db      	uxtb	r3, r3
 800691c:	2b00      	cmp	r3, #0
 800691e:	d005      	beq.n	800692c <start_combined_trajectory+0x4d8>
				plotter_pen_up();
 8006920:	f003 f9c0 	bl	8009ca4 <plotter_pen_up>
				&& current_drawing_sequence.current_point > 0) {
 8006924:	e002      	b.n	800692c <start_combined_trajectory+0x4d8>
			}
		} else {
			//  - 
			plotter_pen_up();
 8006926:	f003 f9bd 	bl	8009ca4 <plotter_pen_up>
 800692a:	e000      	b.n	800692e <start_combined_trajectory+0x4da>
				&& current_drawing_sequence.current_point > 0) {
 800692c:	bf00      	nop
		}

		motion_delay_timer = 0;
 800692e:	4b15      	ldr	r3, [pc, #84]	@ (8006984 <start_combined_trajectory+0x530>)
 8006930:	2200      	movs	r2, #0
 8006932:	601a      	str	r2, [r3, #0]
		motion_sequence_state = MOTION_PEN_UP_DELAY;
 8006934:	4b14      	ldr	r3, [pc, #80]	@ (8006988 <start_combined_trajectory+0x534>)
 8006936:	2201      	movs	r2, #1
 8006938:	701a      	strb	r2, [r3, #0]

		//modbus reset state
		registerFrame[BaseSystem_Status].U16 = 0;
 800693a:	4b14      	ldr	r3, [pc, #80]	@ (800698c <start_combined_trajectory+0x538>)
 800693c:	2200      	movs	r2, #0
 800693e:	805a      	strh	r2, [r3, #2]
		registerFrame[R_Theta_Status].U16 = 0;
 8006940:	4b12      	ldr	r3, [pc, #72]	@ (800698c <start_combined_trajectory+0x538>)
 8006942:	2200      	movs	r2, #0
 8006944:	841a      	strh	r2, [r3, #32]
 8006946:	e002      	b.n	800694e <start_combined_trajectory+0x4fa>
		return;
 8006948:	bf00      	nop
 800694a:	e000      	b.n	800694e <start_combined_trajectory+0x4fa>
		return; // Don't start new trajectory if one is active
 800694c:	bf00      	nop
	}
}
 800694e:	3744      	adds	r7, #68	@ 0x44
 8006950:	46bd      	mov	sp, r7
 8006952:	ecbd 8b02 	vpop	{d8}
 8006956:	bd90      	pop	{r4, r7, pc}
 8006958:	20000704 	.word	0x20000704
 800695c:	20000748 	.word	0x20000748
 8006960:	3dcccccd 	.word	0x3dcccccd
 8006964:	20000080 	.word	0x20000080
 8006968:	40040000 	.word	0x40040000
 800696c:	3c23d70a 	.word	0x3c23d70a
 8006970:	20000000 	.word	0x20000000
 8006974:	200008ac 	.word	0x200008ac
 8006978:	200008b0 	.word	0x200008b0
 800697c:	200008a8 	.word	0x200008a8
 8006980:	200008b4 	.word	0x200008b4
 8006984:	200007e0 	.word	0x200007e0
 8006988:	2000078c 	.word	0x2000078c
 800698c:	200015a0 	.word	0x200015a0

08006990 <update_position_control>:

void update_position_control(void) {
 8006990:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006994:	ed2d 8b02 	vpush	{d8}
 8006998:	b083      	sub	sp, #12
 800699a:	af00      	add	r7, sp, #0
	prismatic_axis.pos_error = prismatic_axis.position - prismatic_encoder.mm;
 800699c:	4b50      	ldr	r3, [pc, #320]	@ (8006ae0 <update_position_control+0x150>)
 800699e:	ed93 7a00 	vldr	s14, [r3]
 80069a2:	4b50      	ldr	r3, [pc, #320]	@ (8006ae4 <update_position_control+0x154>)
 80069a4:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80069a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80069ac:	4b4c      	ldr	r3, [pc, #304]	@ (8006ae0 <update_position_control+0x150>)
 80069ae:	edc3 7a05 	vstr	s15, [r3, #20]
	prismatic_axis.command_vel = PWM_Satuation(
 80069b2:	4b4b      	ldr	r3, [pc, #300]	@ (8006ae0 <update_position_control+0x150>)
 80069b4:	edd3 7a05 	vldr	s15, [r3, #20]
 80069b8:	eeb0 0a67 	vmov.f32	s0, s15
 80069bc:	484a      	ldr	r0, [pc, #296]	@ (8006ae8 <update_position_control+0x158>)
 80069be:	f7fa fc2b 	bl	8001218 <PID_CONTROLLER_Compute>
 80069c2:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&prismatic_position_pid,
					prismatic_axis.pos_error), ZGX45RGG_400RPM_Constant.sd_max,
 80069c6:	4b49      	ldr	r3, [pc, #292]	@ (8006aec <update_position_control+0x15c>)
 80069c8:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
	prismatic_axis.command_vel = PWM_Satuation(
 80069cc:	4610      	mov	r0, r2
 80069ce:	4619      	mov	r1, r3
 80069d0:	f7fa f878 	bl	8000ac4 <__aeabi_d2iz>
 80069d4:	4606      	mov	r6, r0
			-ZGX45RGG_400RPM_Constant.sd_max);
 80069d6:	4b45      	ldr	r3, [pc, #276]	@ (8006aec <update_position_control+0x15c>)
 80069d8:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 80069dc:	4690      	mov	r8, r2
 80069de:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
	prismatic_axis.command_vel = PWM_Satuation(
 80069e2:	4640      	mov	r0, r8
 80069e4:	4649      	mov	r1, r9
 80069e6:	f7fa f86d 	bl	8000ac4 <__aeabi_d2iz>
 80069ea:	4603      	mov	r3, r0
 80069ec:	4619      	mov	r1, r3
 80069ee:	4630      	mov	r0, r6
 80069f0:	eeb0 0a48 	vmov.f32	s0, s16
 80069f4:	f7fa fbae 	bl	8001154 <PWM_Satuation>
 80069f8:	ee07 0a90 	vmov	s15, r0
 80069fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006a00:	4b37      	ldr	r3, [pc, #220]	@ (8006ae0 <update_position_control+0x150>)
 8006a02:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	float normalized_position = normalize_angle(revolute_encoder.rads);
 8006a06:	4b3a      	ldr	r3, [pc, #232]	@ (8006af0 <update_position_control+0x160>)
 8006a08:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8006a0c:	eeb0 0a67 	vmov.f32	s0, s15
 8006a10:	f7ff fbac 	bl	800616c <normalize_angle>
 8006a14:	ed87 0a01 	vstr	s0, [r7, #4]
	revolute_axis.pos_error = revolute_axis.position - normalized_position;
 8006a18:	4b36      	ldr	r3, [pc, #216]	@ (8006af4 <update_position_control+0x164>)
 8006a1a:	ed93 7a00 	vldr	s14, [r3]
 8006a1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006a22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a26:	4b33      	ldr	r3, [pc, #204]	@ (8006af4 <update_position_control+0x164>)
 8006a28:	edc3 7a05 	vstr	s15, [r3, #20]

	if (revolute_axis.pos_error > PI)
 8006a2c:	4b31      	ldr	r3, [pc, #196]	@ (8006af4 <update_position_control+0x164>)
 8006a2e:	edd3 7a05 	vldr	s15, [r3, #20]
 8006a32:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8006af8 <update_position_control+0x168>
 8006a36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a3e:	dd09      	ble.n	8006a54 <update_position_control+0xc4>
		revolute_axis.pos_error -= 2.0f * PI;
 8006a40:	4b2c      	ldr	r3, [pc, #176]	@ (8006af4 <update_position_control+0x164>)
 8006a42:	edd3 7a05 	vldr	s15, [r3, #20]
 8006a46:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8006afc <update_position_control+0x16c>
 8006a4a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006a4e:	4b29      	ldr	r3, [pc, #164]	@ (8006af4 <update_position_control+0x164>)
 8006a50:	edc3 7a05 	vstr	s15, [r3, #20]
	if (revolute_axis.pos_error < -PI)
 8006a54:	4b27      	ldr	r3, [pc, #156]	@ (8006af4 <update_position_control+0x164>)
 8006a56:	edd3 7a05 	vldr	s15, [r3, #20]
 8006a5a:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8006b00 <update_position_control+0x170>
 8006a5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a66:	d509      	bpl.n	8006a7c <update_position_control+0xec>
		revolute_axis.pos_error += 2.0f * PI;
 8006a68:	4b22      	ldr	r3, [pc, #136]	@ (8006af4 <update_position_control+0x164>)
 8006a6a:	edd3 7a05 	vldr	s15, [r3, #20]
 8006a6e:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8006afc <update_position_control+0x16c>
 8006a72:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006a76:	4b1f      	ldr	r3, [pc, #124]	@ (8006af4 <update_position_control+0x164>)
 8006a78:	edc3 7a05 	vstr	s15, [r3, #20]

	revolute_axis.command_vel = PWM_Satuation(
 8006a7c:	4b1d      	ldr	r3, [pc, #116]	@ (8006af4 <update_position_control+0x164>)
 8006a7e:	edd3 7a05 	vldr	s15, [r3, #20]
 8006a82:	eeb0 0a67 	vmov.f32	s0, s15
 8006a86:	481f      	ldr	r0, [pc, #124]	@ (8006b04 <update_position_control+0x174>)
 8006a88:	f7fa fbc6 	bl	8001218 <PID_CONTROLLER_Compute>
 8006a8c:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&revolute_position_pid,
					revolute_axis.pos_error), ZGX45RGG_150RPM_Constant.qd_max,
 8006a90:	4b1d      	ldr	r3, [pc, #116]	@ (8006b08 <update_position_control+0x178>)
 8006a92:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	revolute_axis.command_vel = PWM_Satuation(
 8006a96:	4610      	mov	r0, r2
 8006a98:	4619      	mov	r1, r3
 8006a9a:	f7fa f813 	bl	8000ac4 <__aeabi_d2iz>
 8006a9e:	4606      	mov	r6, r0
			-ZGX45RGG_150RPM_Constant.qd_max);
 8006aa0:	4b19      	ldr	r3, [pc, #100]	@ (8006b08 <update_position_control+0x178>)
 8006aa2:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8006aa6:	4614      	mov	r4, r2
 8006aa8:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
	revolute_axis.command_vel = PWM_Satuation(
 8006aac:	4620      	mov	r0, r4
 8006aae:	4629      	mov	r1, r5
 8006ab0:	f7fa f808 	bl	8000ac4 <__aeabi_d2iz>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	4619      	mov	r1, r3
 8006ab8:	4630      	mov	r0, r6
 8006aba:	eeb0 0a48 	vmov.f32	s0, s16
 8006abe:	f7fa fb49 	bl	8001154 <PWM_Satuation>
 8006ac2:	ee07 0a90 	vmov	s15, r0
 8006ac6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006aca:	4b0a      	ldr	r3, [pc, #40]	@ (8006af4 <update_position_control+0x164>)
 8006acc:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
}
 8006ad0:	bf00      	nop
 8006ad2:	370c      	adds	r7, #12
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	ecbd 8b02 	vpop	{d8}
 8006ada:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ade:	bf00      	nop
 8006ae0:	20000704 	.word	0x20000704
 8006ae4:	20000984 	.word	0x20000984
 8006ae8:	20000a3c 	.word	0x20000a3c
 8006aec:	20000080 	.word	0x20000080
 8006af0:	200009e0 	.word	0x200009e0
 8006af4:	20000748 	.word	0x20000748
 8006af8:	40490fdb 	.word	0x40490fdb
 8006afc:	40c90fdb 	.word	0x40c90fdb
 8006b00:	c0490fdb 	.word	0xc0490fdb
 8006b04:	20000a8c 	.word	0x20000a8c
 8006b08:	20000000 	.word	0x20000000
 8006b0c:	00000000 	.word	0x00000000

08006b10 <update_velocity_control>:

void update_velocity_control(void) {
 8006b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b14:	ed2d 8b02 	vpush	{d8}
 8006b18:	b083      	sub	sp, #12
 8006b1a:	af00      	add	r7, sp, #0

	if (prismatic_axis.trajectory_active) {
 8006b1c:	4b96      	ldr	r3, [pc, #600]	@ (8006d78 <update_velocity_control+0x268>)
 8006b1e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d010      	beq.n	8006b48 <update_velocity_control+0x38>
		prismatic_axis.vel_error = prismatic_axis.command_vel
 8006b26:	4b94      	ldr	r3, [pc, #592]	@ (8006d78 <update_velocity_control+0x268>)
 8006b28:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				+ prismatic_axis.velocity - prismatic_axis.kalman_velocity;
 8006b2c:	4b92      	ldr	r3, [pc, #584]	@ (8006d78 <update_velocity_control+0x268>)
 8006b2e:	edd3 7a01 	vldr	s15, [r3, #4]
 8006b32:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006b36:	4b90      	ldr	r3, [pc, #576]	@ (8006d78 <update_velocity_control+0x268>)
 8006b38:	edd3 7a07 	vldr	s15, [r3, #28]
 8006b3c:	ee77 7a67 	vsub.f32	s15, s14, s15
		prismatic_axis.vel_error = prismatic_axis.command_vel
 8006b40:	4b8d      	ldr	r3, [pc, #564]	@ (8006d78 <update_velocity_control+0x268>)
 8006b42:	edc3 7a06 	vstr	s15, [r3, #24]
 8006b46:	e00a      	b.n	8006b5e <update_velocity_control+0x4e>
	} else {
		prismatic_axis.vel_error = prismatic_axis.command_vel
 8006b48:	4b8b      	ldr	r3, [pc, #556]	@ (8006d78 <update_velocity_control+0x268>)
 8006b4a:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				- prismatic_axis.kalman_velocity;
 8006b4e:	4b8a      	ldr	r3, [pc, #552]	@ (8006d78 <update_velocity_control+0x268>)
 8006b50:	edd3 7a07 	vldr	s15, [r3, #28]
 8006b54:	ee77 7a67 	vsub.f32	s15, s14, s15
		prismatic_axis.vel_error = prismatic_axis.command_vel
 8006b58:	4b87      	ldr	r3, [pc, #540]	@ (8006d78 <update_velocity_control+0x268>)
 8006b5a:	edc3 7a06 	vstr	s15, [r3, #24]
	}

	prismatic_axis.command_pos = PWM_Satuation(
 8006b5e:	4b86      	ldr	r3, [pc, #536]	@ (8006d78 <update_velocity_control+0x268>)
 8006b60:	edd3 7a06 	vldr	s15, [r3, #24]
 8006b64:	eeb0 0a67 	vmov.f32	s0, s15
 8006b68:	4884      	ldr	r0, [pc, #528]	@ (8006d7c <update_velocity_control+0x26c>)
 8006b6a:	f7fa fb55 	bl	8001218 <PID_CONTROLLER_Compute>
 8006b6e:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&prismatic_velocity_pid,
					prismatic_axis.vel_error), ZGX45RGG_400RPM_Constant.U_max,
 8006b72:	4b83      	ldr	r3, [pc, #524]	@ (8006d80 <update_velocity_control+0x270>)
 8006b74:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	prismatic_axis.command_pos = PWM_Satuation(
 8006b78:	4610      	mov	r0, r2
 8006b7a:	4619      	mov	r1, r3
 8006b7c:	f7f9 ffa2 	bl	8000ac4 <__aeabi_d2iz>
 8006b80:	4606      	mov	r6, r0
			-ZGX45RGG_400RPM_Constant.U_max);
 8006b82:	4b7f      	ldr	r3, [pc, #508]	@ (8006d80 <update_velocity_control+0x270>)
 8006b84:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8006b88:	603a      	str	r2, [r7, #0]
 8006b8a:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8006b8e:	607b      	str	r3, [r7, #4]
	prismatic_axis.command_pos = PWM_Satuation(
 8006b90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b94:	f7f9 ff96 	bl	8000ac4 <__aeabi_d2iz>
 8006b98:	4603      	mov	r3, r0
 8006b9a:	4619      	mov	r1, r3
 8006b9c:	4630      	mov	r0, r6
 8006b9e:	eeb0 0a48 	vmov.f32	s0, s16
 8006ba2:	f7fa fad7 	bl	8001154 <PWM_Satuation>
 8006ba6:	ee07 0a90 	vmov	s15, r0
 8006baa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006bae:	4b72      	ldr	r3, [pc, #456]	@ (8006d78 <update_velocity_control+0x268>)
 8006bb0:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	if (prismatic_axis.trajectory_active) {
 8006bb4:	4b70      	ldr	r3, [pc, #448]	@ (8006d78 <update_velocity_control+0x268>)
 8006bb6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d02c      	beq.n	8006c18 <update_velocity_control+0x108>
		prismatic_axis.ffd = PRISMATIC_MOTOR_FFD_Compute(&prismatic_motor_ffd,
				prismatic_axis.velocity / 1000.0f);
 8006bbe:	4b6e      	ldr	r3, [pc, #440]	@ (8006d78 <update_velocity_control+0x268>)
 8006bc0:	edd3 7a01 	vldr	s15, [r3, #4]
		prismatic_axis.ffd = PRISMATIC_MOTOR_FFD_Compute(&prismatic_motor_ffd,
 8006bc4:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006d84 <update_velocity_control+0x274>
 8006bc8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006bcc:	eeb0 0a47 	vmov.f32	s0, s14
 8006bd0:	486d      	ldr	r0, [pc, #436]	@ (8006d88 <update_velocity_control+0x278>)
 8006bd2:	f7fa fe3d 	bl	8001850 <PRISMATIC_MOTOR_FFD_Compute>
 8006bd6:	eef0 7a40 	vmov.f32	s15, s0
 8006bda:	4b67      	ldr	r3, [pc, #412]	@ (8006d78 <update_velocity_control+0x268>)
 8006bdc:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 8006be0:	4b6a      	ldr	r3, [pc, #424]	@ (8006d8c <update_velocity_control+0x27c>)
 8006be2:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8006be6:	4b6a      	ldr	r3, [pc, #424]	@ (8006d90 <update_velocity_control+0x280>)
 8006be8:	edd3 6a01 	vldr	s13, [r3, #4]
				revolute_encoder.rads, revolute_axis.velocity,
				prismatic_encoder.mm / 1000.0f);
 8006bec:	4b69      	ldr	r3, [pc, #420]	@ (8006d94 <update_velocity_control+0x284>)
 8006bee:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		prismatic_axis.dfd = PRISMATIC_MOTOR_DFD_Compute(&prismatic_motor_dfd,
 8006bf2:	eddf 5a64 	vldr	s11, [pc, #400]	@ 8006d84 <update_velocity_control+0x274>
 8006bf6:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 8006bfa:	eeb0 1a46 	vmov.f32	s2, s12
 8006bfe:	eef0 0a66 	vmov.f32	s1, s13
 8006c02:	eeb0 0a47 	vmov.f32	s0, s14
 8006c06:	4864      	ldr	r0, [pc, #400]	@ (8006d98 <update_velocity_control+0x288>)
 8006c08:	f7fa feb5 	bl	8001976 <PRISMATIC_MOTOR_DFD_Compute>
 8006c0c:	eef0 7a40 	vmov.f32	s15, s0
 8006c10:	4b59      	ldr	r3, [pc, #356]	@ (8006d78 <update_velocity_control+0x268>)
 8006c12:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
 8006c16:	e007      	b.n	8006c28 <update_velocity_control+0x118>
	} else {
		prismatic_axis.ffd = 0.0f;
 8006c18:	4b57      	ldr	r3, [pc, #348]	@ (8006d78 <update_velocity_control+0x268>)
 8006c1a:	f04f 0200 	mov.w	r2, #0
 8006c1e:	631a      	str	r2, [r3, #48]	@ 0x30
		prismatic_axis.dfd = 0.0f;
 8006c20:	4b55      	ldr	r3, [pc, #340]	@ (8006d78 <update_velocity_control+0x268>)
 8006c22:	f04f 0200 	mov.w	r2, #0
 8006c26:	62da      	str	r2, [r3, #44]	@ 0x2c
	}

	prismatic_axis.command_pos += prismatic_axis.ffd + prismatic_axis.dfd;
 8006c28:	4b53      	ldr	r3, [pc, #332]	@ (8006d78 <update_velocity_control+0x268>)
 8006c2a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8006c2e:	4b52      	ldr	r3, [pc, #328]	@ (8006d78 <update_velocity_control+0x268>)
 8006c30:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 8006c34:	4b50      	ldr	r3, [pc, #320]	@ (8006d78 <update_velocity_control+0x268>)
 8006c36:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8006c3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c42:	4b4d      	ldr	r3, [pc, #308]	@ (8006d78 <update_velocity_control+0x268>)
 8006c44:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8006c48:	4b4b      	ldr	r3, [pc, #300]	@ (8006d78 <update_velocity_control+0x268>)
 8006c4a:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
			ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 8006c4e:	4b4c      	ldr	r3, [pc, #304]	@ (8006d80 <update_velocity_control+0x270>)
 8006c50:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8006c54:	4610      	mov	r0, r2
 8006c56:	4619      	mov	r1, r3
 8006c58:	f7f9 ff34 	bl	8000ac4 <__aeabi_d2iz>
 8006c5c:	4606      	mov	r6, r0
			ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 8006c5e:	4b48      	ldr	r3, [pc, #288]	@ (8006d80 <update_velocity_control+0x270>)
 8006c60:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8006c64:	4692      	mov	sl, r2
 8006c66:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
	prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8006c6a:	4650      	mov	r0, sl
 8006c6c:	4659      	mov	r1, fp
 8006c6e:	f7f9 ff29 	bl	8000ac4 <__aeabi_d2iz>
 8006c72:	4603      	mov	r3, r0
 8006c74:	4619      	mov	r1, r3
 8006c76:	4630      	mov	r0, r6
 8006c78:	eeb0 0a48 	vmov.f32	s0, s16
 8006c7c:	f7fa fa6a 	bl	8001154 <PWM_Satuation>
 8006c80:	ee07 0a90 	vmov	s15, r0
 8006c84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c88:	4b3b      	ldr	r3, [pc, #236]	@ (8006d78 <update_velocity_control+0x268>)
 8006c8a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	if (revolute_axis.trajectory_active) {
 8006c8e:	4b40      	ldr	r3, [pc, #256]	@ (8006d90 <update_velocity_control+0x280>)
 8006c90:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d010      	beq.n	8006cba <update_velocity_control+0x1aa>
		revolute_axis.vel_error = revolute_axis.command_vel
 8006c98:	4b3d      	ldr	r3, [pc, #244]	@ (8006d90 <update_velocity_control+0x280>)
 8006c9a:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				+ revolute_axis.velocity - revolute_axis.kalman_velocity;
 8006c9e:	4b3c      	ldr	r3, [pc, #240]	@ (8006d90 <update_velocity_control+0x280>)
 8006ca0:	edd3 7a01 	vldr	s15, [r3, #4]
 8006ca4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006ca8:	4b39      	ldr	r3, [pc, #228]	@ (8006d90 <update_velocity_control+0x280>)
 8006caa:	edd3 7a07 	vldr	s15, [r3, #28]
 8006cae:	ee77 7a67 	vsub.f32	s15, s14, s15
		revolute_axis.vel_error = revolute_axis.command_vel
 8006cb2:	4b37      	ldr	r3, [pc, #220]	@ (8006d90 <update_velocity_control+0x280>)
 8006cb4:	edc3 7a06 	vstr	s15, [r3, #24]
 8006cb8:	e00a      	b.n	8006cd0 <update_velocity_control+0x1c0>
	} else {
		revolute_axis.vel_error = revolute_axis.command_vel
 8006cba:	4b35      	ldr	r3, [pc, #212]	@ (8006d90 <update_velocity_control+0x280>)
 8006cbc:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
				- revolute_axis.kalman_velocity;
 8006cc0:	4b33      	ldr	r3, [pc, #204]	@ (8006d90 <update_velocity_control+0x280>)
 8006cc2:	edd3 7a07 	vldr	s15, [r3, #28]
 8006cc6:	ee77 7a67 	vsub.f32	s15, s14, s15
		revolute_axis.vel_error = revolute_axis.command_vel
 8006cca:	4b31      	ldr	r3, [pc, #196]	@ (8006d90 <update_velocity_control+0x280>)
 8006ccc:	edc3 7a06 	vstr	s15, [r3, #24]
	}

	revolute_axis.command_pos = PWM_Satuation(
 8006cd0:	4b2f      	ldr	r3, [pc, #188]	@ (8006d90 <update_velocity_control+0x280>)
 8006cd2:	edd3 7a06 	vldr	s15, [r3, #24]
 8006cd6:	eeb0 0a67 	vmov.f32	s0, s15
 8006cda:	4830      	ldr	r0, [pc, #192]	@ (8006d9c <update_velocity_control+0x28c>)
 8006cdc:	f7fa fa9c 	bl	8001218 <PID_CONTROLLER_Compute>
 8006ce0:	eeb0 8a40 	vmov.f32	s16, s0
			PID_CONTROLLER_Compute(&revolute_velocity_pid,
					revolute_axis.vel_error), ZGX45RGG_150RPM_Constant.U_max,
 8006ce4:	4b2e      	ldr	r3, [pc, #184]	@ (8006da0 <update_velocity_control+0x290>)
 8006ce6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	revolute_axis.command_pos = PWM_Satuation(
 8006cea:	4610      	mov	r0, r2
 8006cec:	4619      	mov	r1, r3
 8006cee:	f7f9 fee9 	bl	8000ac4 <__aeabi_d2iz>
 8006cf2:	4606      	mov	r6, r0
			-ZGX45RGG_150RPM_Constant.U_max);
 8006cf4:	4b2a      	ldr	r3, [pc, #168]	@ (8006da0 <update_velocity_control+0x290>)
 8006cf6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8006cfa:	4690      	mov	r8, r2
 8006cfc:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
	revolute_axis.command_pos = PWM_Satuation(
 8006d00:	4640      	mov	r0, r8
 8006d02:	4649      	mov	r1, r9
 8006d04:	f7f9 fede 	bl	8000ac4 <__aeabi_d2iz>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	4619      	mov	r1, r3
 8006d0c:	4630      	mov	r0, r6
 8006d0e:	eeb0 0a48 	vmov.f32	s0, s16
 8006d12:	f7fa fa1f 	bl	8001154 <PWM_Satuation>
 8006d16:	ee07 0a90 	vmov	s15, r0
 8006d1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006d1e:	4b1c      	ldr	r3, [pc, #112]	@ (8006d90 <update_velocity_control+0x280>)
 8006d20:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	if (revolute_axis.trajectory_active) {
 8006d24:	4b1a      	ldr	r3, [pc, #104]	@ (8006d90 <update_velocity_control+0x280>)
 8006d26:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d03e      	beq.n	8006dac <update_velocity_control+0x29c>
		revolute_axis.ffd = REVOLUTE_MOTOR_FFD_Compute(&revolute_motor_ffd,
 8006d2e:	4b18      	ldr	r3, [pc, #96]	@ (8006d90 <update_velocity_control+0x280>)
 8006d30:	edd3 7a01 	vldr	s15, [r3, #4]
 8006d34:	eeb0 0a67 	vmov.f32	s0, s15
 8006d38:	481a      	ldr	r0, [pc, #104]	@ (8006da4 <update_velocity_control+0x294>)
 8006d3a:	f7fa fc0b 	bl	8001554 <REVOLUTE_MOTOR_FFD_Compute>
 8006d3e:	eef0 7a40 	vmov.f32	s15, s0
 8006d42:	4b13      	ldr	r3, [pc, #76]	@ (8006d90 <update_velocity_control+0x280>)
 8006d44:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
				revolute_axis.velocity);
		revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8006d48:	4b10      	ldr	r3, [pc, #64]	@ (8006d8c <update_velocity_control+0x27c>)
 8006d4a:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
				revolute_encoder.rads, prismatic_encoder.mm / 1000.0f);
 8006d4e:	4b11      	ldr	r3, [pc, #68]	@ (8006d94 <update_velocity_control+0x284>)
 8006d50:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8006d54:	ed9f 6a0b 	vldr	s12, [pc, #44]	@ 8006d84 <update_velocity_control+0x274>
 8006d58:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8006d5c:	eef0 0a66 	vmov.f32	s1, s13
 8006d60:	eeb0 0a47 	vmov.f32	s0, s14
 8006d64:	4810      	ldr	r0, [pc, #64]	@ (8006da8 <update_velocity_control+0x298>)
 8006d66:	f7fa fc88 	bl	800167a <REVOLUTE_MOTOR_DFD_Compute>
 8006d6a:	eef0 7a40 	vmov.f32	s15, s0
 8006d6e:	4b08      	ldr	r3, [pc, #32]	@ (8006d90 <update_velocity_control+0x280>)
 8006d70:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
 8006d74:	e034      	b.n	8006de0 <update_velocity_control+0x2d0>
 8006d76:	bf00      	nop
 8006d78:	20000704 	.word	0x20000704
 8006d7c:	20000a64 	.word	0x20000a64
 8006d80:	20000080 	.word	0x20000080
 8006d84:	447a0000 	.word	0x447a0000
 8006d88:	20000b04 	.word	0x20000b04
 8006d8c:	200009e0 	.word	0x200009e0
 8006d90:	20000748 	.word	0x20000748
 8006d94:	20000984 	.word	0x20000984
 8006d98:	20000b08 	.word	0x20000b08
 8006d9c:	20000ab4 	.word	0x20000ab4
 8006da0:	20000000 	.word	0x20000000
 8006da4:	20000b10 	.word	0x20000b10
 8006da8:	20000b14 	.word	0x20000b14
	} else {
		revolute_axis.ffd = 0.0f;
 8006dac:	4b54      	ldr	r3, [pc, #336]	@ (8006f00 <update_velocity_control+0x3f0>)
 8006dae:	f04f 0200 	mov.w	r2, #0
 8006db2:	631a      	str	r2, [r3, #48]	@ 0x30
		revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8006db4:	4b53      	ldr	r3, [pc, #332]	@ (8006f04 <update_velocity_control+0x3f4>)
 8006db6:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
				revolute_encoder.rads, prismatic_encoder.mm / 1000.0f);
 8006dba:	4b53      	ldr	r3, [pc, #332]	@ (8006f08 <update_velocity_control+0x3f8>)
 8006dbc:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
		revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8006dc0:	ed9f 6a52 	vldr	s12, [pc, #328]	@ 8006f0c <update_velocity_control+0x3fc>
 8006dc4:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8006dc8:	eef0 0a66 	vmov.f32	s1, s13
 8006dcc:	eeb0 0a47 	vmov.f32	s0, s14
 8006dd0:	484f      	ldr	r0, [pc, #316]	@ (8006f10 <update_velocity_control+0x400>)
 8006dd2:	f7fa fc52 	bl	800167a <REVOLUTE_MOTOR_DFD_Compute>
 8006dd6:	eef0 7a40 	vmov.f32	s15, s0
 8006dda:	4b49      	ldr	r3, [pc, #292]	@ (8006f00 <update_velocity_control+0x3f0>)
 8006ddc:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	}

	static float ffd_filtered = 0.0f;
	static float dfd_filtered = 0.0f;

	ffd_filtered = 0.8f * ffd_filtered + 0.2f * revolute_axis.ffd;
 8006de0:	4b4c      	ldr	r3, [pc, #304]	@ (8006f14 <update_velocity_control+0x404>)
 8006de2:	edd3 7a00 	vldr	s15, [r3]
 8006de6:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8006f18 <update_velocity_control+0x408>
 8006dea:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006dee:	4b44      	ldr	r3, [pc, #272]	@ (8006f00 <update_velocity_control+0x3f0>)
 8006df0:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8006df4:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8006f1c <update_velocity_control+0x40c>
 8006df8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006dfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e00:	4b44      	ldr	r3, [pc, #272]	@ (8006f14 <update_velocity_control+0x404>)
 8006e02:	edc3 7a00 	vstr	s15, [r3]
	dfd_filtered = 0.8f * dfd_filtered + 0.175f * revolute_axis.dfd; //dfd 0.175
 8006e06:	4b46      	ldr	r3, [pc, #280]	@ (8006f20 <update_velocity_control+0x410>)
 8006e08:	edd3 7a00 	vldr	s15, [r3]
 8006e0c:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8006f18 <update_velocity_control+0x408>
 8006e10:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006e14:	4b3a      	ldr	r3, [pc, #232]	@ (8006f00 <update_velocity_control+0x3f0>)
 8006e16:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8006e1a:	eddf 6a42 	vldr	s13, [pc, #264]	@ 8006f24 <update_velocity_control+0x414>
 8006e1e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006e22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e26:	4b3e      	ldr	r3, [pc, #248]	@ (8006f20 <update_velocity_control+0x410>)
 8006e28:	edc3 7a00 	vstr	s15, [r3]

	revolute_axis.command_pos += 0.01 * (dfd_filtered + ffd_filtered);
 8006e2c:	4b34      	ldr	r3, [pc, #208]	@ (8006f00 <update_velocity_control+0x3f0>)
 8006e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e30:	4618      	mov	r0, r3
 8006e32:	f7f9 fb55 	bl	80004e0 <__aeabi_f2d>
 8006e36:	4680      	mov	r8, r0
 8006e38:	4689      	mov	r9, r1
 8006e3a:	4b39      	ldr	r3, [pc, #228]	@ (8006f20 <update_velocity_control+0x410>)
 8006e3c:	ed93 7a00 	vldr	s14, [r3]
 8006e40:	4b34      	ldr	r3, [pc, #208]	@ (8006f14 <update_velocity_control+0x404>)
 8006e42:	edd3 7a00 	vldr	s15, [r3]
 8006e46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e4a:	ee17 0a90 	vmov	r0, s15
 8006e4e:	f7f9 fb47 	bl	80004e0 <__aeabi_f2d>
 8006e52:	a329      	add	r3, pc, #164	@ (adr r3, 8006ef8 <update_velocity_control+0x3e8>)
 8006e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e58:	f7f9 fb9a 	bl	8000590 <__aeabi_dmul>
 8006e5c:	4602      	mov	r2, r0
 8006e5e:	460b      	mov	r3, r1
 8006e60:	4640      	mov	r0, r8
 8006e62:	4649      	mov	r1, r9
 8006e64:	f7f9 f9de 	bl	8000224 <__adddf3>
 8006e68:	4602      	mov	r2, r0
 8006e6a:	460b      	mov	r3, r1
 8006e6c:	4610      	mov	r0, r2
 8006e6e:	4619      	mov	r1, r3
 8006e70:	f7f9 fe70 	bl	8000b54 <__aeabi_d2f>
 8006e74:	4603      	mov	r3, r0
 8006e76:	4a22      	ldr	r2, [pc, #136]	@ (8006f00 <update_velocity_control+0x3f0>)
 8006e78:	6253      	str	r3, [r2, #36]	@ 0x24

	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8006e7a:	4b21      	ldr	r3, [pc, #132]	@ (8006f00 <update_velocity_control+0x3f0>)
 8006e7c:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
			ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 8006e80:	4b29      	ldr	r3, [pc, #164]	@ (8006f28 <update_velocity_control+0x418>)
 8006e82:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8006e86:	4610      	mov	r0, r2
 8006e88:	4619      	mov	r1, r3
 8006e8a:	f7f9 fe1b 	bl	8000ac4 <__aeabi_d2iz>
 8006e8e:	4606      	mov	r6, r0
			ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 8006e90:	4b25      	ldr	r3, [pc, #148]	@ (8006f28 <update_velocity_control+0x418>)
 8006e92:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8006e96:	4614      	mov	r4, r2
 8006e98:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
	revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 8006e9c:	4620      	mov	r0, r4
 8006e9e:	4629      	mov	r1, r5
 8006ea0:	f7f9 fe10 	bl	8000ac4 <__aeabi_d2iz>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	4619      	mov	r1, r3
 8006ea8:	4630      	mov	r0, r6
 8006eaa:	eeb0 0a48 	vmov.f32	s0, s16
 8006eae:	f7fa f951 	bl	8001154 <PWM_Satuation>
 8006eb2:	ee07 0a90 	vmov	s15, r0
 8006eb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006eba:	4b11      	ldr	r3, [pc, #68]	@ (8006f00 <update_velocity_control+0x3f0>)
 8006ebc:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	MDXX_set_range(&prismatic_motor, 2000, prismatic_axis.command_pos);
 8006ec0:	4b1a      	ldr	r3, [pc, #104]	@ (8006f2c <update_velocity_control+0x41c>)
 8006ec2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8006ec6:	eef0 0a67 	vmov.f32	s1, s15
 8006eca:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 8006f30 <update_velocity_control+0x420>
 8006ece:	4819      	ldr	r0, [pc, #100]	@ (8006f34 <update_velocity_control+0x424>)
 8006ed0:	f7fa fa58 	bl	8001384 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, revolute_axis.command_pos);
 8006ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8006f00 <update_velocity_control+0x3f0>)
 8006ed6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8006eda:	eef0 0a67 	vmov.f32	s1, s15
 8006ede:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 8006f30 <update_velocity_control+0x420>
 8006ee2:	4815      	ldr	r0, [pc, #84]	@ (8006f38 <update_velocity_control+0x428>)
 8006ee4:	f7fa fa4e 	bl	8001384 <MDXX_set_range>
}
 8006ee8:	bf00      	nop
 8006eea:	370c      	adds	r7, #12
 8006eec:	46bd      	mov	sp, r7
 8006eee:	ecbd 8b02 	vpop	{d8}
 8006ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ef6:	bf00      	nop
 8006ef8:	47ae147b 	.word	0x47ae147b
 8006efc:	3f847ae1 	.word	0x3f847ae1
 8006f00:	20000748 	.word	0x20000748
 8006f04:	200009e0 	.word	0x200009e0
 8006f08:	20000984 	.word	0x20000984
 8006f0c:	447a0000 	.word	0x447a0000
 8006f10:	20000b14 	.word	0x20000b14
 8006f14:	200008cc 	.word	0x200008cc
 8006f18:	3f4ccccd 	.word	0x3f4ccccd
 8006f1c:	3e4ccccd 	.word	0x3e4ccccd
 8006f20:	200008d0 	.word	0x200008d0
 8006f24:	3e333333 	.word	0x3e333333
 8006f28:	20000000 	.word	0x20000000
 8006f2c:	20000704 	.word	0x20000704
 8006f30:	44fa0000 	.word	0x44fa0000
 8006f34:	200008ec 	.word	0x200008ec
 8006f38:	20000938 	.word	0x20000938

08006f3c <update_control_loops>:

void update_control_loops(void) {
 8006f3c:	b590      	push	{r4, r7, lr}
 8006f3e:	ed2d 8b02 	vpush	{d8}
 8006f42:	b087      	sub	sp, #28
 8006f44:	af00      	add	r7, sp, #0
	normalized_position = normalize_angle(revolute_encoder.rads);
 8006f46:	4ba7      	ldr	r3, [pc, #668]	@ (80071e4 <update_control_loops+0x2a8>)
 8006f48:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8006f4c:	eeb0 0a67 	vmov.f32	s0, s15
 8006f50:	f7ff f90c 	bl	800616c <normalize_angle>
 8006f54:	eef0 7a40 	vmov.f32	s15, s0
 8006f58:	4ba3      	ldr	r3, [pc, #652]	@ (80071e8 <update_control_loops+0x2ac>)
 8006f5a:	edc3 7a00 	vstr	s15, [r3]

	if (is_emergency_active()) {
 8006f5e:	f000 fdaf 	bl	8007ac0 <is_emergency_active>
 8006f62:	4603      	mov	r3, r0
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d015      	beq.n	8006f94 <update_control_loops+0x58>
		emergency_stop_all_motors();
 8006f68:	f000 fcfa 	bl	8007960 <emergency_stop_all_motors>
		prismatic_axis.mm = prismatic_encoder.mm;
 8006f6c:	4b9f      	ldr	r3, [pc, #636]	@ (80071ec <update_control_loops+0x2b0>)
 8006f6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f70:	4a9f      	ldr	r2, [pc, #636]	@ (80071f0 <update_control_loops+0x2b4>)
 8006f72:	6393      	str	r3, [r2, #56]	@ 0x38
		revolute_axis.deg = UnitConverter_angle(&converter_system,
 8006f74:	4b9c      	ldr	r3, [pc, #624]	@ (80071e8 <update_control_loops+0x2ac>)
 8006f76:	edd3 7a00 	vldr	s15, [r3]
 8006f7a:	220e      	movs	r2, #14
 8006f7c:	210f      	movs	r1, #15
 8006f7e:	eeb0 0a67 	vmov.f32	s0, s15
 8006f82:	489c      	ldr	r0, [pc, #624]	@ (80071f4 <update_control_loops+0x2b8>)
 8006f84:	f7fd fdf8 	bl	8004b78 <UnitConverter_angle>
 8006f88:	eef0 7a40 	vmov.f32	s15, s0
 8006f8c:	4b9a      	ldr	r3, [pc, #616]	@ (80071f8 <update_control_loops+0x2bc>)
 8006f8e:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
				normalized_position, UNIT_RADIAN, UNIT_DEGREE);
		return;
 8006f92:	e33d      	b.n	8007610 <update_control_loops+0x6d4>
	}

	// Handle all homing states except HOMING_REV_TO_ZERO_DEG with direct motor control
	if (homing_active && homing_state != HOMING_REV_TO_ZERO_DEG) {
 8006f94:	4b99      	ldr	r3, [pc, #612]	@ (80071fc <update_control_loops+0x2c0>)
 8006f96:	781b      	ldrb	r3, [r3, #0]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d02d      	beq.n	8006ff8 <update_control_loops+0xbc>
 8006f9c:	4b98      	ldr	r3, [pc, #608]	@ (8007200 <update_control_loops+0x2c4>)
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	2b07      	cmp	r3, #7
 8006fa2:	d029      	beq.n	8006ff8 <update_control_loops+0xbc>
		update_homing_sequence();
 8006fa4:	f7fe fd36 	bl	8005a14 <update_homing_sequence>
		MDXX_set_range(&prismatic_motor, 2000, prismatic_axis.command_pos);
 8006fa8:	4b91      	ldr	r3, [pc, #580]	@ (80071f0 <update_control_loops+0x2b4>)
 8006faa:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8006fae:	eef0 0a67 	vmov.f32	s1, s15
 8006fb2:	ed9f 0a94 	vldr	s0, [pc, #592]	@ 8007204 <update_control_loops+0x2c8>
 8006fb6:	4894      	ldr	r0, [pc, #592]	@ (8007208 <update_control_loops+0x2cc>)
 8006fb8:	f7fa f9e4 	bl	8001384 <MDXX_set_range>
		MDXX_set_range(&revolute_motor, 2000, revolute_axis.command_pos);
 8006fbc:	4b8e      	ldr	r3, [pc, #568]	@ (80071f8 <update_control_loops+0x2bc>)
 8006fbe:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8006fc2:	eef0 0a67 	vmov.f32	s1, s15
 8006fc6:	ed9f 0a8f 	vldr	s0, [pc, #572]	@ 8007204 <update_control_loops+0x2c8>
 8006fca:	4890      	ldr	r0, [pc, #576]	@ (800720c <update_control_loops+0x2d0>)
 8006fcc:	f7fa f9da 	bl	8001384 <MDXX_set_range>
		prismatic_axis.mm = prismatic_encoder.mm;
 8006fd0:	4b86      	ldr	r3, [pc, #536]	@ (80071ec <update_control_loops+0x2b0>)
 8006fd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fd4:	4a86      	ldr	r2, [pc, #536]	@ (80071f0 <update_control_loops+0x2b4>)
 8006fd6:	6393      	str	r3, [r2, #56]	@ 0x38
		revolute_axis.deg = UnitConverter_angle(&converter_system,
 8006fd8:	4b83      	ldr	r3, [pc, #524]	@ (80071e8 <update_control_loops+0x2ac>)
 8006fda:	edd3 7a00 	vldr	s15, [r3]
 8006fde:	220e      	movs	r2, #14
 8006fe0:	210f      	movs	r1, #15
 8006fe2:	eeb0 0a67 	vmov.f32	s0, s15
 8006fe6:	4883      	ldr	r0, [pc, #524]	@ (80071f4 <update_control_loops+0x2b8>)
 8006fe8:	f7fd fdc6 	bl	8004b78 <UnitConverter_angle>
 8006fec:	eef0 7a40 	vmov.f32	s15, s0
 8006ff0:	4b81      	ldr	r3, [pc, #516]	@ (80071f8 <update_control_loops+0x2bc>)
 8006ff2:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
				normalized_position, UNIT_RADIAN, UNIT_DEGREE);
		return;
 8006ff6:	e30b      	b.n	8007610 <update_control_loops+0x6d4>
	}

	// Handle HOMING_REV_TO_ZERO_DEG: use trajectory system + check completion
	if (homing_active && homing_state == HOMING_REV_TO_ZERO_DEG) {
 8006ff8:	4b80      	ldr	r3, [pc, #512]	@ (80071fc <update_control_loops+0x2c0>)
 8006ffa:	781b      	ldrb	r3, [r3, #0]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d01d      	beq.n	800703c <update_control_loops+0x100>
 8007000:	4b7f      	ldr	r3, [pc, #508]	@ (8007200 <update_control_loops+0x2c4>)
 8007002:	781b      	ldrb	r3, [r3, #0]
 8007004:	2b07      	cmp	r3, #7
 8007006:	d119      	bne.n	800703c <update_control_loops+0x100>
		// First, update the homing sequence to handle trajectory start/completion
		update_homing_sequence();
 8007008:	f7fe fd04 	bl	8005a14 <update_homing_sequence>

		// If still in HOMING_REV_TO_ZERO_DEG after update, continue with trajectory control
		if (homing_state == HOMING_REV_TO_ZERO_DEG) {
 800700c:	4b7c      	ldr	r3, [pc, #496]	@ (8007200 <update_control_loops+0x2c4>)
 800700e:	781b      	ldrb	r3, [r3, #0]
 8007010:	2b07      	cmp	r3, #7
 8007012:	d013      	beq.n	800703c <update_control_loops+0x100>
			// Let the trajectory system handle the motion
			// Fall through to the switch statement below
		} else {
			// Homing sequence advanced to next state, return
			prismatic_axis.mm = prismatic_encoder.mm;
 8007014:	4b75      	ldr	r3, [pc, #468]	@ (80071ec <update_control_loops+0x2b0>)
 8007016:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007018:	4a75      	ldr	r2, [pc, #468]	@ (80071f0 <update_control_loops+0x2b4>)
 800701a:	6393      	str	r3, [r2, #56]	@ 0x38
			revolute_axis.deg = UnitConverter_angle(&converter_system,
 800701c:	4b72      	ldr	r3, [pc, #456]	@ (80071e8 <update_control_loops+0x2ac>)
 800701e:	edd3 7a00 	vldr	s15, [r3]
 8007022:	220e      	movs	r2, #14
 8007024:	210f      	movs	r1, #15
 8007026:	eeb0 0a67 	vmov.f32	s0, s15
 800702a:	4872      	ldr	r0, [pc, #456]	@ (80071f4 <update_control_loops+0x2b8>)
 800702c:	f7fd fda4 	bl	8004b78 <UnitConverter_angle>
 8007030:	eef0 7a40 	vmov.f32	s15, s0
 8007034:	4b70      	ldr	r3, [pc, #448]	@ (80071f8 <update_control_loops+0x2bc>)
 8007036:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
					normalized_position, UNIT_RADIAN, UNIT_DEGREE);
			return;
 800703a:	e2e9      	b.n	8007610 <update_control_loops+0x6d4>
		}
	}
	//100 point
	// Modify the J1 update logic in update_control_loops():
	if (j1_active && !j1_in_progress && motion_sequence_state == MOTION_IDLE
 800703c:	4b74      	ldr	r3, [pc, #464]	@ (8007210 <update_control_loops+0x2d4>)
 800703e:	781b      	ldrb	r3, [r3, #0]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d031      	beq.n	80070a8 <update_control_loops+0x16c>
 8007044:	4b73      	ldr	r3, [pc, #460]	@ (8007214 <update_control_loops+0x2d8>)
 8007046:	781b      	ldrb	r3, [r3, #0]
 8007048:	f083 0301 	eor.w	r3, r3, #1
 800704c:	b2db      	uxtb	r3, r3
 800704e:	2b00      	cmp	r3, #0
 8007050:	d02a      	beq.n	80070a8 <update_control_loops+0x16c>
 8007052:	4b71      	ldr	r3, [pc, #452]	@ (8007218 <update_control_loops+0x2dc>)
 8007054:	781b      	ldrb	r3, [r3, #0]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d126      	bne.n	80070a8 <update_control_loops+0x16c>
			&& !word_drawing_active
 800705a:	4b70      	ldr	r3, [pc, #448]	@ (800721c <update_control_loops+0x2e0>)
 800705c:	781b      	ldrb	r3, [r3, #0]
 800705e:	f083 0301 	eor.w	r3, r3, #1
 8007062:	b2db      	uxtb	r3, r3
 8007064:	2b00      	cmp	r3, #0
 8007066:	d01f      	beq.n	80070a8 <update_control_loops+0x16c>
			&& !current_drawing_sequence.sequence_active) {
 8007068:	4b6d      	ldr	r3, [pc, #436]	@ (8007220 <update_control_loops+0x2e4>)
 800706a:	799b      	ldrb	r3, [r3, #6]
 800706c:	f083 0301 	eor.w	r3, r3, #1
 8007070:	b2db      	uxtb	r3, r3
 8007072:	2b00      	cmp	r3, #0
 8007074:	d018      	beq.n	80070a8 <update_control_loops+0x16c>
		j1_in_progress = true;
 8007076:	4b67      	ldr	r3, [pc, #412]	@ (8007214 <update_control_loops+0x2d8>)
 8007078:	2201      	movs	r2, #1
 800707a:	701a      	strb	r2, [r3, #0]
		j1_cycle_count = 0;
 800707c:	4b69      	ldr	r3, [pc, #420]	@ (8007224 <update_control_loops+0x2e8>)
 800707e:	2200      	movs	r2, #0
 8007080:	701a      	strb	r2, [r3, #0]
		j1_going_to_target = true;
 8007082:	4b69      	ldr	r3, [pc, #420]	@ (8007228 <update_control_loops+0x2ec>)
 8007084:	2201      	movs	r2, #1
 8007086:	701a      	strb	r2, [r3, #0]
		j1_pen_down_complete = false;
 8007088:	4b68      	ldr	r3, [pc, #416]	@ (800722c <update_control_loops+0x2f0>)
 800708a:	2200      	movs	r2, #0
 800708c:	701a      	strb	r2, [r3, #0]
		j1_pen_delay = 0;  // Reset delay counter
 800708e:	4b68      	ldr	r3, [pc, #416]	@ (8007230 <update_control_loops+0x2f4>)
 8007090:	2200      	movs	r2, #0
 8007092:	601a      	str	r2, [r3, #0]
		start_combined_trajectory(J1_TARGET_PRIS, J1_TARGET_REV);
 8007094:	eddf 7a67 	vldr	s15, [pc, #412]	@ 8007234 <update_control_loops+0x2f8>
 8007098:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8007238 <update_control_loops+0x2fc>
 800709c:	eef0 0a47 	vmov.f32	s1, s14
 80070a0:	eeb0 0a67 	vmov.f32	s0, s15
 80070a4:	f7ff f9d6 	bl	8006454 <start_combined_trajectory>
	}

	// 2)  sequence  motion  (idle)   state machine 
	if (j1_in_progress && motion_sequence_state == MOTION_IDLE) {
 80070a8:	4b5a      	ldr	r3, [pc, #360]	@ (8007214 <update_control_loops+0x2d8>)
 80070aa:	781b      	ldrb	r3, [r3, #0]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d05d      	beq.n	800716c <update_control_loops+0x230>
 80070b0:	4b59      	ldr	r3, [pc, #356]	@ (8007218 <update_control_loops+0x2dc>)
 80070b2:	781b      	ldrb	r3, [r3, #0]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d159      	bne.n	800716c <update_control_loops+0x230>
		if (j1_going_to_target) {
 80070b8:	4b5b      	ldr	r3, [pc, #364]	@ (8007228 <update_control_loops+0x2ec>)
 80070ba:	781b      	ldrb	r3, [r3, #0]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d026      	beq.n	800710e <update_control_loops+0x1d2>
			// At target position - handle pen down
			if (!j1_pen_down_complete) {
 80070c0:	4b5a      	ldr	r3, [pc, #360]	@ (800722c <update_control_loops+0x2f0>)
 80070c2:	781b      	ldrb	r3, [r3, #0]
 80070c4:	f083 0301 	eor.w	r3, r3, #1
 80070c8:	b2db      	uxtb	r3, r3
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d007      	beq.n	80070de <update_control_loops+0x1a2>
				plotter_pen_down();  // Actually put pen down
 80070ce:	f002 fdf9 	bl	8009cc4 <plotter_pen_down>
				j1_pen_down_complete = true;
 80070d2:	4b56      	ldr	r3, [pc, #344]	@ (800722c <update_control_loops+0x2f0>)
 80070d4:	2201      	movs	r2, #1
 80070d6:	701a      	strb	r2, [r3, #0]
				j1_pen_delay = 0;
 80070d8:	4b55      	ldr	r3, [pc, #340]	@ (8007230 <update_control_loops+0x2f4>)
 80070da:	2200      	movs	r2, #0
 80070dc:	601a      	str	r2, [r3, #0]
			}

			// Wait for pen down delay
			j1_pen_delay++;
 80070de:	4b54      	ldr	r3, [pc, #336]	@ (8007230 <update_control_loops+0x2f4>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	3301      	adds	r3, #1
 80070e4:	4a52      	ldr	r2, [pc, #328]	@ (8007230 <update_control_loops+0x2f4>)
 80070e6:	6013      	str	r3, [r2, #0]
			if (j1_pen_delay >= 250) {
 80070e8:	4b51      	ldr	r3, [pc, #324]	@ (8007230 <update_control_loops+0x2f4>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	2bf9      	cmp	r3, #249	@ 0xf9
 80070ee:	d93d      	bls.n	800716c <update_control_loops+0x230>
				j1_pen_delay = 0;
 80070f0:	4b4f      	ldr	r3, [pc, #316]	@ (8007230 <update_control_loops+0x2f4>)
 80070f2:	2200      	movs	r2, #0
 80070f4:	601a      	str	r2, [r3, #0]
				j1_going_to_target = false;
 80070f6:	4b4c      	ldr	r3, [pc, #304]	@ (8007228 <update_control_loops+0x2ec>)
 80070f8:	2200      	movs	r2, #0
 80070fa:	701a      	strb	r2, [r3, #0]
				plotter_pen_up();  // Lift pen before returning
 80070fc:	f002 fdd2 	bl	8009ca4 <plotter_pen_up>
				// Return to 0,0
				start_combined_trajectory(0.0f, 0.0f);
 8007100:	eddf 0a4e 	vldr	s1, [pc, #312]	@ 800723c <update_control_loops+0x300>
 8007104:	ed9f 0a4d 	vldr	s0, [pc, #308]	@ 800723c <update_control_loops+0x300>
 8007108:	f7ff f9a4 	bl	8006454 <start_combined_trajectory>
 800710c:	e02e      	b.n	800716c <update_control_loops+0x230>
			}
		} else {
			// Returned to origin - prepare for next cycle or finish
			j1_pen_down_complete = false;
 800710e:	4b47      	ldr	r3, [pc, #284]	@ (800722c <update_control_loops+0x2f0>)
 8007110:	2200      	movs	r2, #0
 8007112:	701a      	strb	r2, [r3, #0]
			j1_cycle_count++;
 8007114:	4b43      	ldr	r3, [pc, #268]	@ (8007224 <update_control_loops+0x2e8>)
 8007116:	781b      	ldrb	r3, [r3, #0]
 8007118:	3301      	adds	r3, #1
 800711a:	b2da      	uxtb	r2, r3
 800711c:	4b41      	ldr	r3, [pc, #260]	@ (8007224 <update_control_loops+0x2e8>)
 800711e:	701a      	strb	r2, [r3, #0]

			if (j1_cycle_count < 10) {
 8007120:	4b40      	ldr	r3, [pc, #256]	@ (8007224 <update_control_loops+0x2e8>)
 8007122:	781b      	ldrb	r3, [r3, #0]
 8007124:	2b09      	cmp	r3, #9
 8007126:	d810      	bhi.n	800714a <update_control_loops+0x20e>
				// Continue to next cycle
				j1_going_to_target = true;
 8007128:	4b3f      	ldr	r3, [pc, #252]	@ (8007228 <update_control_loops+0x2ec>)
 800712a:	2201      	movs	r2, #1
 800712c:	701a      	strb	r2, [r3, #0]
				j1_pen_delay = 0;  // Reset delay for next cycle
 800712e:	4b40      	ldr	r3, [pc, #256]	@ (8007230 <update_control_loops+0x2f4>)
 8007130:	2200      	movs	r2, #0
 8007132:	601a      	str	r2, [r3, #0]
				start_combined_trajectory(J1_TARGET_PRIS, J1_TARGET_REV);
 8007134:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8007234 <update_control_loops+0x2f8>
 8007138:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8007238 <update_control_loops+0x2fc>
 800713c:	eef0 0a47 	vmov.f32	s1, s14
 8007140:	eeb0 0a67 	vmov.f32	s0, s15
 8007144:	f7ff f986 	bl	8006454 <start_combined_trajectory>
 8007148:	e010      	b.n	800716c <update_control_loops+0x230>
			} else {
				// All 10 cycles complete - clean up
				j1_active = false;
 800714a:	4b31      	ldr	r3, [pc, #196]	@ (8007210 <update_control_loops+0x2d4>)
 800714c:	2200      	movs	r2, #0
 800714e:	701a      	strb	r2, [r3, #0]
				j1_in_progress = false;
 8007150:	4b30      	ldr	r3, [pc, #192]	@ (8007214 <update_control_loops+0x2d8>)
 8007152:	2200      	movs	r2, #0
 8007154:	701a      	strb	r2, [r3, #0]
				j1_cycle_count = 0;
 8007156:	4b33      	ldr	r3, [pc, #204]	@ (8007224 <update_control_loops+0x2e8>)
 8007158:	2200      	movs	r2, #0
 800715a:	701a      	strb	r2, [r3, #0]
				j1_pen_down_complete = false;
 800715c:	4b33      	ldr	r3, [pc, #204]	@ (800722c <update_control_loops+0x2f0>)
 800715e:	2200      	movs	r2, #0
 8007160:	701a      	strb	r2, [r3, #0]
				j1_pen_delay = 0;
 8007162:	4b33      	ldr	r3, [pc, #204]	@ (8007230 <update_control_loops+0x2f4>)
 8007164:	2200      	movs	r2, #0
 8007166:	601a      	str	r2, [r3, #0]
				plotter_pen_up();  // Ensure pen is up at end
 8007168:	f002 fd9c 	bl	8009ca4 <plotter_pen_up>
			}
		}
	}

	// Motion sequence handling
	switch (motion_sequence_state) {
 800716c:	4b2a      	ldr	r3, [pc, #168]	@ (8007218 <update_control_loops+0x2dc>)
 800716e:	781b      	ldrb	r3, [r3, #0]
 8007170:	3b01      	subs	r3, #1
 8007172:	2b05      	cmp	r3, #5
 8007174:	f200 8234 	bhi.w	80075e0 <update_control_loops+0x6a4>
 8007178:	a201      	add	r2, pc, #4	@ (adr r2, 8007180 <update_control_loops+0x244>)
 800717a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800717e:	bf00      	nop
 8007180:	08007199 	.word	0x08007199
 8007184:	080075e1 	.word	0x080075e1
 8007188:	080075e1 	.word	0x080075e1
 800718c:	0800724d 	.word	0x0800724d
 8007190:	0800757d 	.word	0x0800757d
 8007194:	080075d9 	.word	0x080075d9
	case MOTION_PEN_UP_DELAY:
		if (++motion_delay_timer >= 500) {
 8007198:	4b29      	ldr	r3, [pc, #164]	@ (8007240 <update_control_loops+0x304>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	3301      	adds	r3, #1
 800719e:	4a28      	ldr	r2, [pc, #160]	@ (8007240 <update_control_loops+0x304>)
 80071a0:	6013      	str	r3, [r2, #0]
 80071a2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80071a6:	f0c0 821d 	bcc.w	80075e4 <update_control_loops+0x6a8>
			//  sync motion   homing
			if (current_drawing_sequence.sequence_active && drawing_pen_state) {
 80071aa:	4b1d      	ldr	r3, [pc, #116]	@ (8007220 <update_control_loops+0x2e4>)
 80071ac:	799b      	ldrb	r3, [r3, #6]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d005      	beq.n	80071be <update_control_loops+0x282>
 80071b2:	4b24      	ldr	r3, [pc, #144]	@ (8007244 <update_control_loops+0x308>)
 80071b4:	781b      	ldrb	r3, [r3, #0]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d001      	beq.n	80071be <update_control_loops+0x282>
				plotter_pen_down();
 80071ba:	f002 fd83 	bl	8009cc4 <plotter_pen_down>
			}
			if (!sync_motion_active) {
 80071be:	4b22      	ldr	r3, [pc, #136]	@ (8007248 <update_control_loops+0x30c>)
 80071c0:	781b      	ldrb	r3, [r3, #0]
 80071c2:	f083 0301 	eor.w	r3, r3, #1
 80071c6:	b2db      	uxtb	r3, r3
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d007      	beq.n	80071dc <update_control_loops+0x2a0>
				prismatic_axis.trajectory_active = true;
 80071cc:	4b08      	ldr	r3, [pc, #32]	@ (80071f0 <update_control_loops+0x2b4>)
 80071ce:	2201      	movs	r2, #1
 80071d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
				revolute_axis.trajectory_active = true;
 80071d4:	4b08      	ldr	r3, [pc, #32]	@ (80071f8 <update_control_loops+0x2bc>)
 80071d6:	2201      	movs	r2, #1
 80071d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
			}
			motion_sequence_state = MOTION_BOTH_AXES_ACTIVE;
 80071dc:	4b0e      	ldr	r3, [pc, #56]	@ (8007218 <update_control_loops+0x2dc>)
 80071de:	2204      	movs	r2, #4
 80071e0:	701a      	strb	r2, [r3, #0]
		}
		break;
 80071e2:	e1ff      	b.n	80075e4 <update_control_loops+0x6a8>
 80071e4:	200009e0 	.word	0x200009e0
 80071e8:	200007fc 	.word	0x200007fc
 80071ec:	20000984 	.word	0x20000984
 80071f0:	20000704 	.word	0x20000704
 80071f4:	20000d78 	.word	0x20000d78
 80071f8:	20000748 	.word	0x20000748
 80071fc:	200007eb 	.word	0x200007eb
 8007200:	200007ea 	.word	0x200007ea
 8007204:	44fa0000 	.word	0x44fa0000
 8007208:	200008ec 	.word	0x200008ec
 800720c:	20000938 	.word	0x20000938
 8007210:	20000899 	.word	0x20000899
 8007214:	2000089a 	.word	0x2000089a
 8007218:	2000078c 	.word	0x2000078c
 800721c:	200008c8 	.word	0x200008c8
 8007220:	200008b4 	.word	0x200008b4
 8007224:	20000898 	.word	0x20000898
 8007228:	20000335 	.word	0x20000335
 800722c:	200007ec 	.word	0x200007ec
 8007230:	20000804 	.word	0x20000804
 8007234:	43480000 	.word	0x43480000
 8007238:	42b40000 	.word	0x42b40000
 800723c:	00000000 	.word	0x00000000
 8007240:	200007e0 	.word	0x200007e0
 8007244:	200008c0 	.word	0x200008c0
 8007248:	200008b0 	.word	0x200008b0

	case MOTION_BOTH_AXES_ACTIVE: {
		bool motion_finished = false;
 800724c:	2300      	movs	r3, #0
 800724e:	75fb      	strb	r3, [r7, #23]

		static float last_pris_pos_sync = -999999.0f;
		static float last_rev_pos_sync = -999999.0f;
		static bool last_sync_active = false;

		if (sync_motion_active) {
 8007250:	4b65      	ldr	r3, [pc, #404]	@ (80073e8 <update_control_loops+0x4ac>)
 8007252:	781b      	ldrb	r3, [r3, #0]
 8007254:	2b00      	cmp	r3, #0
 8007256:	f000 80e7 	beq.w	8007428 <update_control_loops+0x4ec>
			// Time-synchronized motion
			sync_start_time += 0.001f; // Assuming 1ms control loop
 800725a:	4b64      	ldr	r3, [pc, #400]	@ (80073ec <update_control_loops+0x4b0>)
 800725c:	edd3 7a00 	vldr	s15, [r3]
 8007260:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 80073f0 <update_control_loops+0x4b4>
 8007264:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007268:	4b60      	ldr	r3, [pc, #384]	@ (80073ec <update_control_loops+0x4b0>)
 800726a:	edc3 7a00 	vstr	s15, [r3]

			float progress = sync_start_time / sync_total_time;
 800726e:	4b5f      	ldr	r3, [pc, #380]	@ (80073ec <update_control_loops+0x4b0>)
 8007270:	edd3 6a00 	vldr	s13, [r3]
 8007274:	4b5f      	ldr	r3, [pc, #380]	@ (80073f4 <update_control_loops+0x4b8>)
 8007276:	ed93 7a00 	vldr	s14, [r3]
 800727a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800727e:	edc7 7a04 	vstr	s15, [r7, #16]
			if (progress >= 1.0f) {
 8007282:	edd7 7a04 	vldr	s15, [r7, #16]
 8007286:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800728a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800728e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007292:	db04      	blt.n	800729e <update_control_loops+0x362>
				progress = 1.0f;
 8007294:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8007298:	613b      	str	r3, [r7, #16]
				motion_finished = true;
 800729a:	2301      	movs	r3, #1
 800729c:	75fb      	strb	r3, [r7, #23]
			}

			// Apply smooth S-curve to progress for better motion profile
			float smooth_progress = progress * progress
 800729e:	edd7 7a04 	vldr	s15, [r7, #16]
 80072a2:	ee27 7aa7 	vmul.f32	s14, s15, s15
					* (3.0f - 2.0f * progress); // Smoothstep function
 80072a6:	edd7 7a04 	vldr	s15, [r7, #16]
 80072aa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80072ae:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 80072b2:	ee76 7ae7 	vsub.f32	s15, s13, s15
			float smooth_progress = progress * progress
 80072b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072ba:	edc7 7a03 	vstr	s15, [r7, #12]

			// Calculate synchronized positions
			if (!(homing_active && homing_state == HOMING_REV_TO_ZERO_DEG)) {
 80072be:	4b4e      	ldr	r3, [pc, #312]	@ (80073f8 <update_control_loops+0x4bc>)
 80072c0:	781b      	ldrb	r3, [r3, #0]
 80072c2:	f083 0301 	eor.w	r3, r3, #1
 80072c6:	b2db      	uxtb	r3, r3
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d103      	bne.n	80072d4 <update_control_loops+0x398>
 80072cc:	4b4b      	ldr	r3, [pc, #300]	@ (80073fc <update_control_loops+0x4c0>)
 80072ce:	781b      	ldrb	r3, [r3, #0]
 80072d0:	2b07      	cmp	r3, #7
 80072d2:	d035      	beq.n	8007340 <update_control_loops+0x404>
				// Prismatic axis synchronized position
				prismatic_axis.position = prismatic_axis.initial_pos
 80072d4:	4b4a      	ldr	r3, [pc, #296]	@ (8007400 <update_control_loops+0x4c4>)
 80072d6:	ed93 7a03 	vldr	s14, [r3, #12]
						+ (prismatic_axis.target_pos
 80072da:	4b49      	ldr	r3, [pc, #292]	@ (8007400 <update_control_loops+0x4c4>)
 80072dc:	edd3 6a04 	vldr	s13, [r3, #16]
								- prismatic_axis.initial_pos) * smooth_progress;
 80072e0:	4b47      	ldr	r3, [pc, #284]	@ (8007400 <update_control_loops+0x4c4>)
 80072e2:	edd3 7a03 	vldr	s15, [r3, #12]
 80072e6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80072ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80072ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
						+ (prismatic_axis.target_pos
 80072f2:	ee77 7a27 	vadd.f32	s15, s14, s15
				prismatic_axis.position = prismatic_axis.initial_pos
 80072f6:	4b42      	ldr	r3, [pc, #264]	@ (8007400 <update_control_loops+0x4c4>)
 80072f8:	edc3 7a00 	vstr	s15, [r3]

				// Calculate velocity (derivative of position)
				// FIX: Use instance-specific variables instead of static
				if (!last_sync_active) {
 80072fc:	4b41      	ldr	r3, [pc, #260]	@ (8007404 <update_control_loops+0x4c8>)
 80072fe:	781b      	ldrb	r3, [r3, #0]
 8007300:	f083 0301 	eor.w	r3, r3, #1
 8007304:	b2db      	uxtb	r3, r3
 8007306:	2b00      	cmp	r3, #0
 8007308:	d007      	beq.n	800731a <update_control_loops+0x3de>
					last_pris_pos_sync = prismatic_axis.position;
 800730a:	4b3d      	ldr	r3, [pc, #244]	@ (8007400 <update_control_loops+0x4c4>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4a3e      	ldr	r2, [pc, #248]	@ (8007408 <update_control_loops+0x4cc>)
 8007310:	6013      	str	r3, [r2, #0]
					last_rev_pos_sync = revolute_axis.position;
 8007312:	4b3e      	ldr	r3, [pc, #248]	@ (800740c <update_control_loops+0x4d0>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a3e      	ldr	r2, [pc, #248]	@ (8007410 <update_control_loops+0x4d4>)
 8007318:	6013      	str	r3, [r2, #0]
				}
				prismatic_axis.velocity = (prismatic_axis.position
 800731a:	4b39      	ldr	r3, [pc, #228]	@ (8007400 <update_control_loops+0x4c4>)
 800731c:	ed93 7a00 	vldr	s14, [r3]
						- last_pris_pos_sync) / 0.001f; // mm/s
 8007320:	4b39      	ldr	r3, [pc, #228]	@ (8007408 <update_control_loops+0x4cc>)
 8007322:	edd3 7a00 	vldr	s15, [r3]
 8007326:	ee37 7a67 	vsub.f32	s14, s14, s15
 800732a:	eddf 6a31 	vldr	s13, [pc, #196]	@ 80073f0 <update_control_loops+0x4b4>
 800732e:	eec7 7a26 	vdiv.f32	s15, s14, s13
				prismatic_axis.velocity = (prismatic_axis.position
 8007332:	4b33      	ldr	r3, [pc, #204]	@ (8007400 <update_control_loops+0x4c4>)
 8007334:	edc3 7a01 	vstr	s15, [r3, #4]
				last_pris_pos_sync = prismatic_axis.position;
 8007338:	4b31      	ldr	r3, [pc, #196]	@ (8007400 <update_control_loops+0x4c4>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a32      	ldr	r2, [pc, #200]	@ (8007408 <update_control_loops+0x4cc>)
 800733e:	6013      	str	r3, [r2, #0]
			}

			// Revolute axis synchronized position
			revolute_axis.position = revolute_axis.initial_pos
 8007340:	4b32      	ldr	r3, [pc, #200]	@ (800740c <update_control_loops+0x4d0>)
 8007342:	ed93 7a03 	vldr	s14, [r3, #12]
					+ (revolute_axis.target_pos - revolute_axis.initial_pos)
 8007346:	4b31      	ldr	r3, [pc, #196]	@ (800740c <update_control_loops+0x4d0>)
 8007348:	edd3 6a04 	vldr	s13, [r3, #16]
 800734c:	4b2f      	ldr	r3, [pc, #188]	@ (800740c <update_control_loops+0x4d0>)
 800734e:	edd3 7a03 	vldr	s15, [r3, #12]
 8007352:	ee76 6ae7 	vsub.f32	s13, s13, s15
							* smooth_progress;
 8007356:	edd7 7a03 	vldr	s15, [r7, #12]
 800735a:	ee66 7aa7 	vmul.f32	s15, s13, s15
					+ (revolute_axis.target_pos - revolute_axis.initial_pos)
 800735e:	ee77 7a27 	vadd.f32	s15, s14, s15
			revolute_axis.position = revolute_axis.initial_pos
 8007362:	4b2a      	ldr	r3, [pc, #168]	@ (800740c <update_control_loops+0x4d0>)
 8007364:	edc3 7a00 	vstr	s15, [r3]

			// Calculate velocity (derivative of position)
			// Initialize to impossible value
			if (last_rev_pos_sync == -999999.0f) {
 8007368:	4b29      	ldr	r3, [pc, #164]	@ (8007410 <update_control_loops+0x4d4>)
 800736a:	edd3 7a00 	vldr	s15, [r3]
 800736e:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8007414 <update_control_loops+0x4d8>
 8007372:	eef4 7a47 	vcmp.f32	s15, s14
 8007376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800737a:	d103      	bne.n	8007384 <update_control_loops+0x448>
				last_rev_pos_sync = revolute_axis.position;
 800737c:	4b23      	ldr	r3, [pc, #140]	@ (800740c <update_control_loops+0x4d0>)
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a23      	ldr	r2, [pc, #140]	@ (8007410 <update_control_loops+0x4d4>)
 8007382:	6013      	str	r3, [r2, #0]
			}
			revolute_axis.velocity =
					(revolute_axis.position - last_rev_pos_sync) / 0.001f; // rad/s
 8007384:	4b21      	ldr	r3, [pc, #132]	@ (800740c <update_control_loops+0x4d0>)
 8007386:	ed93 7a00 	vldr	s14, [r3]
 800738a:	4b21      	ldr	r3, [pc, #132]	@ (8007410 <update_control_loops+0x4d4>)
 800738c:	edd3 7a00 	vldr	s15, [r3]
 8007390:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007394:	eddf 6a16 	vldr	s13, [pc, #88]	@ 80073f0 <update_control_loops+0x4b4>
 8007398:	eec7 7a26 	vdiv.f32	s15, s14, s13
			revolute_axis.velocity =
 800739c:	4b1b      	ldr	r3, [pc, #108]	@ (800740c <update_control_loops+0x4d0>)
 800739e:	edc3 7a01 	vstr	s15, [r3, #4]
			last_rev_pos_sync = revolute_axis.position;
 80073a2:	4b1a      	ldr	r3, [pc, #104]	@ (800740c <update_control_loops+0x4d0>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4a1a      	ldr	r2, [pc, #104]	@ (8007410 <update_control_loops+0x4d4>)
 80073a8:	6013      	str	r3, [r2, #0]

			if (motion_finished) {
 80073aa:	7dfb      	ldrb	r3, [r7, #23]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	f000 80e0 	beq.w	8007572 <update_control_loops+0x636>
				// Motion completed
				prismatic_axis.position = prismatic_encoder.mm;
 80073b2:	4b19      	ldr	r3, [pc, #100]	@ (8007418 <update_control_loops+0x4dc>)
 80073b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073b6:	4a12      	ldr	r2, [pc, #72]	@ (8007400 <update_control_loops+0x4c4>)
 80073b8:	6013      	str	r3, [r2, #0]
				revolute_axis.position = revolute_encoder.rads;
 80073ba:	4b18      	ldr	r3, [pc, #96]	@ (800741c <update_control_loops+0x4e0>)
 80073bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073be:	4a13      	ldr	r2, [pc, #76]	@ (800740c <update_control_loops+0x4d0>)
 80073c0:	6013      	str	r3, [r2, #0]
				prismatic_axis.velocity = 0.0f;
 80073c2:	4b0f      	ldr	r3, [pc, #60]	@ (8007400 <update_control_loops+0x4c4>)
 80073c4:	f04f 0200 	mov.w	r2, #0
 80073c8:	605a      	str	r2, [r3, #4]
				revolute_axis.velocity = 0.0f;
 80073ca:	4b10      	ldr	r3, [pc, #64]	@ (800740c <update_control_loops+0x4d0>)
 80073cc:	f04f 0200 	mov.w	r2, #0
 80073d0:	605a      	str	r2, [r3, #4]

				sync_motion_active = false;
 80073d2:	4b05      	ldr	r3, [pc, #20]	@ (80073e8 <update_control_loops+0x4ac>)
 80073d4:	2200      	movs	r2, #0
 80073d6:	701a      	strb	r2, [r3, #0]
				motion_delay_timer = 0;
 80073d8:	4b11      	ldr	r3, [pc, #68]	@ (8007420 <update_control_loops+0x4e4>)
 80073da:	2200      	movs	r2, #0
 80073dc:	601a      	str	r2, [r3, #0]
				motion_sequence_state = MOTION_PEN_DOWN_DELAY;
 80073de:	4b11      	ldr	r3, [pc, #68]	@ (8007424 <update_control_loops+0x4e8>)
 80073e0:	2205      	movs	r2, #5
 80073e2:	701a      	strb	r2, [r3, #0]
 80073e4:	e0c5      	b.n	8007572 <update_control_loops+0x636>
 80073e6:	bf00      	nop
 80073e8:	200008b0 	.word	0x200008b0
 80073ec:	200008a8 	.word	0x200008a8
 80073f0:	3a83126f 	.word	0x3a83126f
 80073f4:	200008ac 	.word	0x200008ac
 80073f8:	200007eb 	.word	0x200007eb
 80073fc:	200007ea 	.word	0x200007ea
 8007400:	20000704 	.word	0x20000704
 8007404:	200008d4 	.word	0x200008d4
 8007408:	200005b4 	.word	0x200005b4
 800740c:	20000748 	.word	0x20000748
 8007410:	200005b8 	.word	0x200005b8
 8007414:	c97423f0 	.word	0xc97423f0
 8007418:	20000984 	.word	0x20000984
 800741c:	200009e0 	.word	0x200009e0
 8007420:	200007e0 	.word	0x200007e0
 8007424:	2000078c 	.word	0x2000078c
			}

		} else {
			// Handle prismatic axis (skip if in homing mode)
			if (!(homing_active && homing_state == HOMING_REV_TO_ZERO_DEG)) {
 8007428:	4b7c      	ldr	r3, [pc, #496]	@ (800761c <update_control_loops+0x6e0>)
 800742a:	781b      	ldrb	r3, [r3, #0]
 800742c:	f083 0301 	eor.w	r3, r3, #1
 8007430:	b2db      	uxtb	r3, r3
 8007432:	2b00      	cmp	r3, #0
 8007434:	d103      	bne.n	800743e <update_control_loops+0x502>
 8007436:	4b7a      	ldr	r3, [pc, #488]	@ (8007620 <update_control_loops+0x6e4>)
 8007438:	781b      	ldrb	r3, [r3, #0]
 800743a:	2b07      	cmp	r3, #7
 800743c:	d045      	beq.n	80074ca <update_control_loops+0x58e>
				if (prismatic_axis.trajectory_active && !prisEva.isFinised) {
 800743e:	4b79      	ldr	r3, [pc, #484]	@ (8007624 <update_control_loops+0x6e8>)
 8007440:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007444:	2b00      	cmp	r3, #0
 8007446:	d040      	beq.n	80074ca <update_control_loops+0x58e>
 8007448:	4b77      	ldr	r3, [pc, #476]	@ (8007628 <update_control_loops+0x6ec>)
 800744a:	7c1b      	ldrb	r3, [r3, #16]
 800744c:	f083 0301 	eor.w	r3, r3, #1
 8007450:	b2db      	uxtb	r3, r3
 8007452:	2b00      	cmp	r3, #0
 8007454:	d039      	beq.n	80074ca <update_control_loops+0x58e>
					Trapezoidal_Evaluated(&prisGen, &prisEva,
 8007456:	4b73      	ldr	r3, [pc, #460]	@ (8007624 <update_control_loops+0x6e8>)
 8007458:	ed93 8a03 	vldr	s16, [r3, #12]
 800745c:	4b71      	ldr	r3, [pc, #452]	@ (8007624 <update_control_loops+0x6e8>)
 800745e:	edd3 8a04 	vldr	s17, [r3, #16]
							prismatic_axis.initial_pos,
							prismatic_axis.target_pos,
							ZGX45RGG_400RPM_Constant.traject_sd_max,
 8007462:	4b72      	ldr	r3, [pc, #456]	@ (800762c <update_control_loops+0x6f0>)
 8007464:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
					Trapezoidal_Evaluated(&prisGen, &prisEva,
 8007468:	4610      	mov	r0, r2
 800746a:	4619      	mov	r1, r3
 800746c:	f7f9 fb72 	bl	8000b54 <__aeabi_d2f>
 8007470:	4604      	mov	r4, r0
							ZGX45RGG_400RPM_Constant.traject_sdd_max);
 8007472:	4b6e      	ldr	r3, [pc, #440]	@ (800762c <update_control_loops+0x6f0>)
 8007474:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
					Trapezoidal_Evaluated(&prisGen, &prisEva,
 8007478:	4610      	mov	r0, r2
 800747a:	4619      	mov	r1, r3
 800747c:	f7f9 fb6a 	bl	8000b54 <__aeabi_d2f>
 8007480:	4603      	mov	r3, r0
 8007482:	ee01 3a90 	vmov	s3, r3
 8007486:	ee01 4a10 	vmov	s2, r4
 800748a:	eef0 0a68 	vmov.f32	s1, s17
 800748e:	eeb0 0a48 	vmov.f32	s0, s16
 8007492:	4965      	ldr	r1, [pc, #404]	@ (8007628 <update_control_loops+0x6ec>)
 8007494:	4866      	ldr	r0, [pc, #408]	@ (8007630 <update_control_loops+0x6f4>)
 8007496:	f7fc ffd7 	bl	8004448 <Trapezoidal_Evaluated>

					prismatic_axis.position = prisEva.setposition;
 800749a:	4b63      	ldr	r3, [pc, #396]	@ (8007628 <update_control_loops+0x6ec>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	4a61      	ldr	r2, [pc, #388]	@ (8007624 <update_control_loops+0x6e8>)
 80074a0:	6013      	str	r3, [r2, #0]
					prismatic_axis.velocity = prisEva.setvelocity;
 80074a2:	4b61      	ldr	r3, [pc, #388]	@ (8007628 <update_control_loops+0x6ec>)
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	4a5f      	ldr	r2, [pc, #380]	@ (8007624 <update_control_loops+0x6e8>)
 80074a8:	6053      	str	r3, [r2, #4]

					if (prisEva.isFinised) {
 80074aa:	4b5f      	ldr	r3, [pc, #380]	@ (8007628 <update_control_loops+0x6ec>)
 80074ac:	7c1b      	ldrb	r3, [r3, #16]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d00b      	beq.n	80074ca <update_control_loops+0x58e>
						prismatic_axis.trajectory_active = false;
 80074b2:	4b5c      	ldr	r3, [pc, #368]	@ (8007624 <update_control_loops+0x6e8>)
 80074b4:	2200      	movs	r2, #0
 80074b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
//						prismatic_axis.position = prisEva.setposition;
						prismatic_axis.position = prismatic_encoder.mm;
 80074ba:	4b5e      	ldr	r3, [pc, #376]	@ (8007634 <update_control_loops+0x6f8>)
 80074bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074be:	4a59      	ldr	r2, [pc, #356]	@ (8007624 <update_control_loops+0x6e8>)
 80074c0:	6013      	str	r3, [r2, #0]
						prismatic_axis.velocity = 0.0f;
 80074c2:	4b58      	ldr	r3, [pc, #352]	@ (8007624 <update_control_loops+0x6e8>)
 80074c4:	f04f 0200 	mov.w	r2, #0
 80074c8:	605a      	str	r2, [r3, #4]
					}
				}
			}

			// Handle revolute axis
			if (revolute_axis.trajectory_active && !revEva.isFinised) {
 80074ca:	4b5b      	ldr	r3, [pc, #364]	@ (8007638 <update_control_loops+0x6fc>)
 80074cc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d040      	beq.n	8007556 <update_control_loops+0x61a>
 80074d4:	4b59      	ldr	r3, [pc, #356]	@ (800763c <update_control_loops+0x700>)
 80074d6:	7c1b      	ldrb	r3, [r3, #16]
 80074d8:	f083 0301 	eor.w	r3, r3, #1
 80074dc:	b2db      	uxtb	r3, r3
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d039      	beq.n	8007556 <update_control_loops+0x61a>
				Trapezoidal_Evaluated(&revGen, &revEva,
 80074e2:	4b55      	ldr	r3, [pc, #340]	@ (8007638 <update_control_loops+0x6fc>)
 80074e4:	ed93 8a03 	vldr	s16, [r3, #12]
 80074e8:	4b53      	ldr	r3, [pc, #332]	@ (8007638 <update_control_loops+0x6fc>)
 80074ea:	edd3 8a04 	vldr	s17, [r3, #16]
						revolute_axis.initial_pos, revolute_axis.target_pos,
						ZGX45RGG_150RPM_Constant.traject_qd_max,
 80074ee:	4b54      	ldr	r3, [pc, #336]	@ (8007640 <update_control_loops+0x704>)
 80074f0:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
				Trapezoidal_Evaluated(&revGen, &revEva,
 80074f4:	4610      	mov	r0, r2
 80074f6:	4619      	mov	r1, r3
 80074f8:	f7f9 fb2c 	bl	8000b54 <__aeabi_d2f>
 80074fc:	4604      	mov	r4, r0
						ZGX45RGG_150RPM_Constant.traject_qdd_max);
 80074fe:	4b50      	ldr	r3, [pc, #320]	@ (8007640 <update_control_loops+0x704>)
 8007500:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
				Trapezoidal_Evaluated(&revGen, &revEva,
 8007504:	4610      	mov	r0, r2
 8007506:	4619      	mov	r1, r3
 8007508:	f7f9 fb24 	bl	8000b54 <__aeabi_d2f>
 800750c:	4603      	mov	r3, r0
 800750e:	ee01 3a90 	vmov	s3, r3
 8007512:	ee01 4a10 	vmov	s2, r4
 8007516:	eef0 0a68 	vmov.f32	s1, s17
 800751a:	eeb0 0a48 	vmov.f32	s0, s16
 800751e:	4947      	ldr	r1, [pc, #284]	@ (800763c <update_control_loops+0x700>)
 8007520:	4848      	ldr	r0, [pc, #288]	@ (8007644 <update_control_loops+0x708>)
 8007522:	f7fc ff91 	bl	8004448 <Trapezoidal_Evaluated>

				revolute_axis.position = revEva.setposition;
 8007526:	4b45      	ldr	r3, [pc, #276]	@ (800763c <update_control_loops+0x700>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a43      	ldr	r2, [pc, #268]	@ (8007638 <update_control_loops+0x6fc>)
 800752c:	6013      	str	r3, [r2, #0]
				revolute_axis.velocity = revEva.setvelocity;
 800752e:	4b43      	ldr	r3, [pc, #268]	@ (800763c <update_control_loops+0x700>)
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	4a41      	ldr	r2, [pc, #260]	@ (8007638 <update_control_loops+0x6fc>)
 8007534:	6053      	str	r3, [r2, #4]

				if (revEva.isFinised) {
 8007536:	4b41      	ldr	r3, [pc, #260]	@ (800763c <update_control_loops+0x700>)
 8007538:	7c1b      	ldrb	r3, [r3, #16]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d00b      	beq.n	8007556 <update_control_loops+0x61a>
					revolute_axis.trajectory_active = false;
 800753e:	4b3e      	ldr	r3, [pc, #248]	@ (8007638 <update_control_loops+0x6fc>)
 8007540:	2200      	movs	r2, #0
 8007542:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
//					revolute_axis.position = revEva.setposition;
					revolute_axis.position = revolute_encoder.rads;
 8007546:	4b40      	ldr	r3, [pc, #256]	@ (8007648 <update_control_loops+0x70c>)
 8007548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800754a:	4a3b      	ldr	r2, [pc, #236]	@ (8007638 <update_control_loops+0x6fc>)
 800754c:	6013      	str	r3, [r2, #0]
					revolute_axis.velocity = 0.0f;
 800754e:	4b3a      	ldr	r3, [pc, #232]	@ (8007638 <update_control_loops+0x6fc>)
 8007550:	f04f 0200 	mov.w	r2, #0
 8007554:	605a      	str	r2, [r3, #4]
				}
			}

			// Check if BOTH axes are finished (or only revolute for homing)
			if (prisEva.isFinised && revEva.isFinised) {
 8007556:	4b34      	ldr	r3, [pc, #208]	@ (8007628 <update_control_loops+0x6ec>)
 8007558:	7c1b      	ldrb	r3, [r3, #16]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d009      	beq.n	8007572 <update_control_loops+0x636>
 800755e:	4b37      	ldr	r3, [pc, #220]	@ (800763c <update_control_loops+0x700>)
 8007560:	7c1b      	ldrb	r3, [r3, #16]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d005      	beq.n	8007572 <update_control_loops+0x636>
				motion_delay_timer = 0;
 8007566:	4b39      	ldr	r3, [pc, #228]	@ (800764c <update_control_loops+0x710>)
 8007568:	2200      	movs	r2, #0
 800756a:	601a      	str	r2, [r3, #0]
				motion_sequence_state = MOTION_PEN_DOWN_DELAY;
 800756c:	4b38      	ldr	r3, [pc, #224]	@ (8007650 <update_control_loops+0x714>)
 800756e:	2205      	movs	r2, #5
 8007570:	701a      	strb	r2, [r3, #0]
			}
		}
		last_sync_active = sync_motion_active;
 8007572:	4b38      	ldr	r3, [pc, #224]	@ (8007654 <update_control_loops+0x718>)
 8007574:	781a      	ldrb	r2, [r3, #0]
 8007576:	4b38      	ldr	r3, [pc, #224]	@ (8007658 <update_control_loops+0x71c>)
 8007578:	701a      	strb	r2, [r3, #0]
	}
		break;
 800757a:	e036      	b.n	80075ea <update_control_loops+0x6ae>

	case MOTION_PEN_DOWN_DELAY:
		if (++motion_delay_timer >= 500) {
 800757c:	4b33      	ldr	r3, [pc, #204]	@ (800764c <update_control_loops+0x710>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	3301      	adds	r3, #1
 8007582:	4a32      	ldr	r2, [pc, #200]	@ (800764c <update_control_loops+0x710>)
 8007584:	6013      	str	r3, [r2, #0]
 8007586:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800758a:	d32d      	bcc.n	80075e8 <update_control_loops+0x6ac>
			if (current_drawing_sequence.sequence_active
 800758c:	4b33      	ldr	r3, [pc, #204]	@ (800765c <update_control_loops+0x720>)
 800758e:	799b      	ldrb	r3, [r3, #6]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d01b      	beq.n	80075cc <update_control_loops+0x690>
					&& current_drawing_sequence.current_point > 0) {
 8007594:	4b31      	ldr	r3, [pc, #196]	@ (800765c <update_control_loops+0x720>)
 8007596:	795b      	ldrb	r3, [r3, #5]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d017      	beq.n	80075cc <update_control_loops+0x690>
				// 
				DrawingPoint_t current =
						current_drawing_sequence.points[current_drawing_sequence.current_point
 800759c:	4b2f      	ldr	r3, [pc, #188]	@ (800765c <update_control_loops+0x720>)
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	4b2e      	ldr	r3, [pc, #184]	@ (800765c <update_control_loops+0x720>)
 80075a2:	795b      	ldrb	r3, [r3, #5]
 80075a4:	4619      	mov	r1, r3
 80075a6:	460b      	mov	r3, r1
 80075a8:	005b      	lsls	r3, r3, #1
 80075aa:	440b      	add	r3, r1
 80075ac:	009b      	lsls	r3, r3, #2
 80075ae:	3b0c      	subs	r3, #12
 80075b0:	441a      	add	r2, r3
				DrawingPoint_t current =
 80075b2:	463b      	mov	r3, r7
 80075b4:	ca07      	ldmia	r2, {r0, r1, r2}
 80075b6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
								- 1];

				if (current.pen_down) {
 80075ba:	7a3b      	ldrb	r3, [r7, #8]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d002      	beq.n	80075c6 <update_control_loops+0x68a>
					plotter_pen_down();
 80075c0:	f002 fb80 	bl	8009cc4 <plotter_pen_down>
					&& current_drawing_sequence.current_point > 0) {
 80075c4:	e004      	b.n	80075d0 <update_control_loops+0x694>
				} else {
					plotter_pen_up();
 80075c6:	f002 fb6d 	bl	8009ca4 <plotter_pen_up>
					&& current_drawing_sequence.current_point > 0) {
 80075ca:	e001      	b.n	80075d0 <update_control_loops+0x694>
				}
			} else {
				//  - 
				plotter_pen_down();
 80075cc:	f002 fb7a 	bl	8009cc4 <plotter_pen_down>
			}
			motion_sequence_state = MOTION_COMPLETE;
 80075d0:	4b1f      	ldr	r3, [pc, #124]	@ (8007650 <update_control_loops+0x714>)
 80075d2:	2206      	movs	r2, #6
 80075d4:	701a      	strb	r2, [r3, #0]
		}
		break;
 80075d6:	e007      	b.n	80075e8 <update_control_loops+0x6ac>

	case MOTION_COMPLETE:
		motion_sequence_state = MOTION_IDLE;
 80075d8:	4b1d      	ldr	r3, [pc, #116]	@ (8007650 <update_control_loops+0x714>)
 80075da:	2200      	movs	r2, #0
 80075dc:	701a      	strb	r2, [r3, #0]
		break;
 80075de:	e004      	b.n	80075ea <update_control_loops+0x6ae>

	default:
		break;
 80075e0:	bf00      	nop
 80075e2:	e002      	b.n	80075ea <update_control_loops+0x6ae>
		break;
 80075e4:	bf00      	nop
 80075e6:	e000      	b.n	80075ea <update_control_loops+0x6ae>
		break;
 80075e8:	bf00      	nop
	}

	prismatic_axis.mm = prismatic_encoder.mm;
 80075ea:	4b12      	ldr	r3, [pc, #72]	@ (8007634 <update_control_loops+0x6f8>)
 80075ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075ee:	4a0d      	ldr	r2, [pc, #52]	@ (8007624 <update_control_loops+0x6e8>)
 80075f0:	6393      	str	r3, [r2, #56]	@ 0x38
	revolute_axis.deg = UnitConverter_angle(&converter_system,
 80075f2:	4b1b      	ldr	r3, [pc, #108]	@ (8007660 <update_control_loops+0x724>)
 80075f4:	edd3 7a00 	vldr	s15, [r3]
 80075f8:	220e      	movs	r2, #14
 80075fa:	210f      	movs	r1, #15
 80075fc:	eeb0 0a67 	vmov.f32	s0, s15
 8007600:	4818      	ldr	r0, [pc, #96]	@ (8007664 <update_control_loops+0x728>)
 8007602:	f7fd fab9 	bl	8004b78 <UnitConverter_angle>
 8007606:	eef0 7a40 	vmov.f32	s15, s0
 800760a:	4b0b      	ldr	r3, [pc, #44]	@ (8007638 <update_control_loops+0x6fc>)
 800760c:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
			normalized_position, UNIT_RADIAN, UNIT_DEGREE);
}
 8007610:	371c      	adds	r7, #28
 8007612:	46bd      	mov	sp, r7
 8007614:	ecbd 8b02 	vpop	{d8}
 8007618:	bd90      	pop	{r4, r7, pc}
 800761a:	bf00      	nop
 800761c:	200007eb 	.word	0x200007eb
 8007620:	200007ea 	.word	0x200007ea
 8007624:	20000704 	.word	0x20000704
 8007628:	200007b8 	.word	0x200007b8
 800762c:	20000080 	.word	0x20000080
 8007630:	20000790 	.word	0x20000790
 8007634:	20000984 	.word	0x20000984
 8007638:	20000748 	.word	0x20000748
 800763c:	200007cc 	.word	0x200007cc
 8007640:	20000000 	.word	0x20000000
 8007644:	200007a4 	.word	0x200007a4
 8007648:	200009e0 	.word	0x200009e0
 800764c:	200007e0 	.word	0x200007e0
 8007650:	2000078c 	.word	0x2000078c
 8007654:	200008b0 	.word	0x200008b0
 8007658:	200008d4 	.word	0x200008d4
 800765c:	200008b4 	.word	0x200008b4
 8007660:	200007fc 	.word	0x200007fc
 8007664:	20000d78 	.word	0x20000d78

08007668 <check_emergency_button>:

void check_emergency_button(void) {
 8007668:	b580      	push	{r7, lr}
 800766a:	b082      	sub	sp, #8
 800766c:	af00      	add	r7, sp, #0
	static uint32_t emer_debounce_counter = 0;
	const uint32_t EMER_DEBOUNCE_TIME = 50; // 50ms
 800766e:	2332      	movs	r3, #50	@ 0x32
 8007670:	607b      	str	r3, [r7, #4]

	bool current_state = (HAL_GPIO_ReadPin(EMER_GPIO_Port, EMER_Pin)
 8007672:	2110      	movs	r1, #16
 8007674:	4813      	ldr	r0, [pc, #76]	@ (80076c4 <check_emergency_button+0x5c>)
 8007676:	f005 fe7f 	bl	800d378 <HAL_GPIO_ReadPin>
 800767a:	4603      	mov	r3, r0
 800767c:	2b00      	cmp	r3, #0
 800767e:	bf0c      	ite	eq
 8007680:	2301      	moveq	r3, #1
 8007682:	2300      	movne	r3, #0
 8007684:	70fb      	strb	r3, [r7, #3]
			== GPIO_PIN_RESET);

	if (current_state) {
 8007686:	78fb      	ldrb	r3, [r7, #3]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d013      	beq.n	80076b4 <check_emergency_button+0x4c>
		emer_debounce_counter++;
 800768c:	4b0e      	ldr	r3, [pc, #56]	@ (80076c8 <check_emergency_button+0x60>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	3301      	adds	r3, #1
 8007692:	4a0d      	ldr	r2, [pc, #52]	@ (80076c8 <check_emergency_button+0x60>)
 8007694:	6013      	str	r3, [r2, #0]
		if (emer_debounce_counter >= EMER_DEBOUNCE_TIME) {
 8007696:	4b0c      	ldr	r3, [pc, #48]	@ (80076c8 <check_emergency_button+0x60>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	687a      	ldr	r2, [r7, #4]
 800769c:	429a      	cmp	r2, r3
 800769e:	d80c      	bhi.n	80076ba <check_emergency_button+0x52>
			if (safety_state != SAFETY_HARDWARE_EMERGENCY) {
 80076a0:	4b0a      	ldr	r3, [pc, #40]	@ (80076cc <check_emergency_button+0x64>)
 80076a2:	781b      	ldrb	r3, [r3, #0]
 80076a4:	2b02      	cmp	r3, #2
 80076a6:	d001      	beq.n	80076ac <check_emergency_button+0x44>
				trigger_hardware_emergency();
 80076a8:	f000 f880 	bl	80077ac <trigger_hardware_emergency>
			}
			emer_debounce_counter = EMER_DEBOUNCE_TIME; // Prevent overflow
 80076ac:	4a06      	ldr	r2, [pc, #24]	@ (80076c8 <check_emergency_button+0x60>)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6013      	str	r3, [r2, #0]
		}
	} else {
		emer_debounce_counter = 0;
	}
}
 80076b2:	e002      	b.n	80076ba <check_emergency_button+0x52>
		emer_debounce_counter = 0;
 80076b4:	4b04      	ldr	r3, [pc, #16]	@ (80076c8 <check_emergency_button+0x60>)
 80076b6:	2200      	movs	r2, #0
 80076b8:	601a      	str	r2, [r3, #0]
}
 80076ba:	bf00      	nop
 80076bc:	3708      	adds	r7, #8
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	bf00      	nop
 80076c4:	48000400 	.word	0x48000400
 80076c8:	200008d8 	.word	0x200008d8
 80076cc:	200007ed 	.word	0x200007ed

080076d0 <check_safety_conditions>:
//	 }
//	 }
//	 */
//}

void check_safety_conditions(void) {
 80076d0:	b580      	push	{r7, lr}
 80076d2:	af00      	add	r7, sp, #0
	if (tuning_mode || safety_state != SAFETY_NORMAL || homing_active)
 80076d4:	4b16      	ldr	r3, [pc, #88]	@ (8007730 <check_safety_conditions+0x60>)
 80076d6:	781b      	ldrb	r3, [r3, #0]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d127      	bne.n	800772c <check_safety_conditions+0x5c>
 80076dc:	4b15      	ldr	r3, [pc, #84]	@ (8007734 <check_safety_conditions+0x64>)
 80076de:	781b      	ldrb	r3, [r3, #0]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d123      	bne.n	800772c <check_safety_conditions+0x5c>
 80076e4:	4b14      	ldr	r3, [pc, #80]	@ (8007738 <check_safety_conditions+0x68>)
 80076e6:	781b      	ldrb	r3, [r3, #0]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d11f      	bne.n	800772c <check_safety_conditions+0x5c>
		return;

	if (up_photo && prismatic_axis.command_pos < 0.0f) {
 80076ec:	4b13      	ldr	r3, [pc, #76]	@ (800773c <check_safety_conditions+0x6c>)
 80076ee:	781b      	ldrb	r3, [r3, #0]
 80076f0:	b2db      	uxtb	r3, r3
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d00a      	beq.n	800770c <check_safety_conditions+0x3c>
 80076f6:	4b12      	ldr	r3, [pc, #72]	@ (8007740 <check_safety_conditions+0x70>)
 80076f8:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80076fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007704:	d502      	bpl.n	800770c <check_safety_conditions+0x3c>
		trigger_software_emergency();
 8007706:	f000 f81f 	bl	8007748 <trigger_software_emergency>
		return;
 800770a:	e010      	b.n	800772e <check_safety_conditions+0x5e>
	}

	if (low_photo && prismatic_axis.command_pos > 0.0f) {
 800770c:	4b0d      	ldr	r3, [pc, #52]	@ (8007744 <check_safety_conditions+0x74>)
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	b2db      	uxtb	r3, r3
 8007712:	2b00      	cmp	r3, #0
 8007714:	d00b      	beq.n	800772e <check_safety_conditions+0x5e>
 8007716:	4b0a      	ldr	r3, [pc, #40]	@ (8007740 <check_safety_conditions+0x70>)
 8007718:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800771c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007724:	dd03      	ble.n	800772e <check_safety_conditions+0x5e>
		trigger_software_emergency();
 8007726:	f000 f80f 	bl	8007748 <trigger_software_emergency>
		return;
 800772a:	e000      	b.n	800772e <check_safety_conditions+0x5e>
		return;
 800772c:	bf00      	nop
	}
}
 800772e:	bd80      	pop	{r7, pc}
 8007730:	20000334 	.word	0x20000334
 8007734:	200007ed 	.word	0x200007ed
 8007738:	200007eb 	.word	0x200007eb
 800773c:	200007e8 	.word	0x200007e8
 8007740:	20000704 	.word	0x20000704
 8007744:	200007e9 	.word	0x200007e9

08007748 <trigger_software_emergency>:

void trigger_software_emergency(void) {
 8007748:	b580      	push	{r7, lr}
 800774a:	af00      	add	r7, sp, #0
	if (safety_state == SAFETY_NORMAL) {
 800774c:	4b10      	ldr	r3, [pc, #64]	@ (8007790 <trigger_software_emergency+0x48>)
 800774e:	781b      	ldrb	r3, [r3, #0]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d11b      	bne.n	800778c <trigger_software_emergency+0x44>
		safety_state = SAFETY_SOFTWARE_EMERGENCY;
 8007754:	4b0e      	ldr	r3, [pc, #56]	@ (8007790 <trigger_software_emergency+0x48>)
 8007756:	2201      	movs	r2, #1
 8007758:	701a      	strb	r2, [r3, #0]
		emergency_stop_all_motors();
 800775a:	f000 f901 	bl	8007960 <emergency_stop_all_motors>
		safety_toggle_timer = 0;
 800775e:	4b0d      	ldr	r3, [pc, #52]	@ (8007794 <trigger_software_emergency+0x4c>)
 8007760:	2200      	movs	r2, #0
 8007762:	601a      	str	r2, [r3, #0]
		pilot_light_state = false;
 8007764:	4b0c      	ldr	r3, [pc, #48]	@ (8007798 <trigger_software_emergency+0x50>)
 8007766:	2200      	movs	r2, #0
 8007768:	701a      	strb	r2, [r3, #0]
		motion_sequence_state = MOTION_IDLE;
 800776a:	4b0c      	ldr	r3, [pc, #48]	@ (800779c <trigger_software_emergency+0x54>)
 800776c:	2200      	movs	r2, #0
 800776e:	701a      	strb	r2, [r3, #0]
		prismatic_axis.trajectory_active = false;
 8007770:	4b0b      	ldr	r3, [pc, #44]	@ (80077a0 <trigger_software_emergency+0x58>)
 8007772:	2200      	movs	r2, #0
 8007774:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
		revolute_axis.trajectory_active = false;
 8007778:	4b0a      	ldr	r3, [pc, #40]	@ (80077a4 <trigger_software_emergency+0x5c>)
 800777a:	2200      	movs	r2, #0
 800777c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

		// Exit joy mode if active
		if (joy_mode_active) {
 8007780:	4b09      	ldr	r3, [pc, #36]	@ (80077a8 <trigger_software_emergency+0x60>)
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d001      	beq.n	800778c <trigger_software_emergency+0x44>
			exit_joy_mode();
 8007788:	f000 fa0a 	bl	8007ba0 <exit_joy_mode>
		}
	}
}
 800778c:	bf00      	nop
 800778e:	bd80      	pop	{r7, pc}
 8007790:	200007ed 	.word	0x200007ed
 8007794:	200007f0 	.word	0x200007f0
 8007798:	200007f4 	.word	0x200007f4
 800779c:	2000078c 	.word	0x2000078c
 80077a0:	20000704 	.word	0x20000704
 80077a4:	20000748 	.word	0x20000748
 80077a8:	20000809 	.word	0x20000809

080077ac <trigger_hardware_emergency>:
//	// Exit joy mode if active
//	if (joy_mode_active) {
//		exit_joy_mode();
//	}
//}
void trigger_hardware_emergency(void) {
 80077ac:	b580      	push	{r7, lr}
 80077ae:	af00      	add	r7, sp, #0
	safety_state = SAFETY_HARDWARE_EMERGENCY;
 80077b0:	4b16      	ldr	r3, [pc, #88]	@ (800780c <trigger_hardware_emergency+0x60>)
 80077b2:	2202      	movs	r2, #2
 80077b4:	701a      	strb	r2, [r3, #0]
	hardware_emergency_triggered = true;
 80077b6:	4b16      	ldr	r3, [pc, #88]	@ (8007810 <trigger_hardware_emergency+0x64>)
 80077b8:	2201      	movs	r2, #1
 80077ba:	701a      	strb	r2, [r3, #0]
	emergency_stop_all_motors();
 80077bc:	f000 f8d0 	bl	8007960 <emergency_stop_all_motors>
	safety_toggle_timer = 0;
 80077c0:	4b14      	ldr	r3, [pc, #80]	@ (8007814 <trigger_hardware_emergency+0x68>)
 80077c2:	2200      	movs	r2, #0
 80077c4:	601a      	str	r2, [r3, #0]
	pilot_light_state = false;
 80077c6:	4b14      	ldr	r3, [pc, #80]	@ (8007818 <trigger_hardware_emergency+0x6c>)
 80077c8:	2200      	movs	r2, #0
 80077ca:	701a      	strb	r2, [r3, #0]

	// Ensure motion is completely stopped
	ensure_motion_idle();
 80077cc:	f001 fd88 	bl	80092e0 <ensure_motion_idle>

	// Reset trajectory structures
	memset(&prisEva, 0, sizeof(prisEva));
 80077d0:	2214      	movs	r2, #20
 80077d2:	2100      	movs	r1, #0
 80077d4:	4811      	ldr	r0, [pc, #68]	@ (800781c <trigger_hardware_emergency+0x70>)
 80077d6:	f00b fc05 	bl	8012fe4 <memset>
	memset(&revEva, 0, sizeof(revEva));
 80077da:	2214      	movs	r2, #20
 80077dc:	2100      	movs	r1, #0
 80077de:	4810      	ldr	r0, [pc, #64]	@ (8007820 <trigger_hardware_emergency+0x74>)
 80077e0:	f00b fc00 	bl	8012fe4 <memset>
	prisEva.isFinised = true;
 80077e4:	4b0d      	ldr	r3, [pc, #52]	@ (800781c <trigger_hardware_emergency+0x70>)
 80077e6:	2201      	movs	r2, #1
 80077e8:	741a      	strb	r2, [r3, #16]
	revEva.isFinised = true;
 80077ea:	4b0d      	ldr	r3, [pc, #52]	@ (8007820 <trigger_hardware_emergency+0x74>)
 80077ec:	2201      	movs	r2, #1
 80077ee:	741a      	strb	r2, [r3, #16]

	homing_active = false;
 80077f0:	4b0c      	ldr	r3, [pc, #48]	@ (8007824 <trigger_hardware_emergency+0x78>)
 80077f2:	2200      	movs	r2, #0
 80077f4:	701a      	strb	r2, [r3, #0]
	homing_state = HOMING_IDLE;
 80077f6:	4b0c      	ldr	r3, [pc, #48]	@ (8007828 <trigger_hardware_emergency+0x7c>)
 80077f8:	2200      	movs	r2, #0
 80077fa:	701a      	strb	r2, [r3, #0]

	// Exit joy mode if active
	if (joy_mode_active) {
 80077fc:	4b0b      	ldr	r3, [pc, #44]	@ (800782c <trigger_hardware_emergency+0x80>)
 80077fe:	781b      	ldrb	r3, [r3, #0]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d001      	beq.n	8007808 <trigger_hardware_emergency+0x5c>
		exit_joy_mode();
 8007804:	f000 f9cc 	bl	8007ba0 <exit_joy_mode>
	}
}
 8007808:	bf00      	nop
 800780a:	bd80      	pop	{r7, pc}
 800780c:	200007ed 	.word	0x200007ed
 8007810:	200007f5 	.word	0x200007f5
 8007814:	200007f0 	.word	0x200007f0
 8007818:	200007f4 	.word	0x200007f4
 800781c:	200007b8 	.word	0x200007b8
 8007820:	200007cc 	.word	0x200007cc
 8007824:	200007eb 	.word	0x200007eb
 8007828:	200007ea 	.word	0x200007ea
 800782c:	20000809 	.word	0x20000809

08007830 <clear_emergency_state>:
//    // Keep DFD for revolute axis (gravity compensation)
//    revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
//            revolute_encoder.rads, prismatic_encoder.mm / 1000.0f);
//}

void clear_emergency_state(void) {
 8007830:	b580      	push	{r7, lr}
 8007832:	af00      	add	r7, sp, #0
	// First ensure everything is stopped
	ensure_motion_idle();
 8007834:	f001 fd54 	bl	80092e0 <ensure_motion_idle>
	emergency_stop_all_motors();
 8007838:	f000 f892 	bl	8007960 <emergency_stop_all_motors>

	// Reset trajectory structures completely
	memset(&prisEva, 0, sizeof(prisEva));
 800783c:	2214      	movs	r2, #20
 800783e:	2100      	movs	r1, #0
 8007840:	4839      	ldr	r0, [pc, #228]	@ (8007928 <clear_emergency_state+0xf8>)
 8007842:	f00b fbcf 	bl	8012fe4 <memset>
	memset(&revEva, 0, sizeof(revEva));
 8007846:	2214      	movs	r2, #20
 8007848:	2100      	movs	r1, #0
 800784a:	4838      	ldr	r0, [pc, #224]	@ (800792c <clear_emergency_state+0xfc>)
 800784c:	f00b fbca 	bl	8012fe4 <memset>
	prisEva.isFinised = true;
 8007850:	4b35      	ldr	r3, [pc, #212]	@ (8007928 <clear_emergency_state+0xf8>)
 8007852:	2201      	movs	r2, #1
 8007854:	741a      	strb	r2, [r3, #16]
	revEva.isFinised = true;
 8007856:	4b35      	ldr	r3, [pc, #212]	@ (800792c <clear_emergency_state+0xfc>)
 8007858:	2201      	movs	r2, #1
 800785a:	741a      	strb	r2, [r3, #16]

	// Set positions for holding
	prismatic_axis.position = prismatic_encoder.mm;
 800785c:	4b34      	ldr	r3, [pc, #208]	@ (8007930 <clear_emergency_state+0x100>)
 800785e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007860:	4a34      	ldr	r2, [pc, #208]	@ (8007934 <clear_emergency_state+0x104>)
 8007862:	6013      	str	r3, [r2, #0]
	revolute_axis.position = revolute_encoder.rads;
 8007864:	4b34      	ldr	r3, [pc, #208]	@ (8007938 <clear_emergency_state+0x108>)
 8007866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007868:	4a34      	ldr	r2, [pc, #208]	@ (800793c <clear_emergency_state+0x10c>)
 800786a:	6013      	str	r3, [r2, #0]
	prismatic_axis.target_pos = prismatic_axis.position;
 800786c:	4b31      	ldr	r3, [pc, #196]	@ (8007934 <clear_emergency_state+0x104>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4a30      	ldr	r2, [pc, #192]	@ (8007934 <clear_emergency_state+0x104>)
 8007872:	6113      	str	r3, [r2, #16]
	revolute_axis.target_pos = revolute_axis.position;
 8007874:	4b31      	ldr	r3, [pc, #196]	@ (800793c <clear_emergency_state+0x10c>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4a30      	ldr	r2, [pc, #192]	@ (800793c <clear_emergency_state+0x10c>)
 800787a:	6113      	str	r3, [r2, #16]

	// Clear all velocities and commands
	prismatic_axis.command_vel = 0.0f;
 800787c:	4b2d      	ldr	r3, [pc, #180]	@ (8007934 <clear_emergency_state+0x104>)
 800787e:	f04f 0200 	mov.w	r2, #0
 8007882:	629a      	str	r2, [r3, #40]	@ 0x28
	revolute_axis.command_vel = 0.0f;
 8007884:	4b2d      	ldr	r3, [pc, #180]	@ (800793c <clear_emergency_state+0x10c>)
 8007886:	f04f 0200 	mov.w	r2, #0
 800788a:	629a      	str	r2, [r3, #40]	@ 0x28
	prismatic_axis.velocity = 0.0f;
 800788c:	4b29      	ldr	r3, [pc, #164]	@ (8007934 <clear_emergency_state+0x104>)
 800788e:	f04f 0200 	mov.w	r2, #0
 8007892:	605a      	str	r2, [r3, #4]
	revolute_axis.velocity = 0.0f;
 8007894:	4b29      	ldr	r3, [pc, #164]	@ (800793c <clear_emergency_state+0x10c>)
 8007896:	f04f 0200 	mov.w	r2, #0
 800789a:	605a      	str	r2, [r3, #4]
	prismatic_axis.command_pos = 0.0f;
 800789c:	4b25      	ldr	r3, [pc, #148]	@ (8007934 <clear_emergency_state+0x104>)
 800789e:	f04f 0200 	mov.w	r2, #0
 80078a2:	625a      	str	r2, [r3, #36]	@ 0x24
	revolute_axis.command_pos = 0.0f;
 80078a4:	4b25      	ldr	r3, [pc, #148]	@ (800793c <clear_emergency_state+0x10c>)
 80078a6:	f04f 0200 	mov.w	r2, #0
 80078aa:	625a      	str	r2, [r3, #36]	@ 0x24

	// Clear feedforward
	prismatic_axis.ffd = 0.0f;
 80078ac:	4b21      	ldr	r3, [pc, #132]	@ (8007934 <clear_emergency_state+0x104>)
 80078ae:	f04f 0200 	mov.w	r2, #0
 80078b2:	631a      	str	r2, [r3, #48]	@ 0x30
	prismatic_axis.dfd = 0.0f;
 80078b4:	4b1f      	ldr	r3, [pc, #124]	@ (8007934 <clear_emergency_state+0x104>)
 80078b6:	f04f 0200 	mov.w	r2, #0
 80078ba:	62da      	str	r2, [r3, #44]	@ 0x2c
	revolute_axis.ffd = 0.0f;
 80078bc:	4b1f      	ldr	r3, [pc, #124]	@ (800793c <clear_emergency_state+0x10c>)
 80078be:	f04f 0200 	mov.w	r2, #0
 80078c2:	631a      	str	r2, [r3, #48]	@ 0x30
	revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 80078c4:	4b1c      	ldr	r3, [pc, #112]	@ (8007938 <clear_emergency_state+0x108>)
 80078c6:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
			revolute_encoder.rads, prismatic_encoder.mm / 1000.0f);
 80078ca:	4b19      	ldr	r3, [pc, #100]	@ (8007930 <clear_emergency_state+0x100>)
 80078cc:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
	revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 80078d0:	ed9f 6a1b 	vldr	s12, [pc, #108]	@ 8007940 <clear_emergency_state+0x110>
 80078d4:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80078d8:	eef0 0a66 	vmov.f32	s1, s13
 80078dc:	eeb0 0a47 	vmov.f32	s0, s14
 80078e0:	4818      	ldr	r0, [pc, #96]	@ (8007944 <clear_emergency_state+0x114>)
 80078e2:	f7f9 feca 	bl	800167a <REVOLUTE_MOTOR_DFD_Compute>
 80078e6:	eef0 7a40 	vmov.f32	s15, s0
 80078ea:	4b14      	ldr	r3, [pc, #80]	@ (800793c <clear_emergency_state+0x10c>)
 80078ec:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	// Clear emergency state
	safety_state = SAFETY_NORMAL;
 80078f0:	4b15      	ldr	r3, [pc, #84]	@ (8007948 <clear_emergency_state+0x118>)
 80078f2:	2200      	movs	r2, #0
 80078f4:	701a      	strb	r2, [r3, #0]
	hardware_emergency_triggered = false;
 80078f6:	4b15      	ldr	r3, [pc, #84]	@ (800794c <clear_emergency_state+0x11c>)
 80078f8:	2200      	movs	r2, #0
 80078fa:	701a      	strb	r2, [r3, #0]
	safety_toggle_timer = 0;
 80078fc:	4b14      	ldr	r3, [pc, #80]	@ (8007950 <clear_emergency_state+0x120>)
 80078fe:	2200      	movs	r2, #0
 8007900:	601a      	str	r2, [r3, #0]
	pilot_light_state = false;
 8007902:	4b14      	ldr	r3, [pc, #80]	@ (8007954 <clear_emergency_state+0x124>)
 8007904:	2200      	movs	r2, #0
 8007906:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(PILOT_GPIO_Port, PILOT_Pin, GPIO_PIN_RESET);
 8007908:	2200      	movs	r2, #0
 800790a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800790e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007912:	f005 fd49 	bl	800d3a8 <HAL_GPIO_WritePin>
	up_photo = false;
 8007916:	4b10      	ldr	r3, [pc, #64]	@ (8007958 <clear_emergency_state+0x128>)
 8007918:	2200      	movs	r2, #0
 800791a:	701a      	strb	r2, [r3, #0]
	low_photo = false;
 800791c:	4b0f      	ldr	r3, [pc, #60]	@ (800795c <clear_emergency_state+0x12c>)
 800791e:	2200      	movs	r2, #0
 8007920:	701a      	strb	r2, [r3, #0]
}
 8007922:	bf00      	nop
 8007924:	bd80      	pop	{r7, pc}
 8007926:	bf00      	nop
 8007928:	200007b8 	.word	0x200007b8
 800792c:	200007cc 	.word	0x200007cc
 8007930:	20000984 	.word	0x20000984
 8007934:	20000704 	.word	0x20000704
 8007938:	200009e0 	.word	0x200009e0
 800793c:	20000748 	.word	0x20000748
 8007940:	447a0000 	.word	0x447a0000
 8007944:	20000b14 	.word	0x20000b14
 8007948:	200007ed 	.word	0x200007ed
 800794c:	200007f5 	.word	0x200007f5
 8007950:	200007f0 	.word	0x200007f0
 8007954:	200007f4 	.word	0x200007f4
 8007958:	200007e8 	.word	0x200007e8
 800795c:	200007e9 	.word	0x200007e9

08007960 <emergency_stop_all_motors>:

void emergency_stop_all_motors(void) {
 8007960:	b580      	push	{r7, lr}
 8007962:	af00      	add	r7, sp, #0
	MDXX_set_range(&prismatic_motor, 2000, 0);
 8007964:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 80079a4 <emergency_stop_all_motors+0x44>
 8007968:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 80079a8 <emergency_stop_all_motors+0x48>
 800796c:	480f      	ldr	r0, [pc, #60]	@ (80079ac <emergency_stop_all_motors+0x4c>)
 800796e:	f7f9 fd09 	bl	8001384 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, 0);
 8007972:	eddf 0a0c 	vldr	s1, [pc, #48]	@ 80079a4 <emergency_stop_all_motors+0x44>
 8007976:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 80079a8 <emergency_stop_all_motors+0x48>
 800797a:	480d      	ldr	r0, [pc, #52]	@ (80079b0 <emergency_stop_all_motors+0x50>)
 800797c:	f7f9 fd02 	bl	8001384 <MDXX_set_range>

	prismatic_axis.command_pos = 0.0f;
 8007980:	4b0c      	ldr	r3, [pc, #48]	@ (80079b4 <emergency_stop_all_motors+0x54>)
 8007982:	f04f 0200 	mov.w	r2, #0
 8007986:	625a      	str	r2, [r3, #36]	@ 0x24
	revolute_axis.command_pos = 0.0f;
 8007988:	4b0b      	ldr	r3, [pc, #44]	@ (80079b8 <emergency_stop_all_motors+0x58>)
 800798a:	f04f 0200 	mov.w	r2, #0
 800798e:	625a      	str	r2, [r3, #36]	@ 0x24
	prismatic_axis.command_vel = 0.0f;
 8007990:	4b08      	ldr	r3, [pc, #32]	@ (80079b4 <emergency_stop_all_motors+0x54>)
 8007992:	f04f 0200 	mov.w	r2, #0
 8007996:	629a      	str	r2, [r3, #40]	@ 0x28
	revolute_axis.command_vel = 0.0f;
 8007998:	4b07      	ldr	r3, [pc, #28]	@ (80079b8 <emergency_stop_all_motors+0x58>)
 800799a:	f04f 0200 	mov.w	r2, #0
 800799e:	629a      	str	r2, [r3, #40]	@ 0x28
//	PID_CONTROLLER_Reset(&prismatic_velocity_pid);
//	PID_CONTROLLER_Reset(&revolute_position_pid);
//	PID_CONTROLLER_Reset(&revolute_velocity_pid);
//	PID_CONTROLLER_Reset(&revolute_velocity_pid);

}
 80079a0:	bf00      	nop
 80079a2:	bd80      	pop	{r7, pc}
 80079a4:	00000000 	.word	0x00000000
 80079a8:	44fa0000 	.word	0x44fa0000
 80079ac:	200008ec 	.word	0x200008ec
 80079b0:	20000938 	.word	0x20000938
 80079b4:	20000704 	.word	0x20000704
 80079b8:	20000748 	.word	0x20000748

080079bc <update_safety_system>:

void update_safety_system(void) {
 80079bc:	b580      	push	{r7, lr}
 80079be:	af00      	add	r7, sp, #0
	// Don't control pilot light if joy mode is active
	if (joy_mode_active) {
 80079c0:	4b3a      	ldr	r3, [pc, #232]	@ (8007aac <update_safety_system+0xf0>)
 80079c2:	781b      	ldrb	r3, [r3, #0]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d16e      	bne.n	8007aa6 <update_safety_system+0xea>
		return; // Let joy mode handle pilot light
	}

	if (safety_state == SAFETY_SOFTWARE_EMERGENCY) {
 80079c8:	4b39      	ldr	r3, [pc, #228]	@ (8007ab0 <update_safety_system+0xf4>)
 80079ca:	781b      	ldrb	r3, [r3, #0]
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	d11f      	bne.n	8007a10 <update_safety_system+0x54>
		if (++safety_toggle_timer >= SAFETY_TOGGLE_PERIOD) {
 80079d0:	4b38      	ldr	r3, [pc, #224]	@ (8007ab4 <update_safety_system+0xf8>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	3301      	adds	r3, #1
 80079d6:	4a37      	ldr	r2, [pc, #220]	@ (8007ab4 <update_safety_system+0xf8>)
 80079d8:	6013      	str	r3, [r2, #0]
 80079da:	2bf9      	cmp	r3, #249	@ 0xf9
 80079dc:	d918      	bls.n	8007a10 <update_safety_system+0x54>
			HAL_GPIO_TogglePin(PILOT_GPIO_Port, PILOT_Pin);
 80079de:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80079e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80079e6:	f005 fcf7 	bl	800d3d8 <HAL_GPIO_TogglePin>
			pilot_light_state = !pilot_light_state;
 80079ea:	4b33      	ldr	r3, [pc, #204]	@ (8007ab8 <update_safety_system+0xfc>)
 80079ec:	781b      	ldrb	r3, [r3, #0]
 80079ee:	b2db      	uxtb	r3, r3
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	bf14      	ite	ne
 80079f4:	2301      	movne	r3, #1
 80079f6:	2300      	moveq	r3, #0
 80079f8:	b2db      	uxtb	r3, r3
 80079fa:	f083 0301 	eor.w	r3, r3, #1
 80079fe:	b2db      	uxtb	r3, r3
 8007a00:	f003 0301 	and.w	r3, r3, #1
 8007a04:	b2da      	uxtb	r2, r3
 8007a06:	4b2c      	ldr	r3, [pc, #176]	@ (8007ab8 <update_safety_system+0xfc>)
 8007a08:	701a      	strb	r2, [r3, #0]
			safety_toggle_timer = 0;
 8007a0a:	4b2a      	ldr	r3, [pc, #168]	@ (8007ab4 <update_safety_system+0xf8>)
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	601a      	str	r2, [r3, #0]
		}
	}

	if (safety_state == SAFETY_HARDWARE_EMERGENCY) {
 8007a10:	4b27      	ldr	r3, [pc, #156]	@ (8007ab0 <update_safety_system+0xf4>)
 8007a12:	781b      	ldrb	r3, [r3, #0]
 8007a14:	2b02      	cmp	r3, #2
 8007a16:	d134      	bne.n	8007a82 <update_safety_system+0xc6>
		if (HAL_GPIO_ReadPin(EMER_GPIO_Port, EMER_Pin) == GPIO_PIN_SET) {
 8007a18:	2110      	movs	r1, #16
 8007a1a:	4828      	ldr	r0, [pc, #160]	@ (8007abc <update_safety_system+0x100>)
 8007a1c:	f005 fcac 	bl	800d378 <HAL_GPIO_ReadPin>
 8007a20:	4603      	mov	r3, r0
 8007a22:	2b01      	cmp	r3, #1
 8007a24:	d120      	bne.n	8007a68 <update_safety_system+0xac>
			if (++safety_toggle_timer >= SAFETY_TOGGLE_PERIOD) {
 8007a26:	4b23      	ldr	r3, [pc, #140]	@ (8007ab4 <update_safety_system+0xf8>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	3301      	adds	r3, #1
 8007a2c:	4a21      	ldr	r2, [pc, #132]	@ (8007ab4 <update_safety_system+0xf8>)
 8007a2e:	6013      	str	r3, [r2, #0]
 8007a30:	2bf9      	cmp	r3, #249	@ 0xf9
 8007a32:	d926      	bls.n	8007a82 <update_safety_system+0xc6>
				HAL_GPIO_TogglePin(PILOT_GPIO_Port, PILOT_Pin);
 8007a34:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007a38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007a3c:	f005 fccc 	bl	800d3d8 <HAL_GPIO_TogglePin>
				pilot_light_state = !pilot_light_state;
 8007a40:	4b1d      	ldr	r3, [pc, #116]	@ (8007ab8 <update_safety_system+0xfc>)
 8007a42:	781b      	ldrb	r3, [r3, #0]
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	bf14      	ite	ne
 8007a4a:	2301      	movne	r3, #1
 8007a4c:	2300      	moveq	r3, #0
 8007a4e:	b2db      	uxtb	r3, r3
 8007a50:	f083 0301 	eor.w	r3, r3, #1
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	f003 0301 	and.w	r3, r3, #1
 8007a5a:	b2da      	uxtb	r2, r3
 8007a5c:	4b16      	ldr	r3, [pc, #88]	@ (8007ab8 <update_safety_system+0xfc>)
 8007a5e:	701a      	strb	r2, [r3, #0]
				safety_toggle_timer = 0;
 8007a60:	4b14      	ldr	r3, [pc, #80]	@ (8007ab4 <update_safety_system+0xf8>)
 8007a62:	2200      	movs	r2, #0
 8007a64:	601a      	str	r2, [r3, #0]
 8007a66:	e00c      	b.n	8007a82 <update_safety_system+0xc6>
			}
		} else {
			HAL_GPIO_WritePin(PILOT_GPIO_Port, PILOT_Pin, GPIO_PIN_RESET);
 8007a68:	2200      	movs	r2, #0
 8007a6a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007a6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007a72:	f005 fc99 	bl	800d3a8 <HAL_GPIO_WritePin>
			pilot_light_state = false;
 8007a76:	4b10      	ldr	r3, [pc, #64]	@ (8007ab8 <update_safety_system+0xfc>)
 8007a78:	2200      	movs	r2, #0
 8007a7a:	701a      	strb	r2, [r3, #0]
			safety_toggle_timer = 0;
 8007a7c:	4b0d      	ldr	r3, [pc, #52]	@ (8007ab4 <update_safety_system+0xf8>)
 8007a7e:	2200      	movs	r2, #0
 8007a80:	601a      	str	r2, [r3, #0]
		}
	}

	if (safety_state == SAFETY_NORMAL) {
 8007a82:	4b0b      	ldr	r3, [pc, #44]	@ (8007ab0 <update_safety_system+0xf4>)
 8007a84:	781b      	ldrb	r3, [r3, #0]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d10e      	bne.n	8007aa8 <update_safety_system+0xec>
		HAL_GPIO_WritePin(PILOT_GPIO_Port, PILOT_Pin, GPIO_PIN_RESET);
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007a90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007a94:	f005 fc88 	bl	800d3a8 <HAL_GPIO_WritePin>
		pilot_light_state = false;
 8007a98:	4b07      	ldr	r3, [pc, #28]	@ (8007ab8 <update_safety_system+0xfc>)
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	701a      	strb	r2, [r3, #0]
		safety_toggle_timer = 0;
 8007a9e:	4b05      	ldr	r3, [pc, #20]	@ (8007ab4 <update_safety_system+0xf8>)
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	601a      	str	r2, [r3, #0]
 8007aa4:	e000      	b.n	8007aa8 <update_safety_system+0xec>
		return; // Let joy mode handle pilot light
 8007aa6:	bf00      	nop
	}
}
 8007aa8:	bd80      	pop	{r7, pc}
 8007aaa:	bf00      	nop
 8007aac:	20000809 	.word	0x20000809
 8007ab0:	200007ed 	.word	0x200007ed
 8007ab4:	200007f0 	.word	0x200007f0
 8007ab8:	200007f4 	.word	0x200007f4
 8007abc:	48000400 	.word	0x48000400

08007ac0 <is_emergency_active>:

bool is_emergency_active(void) {
 8007ac0:	b480      	push	{r7}
 8007ac2:	af00      	add	r7, sp, #0
	return (safety_state != SAFETY_NORMAL);
 8007ac4:	4b05      	ldr	r3, [pc, #20]	@ (8007adc <is_emergency_active+0x1c>)
 8007ac6:	781b      	ldrb	r3, [r3, #0]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	bf14      	ite	ne
 8007acc:	2301      	movne	r3, #1
 8007ace:	2300      	moveq	r3, #0
 8007ad0:	b2db      	uxtb	r3, r3
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr
 8007adc:	200007ed 	.word	0x200007ed

08007ae0 <enter_joy_mode>:

void enter_joy_mode(void) {
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	af00      	add	r7, sp, #0
	if (is_emergency_active() || homing_active || joy_mode_active) {
 8007ae4:	f7ff ffec 	bl	8007ac0 <is_emergency_active>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d142      	bne.n	8007b74 <enter_joy_mode+0x94>
 8007aee:	4b22      	ldr	r3, [pc, #136]	@ (8007b78 <enter_joy_mode+0x98>)
 8007af0:	781b      	ldrb	r3, [r3, #0]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d13e      	bne.n	8007b74 <enter_joy_mode+0x94>
 8007af6:	4b21      	ldr	r3, [pc, #132]	@ (8007b7c <enter_joy_mode+0x9c>)
 8007af8:	781b      	ldrb	r3, [r3, #0]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d13a      	bne.n	8007b74 <enter_joy_mode+0x94>
		return;
	}

	ensure_motion_idle();
 8007afe:	f001 fbef 	bl	80092e0 <ensure_motion_idle>

	joy_mode_active = true;
 8007b02:	4b1e      	ldr	r3, [pc, #120]	@ (8007b7c <enter_joy_mode+0x9c>)
 8007b04:	2201      	movs	r2, #1
 8007b06:	701a      	strb	r2, [r3, #0]
	joy_mode_state = JOY_MODE_INITIAL_CONTROL; // Start in initial control state
 8007b08:	4b1d      	ldr	r3, [pc, #116]	@ (8007b80 <enter_joy_mode+0xa0>)
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	701a      	strb	r2, [r3, #0]

	// Reset all joy mode data
	reset_joy_mode_data();
 8007b0e:	f000 f9b9 	bl	8007e84 <reset_joy_mode_data>

	// Turn on pilot light to indicate joy mode
	HAL_GPIO_WritePin(PILOT_GPIO_Port, PILOT_Pin, GPIO_PIN_SET);
 8007b12:	2201      	movs	r2, #1
 8007b14:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007b18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007b1c:	f005 fc44 	bl	800d3a8 <HAL_GPIO_WritePin>
	joy_mode_pilot_state = true;
 8007b20:	4b18      	ldr	r3, [pc, #96]	@ (8007b84 <enter_joy_mode+0xa4>)
 8007b22:	2201      	movs	r2, #1
 8007b24:	701a      	strb	r2, [r3, #0]
	joy_mode_pilot_timer = 0;
 8007b26:	4b18      	ldr	r3, [pc, #96]	@ (8007b88 <enter_joy_mode+0xa8>)
 8007b28:	2200      	movs	r2, #0
 8007b2a:	601a      	str	r2, [r3, #0]

	// Stop any current motion
	motion_sequence_state = MOTION_IDLE;
 8007b2c:	4b17      	ldr	r3, [pc, #92]	@ (8007b8c <enter_joy_mode+0xac>)
 8007b2e:	2200      	movs	r2, #0
 8007b30:	701a      	strb	r2, [r3, #0]
	prismatic_axis.trajectory_active = false;
 8007b32:	4b17      	ldr	r3, [pc, #92]	@ (8007b90 <enter_joy_mode+0xb0>)
 8007b34:	2200      	movs	r2, #0
 8007b36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	revolute_axis.trajectory_active = false;
 8007b3a:	4b16      	ldr	r3, [pc, #88]	@ (8007b94 <enter_joy_mode+0xb4>)
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

	// Initialize position holding at current positions
	prismatic_axis.position = prismatic_encoder.mm;
 8007b42:	4b15      	ldr	r3, [pc, #84]	@ (8007b98 <enter_joy_mode+0xb8>)
 8007b44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b46:	4a12      	ldr	r2, [pc, #72]	@ (8007b90 <enter_joy_mode+0xb0>)
 8007b48:	6013      	str	r3, [r2, #0]
	revolute_axis.position = revolute_encoder.rads;
 8007b4a:	4b14      	ldr	r3, [pc, #80]	@ (8007b9c <enter_joy_mode+0xbc>)
 8007b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b4e:	4a11      	ldr	r2, [pc, #68]	@ (8007b94 <enter_joy_mode+0xb4>)
 8007b50:	6013      	str	r3, [r2, #0]

	// Reset motor commands
	prismatic_axis.command_pos = 0.0f;
 8007b52:	4b0f      	ldr	r3, [pc, #60]	@ (8007b90 <enter_joy_mode+0xb0>)
 8007b54:	f04f 0200 	mov.w	r2, #0
 8007b58:	625a      	str	r2, [r3, #36]	@ 0x24
	revolute_axis.command_pos = 0.0f;
 8007b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8007b94 <enter_joy_mode+0xb4>)
 8007b5c:	f04f 0200 	mov.w	r2, #0
 8007b60:	625a      	str	r2, [r3, #36]	@ 0x24
	prismatic_axis.command_vel = 0.0f;
 8007b62:	4b0b      	ldr	r3, [pc, #44]	@ (8007b90 <enter_joy_mode+0xb0>)
 8007b64:	f04f 0200 	mov.w	r2, #0
 8007b68:	629a      	str	r2, [r3, #40]	@ 0x28
	revolute_axis.command_vel = 0.0f;
 8007b6a:	4b0a      	ldr	r3, [pc, #40]	@ (8007b94 <enter_joy_mode+0xb4>)
 8007b6c:	f04f 0200 	mov.w	r2, #0
 8007b70:	629a      	str	r2, [r3, #40]	@ 0x28
 8007b72:	e000      	b.n	8007b76 <enter_joy_mode+0x96>
		return;
 8007b74:	bf00      	nop
	// Reset PID controllers
//	PID_CONTROLLER_Reset(&prismatic_position_pid);
//	PID_CONTROLLER_Reset(&prismatic_velocity_pid);
//	PID_CONTROLLER_Reset(&revolute_position_pid);
//	PID_CONTROLLER_Reset(&revolute_velocity_pid);
}
 8007b76:	bd80      	pop	{r7, pc}
 8007b78:	200007eb 	.word	0x200007eb
 8007b7c:	20000809 	.word	0x20000809
 8007b80:	20000808 	.word	0x20000808
 8007b84:	20000864 	.word	0x20000864
 8007b88:	20000860 	.word	0x20000860
 8007b8c:	2000078c 	.word	0x2000078c
 8007b90:	20000704 	.word	0x20000704
 8007b94:	20000748 	.word	0x20000748
 8007b98:	20000984 	.word	0x20000984
 8007b9c:	200009e0 	.word	0x200009e0

08007ba0 <exit_joy_mode>:

/* Updated exit joy mode to handle cleanup properly */
void exit_joy_mode(void) {
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	af00      	add	r7, sp, #0
	joy_mode_active = false;
 8007ba4:	4b2c      	ldr	r3, [pc, #176]	@ (8007c58 <exit_joy_mode+0xb8>)
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	701a      	strb	r2, [r3, #0]
	joy_mode_state = JOY_MODE_IDLE;
 8007baa:	4b2c      	ldr	r3, [pc, #176]	@ (8007c5c <exit_joy_mode+0xbc>)
 8007bac:	2200      	movs	r2, #0
 8007bae:	701a      	strb	r2, [r3, #0]

	// Reset all data
	reset_joy_mode_data();
 8007bb0:	f000 f968 	bl	8007e84 <reset_joy_mode_data>

	// Turn off pilot light
	HAL_GPIO_WritePin(PILOT_GPIO_Port, PILOT_Pin, GPIO_PIN_RESET);
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007bba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007bbe:	f005 fbf3 	bl	800d3a8 <HAL_GPIO_WritePin>
	joy_mode_pilot_state = false;
 8007bc2:	4b27      	ldr	r3, [pc, #156]	@ (8007c60 <exit_joy_mode+0xc0>)
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	701a      	strb	r2, [r3, #0]
	joy_mode_pilot_timer = 0;
 8007bc8:	4b26      	ldr	r3, [pc, #152]	@ (8007c64 <exit_joy_mode+0xc4>)
 8007bca:	2200      	movs	r2, #0
 8007bcc:	601a      	str	r2, [r3, #0]

	// DON'T stop motors - hold current position
	// Set current positions as target positions for holding
	prismatic_axis.position = prismatic_encoder.mm;
 8007bce:	4b26      	ldr	r3, [pc, #152]	@ (8007c68 <exit_joy_mode+0xc8>)
 8007bd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007bd2:	4a26      	ldr	r2, [pc, #152]	@ (8007c6c <exit_joy_mode+0xcc>)
 8007bd4:	6013      	str	r3, [r2, #0]
	revolute_axis.position = revolute_encoder.rads;
 8007bd6:	4b26      	ldr	r3, [pc, #152]	@ (8007c70 <exit_joy_mode+0xd0>)
 8007bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bda:	4a26      	ldr	r2, [pc, #152]	@ (8007c74 <exit_joy_mode+0xd4>)
 8007bdc:	6013      	str	r3, [r2, #0]

	// Reset velocities and feedforward terms
	prismatic_axis.command_vel = 0.0f;
 8007bde:	4b23      	ldr	r3, [pc, #140]	@ (8007c6c <exit_joy_mode+0xcc>)
 8007be0:	f04f 0200 	mov.w	r2, #0
 8007be4:	629a      	str	r2, [r3, #40]	@ 0x28
	revolute_axis.command_vel = 0.0f;
 8007be6:	4b23      	ldr	r3, [pc, #140]	@ (8007c74 <exit_joy_mode+0xd4>)
 8007be8:	f04f 0200 	mov.w	r2, #0
 8007bec:	629a      	str	r2, [r3, #40]	@ 0x28
	prismatic_axis.ffd = 0.0f;
 8007bee:	4b1f      	ldr	r3, [pc, #124]	@ (8007c6c <exit_joy_mode+0xcc>)
 8007bf0:	f04f 0200 	mov.w	r2, #0
 8007bf4:	631a      	str	r2, [r3, #48]	@ 0x30
	prismatic_axis.dfd = 0.0f;
 8007bf6:	4b1d      	ldr	r3, [pc, #116]	@ (8007c6c <exit_joy_mode+0xcc>)
 8007bf8:	f04f 0200 	mov.w	r2, #0
 8007bfc:	62da      	str	r2, [r3, #44]	@ 0x2c
	revolute_axis.ffd = 0.0f;
 8007bfe:	4b1d      	ldr	r3, [pc, #116]	@ (8007c74 <exit_joy_mode+0xd4>)
 8007c00:	f04f 0200 	mov.w	r2, #0
 8007c04:	631a      	str	r2, [r3, #48]	@ 0x30

	// Keep DFD for revolute axis (gravity compensation)
	revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8007c06:	4b1a      	ldr	r3, [pc, #104]	@ (8007c70 <exit_joy_mode+0xd0>)
 8007c08:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
			revolute_encoder.rads, prismatic_encoder.mm / 1000.0f);
 8007c0c:	4b16      	ldr	r3, [pc, #88]	@ (8007c68 <exit_joy_mode+0xc8>)
 8007c0e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
	revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8007c12:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8007c78 <exit_joy_mode+0xd8>
 8007c16:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8007c1a:	eef0 0a66 	vmov.f32	s1, s13
 8007c1e:	eeb0 0a47 	vmov.f32	s0, s14
 8007c22:	4816      	ldr	r0, [pc, #88]	@ (8007c7c <exit_joy_mode+0xdc>)
 8007c24:	f7f9 fd29 	bl	800167a <REVOLUTE_MOTOR_DFD_Compute>
 8007c28:	eef0 7a40 	vmov.f32	s15, s0
 8007c2c:	4b11      	ldr	r3, [pc, #68]	@ (8007c74 <exit_joy_mode+0xd4>)
 8007c2e:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
//	PID_CONTROLLER_Reset(&revolute_position_pid);
//	PID_CONTROLLER_Reset(&revolute_velocity_pid);
//	PID_CONTROLLER_Reset(&revolute_velocity_pid);

	// Reset motion state
	motion_sequence_state = MOTION_IDLE;
 8007c32:	4b13      	ldr	r3, [pc, #76]	@ (8007c80 <exit_joy_mode+0xe0>)
 8007c34:	2200      	movs	r2, #0
 8007c36:	701a      	strb	r2, [r3, #0]
	prismatic_axis.trajectory_active = false;
 8007c38:	4b0c      	ldr	r3, [pc, #48]	@ (8007c6c <exit_joy_mode+0xcc>)
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	revolute_axis.trajectory_active = false;
 8007c40:	4b0c      	ldr	r3, [pc, #48]	@ (8007c74 <exit_joy_mode+0xd4>)
 8007c42:	2200      	movs	r2, #0
 8007c44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

	//modbus reset state
	registerFrame[BaseSystem_Status].U16 = 0;
 8007c48:	4b0e      	ldr	r3, [pc, #56]	@ (8007c84 <exit_joy_mode+0xe4>)
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	805a      	strh	r2, [r3, #2]
	registerFrame[R_Theta_Status].U16 = 0;
 8007c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8007c84 <exit_joy_mode+0xe4>)
 8007c50:	2200      	movs	r2, #0
 8007c52:	841a      	strh	r2, [r3, #32]
}
 8007c54:	bf00      	nop
 8007c56:	bd80      	pop	{r7, pc}
 8007c58:	20000809 	.word	0x20000809
 8007c5c:	20000808 	.word	0x20000808
 8007c60:	20000864 	.word	0x20000864
 8007c64:	20000860 	.word	0x20000860
 8007c68:	20000984 	.word	0x20000984
 8007c6c:	20000704 	.word	0x20000704
 8007c70:	200009e0 	.word	0x200009e0
 8007c74:	20000748 	.word	0x20000748
 8007c78:	447a0000 	.word	0x447a0000
 8007c7c:	20000b14 	.word	0x20000b14
 8007c80:	2000078c 	.word	0x2000078c
 8007c84:	200015a0 	.word	0x200015a0

08007c88 <save_current_position>:

void save_current_position(void) {
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b086      	sub	sp, #24
 8007c8c:	af00      	add	r7, sp, #0
	if (saved_position_count < JOY_MODE_MAX_POSITIONS) {
 8007c8e:	4b4f      	ldr	r3, [pc, #316]	@ (8007dcc <save_current_position+0x144>)
 8007c90:	781b      	ldrb	r3, [r3, #0]
 8007c92:	2b09      	cmp	r3, #9
 8007c94:	f200 8097 	bhi.w	8007dc6 <save_current_position+0x13e>
		float current_pris = prismatic_encoder.mm;
 8007c98:	4b4d      	ldr	r3, [pc, #308]	@ (8007dd0 <save_current_position+0x148>)
 8007c9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c9c:	617b      	str	r3, [r7, #20]
		float current_rev = revolute_encoder.rads;
 8007c9e:	4b4d      	ldr	r3, [pc, #308]	@ (8007dd4 <save_current_position+0x14c>)
 8007ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ca2:	613b      	str	r3, [r7, #16]

		if (saved_position_count > 0) {
 8007ca4:	4b49      	ldr	r3, [pc, #292]	@ (8007dcc <save_current_position+0x144>)
 8007ca6:	781b      	ldrb	r3, [r3, #0]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d032      	beq.n	8007d12 <save_current_position+0x8a>
			float last_pris =
					saved_positions[saved_position_count - 1].prismatic_pos;
 8007cac:	4b47      	ldr	r3, [pc, #284]	@ (8007dcc <save_current_position+0x144>)
 8007cae:	781b      	ldrb	r3, [r3, #0]
 8007cb0:	3b01      	subs	r3, #1
			float last_pris =
 8007cb2:	4a49      	ldr	r2, [pc, #292]	@ (8007dd8 <save_current_position+0x150>)
 8007cb4:	00db      	lsls	r3, r3, #3
 8007cb6:	4413      	add	r3, r2
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	60fb      	str	r3, [r7, #12]
			float last_rev =
					saved_positions[saved_position_count - 1].revolute_pos;
 8007cbc:	4b43      	ldr	r3, [pc, #268]	@ (8007dcc <save_current_position+0x144>)
 8007cbe:	781b      	ldrb	r3, [r3, #0]
 8007cc0:	3b01      	subs	r3, #1
			float last_rev =
 8007cc2:	4a45      	ldr	r2, [pc, #276]	@ (8007dd8 <save_current_position+0x150>)
 8007cc4:	00db      	lsls	r3, r3, #3
 8007cc6:	4413      	add	r3, r2
 8007cc8:	3304      	adds	r3, #4
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	60bb      	str	r3, [r7, #8]

			if (fabsf(current_pris - last_pris) < 5.0f
 8007cce:	ed97 7a05 	vldr	s14, [r7, #20]
 8007cd2:	edd7 7a03 	vldr	s15, [r7, #12]
 8007cd6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007cda:	eef0 7ae7 	vabs.f32	s15, s15
 8007cde:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8007ce2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007ce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cea:	d512      	bpl.n	8007d12 <save_current_position+0x8a>
					&& fabsf(current_rev - last_rev) < 0.1f) {
 8007cec:	ed97 7a04 	vldr	s14, [r7, #16]
 8007cf0:	edd7 7a02 	vldr	s15, [r7, #8]
 8007cf4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007cf8:	eef0 7ae7 	vabs.f32	s15, s15
 8007cfc:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8007ddc <save_current_position+0x154>
 8007d00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d08:	d503      	bpl.n	8007d12 <save_current_position+0x8a>
				too_similar = true;
 8007d0a:	4b35      	ldr	r3, [pc, #212]	@ (8007de0 <save_current_position+0x158>)
 8007d0c:	2201      	movs	r2, #1
 8007d0e:	701a      	strb	r2, [r3, #0]
				// DEBUG: Position too similar, not saving
				return;// Exit early if too similar
 8007d10:	e059      	b.n	8007dc6 <save_current_position+0x13e>
			}
		}

		// Only reach here if position should be saved
		saved_positions[saved_position_count].prismatic_pos = current_pris;
 8007d12:	4b2e      	ldr	r3, [pc, #184]	@ (8007dcc <save_current_position+0x144>)
 8007d14:	781b      	ldrb	r3, [r3, #0]
 8007d16:	4a30      	ldr	r2, [pc, #192]	@ (8007dd8 <save_current_position+0x150>)
 8007d18:	00db      	lsls	r3, r3, #3
 8007d1a:	4413      	add	r3, r2
 8007d1c:	697a      	ldr	r2, [r7, #20]
 8007d1e:	601a      	str	r2, [r3, #0]
		saved_positions[saved_position_count].revolute_pos = current_rev;
 8007d20:	4b2a      	ldr	r3, [pc, #168]	@ (8007dcc <save_current_position+0x144>)
 8007d22:	781b      	ldrb	r3, [r3, #0]
 8007d24:	4a2c      	ldr	r2, [pc, #176]	@ (8007dd8 <save_current_position+0x150>)
 8007d26:	00db      	lsls	r3, r3, #3
 8007d28:	4413      	add	r3, r2
 8007d2a:	3304      	adds	r3, #4
 8007d2c:	693a      	ldr	r2, [r7, #16]
 8007d2e:	601a      	str	r2, [r3, #0]

		uint8_t r_addr = 0x20 + saved_position_count * 2;
 8007d30:	4b26      	ldr	r3, [pc, #152]	@ (8007dcc <save_current_position+0x144>)
 8007d32:	781b      	ldrb	r3, [r3, #0]
 8007d34:	3310      	adds	r3, #16
 8007d36:	b2db      	uxtb	r3, r3
 8007d38:	005b      	lsls	r3, r3, #1
 8007d3a:	71fb      	strb	r3, [r7, #7]
		uint8_t t_addr = r_addr + 1;
 8007d3c:	79fb      	ldrb	r3, [r7, #7]
 8007d3e:	3301      	adds	r3, #1
 8007d40:	71bb      	strb	r3, [r7, #6]

		if (r_addr <= 0x38 && t_addr <= 0x39) {
 8007d42:	79fb      	ldrb	r3, [r7, #7]
 8007d44:	2b38      	cmp	r3, #56	@ 0x38
 8007d46:	d82e      	bhi.n	8007da6 <save_current_position+0x11e>
 8007d48:	79bb      	ldrb	r3, [r7, #6]
 8007d4a:	2b39      	cmp	r3, #57	@ 0x39
 8007d4c:	d82b      	bhi.n	8007da6 <save_current_position+0x11e>
			int16_t r_mm_fixed = (int16_t) (current_pris * 10.0);
 8007d4e:	6978      	ldr	r0, [r7, #20]
 8007d50:	f7f8 fbc6 	bl	80004e0 <__aeabi_f2d>
 8007d54:	f04f 0200 	mov.w	r2, #0
 8007d58:	4b22      	ldr	r3, [pc, #136]	@ (8007de4 <save_current_position+0x15c>)
 8007d5a:	f7f8 fc19 	bl	8000590 <__aeabi_dmul>
 8007d5e:	4602      	mov	r2, r0
 8007d60:	460b      	mov	r3, r1
 8007d62:	4610      	mov	r0, r2
 8007d64:	4619      	mov	r1, r3
 8007d66:	f7f8 fead 	bl	8000ac4 <__aeabi_d2iz>
 8007d6a:	4603      	mov	r3, r0
 8007d6c:	80bb      	strh	r3, [r7, #4]
			int16_t t_deg_fixed = (int16_t) (revolute_axis.deg * 10.0);
 8007d6e:	4b1e      	ldr	r3, [pc, #120]	@ (8007de8 <save_current_position+0x160>)
 8007d70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d72:	4618      	mov	r0, r3
 8007d74:	f7f8 fbb4 	bl	80004e0 <__aeabi_f2d>
 8007d78:	f04f 0200 	mov.w	r2, #0
 8007d7c:	4b19      	ldr	r3, [pc, #100]	@ (8007de4 <save_current_position+0x15c>)
 8007d7e:	f7f8 fc07 	bl	8000590 <__aeabi_dmul>
 8007d82:	4602      	mov	r2, r0
 8007d84:	460b      	mov	r3, r1
 8007d86:	4610      	mov	r0, r2
 8007d88:	4619      	mov	r1, r3
 8007d8a:	f7f8 fe9b 	bl	8000ac4 <__aeabi_d2iz>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	807b      	strh	r3, [r7, #2]

			registerFrame[r_addr].U16 = r_mm_fixed;
 8007d92:	79fb      	ldrb	r3, [r7, #7]
 8007d94:	88b9      	ldrh	r1, [r7, #4]
 8007d96:	4a15      	ldr	r2, [pc, #84]	@ (8007dec <save_current_position+0x164>)
 8007d98:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			registerFrame[t_addr].U16 = t_deg_fixed;
 8007d9c:	79bb      	ldrb	r3, [r7, #6]
 8007d9e:	8879      	ldrh	r1, [r7, #2]
 8007da0:	4a12      	ldr	r2, [pc, #72]	@ (8007dec <save_current_position+0x164>)
 8007da2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		}

		saved_position_count++;
 8007da6:	4b09      	ldr	r3, [pc, #36]	@ (8007dcc <save_current_position+0x144>)
 8007da8:	781b      	ldrb	r3, [r3, #0]
 8007daa:	3301      	adds	r3, #1
 8007dac:	b2da      	uxtb	r2, r3
 8007dae:	4b07      	ldr	r3, [pc, #28]	@ (8007dcc <save_current_position+0x144>)
 8007db0:	701a      	strb	r2, [r3, #0]

		if (saved_position_count >= JOY_MODE_MAX_POSITIONS) {
 8007db2:	4b06      	ldr	r3, [pc, #24]	@ (8007dcc <save_current_position+0x144>)
 8007db4:	781b      	ldrb	r3, [r3, #0]
 8007db6:	2b09      	cmp	r3, #9
 8007db8:	d905      	bls.n	8007dc6 <save_current_position+0x13e>
			joy_mode_state = JOY_MODE_POSITION_SAVED;
 8007dba:	4b0d      	ldr	r3, [pc, #52]	@ (8007df0 <save_current_position+0x168>)
 8007dbc:	2203      	movs	r2, #3
 8007dbe:	701a      	strb	r2, [r3, #0]
			joy_mode_pilot_timer = 0;
 8007dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8007df4 <save_current_position+0x16c>)
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	601a      	str	r2, [r3, #0]
		}
	}
}
 8007dc6:	3718      	adds	r7, #24
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	bd80      	pop	{r7, pc}
 8007dcc:	2000085c 	.word	0x2000085c
 8007dd0:	20000984 	.word	0x20000984
 8007dd4:	200009e0 	.word	0x200009e0
 8007dd8:	2000080c 	.word	0x2000080c
 8007ddc:	3dcccccd 	.word	0x3dcccccd
 8007de0:	200008c9 	.word	0x200008c9
 8007de4:	40240000 	.word	0x40240000
 8007de8:	20000748 	.word	0x20000748
 8007dec:	200015a0 	.word	0x200015a0
 8007df0:	20000808 	.word	0x20000808
 8007df4:	20000860 	.word	0x20000860

08007df8 <start_position_playback>:

void start_position_playback(void) {
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b084      	sub	sp, #16
 8007dfc:	af00      	add	r7, sp, #0

	if (saved_position_count > 0) {
 8007dfe:	4b19      	ldr	r3, [pc, #100]	@ (8007e64 <start_position_playback+0x6c>)
 8007e00:	781b      	ldrb	r3, [r3, #0]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d02a      	beq.n	8007e5c <start_position_playback+0x64>
		playback_position_index = 0;
 8007e06:	4b18      	ldr	r3, [pc, #96]	@ (8007e68 <start_position_playback+0x70>)
 8007e08:	2200      	movs	r2, #0
 8007e0a:	701a      	strb	r2, [r3, #0]
		joy_mode_playback_timer = 0;
 8007e0c:	4b17      	ldr	r3, [pc, #92]	@ (8007e6c <start_position_playback+0x74>)
 8007e0e:	2200      	movs	r2, #0
 8007e10:	601a      	str	r2, [r3, #0]
		joy_mode_state = JOY_MODE_PLAYBACK;
 8007e12:	4b17      	ldr	r3, [pc, #92]	@ (8007e70 <start_position_playback+0x78>)
 8007e14:	2204      	movs	r2, #4
 8007e16:	701a      	strb	r2, [r3, #0]
		// Keep pilot light ON during playback (don't turn it off)
		HAL_GPIO_WritePin(PILOT_GPIO_Port, PILOT_Pin, GPIO_PIN_SET);
 8007e18:	2201      	movs	r2, #1
 8007e1a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007e1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007e22:	f005 fac1 	bl	800d3a8 <HAL_GPIO_WritePin>
		joy_mode_pilot_state = true;
 8007e26:	4b13      	ldr	r3, [pc, #76]	@ (8007e74 <start_position_playback+0x7c>)
 8007e28:	2201      	movs	r2, #1
 8007e2a:	701a      	strb	r2, [r3, #0]

		// Start first trajectory
		float target_pris = saved_positions[0].prismatic_pos;
 8007e2c:	4b12      	ldr	r3, [pc, #72]	@ (8007e78 <start_position_playback+0x80>)
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	60fb      	str	r3, [r7, #12]
		float target_rev_rad = saved_positions[0].revolute_pos;
 8007e32:	4b11      	ldr	r3, [pc, #68]	@ (8007e78 <start_position_playback+0x80>)
 8007e34:	685b      	ldr	r3, [r3, #4]
 8007e36:	60bb      	str	r3, [r7, #8]
		float target_rev_deg = target_rev_rad * 180.0f / PI;
 8007e38:	edd7 7a02 	vldr	s15, [r7, #8]
 8007e3c:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8007e7c <start_position_playback+0x84>
 8007e40:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007e44:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8007e80 <start_position_playback+0x88>
 8007e48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007e4c:	edc7 7a01 	vstr	s15, [r7, #4]

		start_combined_trajectory(target_pris, target_rev_deg);
 8007e50:	edd7 0a01 	vldr	s1, [r7, #4]
 8007e54:	ed97 0a03 	vldr	s0, [r7, #12]
 8007e58:	f7fe fafc 	bl	8006454 <start_combined_trajectory>

	}
}
 8007e5c:	bf00      	nop
 8007e5e:	3710      	adds	r7, #16
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}
 8007e64:	2000085c 	.word	0x2000085c
 8007e68:	2000085d 	.word	0x2000085d
 8007e6c:	20000868 	.word	0x20000868
 8007e70:	20000808 	.word	0x20000808
 8007e74:	20000864 	.word	0x20000864
 8007e78:	2000080c 	.word	0x2000080c
 8007e7c:	43340000 	.word	0x43340000
 8007e80:	40490fdb 	.word	0x40490fdb

08007e84 <reset_joy_mode_data>:

void reset_joy_mode_data(void) {
 8007e84:	b480      	push	{r7}
 8007e86:	b083      	sub	sp, #12
 8007e88:	af00      	add	r7, sp, #0
	// Reset saved position count
	saved_position_count = 0;
 8007e8a:	4b19      	ldr	r3, [pc, #100]	@ (8007ef0 <reset_joy_mode_data+0x6c>)
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	701a      	strb	r2, [r3, #0]

	// Reset playback index
	playback_position_index = 0;
 8007e90:	4b18      	ldr	r3, [pc, #96]	@ (8007ef4 <reset_joy_mode_data+0x70>)
 8007e92:	2200      	movs	r2, #0
 8007e94:	701a      	strb	r2, [r3, #0]

	// Clear all saved positions
	for (int i = 0; i < JOY_MODE_MAX_POSITIONS; i++) {
 8007e96:	2300      	movs	r3, #0
 8007e98:	607b      	str	r3, [r7, #4]
 8007e9a:	e011      	b.n	8007ec0 <reset_joy_mode_data+0x3c>
		saved_positions[i].prismatic_pos = 0.0f;
 8007e9c:	4a16      	ldr	r2, [pc, #88]	@ (8007ef8 <reset_joy_mode_data+0x74>)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	00db      	lsls	r3, r3, #3
 8007ea2:	4413      	add	r3, r2
 8007ea4:	f04f 0200 	mov.w	r2, #0
 8007ea8:	601a      	str	r2, [r3, #0]
		saved_positions[i].revolute_pos = 0.0f;
 8007eaa:	4a13      	ldr	r2, [pc, #76]	@ (8007ef8 <reset_joy_mode_data+0x74>)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	00db      	lsls	r3, r3, #3
 8007eb0:	4413      	add	r3, r2
 8007eb2:	3304      	adds	r3, #4
 8007eb4:	f04f 0200 	mov.w	r2, #0
 8007eb8:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < JOY_MODE_MAX_POSITIONS; i++) {
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	3301      	adds	r3, #1
 8007ebe:	607b      	str	r3, [r7, #4]
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2b09      	cmp	r3, #9
 8007ec4:	ddea      	ble.n	8007e9c <reset_joy_mode_data+0x18>
	}

	// Reset pilot light timers
	joy_mode_pilot_timer = 0;
 8007ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8007efc <reset_joy_mode_data+0x78>)
 8007ec8:	2200      	movs	r2, #0
 8007eca:	601a      	str	r2, [r3, #0]
	joy_mode_pilot_state = false;
 8007ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8007f00 <reset_joy_mode_data+0x7c>)
 8007ece:	2200      	movs	r2, #0
 8007ed0:	701a      	strb	r2, [r3, #0]

	// Reset playback timer
	joy_mode_playback_timer = 0;
 8007ed2:	4b0c      	ldr	r3, [pc, #48]	@ (8007f04 <reset_joy_mode_data+0x80>)
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	601a      	str	r2, [r3, #0]

	// Reset button states
	joy_mode_b2_pressed = false;
 8007ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8007f08 <reset_joy_mode_data+0x84>)
 8007eda:	2200      	movs	r2, #0
 8007edc:	701a      	strb	r2, [r3, #0]
	joy_mode_b2_last_state = false;
 8007ede:	4b0b      	ldr	r3, [pc, #44]	@ (8007f0c <reset_joy_mode_data+0x88>)
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	701a      	strb	r2, [r3, #0]
}
 8007ee4:	bf00      	nop
 8007ee6:	370c      	adds	r7, #12
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eee:	4770      	bx	lr
 8007ef0:	2000085c 	.word	0x2000085c
 8007ef4:	2000085d 	.word	0x2000085d
 8007ef8:	2000080c 	.word	0x2000080c
 8007efc:	20000860 	.word	0x20000860
 8007f00:	20000864 	.word	0x20000864
 8007f04:	20000868 	.word	0x20000868
 8007f08:	2000086c 	.word	0x2000086c
 8007f0c:	2000086d 	.word	0x2000086d

08007f10 <update_joy_mode_velocity_control>:

void update_joy_mode_velocity_control(void) {
 8007f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f14:	ed2d 8b02 	vpush	{d8}
 8007f18:	b089      	sub	sp, #36	@ 0x24
 8007f1a:	af00      	add	r7, sp, #0
    // Read current photo sensor states directly
    bool up_photo_detected = HAL_GPIO_ReadPin(upperphoto_GPIO_Port, upperphoto_Pin);
 8007f1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007f20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007f24:	f005 fa28 	bl	800d378 <HAL_GPIO_ReadPin>
 8007f28:	4603      	mov	r3, r0
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	bf14      	ite	ne
 8007f2e:	2301      	movne	r3, #1
 8007f30:	2300      	moveq	r3, #0
 8007f32:	75bb      	strb	r3, [r7, #22]
    bool low_photo_detected = HAL_GPIO_ReadPin(LOWER_PHOTO_GPIO_Port, LOWER_PHOTO_Pin);
 8007f34:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8007f38:	48bf      	ldr	r0, [pc, #764]	@ (8008238 <update_joy_mode_velocity_control+0x328>)
 8007f3a:	f005 fa1d 	bl	800d378 <HAL_GPIO_ReadPin>
 8007f3e:	4603      	mov	r3, r0
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	bf14      	ite	ne
 8007f44:	2301      	movne	r3, #1
 8007f46:	2300      	moveq	r3, #0
 8007f48:	757b      	strb	r3, [r7, #21]

    /* PRISMATIC AXIS - SIMPLE PWM CONTROL (NO PID, NO FEEDFORWARD) */
    float pris_base_pwm = 0.0f;
 8007f4a:	f04f 0300 	mov.w	r3, #0
 8007f4e:	61fb      	str	r3, [r7, #28]

    // Check sensor limits and joystick input
    if (up_photo_detected && joystick_x > JOY_MODE_VELOCITY_THRESHOLD) {
 8007f50:	7dbb      	ldrb	r3, [r7, #22]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d00d      	beq.n	8007f72 <update_joy_mode_velocity_control+0x62>
 8007f56:	4bb9      	ldr	r3, [pc, #740]	@ (800823c <update_joy_mode_velocity_control+0x32c>)
 8007f58:	edd3 7a00 	vldr	s15, [r3]
 8007f5c:	ed9f 7ab8 	vldr	s14, [pc, #736]	@ 8008240 <update_joy_mode_velocity_control+0x330>
 8007f60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f68:	dd03      	ble.n	8007f72 <update_joy_mode_velocity_control+0x62>
        // At up photo and trying to go up - block movement
        pris_base_pwm = 0.0f;
 8007f6a:	f04f 0300 	mov.w	r3, #0
 8007f6e:	61fb      	str	r3, [r7, #28]
 8007f70:	e08f      	b.n	8008092 <update_joy_mode_velocity_control+0x182>
    } else if (low_photo_detected && joystick_x < -JOY_MODE_VELOCITY_THRESHOLD) {
 8007f72:	7d7b      	ldrb	r3, [r7, #21]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d00d      	beq.n	8007f94 <update_joy_mode_velocity_control+0x84>
 8007f78:	4bb0      	ldr	r3, [pc, #704]	@ (800823c <update_joy_mode_velocity_control+0x32c>)
 8007f7a:	edd3 7a00 	vldr	s15, [r3]
 8007f7e:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8008244 <update_joy_mode_velocity_control+0x334>
 8007f82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f8a:	d503      	bpl.n	8007f94 <update_joy_mode_velocity_control+0x84>
        // At low photo and trying to go down - block movement
        pris_base_pwm = 0.0f;
 8007f8c:	f04f 0300 	mov.w	r3, #0
 8007f90:	61fb      	str	r3, [r7, #28]
 8007f92:	e07e      	b.n	8008092 <update_joy_mode_velocity_control+0x182>
    } else if (joystick_x < -JOY_MODE_VELOCITY_THRESHOLD) {
 8007f94:	4ba9      	ldr	r3, [pc, #676]	@ (800823c <update_joy_mode_velocity_control+0x32c>)
 8007f96:	edd3 7a00 	vldr	s15, [r3]
 8007f9a:	ed9f 7aaa 	vldr	s14, [pc, #680]	@ 8008244 <update_joy_mode_velocity_control+0x334>
 8007f9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fa6:	d533      	bpl.n	8008010 <update_joy_mode_velocity_control+0x100>
        // Moving down (positive direction)
        float joystick_normalized = joystick_x / 50.0f; // Normalize to -1.0 to +1.0
 8007fa8:	4ba4      	ldr	r3, [pc, #656]	@ (800823c <update_joy_mode_velocity_control+0x32c>)
 8007faa:	ed93 7a00 	vldr	s14, [r3]
 8007fae:	eddf 6aa6 	vldr	s13, [pc, #664]	@ 8008248 <update_joy_mode_velocity_control+0x338>
 8007fb2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007fb6:	edc7 7a03 	vstr	s15, [r7, #12]
        pris_base_pwm = -joystick_normalized * (ZGX45RGG_400RPM_Constant.U_max * 0.2f); // 40% max PWM
 8007fba:	edd7 7a03 	vldr	s15, [r7, #12]
 8007fbe:	eef1 7a67 	vneg.f32	s15, s15
 8007fc2:	ee17 3a90 	vmov	r3, s15
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	f7f8 fa8a 	bl	80004e0 <__aeabi_f2d>
 8007fcc:	4682      	mov	sl, r0
 8007fce:	468b      	mov	fp, r1
 8007fd0:	4b9e      	ldr	r3, [pc, #632]	@ (800824c <update_joy_mode_velocity_control+0x33c>)
 8007fd2:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8007fd6:	a394      	add	r3, pc, #592	@ (adr r3, 8008228 <update_joy_mode_velocity_control+0x318>)
 8007fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fdc:	f7f8 fad8 	bl	8000590 <__aeabi_dmul>
 8007fe0:	4602      	mov	r2, r0
 8007fe2:	460b      	mov	r3, r1
 8007fe4:	4650      	mov	r0, sl
 8007fe6:	4659      	mov	r1, fp
 8007fe8:	f7f8 fad2 	bl	8000590 <__aeabi_dmul>
 8007fec:	4602      	mov	r2, r0
 8007fee:	460b      	mov	r3, r1
 8007ff0:	4610      	mov	r0, r2
 8007ff2:	4619      	mov	r1, r3
 8007ff4:	f7f8 fdae 	bl	8000b54 <__aeabi_d2f>
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	61fb      	str	r3, [r7, #28]

        // Clear flags when moving away from sensors
        if (!low_photo_detected) {
 8007ffc:	7d7b      	ldrb	r3, [r7, #21]
 8007ffe:	f083 0301 	eor.w	r3, r3, #1
 8008002:	b2db      	uxtb	r3, r3
 8008004:	2b00      	cmp	r3, #0
 8008006:	d044      	beq.n	8008092 <update_joy_mode_velocity_control+0x182>
            up_photo = false;
 8008008:	4b91      	ldr	r3, [pc, #580]	@ (8008250 <update_joy_mode_velocity_control+0x340>)
 800800a:	2200      	movs	r2, #0
 800800c:	701a      	strb	r2, [r3, #0]
 800800e:	e040      	b.n	8008092 <update_joy_mode_velocity_control+0x182>
        }
    } else if (joystick_x > JOY_MODE_VELOCITY_THRESHOLD) {
 8008010:	4b8a      	ldr	r3, [pc, #552]	@ (800823c <update_joy_mode_velocity_control+0x32c>)
 8008012:	edd3 7a00 	vldr	s15, [r3]
 8008016:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8008240 <update_joy_mode_velocity_control+0x330>
 800801a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800801e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008022:	dd33      	ble.n	800808c <update_joy_mode_velocity_control+0x17c>
        // Moving up (negative direction)
        float joystick_normalized = joystick_x / 50.0f; // Normalize to -1.0 to +1.0
 8008024:	4b85      	ldr	r3, [pc, #532]	@ (800823c <update_joy_mode_velocity_control+0x32c>)
 8008026:	ed93 7a00 	vldr	s14, [r3]
 800802a:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8008248 <update_joy_mode_velocity_control+0x338>
 800802e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008032:	edc7 7a04 	vstr	s15, [r7, #16]
        pris_base_pwm = -joystick_normalized * (ZGX45RGG_400RPM_Constant.U_max * 0.2f); // 40% max PWM
 8008036:	edd7 7a04 	vldr	s15, [r7, #16]
 800803a:	eef1 7a67 	vneg.f32	s15, s15
 800803e:	ee17 3a90 	vmov	r3, s15
 8008042:	4618      	mov	r0, r3
 8008044:	f7f8 fa4c 	bl	80004e0 <__aeabi_f2d>
 8008048:	4682      	mov	sl, r0
 800804a:	468b      	mov	fp, r1
 800804c:	4b7f      	ldr	r3, [pc, #508]	@ (800824c <update_joy_mode_velocity_control+0x33c>)
 800804e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8008052:	a375      	add	r3, pc, #468	@ (adr r3, 8008228 <update_joy_mode_velocity_control+0x318>)
 8008054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008058:	f7f8 fa9a 	bl	8000590 <__aeabi_dmul>
 800805c:	4602      	mov	r2, r0
 800805e:	460b      	mov	r3, r1
 8008060:	4650      	mov	r0, sl
 8008062:	4659      	mov	r1, fp
 8008064:	f7f8 fa94 	bl	8000590 <__aeabi_dmul>
 8008068:	4602      	mov	r2, r0
 800806a:	460b      	mov	r3, r1
 800806c:	4610      	mov	r0, r2
 800806e:	4619      	mov	r1, r3
 8008070:	f7f8 fd70 	bl	8000b54 <__aeabi_d2f>
 8008074:	4603      	mov	r3, r0
 8008076:	61fb      	str	r3, [r7, #28]

        // Clear flags when moving away from sensors
        if (!up_photo_detected) {
 8008078:	7dbb      	ldrb	r3, [r7, #22]
 800807a:	f083 0301 	eor.w	r3, r3, #1
 800807e:	b2db      	uxtb	r3, r3
 8008080:	2b00      	cmp	r3, #0
 8008082:	d006      	beq.n	8008092 <update_joy_mode_velocity_control+0x182>
            low_photo = false;
 8008084:	4b73      	ldr	r3, [pc, #460]	@ (8008254 <update_joy_mode_velocity_control+0x344>)
 8008086:	2200      	movs	r2, #0
 8008088:	701a      	strb	r2, [r3, #0]
 800808a:	e002      	b.n	8008092 <update_joy_mode_velocity_control+0x182>
        }
    } else {
        // Joystick in deadband - no movement
        pris_base_pwm = 0.0f;
 800808c:	f04f 0300 	mov.w	r3, #0
 8008090:	61fb      	str	r3, [r7, #28]
    }

    // Apply prismatic command directly (no feedforward, no PID)
    prismatic_axis.command_pos = pris_base_pwm;
 8008092:	4a71      	ldr	r2, [pc, #452]	@ (8008258 <update_joy_mode_velocity_control+0x348>)
 8008094:	69fb      	ldr	r3, [r7, #28]
 8008096:	6253      	str	r3, [r2, #36]	@ 0x24

    // Saturate final command
    prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 8008098:	4b6f      	ldr	r3, [pc, #444]	@ (8008258 <update_joy_mode_velocity_control+0x348>)
 800809a:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
            ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 800809e:	4b6b      	ldr	r3, [pc, #428]	@ (800824c <update_joy_mode_velocity_control+0x33c>)
 80080a0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
    prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 80080a4:	4610      	mov	r0, r2
 80080a6:	4619      	mov	r1, r3
 80080a8:	f7f8 fd0c 	bl	8000ac4 <__aeabi_d2iz>
 80080ac:	4606      	mov	r6, r0
            ZGX45RGG_400RPM_Constant.U_max, -ZGX45RGG_400RPM_Constant.U_max);
 80080ae:	4b67      	ldr	r3, [pc, #412]	@ (800824c <update_joy_mode_velocity_control+0x33c>)
 80080b0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80080b4:	4690      	mov	r8, r2
 80080b6:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
    prismatic_axis.command_pos = PWM_Satuation(prismatic_axis.command_pos,
 80080ba:	4640      	mov	r0, r8
 80080bc:	4649      	mov	r1, r9
 80080be:	f7f8 fd01 	bl	8000ac4 <__aeabi_d2iz>
 80080c2:	4603      	mov	r3, r0
 80080c4:	4619      	mov	r1, r3
 80080c6:	4630      	mov	r0, r6
 80080c8:	eeb0 0a48 	vmov.f32	s0, s16
 80080cc:	f7f9 f842 	bl	8001154 <PWM_Satuation>
 80080d0:	ee07 0a90 	vmov	s15, r0
 80080d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80080d8:	4b5f      	ldr	r3, [pc, #380]	@ (8008258 <update_joy_mode_velocity_control+0x348>)
 80080da:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

    // Update position for display
    prismatic_axis.position = prismatic_encoder.mm;
 80080de:	4b5f      	ldr	r3, [pc, #380]	@ (800825c <update_joy_mode_velocity_control+0x34c>)
 80080e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080e2:	4a5d      	ldr	r2, [pc, #372]	@ (8008258 <update_joy_mode_velocity_control+0x348>)
 80080e4:	6013      	str	r3, [r2, #0]

    /* REVOLUTE AXIS - KEEP EXISTING SIMPLE PWM CONTROL */
    float rev_base_pwm = 0.0f;
 80080e6:	f04f 0300 	mov.w	r3, #0
 80080ea:	61bb      	str	r3, [r7, #24]
    bool rev_moving = false;
 80080ec:	2300      	movs	r3, #0
 80080ee:	75fb      	strb	r3, [r7, #23]

    // Get current revolute position in degrees for limit checking
    float revolute_deg = UnitConverter_angle(&converter_system,
 80080f0:	4b5b      	ldr	r3, [pc, #364]	@ (8008260 <update_joy_mode_velocity_control+0x350>)
 80080f2:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80080f6:	220e      	movs	r2, #14
 80080f8:	210f      	movs	r1, #15
 80080fa:	eeb0 0a67 	vmov.f32	s0, s15
 80080fe:	4859      	ldr	r0, [pc, #356]	@ (8008264 <update_joy_mode_velocity_control+0x354>)
 8008100:	f7fc fd3a 	bl	8004b78 <UnitConverter_angle>
 8008104:	ed87 0a02 	vstr	s0, [r7, #8]
            revolute_encoder.rads, UNIT_RADIAN, UNIT_DEGREE);

    // Process revolute axis joystick control with limits
    if ((revolute_deg > 175.0f && joystick_y > JOY_MODE_VELOCITY_THRESHOLD) ||
 8008108:	edd7 7a02 	vldr	s15, [r7, #8]
 800810c:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8008268 <update_joy_mode_velocity_control+0x358>
 8008110:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008118:	dd09      	ble.n	800812e <update_joy_mode_velocity_control+0x21e>
 800811a:	4b54      	ldr	r3, [pc, #336]	@ (800826c <update_joy_mode_velocity_control+0x35c>)
 800811c:	edd3 7a00 	vldr	s15, [r3]
 8008120:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8008240 <update_joy_mode_velocity_control+0x330>
 8008124:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800812c:	dc12      	bgt.n	8008154 <update_joy_mode_velocity_control+0x244>
 800812e:	edd7 7a02 	vldr	s15, [r7, #8]
 8008132:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8008270 <update_joy_mode_velocity_control+0x360>
 8008136:	eef4 7ac7 	vcmpe.f32	s15, s14
 800813a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800813e:	d50f      	bpl.n	8008160 <update_joy_mode_velocity_control+0x250>
        (revolute_deg < -175.0f && joystick_y < -JOY_MODE_VELOCITY_THRESHOLD)) {
 8008140:	4b4a      	ldr	r3, [pc, #296]	@ (800826c <update_joy_mode_velocity_control+0x35c>)
 8008142:	edd3 7a00 	vldr	s15, [r3]
 8008146:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8008244 <update_joy_mode_velocity_control+0x334>
 800814a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800814e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008152:	d505      	bpl.n	8008160 <update_joy_mode_velocity_control+0x250>
        // At revolute limits - block movement
        rev_base_pwm = 0.0f;
 8008154:	f04f 0300 	mov.w	r3, #0
 8008158:	61bb      	str	r3, [r7, #24]
        rev_moving = false;
 800815a:	2300      	movs	r3, #0
 800815c:	75fb      	strb	r3, [r7, #23]
 800815e:	e090      	b.n	8008282 <update_joy_mode_velocity_control+0x372>
    } else if (joystick_y > JOY_MODE_VELOCITY_THRESHOLD) {
 8008160:	4b42      	ldr	r3, [pc, #264]	@ (800826c <update_joy_mode_velocity_control+0x35c>)
 8008162:	edd3 7a00 	vldr	s15, [r3]
 8008166:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8008240 <update_joy_mode_velocity_control+0x330>
 800816a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800816e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008172:	dd26      	ble.n	80081c2 <update_joy_mode_velocity_control+0x2b2>
        float joystick_normalized = joystick_y / 50.0f; // -1.0 to +1.0
 8008174:	4b3d      	ldr	r3, [pc, #244]	@ (800826c <update_joy_mode_velocity_control+0x35c>)
 8008176:	ed93 7a00 	vldr	s14, [r3]
 800817a:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8008248 <update_joy_mode_velocity_control+0x338>
 800817e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008182:	edc7 7a00 	vstr	s15, [r7]
        rev_base_pwm = joystick_normalized * (ZGX45RGG_150RPM_Constant.U_max * 0.3f); // 30% max PWM
 8008186:	6838      	ldr	r0, [r7, #0]
 8008188:	f7f8 f9aa 	bl	80004e0 <__aeabi_f2d>
 800818c:	4680      	mov	r8, r0
 800818e:	4689      	mov	r9, r1
 8008190:	4b38      	ldr	r3, [pc, #224]	@ (8008274 <update_joy_mode_velocity_control+0x364>)
 8008192:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8008196:	a326      	add	r3, pc, #152	@ (adr r3, 8008230 <update_joy_mode_velocity_control+0x320>)
 8008198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800819c:	f7f8 f9f8 	bl	8000590 <__aeabi_dmul>
 80081a0:	4602      	mov	r2, r0
 80081a2:	460b      	mov	r3, r1
 80081a4:	4640      	mov	r0, r8
 80081a6:	4649      	mov	r1, r9
 80081a8:	f7f8 f9f2 	bl	8000590 <__aeabi_dmul>
 80081ac:	4602      	mov	r2, r0
 80081ae:	460b      	mov	r3, r1
 80081b0:	4610      	mov	r0, r2
 80081b2:	4619      	mov	r1, r3
 80081b4:	f7f8 fcce 	bl	8000b54 <__aeabi_d2f>
 80081b8:	4603      	mov	r3, r0
 80081ba:	61bb      	str	r3, [r7, #24]
        rev_moving = true;
 80081bc:	2301      	movs	r3, #1
 80081be:	75fb      	strb	r3, [r7, #23]
 80081c0:	e05f      	b.n	8008282 <update_joy_mode_velocity_control+0x372>
    } else if (joystick_y < -JOY_MODE_VELOCITY_THRESHOLD) {
 80081c2:	4b2a      	ldr	r3, [pc, #168]	@ (800826c <update_joy_mode_velocity_control+0x35c>)
 80081c4:	edd3 7a00 	vldr	s15, [r3]
 80081c8:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8008244 <update_joy_mode_velocity_control+0x334>
 80081cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80081d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081d4:	d550      	bpl.n	8008278 <update_joy_mode_velocity_control+0x368>
        float joystick_normalized = joystick_y / 50.0f; // -1.0 to +1.0
 80081d6:	4b25      	ldr	r3, [pc, #148]	@ (800826c <update_joy_mode_velocity_control+0x35c>)
 80081d8:	ed93 7a00 	vldr	s14, [r3]
 80081dc:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8008248 <update_joy_mode_velocity_control+0x338>
 80081e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80081e4:	edc7 7a01 	vstr	s15, [r7, #4]
        rev_base_pwm = joystick_normalized * (ZGX45RGG_150RPM_Constant.U_max * 0.3f); // 30% max PWM
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f7f8 f979 	bl	80004e0 <__aeabi_f2d>
 80081ee:	4680      	mov	r8, r0
 80081f0:	4689      	mov	r9, r1
 80081f2:	4b20      	ldr	r3, [pc, #128]	@ (8008274 <update_joy_mode_velocity_control+0x364>)
 80081f4:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 80081f8:	a30d      	add	r3, pc, #52	@ (adr r3, 8008230 <update_joy_mode_velocity_control+0x320>)
 80081fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081fe:	f7f8 f9c7 	bl	8000590 <__aeabi_dmul>
 8008202:	4602      	mov	r2, r0
 8008204:	460b      	mov	r3, r1
 8008206:	4640      	mov	r0, r8
 8008208:	4649      	mov	r1, r9
 800820a:	f7f8 f9c1 	bl	8000590 <__aeabi_dmul>
 800820e:	4602      	mov	r2, r0
 8008210:	460b      	mov	r3, r1
 8008212:	4610      	mov	r0, r2
 8008214:	4619      	mov	r1, r3
 8008216:	f7f8 fc9d 	bl	8000b54 <__aeabi_d2f>
 800821a:	4603      	mov	r3, r0
 800821c:	61bb      	str	r3, [r7, #24]
        rev_moving = true;
 800821e:	2301      	movs	r3, #1
 8008220:	75fb      	strb	r3, [r7, #23]
 8008222:	e02e      	b.n	8008282 <update_joy_mode_velocity_control+0x372>
 8008224:	f3af 8000 	nop.w
 8008228:	a0000000 	.word	0xa0000000
 800822c:	3fc99999 	.word	0x3fc99999
 8008230:	40000000 	.word	0x40000000
 8008234:	3fd33333 	.word	0x3fd33333
 8008238:	48000400 	.word	0x48000400
 800823c:	20001e6c 	.word	0x20001e6c
 8008240:	42200000 	.word	0x42200000
 8008244:	c2200000 	.word	0xc2200000
 8008248:	42480000 	.word	0x42480000
 800824c:	20000080 	.word	0x20000080
 8008250:	200007e8 	.word	0x200007e8
 8008254:	200007e9 	.word	0x200007e9
 8008258:	20000704 	.word	0x20000704
 800825c:	20000984 	.word	0x20000984
 8008260:	200009e0 	.word	0x200009e0
 8008264:	20000d78 	.word	0x20000d78
 8008268:	432f0000 	.word	0x432f0000
 800826c:	20001e70 	.word	0x20001e70
 8008270:	c32f0000 	.word	0xc32f0000
 8008274:	20000000 	.word	0x20000000
    } else {
        // Joystick in deadband - only compensation
        rev_base_pwm = 0.0f;
 8008278:	f04f 0300 	mov.w	r3, #0
 800827c:	61bb      	str	r3, [r7, #24]
        rev_moving = false;
 800827e:	2300      	movs	r3, #0
 8008280:	75fb      	strb	r3, [r7, #23]
    }

    // Calculate feedforward terms for revolute only
    if (rev_moving) {
 8008282:	7dfb      	ldrb	r3, [r7, #23]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d017      	beq.n	80082b8 <update_joy_mode_velocity_control+0x3a8>
        // Simple velocity feedforward proportional to joystick
        revolute_axis.ffd = REVOLUTE_MOTOR_FFD_Compute(&revolute_motor_ffd,
                joystick_y > 0 ? JOY_MODE_CONSTANT_VELOCITY_REV : -JOY_MODE_CONSTANT_VELOCITY_REV);
 8008288:	4b6b      	ldr	r3, [pc, #428]	@ (8008438 <update_joy_mode_velocity_control+0x528>)
 800828a:	edd3 7a00 	vldr	s15, [r3]
        revolute_axis.ffd = REVOLUTE_MOTOR_FFD_Compute(&revolute_motor_ffd,
 800828e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008296:	dd02      	ble.n	800829e <update_joy_mode_velocity_control+0x38e>
 8008298:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800829c:	e001      	b.n	80082a2 <update_joy_mode_velocity_control+0x392>
 800829e:	eef8 7a08 	vmov.f32	s15, #136	@ 0xc0400000 -3.0
 80082a2:	eeb0 0a67 	vmov.f32	s0, s15
 80082a6:	4865      	ldr	r0, [pc, #404]	@ (800843c <update_joy_mode_velocity_control+0x52c>)
 80082a8:	f7f9 f954 	bl	8001554 <REVOLUTE_MOTOR_FFD_Compute>
 80082ac:	eef0 7a40 	vmov.f32	s15, s0
 80082b0:	4b63      	ldr	r3, [pc, #396]	@ (8008440 <update_joy_mode_velocity_control+0x530>)
 80082b2:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
 80082b6:	e003      	b.n	80082c0 <update_joy_mode_velocity_control+0x3b0>
    } else {
        revolute_axis.ffd = 0.0f;
 80082b8:	4b61      	ldr	r3, [pc, #388]	@ (8008440 <update_joy_mode_velocity_control+0x530>)
 80082ba:	f04f 0200 	mov.w	r2, #0
 80082be:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    // Always add gravity compensation for revolute
    if (prismatic_encoder.mm < 100.0) {
 80082c0:	4b60      	ldr	r3, [pc, #384]	@ (8008444 <update_joy_mode_velocity_control+0x534>)
 80082c2:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80082c6:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8008448 <update_joy_mode_velocity_control+0x538>
 80082ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80082ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082d2:	d524      	bpl.n	800831e <update_joy_mode_velocity_control+0x40e>
        revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 80082d4:	4b5d      	ldr	r3, [pc, #372]	@ (800844c <update_joy_mode_velocity_control+0x53c>)
 80082d6:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
                revolute_encoder.rads, prismatic_encoder.mm / 1000.0f) * 2.5;
 80082da:	4b5a      	ldr	r3, [pc, #360]	@ (8008444 <update_joy_mode_velocity_control+0x534>)
 80082dc:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
        revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 80082e0:	ed9f 6a5b 	vldr	s12, [pc, #364]	@ 8008450 <update_joy_mode_velocity_control+0x540>
 80082e4:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80082e8:	eef0 0a66 	vmov.f32	s1, s13
 80082ec:	eeb0 0a47 	vmov.f32	s0, s14
 80082f0:	4858      	ldr	r0, [pc, #352]	@ (8008454 <update_joy_mode_velocity_control+0x544>)
 80082f2:	f7f9 f9c2 	bl	800167a <REVOLUTE_MOTOR_DFD_Compute>
 80082f6:	ee10 3a10 	vmov	r3, s0
 80082fa:	4618      	mov	r0, r3
 80082fc:	f7f8 f8f0 	bl	80004e0 <__aeabi_f2d>
                revolute_encoder.rads, prismatic_encoder.mm / 1000.0f) * 2.5;
 8008300:	f04f 0200 	mov.w	r2, #0
 8008304:	4b54      	ldr	r3, [pc, #336]	@ (8008458 <update_joy_mode_velocity_control+0x548>)
 8008306:	f7f8 f943 	bl	8000590 <__aeabi_dmul>
 800830a:	4602      	mov	r2, r0
 800830c:	460b      	mov	r3, r1
 800830e:	4610      	mov	r0, r2
 8008310:	4619      	mov	r1, r3
 8008312:	f7f8 fc1f 	bl	8000b54 <__aeabi_d2f>
 8008316:	4603      	mov	r3, r0
        revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 8008318:	4a49      	ldr	r2, [pc, #292]	@ (8008440 <update_joy_mode_velocity_control+0x530>)
 800831a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800831c:	e015      	b.n	800834a <update_joy_mode_velocity_control+0x43a>
    } else {
        revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 800831e:	4b4b      	ldr	r3, [pc, #300]	@ (800844c <update_joy_mode_velocity_control+0x53c>)
 8008320:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
                revolute_encoder.rads, prismatic_encoder.mm / 1000.0f);
 8008324:	4b47      	ldr	r3, [pc, #284]	@ (8008444 <update_joy_mode_velocity_control+0x534>)
 8008326:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
        revolute_axis.dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd,
 800832a:	ed9f 6a49 	vldr	s12, [pc, #292]	@ 8008450 <update_joy_mode_velocity_control+0x540>
 800832e:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8008332:	eef0 0a66 	vmov.f32	s1, s13
 8008336:	eeb0 0a47 	vmov.f32	s0, s14
 800833a:	4846      	ldr	r0, [pc, #280]	@ (8008454 <update_joy_mode_velocity_control+0x544>)
 800833c:	f7f9 f99d 	bl	800167a <REVOLUTE_MOTOR_DFD_Compute>
 8008340:	eef0 7a40 	vmov.f32	s15, s0
 8008344:	4b3e      	ldr	r3, [pc, #248]	@ (8008440 <update_joy_mode_velocity_control+0x530>)
 8008346:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    // Apply filtering to feedforward terms
    static float ffd_filtered = 0.0f;
    static float dfd_filtered = 0.0f;

    ffd_filtered = 0.8f * ffd_filtered + 0.2f * revolute_axis.ffd;
 800834a:	4b44      	ldr	r3, [pc, #272]	@ (800845c <update_joy_mode_velocity_control+0x54c>)
 800834c:	edd3 7a00 	vldr	s15, [r3]
 8008350:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8008460 <update_joy_mode_velocity_control+0x550>
 8008354:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008358:	4b39      	ldr	r3, [pc, #228]	@ (8008440 <update_joy_mode_velocity_control+0x530>)
 800835a:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800835e:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8008464 <update_joy_mode_velocity_control+0x554>
 8008362:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008366:	ee77 7a27 	vadd.f32	s15, s14, s15
 800836a:	4b3c      	ldr	r3, [pc, #240]	@ (800845c <update_joy_mode_velocity_control+0x54c>)
 800836c:	edc3 7a00 	vstr	s15, [r3]
    dfd_filtered = 0.2f * dfd_filtered + 0.8f * revolute_axis.dfd;
 8008370:	4b3d      	ldr	r3, [pc, #244]	@ (8008468 <update_joy_mode_velocity_control+0x558>)
 8008372:	edd3 7a00 	vldr	s15, [r3]
 8008376:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8008464 <update_joy_mode_velocity_control+0x554>
 800837a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800837e:	4b30      	ldr	r3, [pc, #192]	@ (8008440 <update_joy_mode_velocity_control+0x530>)
 8008380:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8008384:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8008460 <update_joy_mode_velocity_control+0x550>
 8008388:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800838c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008390:	4b35      	ldr	r3, [pc, #212]	@ (8008468 <update_joy_mode_velocity_control+0x558>)
 8008392:	edc3 7a00 	vstr	s15, [r3]

    // Combine base PWM with feedforward compensation
    revolute_axis.command_pos = rev_base_pwm + 0.01f * (ffd_filtered + dfd_filtered);
 8008396:	4b31      	ldr	r3, [pc, #196]	@ (800845c <update_joy_mode_velocity_control+0x54c>)
 8008398:	ed93 7a00 	vldr	s14, [r3]
 800839c:	4b32      	ldr	r3, [pc, #200]	@ (8008468 <update_joy_mode_velocity_control+0x558>)
 800839e:	edd3 7a00 	vldr	s15, [r3]
 80083a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80083a6:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800846c <update_joy_mode_velocity_control+0x55c>
 80083aa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80083ae:	edd7 7a06 	vldr	s15, [r7, #24]
 80083b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80083b6:	4b22      	ldr	r3, [pc, #136]	@ (8008440 <update_joy_mode_velocity_control+0x530>)
 80083b8:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

    // Saturate final command
    revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 80083bc:	4b20      	ldr	r3, [pc, #128]	@ (8008440 <update_joy_mode_velocity_control+0x530>)
 80083be:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
            ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 80083c2:	4b2b      	ldr	r3, [pc, #172]	@ (8008470 <update_joy_mode_velocity_control+0x560>)
 80083c4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
    revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 80083c8:	4610      	mov	r0, r2
 80083ca:	4619      	mov	r1, r3
 80083cc:	f7f8 fb7a 	bl	8000ac4 <__aeabi_d2iz>
 80083d0:	4606      	mov	r6, r0
            ZGX45RGG_150RPM_Constant.U_max, -ZGX45RGG_150RPM_Constant.U_max);
 80083d2:	4b27      	ldr	r3, [pc, #156]	@ (8008470 <update_joy_mode_velocity_control+0x560>)
 80083d4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80083d8:	4614      	mov	r4, r2
 80083da:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
    revolute_axis.command_pos = PWM_Satuation(revolute_axis.command_pos,
 80083de:	4620      	mov	r0, r4
 80083e0:	4629      	mov	r1, r5
 80083e2:	f7f8 fb6f 	bl	8000ac4 <__aeabi_d2iz>
 80083e6:	4603      	mov	r3, r0
 80083e8:	4619      	mov	r1, r3
 80083ea:	4630      	mov	r0, r6
 80083ec:	eeb0 0a48 	vmov.f32	s0, s16
 80083f0:	f7f8 feb0 	bl	8001154 <PWM_Satuation>
 80083f4:	ee07 0a90 	vmov	s15, r0
 80083f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80083fc:	4b10      	ldr	r3, [pc, #64]	@ (8008440 <update_joy_mode_velocity_control+0x530>)
 80083fe:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

    // Apply motor commands
    MDXX_set_range(&prismatic_motor, 2000, prismatic_axis.command_pos);
 8008402:	4b1c      	ldr	r3, [pc, #112]	@ (8008474 <update_joy_mode_velocity_control+0x564>)
 8008404:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8008408:	eef0 0a67 	vmov.f32	s1, s15
 800840c:	ed9f 0a1a 	vldr	s0, [pc, #104]	@ 8008478 <update_joy_mode_velocity_control+0x568>
 8008410:	481a      	ldr	r0, [pc, #104]	@ (800847c <update_joy_mode_velocity_control+0x56c>)
 8008412:	f7f8 ffb7 	bl	8001384 <MDXX_set_range>
    MDXX_set_range(&revolute_motor, 2000, revolute_axis.command_pos);
 8008416:	4b0a      	ldr	r3, [pc, #40]	@ (8008440 <update_joy_mode_velocity_control+0x530>)
 8008418:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800841c:	eef0 0a67 	vmov.f32	s1, s15
 8008420:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8008478 <update_joy_mode_velocity_control+0x568>
 8008424:	4816      	ldr	r0, [pc, #88]	@ (8008480 <update_joy_mode_velocity_control+0x570>)
 8008426:	f7f8 ffad 	bl	8001384 <MDXX_set_range>
}
 800842a:	bf00      	nop
 800842c:	3724      	adds	r7, #36	@ 0x24
 800842e:	46bd      	mov	sp, r7
 8008430:	ecbd 8b02 	vpop	{d8}
 8008434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008438:	20001e70 	.word	0x20001e70
 800843c:	20000b10 	.word	0x20000b10
 8008440:	20000748 	.word	0x20000748
 8008444:	20000984 	.word	0x20000984
 8008448:	42c80000 	.word	0x42c80000
 800844c:	200009e0 	.word	0x200009e0
 8008450:	447a0000 	.word	0x447a0000
 8008454:	20000b14 	.word	0x20000b14
 8008458:	40040000 	.word	0x40040000
 800845c:	200008dc 	.word	0x200008dc
 8008460:	3f4ccccd 	.word	0x3f4ccccd
 8008464:	3e4ccccd 	.word	0x3e4ccccd
 8008468:	200008e0 	.word	0x200008e0
 800846c:	3c23d70a 	.word	0x3c23d70a
 8008470:	20000000 	.word	0x20000000
 8008474:	20000704 	.word	0x20000704
 8008478:	44fa0000 	.word	0x44fa0000
 800847c:	200008ec 	.word	0x200008ec
 8008480:	20000938 	.word	0x20000938

08008484 <update_joy_mode_pilot_light>:

void update_joy_mode_pilot_light(void) {
 8008484:	b580      	push	{r7, lr}
 8008486:	af00      	add	r7, sp, #0
	if (joy_mode_state == JOY_MODE_POSITION_SAVED) {
 8008488:	4b14      	ldr	r3, [pc, #80]	@ (80084dc <update_joy_mode_pilot_light+0x58>)
 800848a:	781b      	ldrb	r3, [r3, #0]
 800848c:	2b03      	cmp	r3, #3
 800848e:	d122      	bne.n	80084d6 <update_joy_mode_pilot_light+0x52>
		// Toggle pilot light every 1 second when 10 positions are saved
		joy_mode_pilot_timer++;
 8008490:	4b13      	ldr	r3, [pc, #76]	@ (80084e0 <update_joy_mode_pilot_light+0x5c>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	3301      	adds	r3, #1
 8008496:	4a12      	ldr	r2, [pc, #72]	@ (80084e0 <update_joy_mode_pilot_light+0x5c>)
 8008498:	6013      	str	r3, [r2, #0]
		if (joy_mode_pilot_timer >= JOY_MODE_PILOT_TOGGLE_PERIOD) {
 800849a:	4b11      	ldr	r3, [pc, #68]	@ (80084e0 <update_joy_mode_pilot_light+0x5c>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80084a2:	d318      	bcc.n	80084d6 <update_joy_mode_pilot_light+0x52>
			HAL_GPIO_TogglePin(PILOT_GPIO_Port, PILOT_Pin);
 80084a4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80084a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80084ac:	f004 ff94 	bl	800d3d8 <HAL_GPIO_TogglePin>
			joy_mode_pilot_state = !joy_mode_pilot_state;
 80084b0:	4b0c      	ldr	r3, [pc, #48]	@ (80084e4 <update_joy_mode_pilot_light+0x60>)
 80084b2:	781b      	ldrb	r3, [r3, #0]
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	bf14      	ite	ne
 80084ba:	2301      	movne	r3, #1
 80084bc:	2300      	moveq	r3, #0
 80084be:	b2db      	uxtb	r3, r3
 80084c0:	f083 0301 	eor.w	r3, r3, #1
 80084c4:	b2db      	uxtb	r3, r3
 80084c6:	f003 0301 	and.w	r3, r3, #1
 80084ca:	b2da      	uxtb	r2, r3
 80084cc:	4b05      	ldr	r3, [pc, #20]	@ (80084e4 <update_joy_mode_pilot_light+0x60>)
 80084ce:	701a      	strb	r2, [r3, #0]
			joy_mode_pilot_timer = 0;
 80084d0:	4b03      	ldr	r3, [pc, #12]	@ (80084e0 <update_joy_mode_pilot_light+0x5c>)
 80084d2:	2200      	movs	r2, #0
 80084d4:	601a      	str	r2, [r3, #0]
		}
	}
}
 80084d6:	bf00      	nop
 80084d8:	bd80      	pop	{r7, pc}
 80084da:	bf00      	nop
 80084dc:	20000808 	.word	0x20000808
 80084e0:	20000860 	.word	0x20000860
 80084e4:	20000864 	.word	0x20000864

080084e8 <update_joy_mode>:

void update_joy_mode(void) {
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b084      	sub	sp, #16
 80084ec:	af00      	add	r7, sp, #0
	if (!joy_mode_active) {
 80084ee:	4b47      	ldr	r3, [pc, #284]	@ (800860c <update_joy_mode+0x124>)
 80084f0:	781b      	ldrb	r3, [r3, #0]
 80084f2:	f083 0301 	eor.w	r3, r3, #1
 80084f6:	b2db      	uxtb	r3, r3
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	f040 8081 	bne.w	8008600 <update_joy_mode+0x118>
		return;
	}

	// ALWAYS update position display values when in joy mode
	normalized_position = normalize_angle(revolute_encoder.rads);
 80084fe:	4b44      	ldr	r3, [pc, #272]	@ (8008610 <update_joy_mode+0x128>)
 8008500:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8008504:	eeb0 0a67 	vmov.f32	s0, s15
 8008508:	f7fd fe30 	bl	800616c <normalize_angle>
 800850c:	eef0 7a40 	vmov.f32	s15, s0
 8008510:	4b40      	ldr	r3, [pc, #256]	@ (8008614 <update_joy_mode+0x12c>)
 8008512:	edc3 7a00 	vstr	s15, [r3]
	prismatic_axis.mm = prismatic_encoder.mm;
 8008516:	4b40      	ldr	r3, [pc, #256]	@ (8008618 <update_joy_mode+0x130>)
 8008518:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800851a:	4a40      	ldr	r2, [pc, #256]	@ (800861c <update_joy_mode+0x134>)
 800851c:	6393      	str	r3, [r2, #56]	@ 0x38
	revolute_axis.deg = UnitConverter_angle(&converter_system,
 800851e:	4b3d      	ldr	r3, [pc, #244]	@ (8008614 <update_joy_mode+0x12c>)
 8008520:	edd3 7a00 	vldr	s15, [r3]
 8008524:	220e      	movs	r2, #14
 8008526:	210f      	movs	r1, #15
 8008528:	eeb0 0a67 	vmov.f32	s0, s15
 800852c:	483c      	ldr	r0, [pc, #240]	@ (8008620 <update_joy_mode+0x138>)
 800852e:	f7fc fb23 	bl	8004b78 <UnitConverter_angle>
 8008532:	eef0 7a40 	vmov.f32	s15, s0
 8008536:	4b3b      	ldr	r3, [pc, #236]	@ (8008624 <update_joy_mode+0x13c>)
 8008538:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
			normalized_position, UNIT_RADIAN, UNIT_DEGREE);

	switch (joy_mode_state) {
 800853c:	4b3a      	ldr	r3, [pc, #232]	@ (8008628 <update_joy_mode+0x140>)
 800853e:	781b      	ldrb	r3, [r3, #0]
 8008540:	3b01      	subs	r3, #1
 8008542:	2b03      	cmp	r3, #3
 8008544:	d85f      	bhi.n	8008606 <update_joy_mode+0x11e>
 8008546:	a201      	add	r2, pc, #4	@ (adr r2, 800854c <update_joy_mode+0x64>)
 8008548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800854c:	0800855d 	.word	0x0800855d
 8008550:	08008563 	.word	0x08008563
 8008554:	08008569 	.word	0x08008569
 8008558:	08008577 	.word	0x08008577
	case JOY_MODE_INITIAL_CONTROL:
		// Initial manual joystick control - no position saving yet
		update_joy_mode_velocity_control();
 800855c:	f7ff fcd8 	bl	8007f10 <update_joy_mode_velocity_control>
		break;
 8008560:	e051      	b.n	8008606 <update_joy_mode+0x11e>

	case JOY_MODE_MANUAL_CONTROL:
		// Manual joystick control with position saving enabled
		update_joy_mode_velocity_control();
 8008562:	f7ff fcd5 	bl	8007f10 <update_joy_mode_velocity_control>
		break;
 8008566:	e04e      	b.n	8008606 <update_joy_mode+0x11e>

	case JOY_MODE_POSITION_SAVED:
		revolute_axis.position = revolute_encoder.rads;
 8008568:	4b29      	ldr	r3, [pc, #164]	@ (8008610 <update_joy_mode+0x128>)
 800856a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800856c:	4a2d      	ldr	r2, [pc, #180]	@ (8008624 <update_joy_mode+0x13c>)
 800856e:	6013      	str	r3, [r2, #0]
		// 10 positions saved, pilot light toggling, waiting for B2 to start playback
		update_joy_mode_pilot_light();
 8008570:	f7ff ff88 	bl	8008484 <update_joy_mode_pilot_light>
		break;
 8008574:	e047      	b.n	8008606 <update_joy_mode+0x11e>

	case JOY_MODE_PLAYBACK:
		// Playing back saved positions - let update_control_loops handle trajectory

		// Check if current trajectory is complete
		if (motion_sequence_state == MOTION_IDLE) {
 8008576:	4b2d      	ldr	r3, [pc, #180]	@ (800862c <update_joy_mode+0x144>)
 8008578:	781b      	ldrb	r3, [r3, #0]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d142      	bne.n	8008604 <update_joy_mode+0x11c>
			// Current trajectory finished, wait before starting next
			joy_mode_playback_timer++;
 800857e:	4b2c      	ldr	r3, [pc, #176]	@ (8008630 <update_joy_mode+0x148>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	3301      	adds	r3, #1
 8008584:	4a2a      	ldr	r2, [pc, #168]	@ (8008630 <update_joy_mode+0x148>)
 8008586:	6013      	str	r3, [r2, #0]

			if (joy_mode_playback_timer >= JOY_MODE_PLAYBACK_DELAY) {
 8008588:	4b29      	ldr	r3, [pc, #164]	@ (8008630 <update_joy_mode+0x148>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8008590:	d338      	bcc.n	8008604 <update_joy_mode+0x11c>
				playback_position_index++;
 8008592:	4b28      	ldr	r3, [pc, #160]	@ (8008634 <update_joy_mode+0x14c>)
 8008594:	781b      	ldrb	r3, [r3, #0]
 8008596:	3301      	adds	r3, #1
 8008598:	b2da      	uxtb	r2, r3
 800859a:	4b26      	ldr	r3, [pc, #152]	@ (8008634 <update_joy_mode+0x14c>)
 800859c:	701a      	strb	r2, [r3, #0]

				if (playback_position_index < saved_position_count) {
 800859e:	4b25      	ldr	r3, [pc, #148]	@ (8008634 <update_joy_mode+0x14c>)
 80085a0:	781a      	ldrb	r2, [r3, #0]
 80085a2:	4b25      	ldr	r3, [pc, #148]	@ (8008638 <update_joy_mode+0x150>)
 80085a4:	781b      	ldrb	r3, [r3, #0]
 80085a6:	429a      	cmp	r2, r3
 80085a8:	d224      	bcs.n	80085f4 <update_joy_mode+0x10c>
					// Start next trajectory
					float target_pris =
							saved_positions[playback_position_index].prismatic_pos;
 80085aa:	4b22      	ldr	r3, [pc, #136]	@ (8008634 <update_joy_mode+0x14c>)
 80085ac:	781b      	ldrb	r3, [r3, #0]
					float target_pris =
 80085ae:	4a23      	ldr	r2, [pc, #140]	@ (800863c <update_joy_mode+0x154>)
 80085b0:	00db      	lsls	r3, r3, #3
 80085b2:	4413      	add	r3, r2
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	60fb      	str	r3, [r7, #12]
					float target_rev_rad =
							saved_positions[playback_position_index].revolute_pos;
 80085b8:	4b1e      	ldr	r3, [pc, #120]	@ (8008634 <update_joy_mode+0x14c>)
 80085ba:	781b      	ldrb	r3, [r3, #0]
					float target_rev_rad =
 80085bc:	4a1f      	ldr	r2, [pc, #124]	@ (800863c <update_joy_mode+0x154>)
 80085be:	00db      	lsls	r3, r3, #3
 80085c0:	4413      	add	r3, r2
 80085c2:	3304      	adds	r3, #4
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	60bb      	str	r3, [r7, #8]
					float target_rev_deg = target_rev_rad * 180.0f / PI;
 80085c8:	edd7 7a02 	vldr	s15, [r7, #8]
 80085cc:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8008640 <update_joy_mode+0x158>
 80085d0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80085d4:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 8008644 <update_joy_mode+0x15c>
 80085d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80085dc:	edc7 7a01 	vstr	s15, [r7, #4]

					start_combined_trajectory(target_pris, target_rev_deg);
 80085e0:	edd7 0a01 	vldr	s1, [r7, #4]
 80085e4:	ed97 0a03 	vldr	s0, [r7, #12]
 80085e8:	f7fd ff34 	bl	8006454 <start_combined_trajectory>
					joy_mode_playback_timer = 0;
 80085ec:	4b10      	ldr	r3, [pc, #64]	@ (8008630 <update_joy_mode+0x148>)
 80085ee:	2200      	movs	r2, #0
 80085f0:	601a      	str	r2, [r3, #0]
			}
		}

		// Let update_control_loops handle the actual motion control
		// No need to handle motion states here anymore
		break;
 80085f2:	e007      	b.n	8008604 <update_joy_mode+0x11c>
					plotter_pen_up();
 80085f4:	f001 fb56 	bl	8009ca4 <plotter_pen_up>
					joy_mode_state = JOY_MODE_INITIAL_CONTROL;
 80085f8:	4b0b      	ldr	r3, [pc, #44]	@ (8008628 <update_joy_mode+0x140>)
 80085fa:	2201      	movs	r2, #1
 80085fc:	701a      	strb	r2, [r3, #0]
		break;
 80085fe:	e001      	b.n	8008604 <update_joy_mode+0x11c>
		return;
 8008600:	bf00      	nop
 8008602:	e000      	b.n	8008606 <update_joy_mode+0x11e>
		break;
 8008604:	bf00      	nop

	}
}
 8008606:	3710      	adds	r7, #16
 8008608:	46bd      	mov	sp, r7
 800860a:	bd80      	pop	{r7, pc}
 800860c:	20000809 	.word	0x20000809
 8008610:	200009e0 	.word	0x200009e0
 8008614:	200007fc 	.word	0x200007fc
 8008618:	20000984 	.word	0x20000984
 800861c:	20000704 	.word	0x20000704
 8008620:	20000d78 	.word	0x20000d78
 8008624:	20000748 	.word	0x20000748
 8008628:	20000808 	.word	0x20000808
 800862c:	2000078c 	.word	0x2000078c
 8008630:	20000868 	.word	0x20000868
 8008634:	2000085d 	.word	0x2000085d
 8008638:	2000085c 	.word	0x2000085c
 800863c:	2000080c 	.word	0x2000080c
 8008640:	43340000 	.word	0x43340000
 8008644:	40490fdb 	.word	0x40490fdb

08008648 <handle_b2_button_polling>:

void handle_b2_button_polling(void) {
 8008648:	b580      	push	{r7, lr}
 800864a:	b082      	sub	sp, #8
 800864c:	af00      	add	r7, sp, #0
	// Read current B2 button state (assuming active low like other buttons)
	bool b2_current_state = !HAL_GPIO_ReadPin(J2_GPIO_Port, J2_Pin);
 800864e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8008652:	4838      	ldr	r0, [pc, #224]	@ (8008734 <handle_b2_button_polling+0xec>)
 8008654:	f004 fe90 	bl	800d378 <HAL_GPIO_ReadPin>
 8008658:	4603      	mov	r3, r0
 800865a:	2b00      	cmp	r3, #0
 800865c:	bf0c      	ite	eq
 800865e:	2301      	moveq	r3, #1
 8008660:	2300      	movne	r3, #0
 8008662:	71fb      	strb	r3, [r7, #7]

//	b2S[0] = !HAL_GPIO_ReadPin(J2_GPIO_Port, J2_Pin);
	static uint32_t last_press_time = 0;
	static uint32_t press_counter = 0;
	const uint32_t DEBOUNCE_TIME = 200; // 200ms debounce time
 8008664:	23c8      	movs	r3, #200	@ 0xc8
 8008666:	603b      	str	r3, [r7, #0]

	press_counter++; // Increment every timer tick (assuming 1ms timer)
 8008668:	4b33      	ldr	r3, [pc, #204]	@ (8008738 <handle_b2_button_polling+0xf0>)
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	3301      	adds	r3, #1
 800866e:	4a32      	ldr	r2, [pc, #200]	@ (8008738 <handle_b2_button_polling+0xf0>)
 8008670:	6013      	str	r3, [r2, #0]

//	 Edge detection with debouncing
	if (b2_current_state && !joy_mode_b2_last_state) {
 8008672:	79fb      	ldrb	r3, [r7, #7]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d04d      	beq.n	8008714 <handle_b2_button_polling+0xcc>
 8008678:	4b30      	ldr	r3, [pc, #192]	@ (800873c <handle_b2_button_polling+0xf4>)
 800867a:	781b      	ldrb	r3, [r3, #0]
 800867c:	f083 0301 	eor.w	r3, r3, #1
 8008680:	b2db      	uxtb	r3, r3
 8008682:	2b00      	cmp	r3, #0
 8008684:	d046      	beq.n	8008714 <handle_b2_button_polling+0xcc>
//	 Button just pressed - check if enough time has passed since last press
		if ((press_counter - last_press_time) >= DEBOUNCE_TIME) {
 8008686:	4b2c      	ldr	r3, [pc, #176]	@ (8008738 <handle_b2_button_polling+0xf0>)
 8008688:	681a      	ldr	r2, [r3, #0]
 800868a:	4b2d      	ldr	r3, [pc, #180]	@ (8008740 <handle_b2_button_polling+0xf8>)
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	1ad3      	subs	r3, r2, r3
 8008690:	683a      	ldr	r2, [r7, #0]
 8008692:	429a      	cmp	r2, r3
 8008694:	d83e      	bhi.n	8008714 <handle_b2_button_polling+0xcc>
			// Button press is valid - trigger action
			joy_mode_b2_pressed = true;
 8008696:	4b2b      	ldr	r3, [pc, #172]	@ (8008744 <handle_b2_button_polling+0xfc>)
 8008698:	2201      	movs	r2, #1
 800869a:	701a      	strb	r2, [r3, #0]
			last_press_time = press_counter;
 800869c:	4b26      	ldr	r3, [pc, #152]	@ (8008738 <handle_b2_button_polling+0xf0>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	4a27      	ldr	r2, [pc, #156]	@ (8008740 <handle_b2_button_polling+0xf8>)
 80086a2:	6013      	str	r3, [r2, #0]

//	if (b2S[0] != b2S[1] && b2S[0] == 1) {
			// Handle B2 button press logic
			if (!is_emergency_active() && !homing_active
 80086a4:	f7ff fa0c 	bl	8007ac0 <is_emergency_active>
 80086a8:	4603      	mov	r3, r0
 80086aa:	f083 0301 	eor.w	r3, r3, #1
 80086ae:	b2db      	uxtb	r3, r3
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d02f      	beq.n	8008714 <handle_b2_button_polling+0xcc>
 80086b4:	4b24      	ldr	r3, [pc, #144]	@ (8008748 <handle_b2_button_polling+0x100>)
 80086b6:	781b      	ldrb	r3, [r3, #0]
 80086b8:	f083 0301 	eor.w	r3, r3, #1
 80086bc:	b2db      	uxtb	r3, r3
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d028      	beq.n	8008714 <handle_b2_button_polling+0xcc>
					&& motion_sequence_state == MOTION_IDLE) {
 80086c2:	4b22      	ldr	r3, [pc, #136]	@ (800874c <handle_b2_button_polling+0x104>)
 80086c4:	781b      	ldrb	r3, [r3, #0]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d124      	bne.n	8008714 <handle_b2_button_polling+0xcc>
				if (!joy_mode_active) {
 80086ca:	4b21      	ldr	r3, [pc, #132]	@ (8008750 <handle_b2_button_polling+0x108>)
 80086cc:	781b      	ldrb	r3, [r3, #0]
 80086ce:	f083 0301 	eor.w	r3, r3, #1
 80086d2:	b2db      	uxtb	r3, r3
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d002      	beq.n	80086de <handle_b2_button_polling+0x96>
					// Enter joy mode (starts in JOY_MODE_INITIAL_CONTROL)
					enter_joy_mode();
 80086d8:	f7ff fa02 	bl	8007ae0 <enter_joy_mode>
 80086dc:	e01a      	b.n	8008714 <handle_b2_button_polling+0xcc>
				} else {
					// Joy mode is active, handle button press based on current state
					if (joy_mode_state == JOY_MODE_INITIAL_CONTROL) {
 80086de:	4b1d      	ldr	r3, [pc, #116]	@ (8008754 <handle_b2_button_polling+0x10c>)
 80086e0:	781b      	ldrb	r3, [r3, #0]
 80086e2:	2b01      	cmp	r3, #1
 80086e4:	d103      	bne.n	80086ee <handle_b2_button_polling+0xa6>
						// First B2 press in joy mode - start position saving mode
						joy_mode_state = JOY_MODE_MANUAL_CONTROL;
 80086e6:	4b1b      	ldr	r3, [pc, #108]	@ (8008754 <handle_b2_button_polling+0x10c>)
 80086e8:	2202      	movs	r2, #2
 80086ea:	701a      	strb	r2, [r3, #0]
 80086ec:	e012      	b.n	8008714 <handle_b2_button_polling+0xcc>
					} else if (joy_mode_state == JOY_MODE_MANUAL_CONTROL) {
 80086ee:	4b19      	ldr	r3, [pc, #100]	@ (8008754 <handle_b2_button_polling+0x10c>)
 80086f0:	781b      	ldrb	r3, [r3, #0]
 80086f2:	2b02      	cmp	r3, #2
 80086f4:	d108      	bne.n	8008708 <handle_b2_button_polling+0xc0>
						HAL_GPIO_TogglePin(PILOT_GPIO_Port, PILOT_Pin);
 80086f6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80086fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80086fe:	f004 fe6b 	bl	800d3d8 <HAL_GPIO_TogglePin>
						save_current_position();
 8008702:	f7ff fac1 	bl	8007c88 <save_current_position>
 8008706:	e005      	b.n	8008714 <handle_b2_button_polling+0xcc>

						// Save current position
					} else if (joy_mode_state == JOY_MODE_POSITION_SAVED) {
 8008708:	4b12      	ldr	r3, [pc, #72]	@ (8008754 <handle_b2_button_polling+0x10c>)
 800870a:	781b      	ldrb	r3, [r3, #0]
 800870c:	2b03      	cmp	r3, #3
 800870e:	d101      	bne.n	8008714 <handle_b2_button_polling+0xcc>
						start_position_playback();
 8008710:	f7ff fb72 	bl	8007df8 <start_position_playback>
//	b2S[1] = b2S[0];
		// If not enough time has passed, ignore this button press
	}

// Update last state
	joy_mode_b2_last_state = b2_current_state;
 8008714:	4a09      	ldr	r2, [pc, #36]	@ (800873c <handle_b2_button_polling+0xf4>)
 8008716:	79fb      	ldrb	r3, [r7, #7]
 8008718:	7013      	strb	r3, [r2, #0]
//
//// Reset pressed flag when button is released
	if (!b2_current_state) {
 800871a:	79fb      	ldrb	r3, [r7, #7]
 800871c:	f083 0301 	eor.w	r3, r3, #1
 8008720:	b2db      	uxtb	r3, r3
 8008722:	2b00      	cmp	r3, #0
 8008724:	d002      	beq.n	800872c <handle_b2_button_polling+0xe4>
		joy_mode_b2_pressed = false;
 8008726:	4b07      	ldr	r3, [pc, #28]	@ (8008744 <handle_b2_button_polling+0xfc>)
 8008728:	2200      	movs	r2, #0
 800872a:	701a      	strb	r2, [r3, #0]
	}
}
 800872c:	bf00      	nop
 800872e:	3708      	adds	r7, #8
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}
 8008734:	48000800 	.word	0x48000800
 8008738:	200008e4 	.word	0x200008e4
 800873c:	2000086d 	.word	0x2000086d
 8008740:	200008e8 	.word	0x200008e8
 8008744:	2000086c 	.word	0x2000086c
 8008748:	200007eb 	.word	0x200007eb
 800874c:	2000078c 	.word	0x2000078c
 8008750:	20000809 	.word	0x20000809
 8008754:	20000808 	.word	0x20000808

08008758 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8008758:	b580      	push	{r7, lr}
 800875a:	b084      	sub	sp, #16
 800875c:	af00      	add	r7, sp, #0
 800875e:	4603      	mov	r3, r0
 8008760:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == prox_Pin) {
 8008762:	88fb      	ldrh	r3, [r7, #6]
 8008764:	2b20      	cmp	r3, #32
 8008766:	d105      	bne.n	8008774 <HAL_GPIO_EXTI_Callback+0x1c>
		prox_count++;
 8008768:	4b72      	ldr	r3, [pc, #456]	@ (8008934 <HAL_GPIO_EXTI_Callback+0x1dc>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	3301      	adds	r3, #1
 800876e:	4a71      	ldr	r2, [pc, #452]	@ (8008934 <HAL_GPIO_EXTI_Callback+0x1dc>)
 8008770:	6013      	str	r3, [r2, #0]
		return;
 8008772:	e0dc      	b.n	800892e <HAL_GPIO_EXTI_Callback+0x1d6>
	}

	if (GPIO_Pin == upperphoto_Pin) {
 8008774:	88fb      	ldrh	r3, [r7, #6]
 8008776:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800877a:	d103      	bne.n	8008784 <HAL_GPIO_EXTI_Callback+0x2c>
		up_photo = true;
 800877c:	4b6e      	ldr	r3, [pc, #440]	@ (8008938 <HAL_GPIO_EXTI_Callback+0x1e0>)
 800877e:	2201      	movs	r2, #1
 8008780:	701a      	strb	r2, [r3, #0]
		return;
 8008782:	e0d4      	b.n	800892e <HAL_GPIO_EXTI_Callback+0x1d6>
	}

	if (GPIO_Pin == LOWER_PHOTO_Pin) {
 8008784:	88fb      	ldrh	r3, [r7, #6]
 8008786:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800878a:	d103      	bne.n	8008794 <HAL_GPIO_EXTI_Callback+0x3c>
		low_photo = true;
 800878c:	4b6b      	ldr	r3, [pc, #428]	@ (800893c <HAL_GPIO_EXTI_Callback+0x1e4>)
 800878e:	2201      	movs	r2, #1
 8008790:	701a      	strb	r2, [r3, #0]
		return;
 8008792:	e0cc      	b.n	800892e <HAL_GPIO_EXTI_Callback+0x1d6>
	}

	if (GPIO_Pin == EMER_Pin) {
 8008794:	88fb      	ldrh	r3, [r7, #6]
 8008796:	2b10      	cmp	r3, #16
 8008798:	d102      	bne.n	80087a0 <HAL_GPIO_EXTI_Callback+0x48>
		trigger_hardware_emergency();
 800879a:	f7ff f807 	bl	80077ac <trigger_hardware_emergency>
		return;
 800879e:	e0c6      	b.n	800892e <HAL_GPIO_EXTI_Callback+0x1d6>
	}

	if (GPIO_Pin == J1_Pin) {
 80087a0:	88fb      	ldrh	r3, [r7, #6]
 80087a2:	2b80      	cmp	r3, #128	@ 0x80
 80087a4:	d174      	bne.n	8008890 <HAL_GPIO_EXTI_Callback+0x138>
		uint32_t current_time = HAL_GetTick();
 80087a6:	f002 fb7d 	bl	800aea4 <HAL_GetTick>
 80087aa:	60f8      	str	r0, [r7, #12]

		if ((current_time - j1_interrupt_last_time)
 80087ac:	4b64      	ldr	r3, [pc, #400]	@ (8008940 <HAL_GPIO_EXTI_Callback+0x1e8>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	68fa      	ldr	r2, [r7, #12]
 80087b2:	1ad3      	subs	r3, r2, r3
				< J1_INTERRUPT_DEBOUNCE_MS) {
 80087b4:	2296      	movs	r2, #150	@ 0x96
		if ((current_time - j1_interrupt_last_time)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	f0c0 80b4 	bcc.w	8008924 <HAL_GPIO_EXTI_Callback+0x1cc>
			return;
		}
		j1_interrupt_last_time = current_time;
 80087bc:	4a60      	ldr	r2, [pc, #384]	@ (8008940 <HAL_GPIO_EXTI_Callback+0x1e8>)
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	6013      	str	r3, [r2, #0]

		if (!is_emergency_active() && !homing_active && !joy_mode_active
 80087c2:	f7ff f97d 	bl	8007ac0 <is_emergency_active>
 80087c6:	4603      	mov	r3, r0
 80087c8:	f083 0301 	eor.w	r3, r3, #1
 80087cc:	b2db      	uxtb	r3, r3
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d05e      	beq.n	8008890 <HAL_GPIO_EXTI_Callback+0x138>
 80087d2:	4b5c      	ldr	r3, [pc, #368]	@ (8008944 <HAL_GPIO_EXTI_Callback+0x1ec>)
 80087d4:	781b      	ldrb	r3, [r3, #0]
 80087d6:	f083 0301 	eor.w	r3, r3, #1
 80087da:	b2db      	uxtb	r3, r3
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d057      	beq.n	8008890 <HAL_GPIO_EXTI_Callback+0x138>
 80087e0:	4b59      	ldr	r3, [pc, #356]	@ (8008948 <HAL_GPIO_EXTI_Callback+0x1f0>)
 80087e2:	781b      	ldrb	r3, [r3, #0]
 80087e4:	f083 0301 	eor.w	r3, r3, #1
 80087e8:	b2db      	uxtb	r3, r3
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d050      	beq.n	8008890 <HAL_GPIO_EXTI_Callback+0x138>
				&& !first_startup && !word_drawing_active
 80087ee:	4b57      	ldr	r3, [pc, #348]	@ (800894c <HAL_GPIO_EXTI_Callback+0x1f4>)
 80087f0:	781b      	ldrb	r3, [r3, #0]
 80087f2:	f083 0301 	eor.w	r3, r3, #1
 80087f6:	b2db      	uxtb	r3, r3
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d049      	beq.n	8008890 <HAL_GPIO_EXTI_Callback+0x138>
 80087fc:	4b54      	ldr	r3, [pc, #336]	@ (8008950 <HAL_GPIO_EXTI_Callback+0x1f8>)
 80087fe:	781b      	ldrb	r3, [r3, #0]
 8008800:	f083 0301 	eor.w	r3, r3, #1
 8008804:	b2db      	uxtb	r3, r3
 8008806:	2b00      	cmp	r3, #0
 8008808:	d042      	beq.n	8008890 <HAL_GPIO_EXTI_Callback+0x138>
				&& !current_drawing_sequence.sequence_active) {
 800880a:	4b52      	ldr	r3, [pc, #328]	@ (8008954 <HAL_GPIO_EXTI_Callback+0x1fc>)
 800880c:	799b      	ldrb	r3, [r3, #6]
 800880e:	f083 0301 	eor.w	r3, r3, #1
 8008812:	b2db      	uxtb	r3, r3
 8008814:	2b00      	cmp	r3, #0
 8008816:	d03b      	beq.n	8008890 <HAL_GPIO_EXTI_Callback+0x138>

			if (!j1_active) {
 8008818:	4b4f      	ldr	r3, [pc, #316]	@ (8008958 <HAL_GPIO_EXTI_Callback+0x200>)
 800881a:	781b      	ldrb	r3, [r3, #0]
 800881c:	f083 0301 	eor.w	r3, r3, #1
 8008820:	b2db      	uxtb	r3, r3
 8008822:	2b00      	cmp	r3, #0
 8008824:	d023      	beq.n	800886e <HAL_GPIO_EXTI_Callback+0x116>
				// Start 100 point sequence
				j1_active = true;
 8008826:	4b4c      	ldr	r3, [pc, #304]	@ (8008958 <HAL_GPIO_EXTI_Callback+0x200>)
 8008828:	2201      	movs	r2, #1
 800882a:	701a      	strb	r2, [r3, #0]
				j1_in_progress = false;  // Will be set true when motion is idle
 800882c:	4b4b      	ldr	r3, [pc, #300]	@ (800895c <HAL_GPIO_EXTI_Callback+0x204>)
 800882e:	2200      	movs	r2, #0
 8008830:	701a      	strb	r2, [r3, #0]
				j1_cycle_count = 0;
 8008832:	4b4b      	ldr	r3, [pc, #300]	@ (8008960 <HAL_GPIO_EXTI_Callback+0x208>)
 8008834:	2200      	movs	r2, #0
 8008836:	701a      	strb	r2, [r3, #0]
				j1_going_to_target = true;
 8008838:	4b4a      	ldr	r3, [pc, #296]	@ (8008964 <HAL_GPIO_EXTI_Callback+0x20c>)
 800883a:	2201      	movs	r2, #1
 800883c:	701a      	strb	r2, [r3, #0]
				j1_pen_down_complete = false;
 800883e:	4b4a      	ldr	r3, [pc, #296]	@ (8008968 <HAL_GPIO_EXTI_Callback+0x210>)
 8008840:	2200      	movs	r2, #0
 8008842:	701a      	strb	r2, [r3, #0]
				j1_pen_delay = 0;  // Reset delay counter
 8008844:	4b49      	ldr	r3, [pc, #292]	@ (800896c <HAL_GPIO_EXTI_Callback+0x214>)
 8008846:	2200      	movs	r2, #0
 8008848:	601a      	str	r2, [r3, #0]

				// Only start if motion is idle
				if (motion_sequence_state == MOTION_IDLE) {
 800884a:	4b49      	ldr	r3, [pc, #292]	@ (8008970 <HAL_GPIO_EXTI_Callback+0x218>)
 800884c:	781b      	ldrb	r3, [r3, #0]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d11e      	bne.n	8008890 <HAL_GPIO_EXTI_Callback+0x138>
					j1_in_progress = true;
 8008852:	4b42      	ldr	r3, [pc, #264]	@ (800895c <HAL_GPIO_EXTI_Callback+0x204>)
 8008854:	2201      	movs	r2, #1
 8008856:	701a      	strb	r2, [r3, #0]
					start_combined_trajectory(J1_TARGET_PRIS, J1_TARGET_REV);
 8008858:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8008974 <HAL_GPIO_EXTI_Callback+0x21c>
 800885c:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8008978 <HAL_GPIO_EXTI_Callback+0x220>
 8008860:	eef0 0a47 	vmov.f32	s1, s14
 8008864:	eeb0 0a67 	vmov.f32	s0, s15
 8008868:	f7fd fdf4 	bl	8006454 <start_combined_trajectory>
 800886c:	e010      	b.n	8008890 <HAL_GPIO_EXTI_Callback+0x138>
				}
			} else {
				// Stop 100 point sequence - full cleanup
				j1_active = false;
 800886e:	4b3a      	ldr	r3, [pc, #232]	@ (8008958 <HAL_GPIO_EXTI_Callback+0x200>)
 8008870:	2200      	movs	r2, #0
 8008872:	701a      	strb	r2, [r3, #0]
				j1_in_progress = false;
 8008874:	4b39      	ldr	r3, [pc, #228]	@ (800895c <HAL_GPIO_EXTI_Callback+0x204>)
 8008876:	2200      	movs	r2, #0
 8008878:	701a      	strb	r2, [r3, #0]
				j1_cycle_count = 0;
 800887a:	4b39      	ldr	r3, [pc, #228]	@ (8008960 <HAL_GPIO_EXTI_Callback+0x208>)
 800887c:	2200      	movs	r2, #0
 800887e:	701a      	strb	r2, [r3, #0]
				j1_pen_down_complete = false;
 8008880:	4b39      	ldr	r3, [pc, #228]	@ (8008968 <HAL_GPIO_EXTI_Callback+0x210>)
 8008882:	2200      	movs	r2, #0
 8008884:	701a      	strb	r2, [r3, #0]
				j1_pen_delay = 0;
 8008886:	4b39      	ldr	r3, [pc, #228]	@ (800896c <HAL_GPIO_EXTI_Callback+0x214>)
 8008888:	2200      	movs	r2, #0
 800888a:	601a      	str	r2, [r3, #0]
				plotter_pen_up();
 800888c:	f001 fa0a 	bl	8009ca4 <plotter_pen_up>
			}
		}
	}
// J2 is NOT handled here anymore - it's polled in the main loop

	if (GPIO_Pin == J3_Pin) {
 8008890:	88fb      	ldrh	r3, [r7, #6]
 8008892:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008896:	d139      	bne.n	800890c <HAL_GPIO_EXTI_Callback+0x1b4>
		uint32_t current_time = HAL_GetTick();
 8008898:	f002 fb04 	bl	800aea4 <HAL_GetTick>
 800889c:	60b8      	str	r0, [r7, #8]

		// Reset counter if timeout exceeded
		if ((current_time - j3_last_press_time) > J3_PRESS_TIMEOUT) {
 800889e:	4b37      	ldr	r3, [pc, #220]	@ (800897c <HAL_GPIO_EXTI_Callback+0x224>)
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	68ba      	ldr	r2, [r7, #8]
 80088a4:	1ad3      	subs	r3, r2, r3
 80088a6:	2296      	movs	r2, #150	@ 0x96
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d902      	bls.n	80088b2 <HAL_GPIO_EXTI_Callback+0x15a>
			j3_press_count = 0;
 80088ac:	4b34      	ldr	r3, [pc, #208]	@ (8008980 <HAL_GPIO_EXTI_Callback+0x228>)
 80088ae:	2200      	movs	r2, #0
 80088b0:	701a      	strb	r2, [r3, #0]
		}

		j3_last_press_time = current_time;
 80088b2:	4a32      	ldr	r2, [pc, #200]	@ (800897c <HAL_GPIO_EXTI_Callback+0x224>)
 80088b4:	68bb      	ldr	r3, [r7, #8]
 80088b6:	6013      	str	r3, [r2, #0]
		j3_press_count++;
 80088b8:	4b31      	ldr	r3, [pc, #196]	@ (8008980 <HAL_GPIO_EXTI_Callback+0x228>)
 80088ba:	781b      	ldrb	r3, [r3, #0]
 80088bc:	3301      	adds	r3, #1
 80088be:	b2da      	uxtb	r2, r3
 80088c0:	4b2f      	ldr	r3, [pc, #188]	@ (8008980 <HAL_GPIO_EXTI_Callback+0x228>)
 80088c2:	701a      	strb	r2, [r3, #0]

		if (!is_emergency_active() && !joy_mode_active
 80088c4:	f7ff f8fc 	bl	8007ac0 <is_emergency_active>
 80088c8:	4603      	mov	r3, r0
 80088ca:	f083 0301 	eor.w	r3, r3, #1
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d029      	beq.n	8008928 <HAL_GPIO_EXTI_Callback+0x1d0>
 80088d4:	4b1c      	ldr	r3, [pc, #112]	@ (8008948 <HAL_GPIO_EXTI_Callback+0x1f0>)
 80088d6:	781b      	ldrb	r3, [r3, #0]
 80088d8:	f083 0301 	eor.w	r3, r3, #1
 80088dc:	b2db      	uxtb	r3, r3
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d022      	beq.n	8008928 <HAL_GPIO_EXTI_Callback+0x1d0>
				&& motion_sequence_state == MOTION_IDLE) {
 80088e2:	4b23      	ldr	r3, [pc, #140]	@ (8008970 <HAL_GPIO_EXTI_Callback+0x218>)
 80088e4:	781b      	ldrb	r3, [r3, #0]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d11e      	bne.n	8008928 <HAL_GPIO_EXTI_Callback+0x1d0>
			switch (j3_press_count) {
 80088ea:	4b25      	ldr	r3, [pc, #148]	@ (8008980 <HAL_GPIO_EXTI_Callback+0x228>)
 80088ec:	781b      	ldrb	r3, [r3, #0]
 80088ee:	2b01      	cmp	r3, #1
 80088f0:	d105      	bne.n	80088fe <HAL_GPIO_EXTI_Callback+0x1a6>
			case 1:
				// :  FIBO_G01
				start_word_FIBO_G01();
 80088f2:	f000 fc37 	bl	8009164 <start_word_FIBO_G01>
				j3_press_count = 0; // Reset counter
 80088f6:	4b22      	ldr	r3, [pc, #136]	@ (8008980 <HAL_GPIO_EXTI_Callback+0x228>)
 80088f8:	2200      	movs	r2, #0
 80088fa:	701a      	strb	r2, [r3, #0]
				break;
 80088fc:	e005      	b.n	800890a <HAL_GPIO_EXTI_Callback+0x1b2>

			default:
				// Reset if pressed too many times
				stop_character_drawing();
 80088fe:	f000 fc07 	bl	8009110 <stop_character_drawing>
				j3_press_count = 0;
 8008902:	4b1f      	ldr	r3, [pc, #124]	@ (8008980 <HAL_GPIO_EXTI_Callback+0x228>)
 8008904:	2200      	movs	r2, #0
 8008906:	701a      	strb	r2, [r3, #0]
				break;
 8008908:	bf00      	nop
			}
		}
		return;
 800890a:	e00d      	b.n	8008928 <HAL_GPIO_EXTI_Callback+0x1d0>

	}

// Modified J4 button handler for joy mode exit
	if (GPIO_Pin == J4_Pin) {
 800890c:	88fb      	ldrh	r3, [r7, #6]
 800890e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008912:	d10c      	bne.n	800892e <HAL_GPIO_EXTI_Callback+0x1d6>
	    if (is_emergency_active()) {
 8008914:	f7ff f8d4 	bl	8007ac0 <is_emergency_active>
 8008918:	4603      	mov	r3, r0
 800891a:	2b00      	cmp	r3, #0
 800891c:	d006      	beq.n	800892c <HAL_GPIO_EXTI_Callback+0x1d4>
			clear_emergency_state();
 800891e:	f7fe ff87 	bl	8007830 <clear_emergency_state>
		}
		return;
 8008922:	e003      	b.n	800892c <HAL_GPIO_EXTI_Callback+0x1d4>
			return;
 8008924:	bf00      	nop
 8008926:	e002      	b.n	800892e <HAL_GPIO_EXTI_Callback+0x1d6>
		return;
 8008928:	bf00      	nop
 800892a:	e000      	b.n	800892e <HAL_GPIO_EXTI_Callback+0x1d6>
		return;
 800892c:	bf00      	nop
	}
}
 800892e:	3710      	adds	r7, #16
 8008930:	46bd      	mov	sp, r7
 8008932:	bd80      	pop	{r7, pc}
 8008934:	200007e4 	.word	0x200007e4
 8008938:	200007e8 	.word	0x200007e8
 800893c:	200007e9 	.word	0x200007e9
 8008940:	2000089c 	.word	0x2000089c
 8008944:	200007eb 	.word	0x200007eb
 8008948:	20000809 	.word	0x20000809
 800894c:	20000333 	.word	0x20000333
 8008950:	200008c8 	.word	0x200008c8
 8008954:	200008b4 	.word	0x200008b4
 8008958:	20000899 	.word	0x20000899
 800895c:	2000089a 	.word	0x2000089a
 8008960:	20000898 	.word	0x20000898
 8008964:	20000335 	.word	0x20000335
 8008968:	200007ec 	.word	0x200007ec
 800896c:	20000804 	.word	0x20000804
 8008970:	2000078c 	.word	0x2000078c
 8008974:	43480000 	.word	0x43480000
 8008978:	42b40000 	.word	0x42b40000
 800897c:	200008a4 	.word	0x200008a4
 8008980:	200008a0 	.word	0x200008a0

08008984 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8008984:	b580      	push	{r7, lr}
 8008986:	b082      	sub	sp, #8
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
	if (htim == &htim2) {
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	4a9e      	ldr	r2, [pc, #632]	@ (8008c08 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8008990:	4293      	cmp	r3, r2
 8008992:	f040 8135 	bne.w	8008c00 <HAL_TIM_PeriodElapsedCallback+0x27c>
		Modbus_Protocal_Worker();
 8008996:	f7f9 fb33 	bl	8002000 <Modbus_Protocal_Worker>
		modbus_working();
 800899a:	f000 f95d 	bl	8008c58 <modbus_working>

		plotter_update_sensors();
 800899e:	f001 f8d9 	bl	8009b54 <plotter_update_sensors>
		check_emergency_button();
 80089a2:	f7fe fe61 	bl	8007668 <check_emergency_button>

		QEI_get_diff_count(&prismatic_encoder);
 80089a6:	4899      	ldr	r0, [pc, #612]	@ (8008c0c <HAL_TIM_PeriodElapsedCallback+0x288>)
 80089a8:	f7fb fa46 	bl	8003e38 <QEI_get_diff_count>
		QEI_compute_data(&prismatic_encoder);
 80089ac:	4897      	ldr	r0, [pc, #604]	@ (8008c0c <HAL_TIM_PeriodElapsedCallback+0x288>)
 80089ae:	f7fb fb2f 	bl	8004010 <QEI_compute_data>
		QEI_get_diff_count(&revolute_encoder);
 80089b2:	4897      	ldr	r0, [pc, #604]	@ (8008c10 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80089b4:	f7fb fa40 	bl	8003e38 <QEI_get_diff_count>
		QEI_compute_data(&revolute_encoder);
 80089b8:	4895      	ldr	r0, [pc, #596]	@ (8008c10 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80089ba:	f7fb fb29 	bl	8004010 <QEI_compute_data>

		revolute_axis.input_voltage = mapf(revolute_axis.command_pos, -65535.0f,
 80089be:	4b95      	ldr	r3, [pc, #596]	@ (8008c14 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80089c0:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80089c4:	eeb2 2a08 	vmov.f32	s4, #40	@ 0x41400000  12.0
 80089c8:	eefa 1a08 	vmov.f32	s3, #168	@ 0xc1400000 -12.0
 80089cc:	ed9f 1a92 	vldr	s2, [pc, #584]	@ 8008c18 <HAL_TIM_PeriodElapsedCallback+0x294>
 80089d0:	eddf 0a92 	vldr	s1, [pc, #584]	@ 8008c1c <HAL_TIM_PeriodElapsedCallback+0x298>
 80089d4:	eeb0 0a67 	vmov.f32	s0, s15
 80089d8:	f7f9 f9fb 	bl	8001dd2 <mapf>
 80089dc:	eef0 7a40 	vmov.f32	s15, s0
 80089e0:	4b8c      	ldr	r3, [pc, #560]	@ (8008c14 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80089e2:	edc3 7a08 	vstr	s15, [r3, #32]
				65535.0f, -12.0f, 12.0f);
		revolute_axis.kalman_velocity = SteadyStateKalmanFilter(
 80089e6:	4b8b      	ldr	r3, [pc, #556]	@ (8008c14 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80089e8:	edd3 7a08 	vldr	s15, [r3, #32]
 80089ec:	4b88      	ldr	r3, [pc, #544]	@ (8008c10 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80089ee:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 80089f2:	eef0 0a47 	vmov.f32	s1, s14
 80089f6:	eeb0 0a67 	vmov.f32	s0, s15
 80089fa:	4889      	ldr	r0, [pc, #548]	@ (8008c20 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80089fc:	f7fc fb46 	bl	800508c <SteadyStateKalmanFilter>
 8008a00:	eef0 7a40 	vmov.f32	s15, s0
 8008a04:	4b83      	ldr	r3, [pc, #524]	@ (8008c14 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8008a06:	edc3 7a07 	vstr	s15, [r3, #28]
				&revolute_kalman, revolute_axis.input_voltage,
				revolute_encoder.rads);
//		revolute_axis.kalman_velocity = FIR_process(&revolute_lp, revolute_encoder.radps);

		if (isnan(revolute_axis.kalman_velocity)) {
 8008a0a:	4b82      	ldr	r3, [pc, #520]	@ (8008c14 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8008a0c:	edd3 7a07 	vldr	s15, [r3, #28]
 8008a10:	eef4 7a67 	vcmp.f32	s15, s15
 8008a14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a18:	d703      	bvc.n	8008a22 <HAL_TIM_PeriodElapsedCallback+0x9e>
			revolute_axis.kalman_velocity = 0.0f;
 8008a1a:	4b7e      	ldr	r3, [pc, #504]	@ (8008c14 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8008a1c:	f04f 0200 	mov.w	r2, #0
 8008a20:	61da      	str	r2, [r3, #28]
		}

		prismatic_axis.input_voltage = mapf(prismatic_axis.command_pos,
 8008a22:	4b80      	ldr	r3, [pc, #512]	@ (8008c24 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8008a24:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8008a28:	eeb2 2a08 	vmov.f32	s4, #40	@ 0x41400000  12.0
 8008a2c:	eefa 1a08 	vmov.f32	s3, #168	@ 0xc1400000 -12.0
 8008a30:	ed9f 1a79 	vldr	s2, [pc, #484]	@ 8008c18 <HAL_TIM_PeriodElapsedCallback+0x294>
 8008a34:	eddf 0a79 	vldr	s1, [pc, #484]	@ 8008c1c <HAL_TIM_PeriodElapsedCallback+0x298>
 8008a38:	eeb0 0a67 	vmov.f32	s0, s15
 8008a3c:	f7f9 f9c9 	bl	8001dd2 <mapf>
 8008a40:	eef0 7a40 	vmov.f32	s15, s0
 8008a44:	4b77      	ldr	r3, [pc, #476]	@ (8008c24 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8008a46:	edc3 7a08 	vstr	s15, [r3, #32]
				-65535.0f, 65535.0f, -12.0f, 12.0f);
		prismatic_axis.kalman_velocity = MotorKalman_Estimate(&prismatic_kalman,
 8008a4a:	4b76      	ldr	r3, [pc, #472]	@ (8008c24 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8008a4c:	edd3 7a08 	vldr	s15, [r3, #32]
 8008a50:	4b6e      	ldr	r3, [pc, #440]	@ (8008c0c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8008a52:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8008a56:	eef0 0a47 	vmov.f32	s1, s14
 8008a5a:	eeb0 0a67 	vmov.f32	s0, s15
 8008a5e:	4872      	ldr	r0, [pc, #456]	@ (8008c28 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8008a60:	f7fa fc24 	bl	80032ac <MotorKalman_Estimate>
 8008a64:	eeb0 7a40 	vmov.f32	s14, s0
				prismatic_axis.input_voltage, prismatic_encoder.rads)
				* Disturbance_Constant.prismatic_pulley_radius * 1000.0f;
 8008a68:	4b70      	ldr	r3, [pc, #448]	@ (8008c2c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8008a6a:	edd3 7a04 	vldr	s15, [r3, #16]
 8008a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a72:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8008c30 <HAL_TIM_PeriodElapsedCallback+0x2ac>
 8008a76:	ee67 7a87 	vmul.f32	s15, s15, s14
		prismatic_axis.kalman_velocity = MotorKalman_Estimate(&prismatic_kalman,
 8008a7a:	4b6a      	ldr	r3, [pc, #424]	@ (8008c24 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8008a7c:	edc3 7a07 	vstr	s15, [r3, #28]
//		prismatic_axis.kalman_velocity = FIR_process(&prismatic_lp, prismatic_encoder.radps) * Disturbance_Constant.prismatic_pulley_radius * 1000.0f;

		if (isnan(prismatic_axis.kalman_velocity)) {
 8008a80:	4b68      	ldr	r3, [pc, #416]	@ (8008c24 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8008a82:	edd3 7a07 	vldr	s15, [r3, #28]
 8008a86:	eef4 7a67 	vcmp.f32	s15, s15
 8008a8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a8e:	d703      	bvc.n	8008a98 <HAL_TIM_PeriodElapsedCallback+0x114>
			prismatic_axis.kalman_velocity = 0.0f;
 8008a90:	4b64      	ldr	r3, [pc, #400]	@ (8008c24 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8008a92:	f04f 0200 	mov.w	r2, #0
 8008a96:	61da      	str	r2, [r3, #28]
		}

		// Position control update - Allow during HOMING_REV_TO_ZERO_DEG
		if (++position_control_tick >= POSITION_CONTROL_DIVIDER) {
 8008a98:	4b66      	ldr	r3, [pc, #408]	@ (8008c34 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	3301      	adds	r3, #1
 8008a9e:	4a65      	ldr	r2, [pc, #404]	@ (8008c34 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8008aa0:	6013      	str	r3, [r2, #0]
 8008aa2:	2b09      	cmp	r3, #9
 8008aa4:	d922      	bls.n	8008aec <HAL_TIM_PeriodElapsedCallback+0x168>
			position_control_tick = 0;
 8008aa6:	4b63      	ldr	r3, [pc, #396]	@ (8008c34 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	601a      	str	r2, [r3, #0]

			if ((!homing_active || homing_state == HOMING_REV_TO_ZERO_DEG) //  FIXED
 8008aac:	4b62      	ldr	r3, [pc, #392]	@ (8008c38 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8008aae:	781b      	ldrb	r3, [r3, #0]
 8008ab0:	f083 0301 	eor.w	r3, r3, #1
 8008ab4:	b2db      	uxtb	r3, r3
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d103      	bne.n	8008ac2 <HAL_TIM_PeriodElapsedCallback+0x13e>
 8008aba:	4b60      	ldr	r3, [pc, #384]	@ (8008c3c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8008abc:	781b      	ldrb	r3, [r3, #0]
 8008abe:	2b07      	cmp	r3, #7
 8008ac0:	d114      	bne.n	8008aec <HAL_TIM_PeriodElapsedCallback+0x168>
			&& (!joy_mode_active || joy_mode_state == JOY_MODE_PLAYBACK)
 8008ac2:	4b5f      	ldr	r3, [pc, #380]	@ (8008c40 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8008ac4:	781b      	ldrb	r3, [r3, #0]
 8008ac6:	f083 0301 	eor.w	r3, r3, #1
 8008aca:	b2db      	uxtb	r3, r3
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d103      	bne.n	8008ad8 <HAL_TIM_PeriodElapsedCallback+0x154>
 8008ad0:	4b5c      	ldr	r3, [pc, #368]	@ (8008c44 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8008ad2:	781b      	ldrb	r3, [r3, #0]
 8008ad4:	2b04      	cmp	r3, #4
 8008ad6:	d109      	bne.n	8008aec <HAL_TIM_PeriodElapsedCallback+0x168>
					&& (!is_emergency_active())) {
 8008ad8:	f7fe fff2 	bl	8007ac0 <is_emergency_active>
 8008adc:	4603      	mov	r3, r0
 8008ade:	f083 0301 	eor.w	r3, r3, #1
 8008ae2:	b2db      	uxtb	r3, r3
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d001      	beq.n	8008aec <HAL_TIM_PeriodElapsedCallback+0x168>
				update_position_control();
 8008ae8:	f7fd ff52 	bl	8006990 <update_position_control>
			}
		}

		// Velocity control update - Allow during HOMING_REV_TO_ZERO_DEG
		if ((!homing_active || homing_state == HOMING_REV_TO_ZERO_DEG) //  FIXED
 8008aec:	4b52      	ldr	r3, [pc, #328]	@ (8008c38 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8008aee:	781b      	ldrb	r3, [r3, #0]
 8008af0:	f083 0301 	eor.w	r3, r3, #1
 8008af4:	b2db      	uxtb	r3, r3
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d103      	bne.n	8008b02 <HAL_TIM_PeriodElapsedCallback+0x17e>
 8008afa:	4b50      	ldr	r3, [pc, #320]	@ (8008c3c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8008afc:	781b      	ldrb	r3, [r3, #0]
 8008afe:	2b07      	cmp	r3, #7
 8008b00:	d114      	bne.n	8008b2c <HAL_TIM_PeriodElapsedCallback+0x1a8>
		&& (!joy_mode_active || joy_mode_state == JOY_MODE_PLAYBACK)
 8008b02:	4b4f      	ldr	r3, [pc, #316]	@ (8008c40 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8008b04:	781b      	ldrb	r3, [r3, #0]
 8008b06:	f083 0301 	eor.w	r3, r3, #1
 8008b0a:	b2db      	uxtb	r3, r3
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d103      	bne.n	8008b18 <HAL_TIM_PeriodElapsedCallback+0x194>
 8008b10:	4b4c      	ldr	r3, [pc, #304]	@ (8008c44 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8008b12:	781b      	ldrb	r3, [r3, #0]
 8008b14:	2b04      	cmp	r3, #4
 8008b16:	d109      	bne.n	8008b2c <HAL_TIM_PeriodElapsedCallback+0x1a8>
				&& (!is_emergency_active())) {
 8008b18:	f7fe ffd2 	bl	8007ac0 <is_emergency_active>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	f083 0301 	eor.w	r3, r3, #1
 8008b22:	b2db      	uxtb	r3, r3
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d001      	beq.n	8008b2c <HAL_TIM_PeriodElapsedCallback+0x1a8>
			update_velocity_control();
 8008b28:	f7fd fff2 	bl	8006b10 <update_velocity_control>
		}

		update_safety_system();
 8008b2c:	f7fe ff46 	bl	80079bc <update_safety_system>

		if (!is_emergency_active()) {
 8008b30:	f7fe ffc6 	bl	8007ac0 <is_emergency_active>
 8008b34:	4603      	mov	r3, r0
 8008b36:	f083 0301 	eor.w	r3, r3, #1
 8008b3a:	b2db      	uxtb	r3, r3
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d001      	beq.n	8008b44 <HAL_TIM_PeriodElapsedCallback+0x1c0>
			check_safety_conditions();
 8008b40:	f7fe fdc6 	bl	80076d0 <check_safety_conditions>
		}

		// Control loops - joy mode handles its own control
		if (!joy_mode_active || joy_mode_state == JOY_MODE_PLAYBACK) {
 8008b44:	4b3e      	ldr	r3, [pc, #248]	@ (8008c40 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8008b46:	781b      	ldrb	r3, [r3, #0]
 8008b48:	f083 0301 	eor.w	r3, r3, #1
 8008b4c:	b2db      	uxtb	r3, r3
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d103      	bne.n	8008b5a <HAL_TIM_PeriodElapsedCallback+0x1d6>
 8008b52:	4b3c      	ldr	r3, [pc, #240]	@ (8008c44 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8008b54:	781b      	ldrb	r3, [r3, #0]
 8008b56:	2b04      	cmp	r3, #4
 8008b58:	d102      	bne.n	8008b60 <HAL_TIM_PeriodElapsedCallback+0x1dc>
			update_control_loops();
 8008b5a:	f7fe f9ef 	bl	8006f3c <update_control_loops>
 8008b5e:	e001      	b.n	8008b64 <HAL_TIM_PeriodElapsedCallback+0x1e0>
		} else {
			update_joy_mode();
 8008b60:	f7ff fcc2 	bl	80084e8 <update_joy_mode>
		}

		if (joy_mode_active && joy_mode_state == JOY_MODE_PLAYBACK) {
 8008b64:	4b36      	ldr	r3, [pc, #216]	@ (8008c40 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8008b66:	781b      	ldrb	r3, [r3, #0]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d005      	beq.n	8008b78 <HAL_TIM_PeriodElapsedCallback+0x1f4>
 8008b6c:	4b35      	ldr	r3, [pc, #212]	@ (8008c44 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8008b6e:	781b      	ldrb	r3, [r3, #0]
 8008b70:	2b04      	cmp	r3, #4
 8008b72:	d101      	bne.n	8008b78 <HAL_TIM_PeriodElapsedCallback+0x1f4>
			update_joy_mode();
 8008b74:	f7ff fcb8 	bl	80084e8 <update_joy_mode>
		}
		// ALWAYS update display values
		if (!joy_mode_active) {
 8008b78:	4b31      	ldr	r3, [pc, #196]	@ (8008c40 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8008b7a:	781b      	ldrb	r3, [r3, #0]
 8008b7c:	f083 0301 	eor.w	r3, r3, #1
 8008b80:	b2db      	uxtb	r3, r3
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d01e      	beq.n	8008bc4 <HAL_TIM_PeriodElapsedCallback+0x240>
			// Update display values for normal operation
			normalized_position = normalize_angle(revolute_encoder.rads);
 8008b86:	4b22      	ldr	r3, [pc, #136]	@ (8008c10 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8008b88:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8008b8c:	eeb0 0a67 	vmov.f32	s0, s15
 8008b90:	f7fd faec 	bl	800616c <normalize_angle>
 8008b94:	eef0 7a40 	vmov.f32	s15, s0
 8008b98:	4b2b      	ldr	r3, [pc, #172]	@ (8008c48 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8008b9a:	edc3 7a00 	vstr	s15, [r3]
			prismatic_axis.mm = prismatic_encoder.mm;
 8008b9e:	4b1b      	ldr	r3, [pc, #108]	@ (8008c0c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8008ba0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ba2:	4a20      	ldr	r2, [pc, #128]	@ (8008c24 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8008ba4:	6393      	str	r3, [r2, #56]	@ 0x38
			revolute_axis.deg = UnitConverter_angle(&converter_system,
 8008ba6:	4b28      	ldr	r3, [pc, #160]	@ (8008c48 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8008ba8:	edd3 7a00 	vldr	s15, [r3]
 8008bac:	220e      	movs	r2, #14
 8008bae:	210f      	movs	r1, #15
 8008bb0:	eeb0 0a67 	vmov.f32	s0, s15
 8008bb4:	4825      	ldr	r0, [pc, #148]	@ (8008c4c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8008bb6:	f7fb ffdf 	bl	8004b78 <UnitConverter_angle>
 8008bba:	eef0 7a40 	vmov.f32	s15, s0
 8008bbe:	4b15      	ldr	r3, [pc, #84]	@ (8008c14 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8008bc0:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
					normalized_position, UNIT_RADIAN, UNIT_DEGREE);
		}
		// Note: joy mode updates its own display values in update_joy_mode()

		prismatic_axis.accel_show = FIR_process(&prismatic_lp_accel,
 8008bc4:	4b11      	ldr	r3, [pc, #68]	@ (8008c0c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8008bc6:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8008bca:	eeb0 0a67 	vmov.f32	s0, s15
 8008bce:	4820      	ldr	r0, [pc, #128]	@ (8008c50 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8008bd0:	f7f9 f8a6 	bl	8001d20 <FIR_process>
 8008bd4:	eef0 7a40 	vmov.f32	s15, s0
 8008bd8:	4b12      	ldr	r3, [pc, #72]	@ (8008c24 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8008bda:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
				prismatic_encoder.mmpss);
		revolute_axis.accel_show = FIR_process(&revolute_lp_accel,
 8008bde:	4b0c      	ldr	r3, [pc, #48]	@ (8008c10 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8008be0:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8008be4:	eeb0 0a67 	vmov.f32	s0, s15
 8008be8:	481a      	ldr	r0, [pc, #104]	@ (8008c54 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8008bea:	f7f9 f899 	bl	8001d20 <FIR_process>
 8008bee:	eef0 7a40 	vmov.f32	s15, s0
 8008bf2:	4b08      	ldr	r3, [pc, #32]	@ (8008c14 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8008bf4:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
				revolute_encoder.radpss);

		update_character_drawing();
 8008bf8:	f000 fa08 	bl	800900c <update_character_drawing>
		draw_word_FIBO_G01();
 8008bfc:	f000 fad8 	bl	80091b0 <draw_word_FIBO_G01>
	}
}
 8008c00:	bf00      	nop
 8008c02:	3708      	adds	r7, #8
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bd80      	pop	{r7, pc}
 8008c08:	20001f5c 	.word	0x20001f5c
 8008c0c:	20000984 	.word	0x20000984
 8008c10:	200009e0 	.word	0x200009e0
 8008c14:	20000748 	.word	0x20000748
 8008c18:	477fff00 	.word	0x477fff00
 8008c1c:	c77fff00 	.word	0xc77fff00
 8008c20:	20001a9c 	.word	0x20001a9c
 8008c24:	20000704 	.word	0x20000704
 8008c28:	20001730 	.word	0x20001730
 8008c2c:	20000100 	.word	0x20000100
 8008c30:	447a0000 	.word	0x447a0000
 8008c34:	200007f8 	.word	0x200007f8
 8008c38:	200007eb 	.word	0x200007eb
 8008c3c:	200007ea 	.word	0x200007ea
 8008c40:	20000809 	.word	0x20000809
 8008c44:	20000808 	.word	0x20000808
 8008c48:	200007fc 	.word	0x200007fc
 8008c4c:	20000d78 	.word	0x20000d78
 8008c50:	20000fd0 	.word	0x20000fd0
 8008c54:	20000fdc 	.word	0x20000fdc

08008c58 <modbus_working>:

// Modified modbus_working function
void modbus_working(void) {
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b086      	sub	sp, #24
 8008c5c:	af00      	add	r7, sp, #0
	uint16_t limit_switch_status = 0;
 8008c5e:	2300      	movs	r3, #0
 8008c60:	82fb      	strh	r3, [r7, #22]
	// heartbeat
	registerFrame[Heartbeat_Protocol].U16 = 22881;
 8008c62:	4b9a      	ldr	r3, [pc, #616]	@ (8008ecc <modbus_working+0x274>)
 8008c64:	f645 1261 	movw	r2, #22881	@ 0x5961
 8008c68:	801a      	strh	r2, [r3, #0]

	// servo write
	if (registerFrame[Servo_UP].U16 == 1) {
 8008c6a:	4b98      	ldr	r3, [pc, #608]	@ (8008ecc <modbus_working+0x274>)
 8008c6c:	891b      	ldrh	r3, [r3, #8]
 8008c6e:	2b01      	cmp	r3, #1
 8008c70:	d102      	bne.n	8008c78 <modbus_working+0x20>
		plotter_pen_up();
 8008c72:	f001 f817 	bl	8009ca4 <plotter_pen_up>
 8008c76:	e005      	b.n	8008c84 <modbus_working+0x2c>
	} else if (registerFrame[Servo_Down].U16 == 1) {
 8008c78:	4b94      	ldr	r3, [pc, #592]	@ (8008ecc <modbus_working+0x274>)
 8008c7a:	895b      	ldrh	r3, [r3, #10]
 8008c7c:	2b01      	cmp	r3, #1
 8008c7e:	d101      	bne.n	8008c84 <modbus_working+0x2c>
		plotter_pen_down();
 8008c80:	f001 f820 	bl	8009cc4 <plotter_pen_down>
	}

	// limitSW
	if (up_lim == 1) {
 8008c84:	4b92      	ldr	r3, [pc, #584]	@ (8008ed0 <modbus_working+0x278>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	2b01      	cmp	r3, #1
 8008c8a:	d103      	bne.n	8008c94 <modbus_working+0x3c>
		limit_switch_status |= 0x02;  // Bit 1 = Limit UP
 8008c8c:	8afb      	ldrh	r3, [r7, #22]
 8008c8e:	f043 0302 	orr.w	r3, r3, #2
 8008c92:	82fb      	strh	r3, [r7, #22]
	}
	if (low_lim == 1) {
 8008c94:	4b8f      	ldr	r3, [pc, #572]	@ (8008ed4 <modbus_working+0x27c>)
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	d103      	bne.n	8008ca4 <modbus_working+0x4c>
		limit_switch_status |= 0x01;  // Bit 0 = Limit DOWN
 8008c9c:	8afb      	ldrh	r3, [r7, #22]
 8008c9e:	f043 0301 	orr.w	r3, r3, #1
 8008ca2:	82fb      	strh	r3, [r7, #22]
	}
	registerFrame[LimitSwitch_Status].U16 = limit_switch_status;
 8008ca4:	4a89      	ldr	r2, [pc, #548]	@ (8008ecc <modbus_working+0x274>)
 8008ca6:	8afb      	ldrh	r3, [r7, #22]
 8008ca8:	80d3      	strh	r3, [r2, #6]

	if (registerFrame[BaseSystem_Status].U16 == 1) {
 8008caa:	4b88      	ldr	r3, [pc, #544]	@ (8008ecc <modbus_working+0x274>)
 8008cac:	885b      	ldrh	r3, [r3, #2]
 8008cae:	2b01      	cmp	r3, #1
 8008cb0:	d10e      	bne.n	8008cd0 <modbus_working+0x78>
		exit_joy_mode();
 8008cb2:	f7fe ff75 	bl	8007ba0 <exit_joy_mode>
		registerFrame[R_Theta_Status].U16 = 1;
 8008cb6:	4b85      	ldr	r3, [pc, #532]	@ (8008ecc <modbus_working+0x274>)
 8008cb8:	2201      	movs	r2, #1
 8008cba:	841a      	strh	r2, [r3, #32]
		start_combined_trajectory(0.0, 0.0);
 8008cbc:	eddf 0a86 	vldr	s1, [pc, #536]	@ 8008ed8 <modbus_working+0x280>
 8008cc0:	ed9f 0a85 	vldr	s0, [pc, #532]	@ 8008ed8 <modbus_working+0x280>
 8008cc4:	f7fd fbc6 	bl	8006454 <start_combined_trajectory>
		reset_on_zero_requested = true; // Set flag to trigger reset when reaching (0,0)
 8008cc8:	4b84      	ldr	r3, [pc, #528]	@ (8008edc <modbus_working+0x284>)
 8008cca:	2201      	movs	r2, #1
 8008ccc:	701a      	strb	r2, [r3, #0]
 8008cce:	e03d      	b.n	8008d4c <modbus_working+0xf4>

	} else if (registerFrame[BaseSystem_Status].U16 == 2) {
 8008cd0:	4b7e      	ldr	r3, [pc, #504]	@ (8008ecc <modbus_working+0x274>)
 8008cd2:	885b      	ldrh	r3, [r3, #2]
 8008cd4:	2b02      	cmp	r3, #2
 8008cd6:	d107      	bne.n	8008ce8 <modbus_working+0x90>
		registerFrame[R_Theta_Status].U16 = 2;
 8008cd8:	4b7c      	ldr	r3, [pc, #496]	@ (8008ecc <modbus_working+0x274>)
 8008cda:	2202      	movs	r2, #2
 8008cdc:	841a      	strh	r2, [r3, #32]
		plotter_pen_up();
 8008cde:	f000 ffe1 	bl	8009ca4 <plotter_pen_up>
		enter_joy_mode();
 8008ce2:	f7fe fefd 	bl	8007ae0 <enter_joy_mode>
 8008ce6:	e031      	b.n	8008d4c <modbus_working+0xf4>
	} else if (registerFrame[BaseSystem_Status].U16 == 4) {
 8008ce8:	4b78      	ldr	r3, [pc, #480]	@ (8008ecc <modbus_working+0x274>)
 8008cea:	885b      	ldrh	r3, [r3, #2]
 8008cec:	2b04      	cmp	r3, #4
 8008cee:	d102      	bne.n	8008cf6 <modbus_working+0x9e>
		exit_joy_mode();
 8008cf0:	f7fe ff56 	bl	8007ba0 <exit_joy_mode>
 8008cf4:	e02a      	b.n	8008d4c <modbus_working+0xf4>
	} else if (registerFrame[BaseSystem_Status].U16 == 8) {
 8008cf6:	4b75      	ldr	r3, [pc, #468]	@ (8008ecc <modbus_working+0x274>)
 8008cf8:	885b      	ldrh	r3, [r3, #2]
 8008cfa:	2b08      	cmp	r3, #8
 8008cfc:	d126      	bne.n	8008d4c <modbus_working+0xf4>
		registerFrame[R_Theta_Status].U16 = 8;
 8008cfe:	4b73      	ldr	r3, [pc, #460]	@ (8008ecc <modbus_working+0x274>)
 8008d00:	2208      	movs	r2, #8
 8008d02:	841a      	strh	r2, [r3, #32]
		exit_joy_mode();
 8008d04:	f7fe ff4c 	bl	8007ba0 <exit_joy_mode>
		float goal_r_mm = (float) (int16_t) registerFrame[Goal_R].U16 / 10.0;
 8008d08:	4b70      	ldr	r3, [pc, #448]	@ (8008ecc <modbus_working+0x274>)
 8008d0a:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8008d0e:	b21b      	sxth	r3, r3
 8008d10:	ee07 3a90 	vmov	s15, r3
 8008d14:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008d18:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8008d1c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008d20:	edc7 7a04 	vstr	s15, [r7, #16]
		float goal_theta_deg = (float) (int16_t) registerFrame[Goal_Theta].U16
 8008d24:	4b69      	ldr	r3, [pc, #420]	@ (8008ecc <modbus_working+0x274>)
 8008d26:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 8008d2a:	b21b      	sxth	r3, r3
 8008d2c:	ee07 3a90 	vmov	s15, r3
 8008d30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008d34:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8008d38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008d3c:	edc7 7a03 	vstr	s15, [r7, #12]
				/ 10.0;
		start_combined_trajectory(goal_r_mm, goal_theta_deg);
 8008d40:	edd7 0a03 	vldr	s1, [r7, #12]
 8008d44:	ed97 0a04 	vldr	s0, [r7, #16]
 8008d48:	f7fd fb84 	bl	8006454 <start_combined_trajectory>
	}

	// Check if we need to reset when reaching (0,0)
	if (reset_on_zero_requested && motion_sequence_state == MOTION_IDLE) {
 8008d4c:	4b63      	ldr	r3, [pc, #396]	@ (8008edc <modbus_working+0x284>)
 8008d4e:	781b      	ldrb	r3, [r3, #0]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d029      	beq.n	8008da8 <modbus_working+0x150>
 8008d54:	4b62      	ldr	r3, [pc, #392]	@ (8008ee0 <modbus_working+0x288>)
 8008d56:	781b      	ldrb	r3, [r3, #0]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d125      	bne.n	8008da8 <modbus_working+0x150>
//		NVIC_SystemReset();
		prismatic_encoder.mm = 0.0;
 8008d5c:	4b61      	ldr	r3, [pc, #388]	@ (8008ee4 <modbus_working+0x28c>)
 8008d5e:	f04f 0200 	mov.w	r2, #0
 8008d62:	649a      	str	r2, [r3, #72]	@ 0x48
		revolute_encoder.rads = 0.0;
 8008d64:	4b60      	ldr	r3, [pc, #384]	@ (8008ee8 <modbus_working+0x290>)
 8008d66:	f04f 0200 	mov.w	r2, #0
 8008d6a:	641a      	str	r2, [r3, #64]	@ 0x40

	    // Reset axis states
	    memset(&prismatic_axis, 0, sizeof(prismatic_axis));
 8008d6c:	2244      	movs	r2, #68	@ 0x44
 8008d6e:	2100      	movs	r1, #0
 8008d70:	485e      	ldr	r0, [pc, #376]	@ (8008eec <modbus_working+0x294>)
 8008d72:	f00a f937 	bl	8012fe4 <memset>
	    memset(&revolute_axis, 0, sizeof(revolute_axis));
 8008d76:	2244      	movs	r2, #68	@ 0x44
 8008d78:	2100      	movs	r1, #0
 8008d7a:	485d      	ldr	r0, [pc, #372]	@ (8008ef0 <modbus_working+0x298>)
 8008d7c:	f00a f932 	bl	8012fe4 <memset>

	    // Reset trajectory structures
	    memset(&prisGen, 0, sizeof(prisGen));
 8008d80:	2214      	movs	r2, #20
 8008d82:	2100      	movs	r1, #0
 8008d84:	485b      	ldr	r0, [pc, #364]	@ (8008ef4 <modbus_working+0x29c>)
 8008d86:	f00a f92d 	bl	8012fe4 <memset>
	    memset(&revGen, 0, sizeof(revGen));
 8008d8a:	2214      	movs	r2, #20
 8008d8c:	2100      	movs	r1, #0
 8008d8e:	485a      	ldr	r0, [pc, #360]	@ (8008ef8 <modbus_working+0x2a0>)
 8008d90:	f00a f928 	bl	8012fe4 <memset>
	    memset(&prisEva, 0, sizeof(prisEva));
 8008d94:	2214      	movs	r2, #20
 8008d96:	2100      	movs	r1, #0
 8008d98:	4858      	ldr	r0, [pc, #352]	@ (8008efc <modbus_working+0x2a4>)
 8008d9a:	f00a f923 	bl	8012fe4 <memset>
	    memset(&revEva, 0, sizeof(revEva));
 8008d9e:	2214      	movs	r2, #20
 8008da0:	2100      	movs	r1, #0
 8008da2:	4857      	ldr	r0, [pc, #348]	@ (8008f00 <modbus_working+0x2a8>)
 8008da4:	f00a f91e 	bl	8012fe4 <memset>
	}

	if (prismatic_encoder.mm == 0.0 && revolute_encoder.rads == 0.0){
 8008da8:	4b4e      	ldr	r3, [pc, #312]	@ (8008ee4 <modbus_working+0x28c>)
 8008daa:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8008dae:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008db6:	d10a      	bne.n	8008dce <modbus_working+0x176>
 8008db8:	4b4b      	ldr	r3, [pc, #300]	@ (8008ee8 <modbus_working+0x290>)
 8008dba:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8008dbe:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008dc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dc6:	d102      	bne.n	8008dce <modbus_working+0x176>
	    reset_on_zero_requested = false;
 8008dc8:	4b44      	ldr	r3, [pc, #272]	@ (8008edc <modbus_working+0x284>)
 8008dca:	2200      	movs	r2, #0
 8008dcc:	701a      	strb	r2, [r3, #0]
	}

	registerFrame[R_Axis_Actual_Position].U16 = prismatic_encoder.mm * 10.0f;
 8008dce:	4b45      	ldr	r3, [pc, #276]	@ (8008ee4 <modbus_working+0x28c>)
 8008dd0:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8008dd4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8008dd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008ddc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008de0:	ee17 3a90 	vmov	r3, s15
 8008de4:	b29a      	uxth	r2, r3
 8008de6:	4b39      	ldr	r3, [pc, #228]	@ (8008ecc <modbus_working+0x274>)
 8008de8:	845a      	strh	r2, [r3, #34]	@ 0x22
	registerFrame[R_Axis_Actual_Speed].U16 = prismatic_axis.kalman_velocity
 8008dea:	4b40      	ldr	r3, [pc, #256]	@ (8008eec <modbus_working+0x294>)
 8008dec:	edd3 7a07 	vldr	s15, [r3, #28]
			* 10.0f;
 8008df0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8008df4:	ee67 7a87 	vmul.f32	s15, s15, s14
	registerFrame[R_Axis_Actual_Speed].U16 = prismatic_axis.kalman_velocity
 8008df8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008dfc:	ee17 3a90 	vmov	r3, s15
 8008e00:	b29a      	uxth	r2, r3
 8008e02:	4b32      	ldr	r3, [pc, #200]	@ (8008ecc <modbus_working+0x274>)
 8008e04:	84da      	strh	r2, [r3, #38]	@ 0x26

	float pris_accel = FIR_process(&prismatic_lp_accel,
 8008e06:	4b37      	ldr	r3, [pc, #220]	@ (8008ee4 <modbus_working+0x28c>)
 8008e08:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8008e0c:	eeb0 0a67 	vmov.f32	s0, s15
 8008e10:	483c      	ldr	r0, [pc, #240]	@ (8008f04 <modbus_working+0x2ac>)
 8008e12:	f7f8 ff85 	bl	8001d20 <FIR_process>
 8008e16:	ed87 0a02 	vstr	s0, [r7, #8]
			prismatic_encoder.mmpss);
	registerFrame[R_Axis_Acceleration].U16 = pris_accel * 10.0f;
 8008e1a:	edd7 7a02 	vldr	s15, [r7, #8]
 8008e1e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8008e22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008e26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e2a:	ee17 3a90 	vmov	r3, s15
 8008e2e:	b29a      	uxth	r2, r3
 8008e30:	4b26      	ldr	r3, [pc, #152]	@ (8008ecc <modbus_working+0x274>)
 8008e32:	855a      	strh	r2, [r3, #42]	@ 0x2a

	registerFrame[Theta_Axis_Actual_Position].U16 = revolute_axis.deg * 10.0f;
 8008e34:	4b2e      	ldr	r3, [pc, #184]	@ (8008ef0 <modbus_working+0x298>)
 8008e36:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8008e3a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8008e3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008e42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e46:	ee17 3a90 	vmov	r3, s15
 8008e4a:	b29a      	uxth	r2, r3
 8008e4c:	4b1f      	ldr	r3, [pc, #124]	@ (8008ecc <modbus_working+0x274>)
 8008e4e:	849a      	strh	r2, [r3, #36]	@ 0x24

	float rev_theta_vel = UnitConverter_angle(&converter_system,
 8008e50:	4b27      	ldr	r3, [pc, #156]	@ (8008ef0 <modbus_working+0x298>)
 8008e52:	edd3 7a07 	vldr	s15, [r3, #28]
 8008e56:	220e      	movs	r2, #14
 8008e58:	210f      	movs	r1, #15
 8008e5a:	eeb0 0a67 	vmov.f32	s0, s15
 8008e5e:	482a      	ldr	r0, [pc, #168]	@ (8008f08 <modbus_working+0x2b0>)
 8008e60:	f7fb fe8a 	bl	8004b78 <UnitConverter_angle>
 8008e64:	ed87 0a01 	vstr	s0, [r7, #4]
			revolute_axis.kalman_velocity, UNIT_RADIAN, UNIT_DEGREE);
	registerFrame[Theta_Axis_Actual_Speed].U16 = rev_theta_vel * 10.0f;
 8008e68:	edd7 7a01 	vldr	s15, [r7, #4]
 8008e6c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8008e70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008e74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e78:	ee17 3a90 	vmov	r3, s15
 8008e7c:	b29a      	uxth	r2, r3
 8008e7e:	4b13      	ldr	r3, [pc, #76]	@ (8008ecc <modbus_working+0x274>)
 8008e80:	851a      	strh	r2, [r3, #40]	@ 0x28

	float rev_theta_accel = UnitConverter_angle(&converter_system,
 8008e82:	4b19      	ldr	r3, [pc, #100]	@ (8008ee8 <modbus_working+0x290>)
 8008e84:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8008e88:	eeb0 0a67 	vmov.f32	s0, s15
 8008e8c:	481f      	ldr	r0, [pc, #124]	@ (8008f0c <modbus_working+0x2b4>)
 8008e8e:	f7f8 ff47 	bl	8001d20 <FIR_process>
 8008e92:	eef0 7a40 	vmov.f32	s15, s0
 8008e96:	220e      	movs	r2, #14
 8008e98:	210f      	movs	r1, #15
 8008e9a:	eeb0 0a67 	vmov.f32	s0, s15
 8008e9e:	481a      	ldr	r0, [pc, #104]	@ (8008f08 <modbus_working+0x2b0>)
 8008ea0:	f7fb fe6a 	bl	8004b78 <UnitConverter_angle>
 8008ea4:	ed87 0a00 	vstr	s0, [r7]
			FIR_process(&revolute_lp_accel, revolute_encoder.radpss),
			UNIT_RADIAN, UNIT_DEGREE);
	registerFrame[Theta_Axis_Acceleration].U16 = rev_theta_accel * 10.0f;
 8008ea8:	edd7 7a00 	vldr	s15, [r7]
 8008eac:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8008eb0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008eb4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008eb8:	ee17 3a90 	vmov	r3, s15
 8008ebc:	b29a      	uxth	r2, r3
 8008ebe:	4b03      	ldr	r3, [pc, #12]	@ (8008ecc <modbus_working+0x274>)
 8008ec0:	859a      	strh	r2, [r3, #44]	@ 0x2c
}
 8008ec2:	bf00      	nop
 8008ec4:	3718      	adds	r7, #24
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	bd80      	pop	{r7, pc}
 8008eca:	bf00      	nop
 8008ecc:	200015a0 	.word	0x200015a0
 8008ed0:	20001e74 	.word	0x20001e74
 8008ed4:	20001e78 	.word	0x20001e78
 8008ed8:	00000000 	.word	0x00000000
 8008edc:	200007f6 	.word	0x200007f6
 8008ee0:	2000078c 	.word	0x2000078c
 8008ee4:	20000984 	.word	0x20000984
 8008ee8:	200009e0 	.word	0x200009e0
 8008eec:	20000704 	.word	0x20000704
 8008ef0:	20000748 	.word	0x20000748
 8008ef4:	20000790 	.word	0x20000790
 8008ef8:	200007a4 	.word	0x200007a4
 8008efc:	200007b8 	.word	0x200007b8
 8008f00:	200007cc 	.word	0x200007cc
 8008f04:	20000fd0 	.word	0x20000fd0
 8008f08:	20000d78 	.word	0x20000d78
 8008f0c:	20000fdc 	.word	0x20000fdc

08008f10 <start_character_drawing>:

void start_character_drawing(DrawingPoint_t *points, uint8_t num_points,
		const char *character_name) {
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b084      	sub	sp, #16
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	60f8      	str	r0, [r7, #12]
 8008f18:	460b      	mov	r3, r1
 8008f1a:	607a      	str	r2, [r7, #4]
 8008f1c:	72fb      	strb	r3, [r7, #11]
	if (is_emergency_active() || homing_active || joy_mode_active) {
 8008f1e:	f7fe fdcf 	bl	8007ac0 <is_emergency_active>
 8008f22:	4603      	mov	r3, r0
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d120      	bne.n	8008f6a <start_character_drawing+0x5a>
 8008f28:	4b12      	ldr	r3, [pc, #72]	@ (8008f74 <start_character_drawing+0x64>)
 8008f2a:	781b      	ldrb	r3, [r3, #0]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d11c      	bne.n	8008f6a <start_character_drawing+0x5a>
 8008f30:	4b11      	ldr	r3, [pc, #68]	@ (8008f78 <start_character_drawing+0x68>)
 8008f32:	781b      	ldrb	r3, [r3, #0]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d118      	bne.n	8008f6a <start_character_drawing+0x5a>
		return;
	}

	//  ()
	current_drawing_sequence.sequence_active = false;
 8008f38:	4b10      	ldr	r3, [pc, #64]	@ (8008f7c <start_character_drawing+0x6c>)
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	719a      	strb	r2, [r3, #6]

	// 
	current_drawing_sequence.points = points;
 8008f3e:	4a0f      	ldr	r2, [pc, #60]	@ (8008f7c <start_character_drawing+0x6c>)
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	6013      	str	r3, [r2, #0]
	current_drawing_sequence.num_points = num_points;
 8008f44:	4a0d      	ldr	r2, [pc, #52]	@ (8008f7c <start_character_drawing+0x6c>)
 8008f46:	7afb      	ldrb	r3, [r7, #11]
 8008f48:	7113      	strb	r3, [r2, #4]
	current_drawing_sequence.current_point = 0;
 8008f4a:	4b0c      	ldr	r3, [pc, #48]	@ (8008f7c <start_character_drawing+0x6c>)
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	715a      	strb	r2, [r3, #5]
	current_drawing_sequence.sequence_active = true;
 8008f50:	4b0a      	ldr	r3, [pc, #40]	@ (8008f7c <start_character_drawing+0x6c>)
 8008f52:	2201      	movs	r2, #1
 8008f54:	719a      	strb	r2, [r3, #6]
	current_drawing_sequence.character_name = character_name;
 8008f56:	4a09      	ldr	r2, [pc, #36]	@ (8008f7c <start_character_drawing+0x6c>)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	6093      	str	r3, [r2, #8]

	//  motion 
	if (motion_sequence_state == MOTION_IDLE) {
 8008f5c:	4b08      	ldr	r3, [pc, #32]	@ (8008f80 <start_character_drawing+0x70>)
 8008f5e:	781b      	ldrb	r3, [r3, #0]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d103      	bne.n	8008f6c <start_character_drawing+0x5c>
		execute_next_drawing_point();
 8008f64:	f000 f80e 	bl	8008f84 <execute_next_drawing_point>
 8008f68:	e000      	b.n	8008f6c <start_character_drawing+0x5c>
		return;
 8008f6a:	bf00      	nop
	}
}
 8008f6c:	3710      	adds	r7, #16
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bd80      	pop	{r7, pc}
 8008f72:	bf00      	nop
 8008f74:	200007eb 	.word	0x200007eb
 8008f78:	20000809 	.word	0x20000809
 8008f7c:	200008b4 	.word	0x200008b4
 8008f80:	2000078c 	.word	0x2000078c

08008f84 <execute_next_drawing_point>:

void execute_next_drawing_point(void) {
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b084      	sub	sp, #16
 8008f88:	af00      	add	r7, sp, #0
	if (!current_drawing_sequence.sequence_active) {
 8008f8a:	4b1e      	ldr	r3, [pc, #120]	@ (8009004 <execute_next_drawing_point+0x80>)
 8008f8c:	799b      	ldrb	r3, [r3, #6]
 8008f8e:	f083 0301 	eor.w	r3, r3, #1
 8008f92:	b2db      	uxtb	r3, r3
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d130      	bne.n	8008ffa <execute_next_drawing_point+0x76>
		return;
	}

	if (current_drawing_sequence.current_point
 8008f98:	4b1a      	ldr	r3, [pc, #104]	@ (8009004 <execute_next_drawing_point+0x80>)
 8008f9a:	795a      	ldrb	r2, [r3, #5]
			< current_drawing_sequence.num_points) {
 8008f9c:	4b19      	ldr	r3, [pc, #100]	@ (8009004 <execute_next_drawing_point+0x80>)
 8008f9e:	791b      	ldrb	r3, [r3, #4]
	if (current_drawing_sequence.current_point
 8008fa0:	429a      	cmp	r2, r3
 8008fa2:	d221      	bcs.n	8008fe8 <execute_next_drawing_point+0x64>
		DrawingPoint_t current_point =
				current_drawing_sequence.points[current_drawing_sequence.current_point];
 8008fa4:	4b17      	ldr	r3, [pc, #92]	@ (8009004 <execute_next_drawing_point+0x80>)
 8008fa6:	681a      	ldr	r2, [r3, #0]
 8008fa8:	4b16      	ldr	r3, [pc, #88]	@ (8009004 <execute_next_drawing_point+0x80>)
 8008faa:	795b      	ldrb	r3, [r3, #5]
 8008fac:	4619      	mov	r1, r3
 8008fae:	460b      	mov	r3, r1
 8008fb0:	005b      	lsls	r3, r3, #1
 8008fb2:	440b      	add	r3, r1
 8008fb4:	009b      	lsls	r3, r3, #2
 8008fb6:	441a      	add	r2, r3
		DrawingPoint_t current_point =
 8008fb8:	1d3b      	adds	r3, r7, #4
 8008fba:	ca07      	ldmia	r2, {r0, r1, r2}
 8008fbc:	e883 0007 	stmia.w	r3, {r0, r1, r2}

		// 
		drawing_pen_state = current_point.pen_down;
 8008fc0:	7b3a      	ldrb	r2, [r7, #12]
 8008fc2:	4b11      	ldr	r3, [pc, #68]	@ (8009008 <execute_next_drawing_point+0x84>)
 8008fc4:	701a      	strb	r2, [r3, #0]
		// 
		start_combined_trajectory(current_point.r_mm, current_point.theta_deg);
 8008fc6:	edd7 7a01 	vldr	s15, [r7, #4]
 8008fca:	ed97 7a02 	vldr	s14, [r7, #8]
 8008fce:	eef0 0a47 	vmov.f32	s1, s14
 8008fd2:	eeb0 0a67 	vmov.f32	s0, s15
 8008fd6:	f7fd fa3d 	bl	8006454 <start_combined_trajectory>
		current_drawing_sequence.current_point++;
 8008fda:	4b0a      	ldr	r3, [pc, #40]	@ (8009004 <execute_next_drawing_point+0x80>)
 8008fdc:	795b      	ldrb	r3, [r3, #5]
 8008fde:	3301      	adds	r3, #1
 8008fe0:	b2da      	uxtb	r2, r3
 8008fe2:	4b08      	ldr	r3, [pc, #32]	@ (8009004 <execute_next_drawing_point+0x80>)
 8008fe4:	715a      	strb	r2, [r3, #5]
 8008fe6:	e009      	b.n	8008ffc <execute_next_drawing_point+0x78>

	} else {
		// 
		current_drawing_sequence.sequence_active = false;
 8008fe8:	4b06      	ldr	r3, [pc, #24]	@ (8009004 <execute_next_drawing_point+0x80>)
 8008fea:	2200      	movs	r2, #0
 8008fec:	719a      	strb	r2, [r3, #6]
		current_drawing_sequence.current_point = 0;
 8008fee:	4b05      	ldr	r3, [pc, #20]	@ (8009004 <execute_next_drawing_point+0x80>)
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	715a      	strb	r2, [r3, #5]

		// 
		plotter_pen_up();
 8008ff4:	f000 fe56 	bl	8009ca4 <plotter_pen_up>
 8008ff8:	e000      	b.n	8008ffc <execute_next_drawing_point+0x78>
		return;
 8008ffa:	bf00      	nop
	}
}
 8008ffc:	3710      	adds	r7, #16
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}
 8009002:	bf00      	nop
 8009004:	200008b4 	.word	0x200008b4
 8009008:	200008c0 	.word	0x200008c0

0800900c <update_character_drawing>:

void update_character_drawing(void) {
 800900c:	b580      	push	{r7, lr}
 800900e:	af00      	add	r7, sp, #0
	//  motion 
	if (current_drawing_sequence.sequence_active
 8009010:	4b05      	ldr	r3, [pc, #20]	@ (8009028 <update_character_drawing+0x1c>)
 8009012:	799b      	ldrb	r3, [r3, #6]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d005      	beq.n	8009024 <update_character_drawing+0x18>
			&& motion_sequence_state == MOTION_IDLE) {
 8009018:	4b04      	ldr	r3, [pc, #16]	@ (800902c <update_character_drawing+0x20>)
 800901a:	781b      	ldrb	r3, [r3, #0]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d101      	bne.n	8009024 <update_character_drawing+0x18>
		execute_next_drawing_point();
 8009020:	f7ff ffb0 	bl	8008f84 <execute_next_drawing_point>
	}
}
 8009024:	bf00      	nop
 8009026:	bd80      	pop	{r7, pc}
 8009028:	200008b4 	.word	0x200008b4
 800902c:	2000078c 	.word	0x2000078c

08009030 <draw_letter_F>:

void draw_letter_F(void) {
 8009030:	b580      	push	{r7, lr}
 8009032:	af00      	add	r7, sp, #0
	start_character_drawing(letter_F, sizeof(letter_F) / sizeof(DrawingPoint_t),
 8009034:	4a03      	ldr	r2, [pc, #12]	@ (8009044 <draw_letter_F+0x14>)
 8009036:	2108      	movs	r1, #8
 8009038:	4803      	ldr	r0, [pc, #12]	@ (8009048 <draw_letter_F+0x18>)
 800903a:	f7ff ff69 	bl	8008f10 <start_character_drawing>
			"F");
}
 800903e:	bf00      	nop
 8009040:	bd80      	pop	{r7, pc}
 8009042:	bf00      	nop
 8009044:	08014ef0 	.word	0x08014ef0
 8009048:	20000338 	.word	0x20000338

0800904c <draw_letter_I>:

void draw_letter_I(void) {
 800904c:	b580      	push	{r7, lr}
 800904e:	af00      	add	r7, sp, #0
	start_character_drawing(letter_I, sizeof(letter_I) / sizeof(DrawingPoint_t),
 8009050:	4a03      	ldr	r2, [pc, #12]	@ (8009060 <draw_letter_I+0x14>)
 8009052:	2104      	movs	r1, #4
 8009054:	4803      	ldr	r0, [pc, #12]	@ (8009064 <draw_letter_I+0x18>)
 8009056:	f7ff ff5b 	bl	8008f10 <start_character_drawing>
			"I");
}
 800905a:	bf00      	nop
 800905c:	bd80      	pop	{r7, pc}
 800905e:	bf00      	nop
 8009060:	08014ef4 	.word	0x08014ef4
 8009064:	20000398 	.word	0x20000398

08009068 <draw_letter_B>:

void draw_letter_B(void) {
 8009068:	b580      	push	{r7, lr}
 800906a:	af00      	add	r7, sp, #0
	start_character_drawing(letter_B, sizeof(letter_B) / sizeof(DrawingPoint_t),
 800906c:	4a03      	ldr	r2, [pc, #12]	@ (800907c <draw_letter_B+0x14>)
 800906e:	210a      	movs	r1, #10
 8009070:	4803      	ldr	r0, [pc, #12]	@ (8009080 <draw_letter_B+0x18>)
 8009072:	f7ff ff4d 	bl	8008f10 <start_character_drawing>
			"B");
}
 8009076:	bf00      	nop
 8009078:	bd80      	pop	{r7, pc}
 800907a:	bf00      	nop
 800907c:	08014ef8 	.word	0x08014ef8
 8009080:	200003c8 	.word	0x200003c8

08009084 <draw_letter_O>:

void draw_letter_O(void) {
 8009084:	b580      	push	{r7, lr}
 8009086:	af00      	add	r7, sp, #0
	start_character_drawing(letter_O, sizeof(letter_O) / sizeof(DrawingPoint_t),
 8009088:	4a03      	ldr	r2, [pc, #12]	@ (8009098 <draw_letter_O+0x14>)
 800908a:	2107      	movs	r1, #7
 800908c:	4803      	ldr	r0, [pc, #12]	@ (800909c <draw_letter_O+0x18>)
 800908e:	f7ff ff3f 	bl	8008f10 <start_character_drawing>
			"O");
}
 8009092:	bf00      	nop
 8009094:	bd80      	pop	{r7, pc}
 8009096:	bf00      	nop
 8009098:	08014efc 	.word	0x08014efc
 800909c:	20000440 	.word	0x20000440

080090a0 <draw_underscore>:

void draw_underscore(void) {
 80090a0:	b580      	push	{r7, lr}
 80090a2:	af00      	add	r7, sp, #0
	start_character_drawing(letter_underscore,
 80090a4:	4a03      	ldr	r2, [pc, #12]	@ (80090b4 <draw_underscore+0x14>)
 80090a6:	2104      	movs	r1, #4
 80090a8:	4803      	ldr	r0, [pc, #12]	@ (80090b8 <draw_underscore+0x18>)
 80090aa:	f7ff ff31 	bl	8008f10 <start_character_drawing>
			sizeof(letter_underscore) / sizeof(DrawingPoint_t), "_");
}
 80090ae:	bf00      	nop
 80090b0:	bd80      	pop	{r7, pc}
 80090b2:	bf00      	nop
 80090b4:	08014f00 	.word	0x08014f00
 80090b8:	20000494 	.word	0x20000494

080090bc <draw_letter_G>:

void draw_letter_G(void) {
 80090bc:	b580      	push	{r7, lr}
 80090be:	af00      	add	r7, sp, #0
	start_character_drawing(letter_G, sizeof(letter_G) / sizeof(DrawingPoint_t),
 80090c0:	4a03      	ldr	r2, [pc, #12]	@ (80090d0 <draw_letter_G+0x14>)
 80090c2:	2108      	movs	r1, #8
 80090c4:	4803      	ldr	r0, [pc, #12]	@ (80090d4 <draw_letter_G+0x18>)
 80090c6:	f7ff ff23 	bl	8008f10 <start_character_drawing>
			"G");
}
 80090ca:	bf00      	nop
 80090cc:	bd80      	pop	{r7, pc}
 80090ce:	bf00      	nop
 80090d0:	08014f04 	.word	0x08014f04
 80090d4:	200004c4 	.word	0x200004c4

080090d8 <draw_number_0>:

void draw_number_0(void) {
 80090d8:	b580      	push	{r7, lr}
 80090da:	af00      	add	r7, sp, #0
	start_character_drawing(number_0, sizeof(number_0) / sizeof(DrawingPoint_t),
 80090dc:	4a03      	ldr	r2, [pc, #12]	@ (80090ec <draw_number_0+0x14>)
 80090de:	2107      	movs	r1, #7
 80090e0:	4803      	ldr	r0, [pc, #12]	@ (80090f0 <draw_number_0+0x18>)
 80090e2:	f7ff ff15 	bl	8008f10 <start_character_drawing>
			"0");
}
 80090e6:	bf00      	nop
 80090e8:	bd80      	pop	{r7, pc}
 80090ea:	bf00      	nop
 80090ec:	08014f08 	.word	0x08014f08
 80090f0:	20000524 	.word	0x20000524

080090f4 <draw_number_1>:

void draw_number_1(void) {
 80090f4:	b580      	push	{r7, lr}
 80090f6:	af00      	add	r7, sp, #0
	start_character_drawing(number_1, sizeof(number_1) / sizeof(DrawingPoint_t),
 80090f8:	4a03      	ldr	r2, [pc, #12]	@ (8009108 <draw_number_1+0x14>)
 80090fa:	2105      	movs	r1, #5
 80090fc:	4803      	ldr	r0, [pc, #12]	@ (800910c <draw_number_1+0x18>)
 80090fe:	f7ff ff07 	bl	8008f10 <start_character_drawing>
			"1");
}
 8009102:	bf00      	nop
 8009104:	bd80      	pop	{r7, pc}
 8009106:	bf00      	nop
 8009108:	08014f0c 	.word	0x08014f0c
 800910c:	20000578 	.word	0x20000578

08009110 <stop_character_drawing>:

void stop_character_drawing(void) {
 8009110:	b580      	push	{r7, lr}
 8009112:	af00      	add	r7, sp, #0
	current_drawing_sequence.sequence_active = false;
 8009114:	4b09      	ldr	r3, [pc, #36]	@ (800913c <stop_character_drawing+0x2c>)
 8009116:	2200      	movs	r2, #0
 8009118:	719a      	strb	r2, [r3, #6]
	current_drawing_sequence.current_point = 0;
 800911a:	4b08      	ldr	r3, [pc, #32]	@ (800913c <stop_character_drawing+0x2c>)
 800911c:	2200      	movs	r2, #0
 800911e:	715a      	strb	r2, [r3, #5]
	word_drawing_active = false;
 8009120:	4b07      	ldr	r3, [pc, #28]	@ (8009140 <stop_character_drawing+0x30>)
 8009122:	2200      	movs	r2, #0
 8009124:	701a      	strb	r2, [r3, #0]
	word_progress = 0;
 8009126:	4b07      	ldr	r3, [pc, #28]	@ (8009144 <stop_character_drawing+0x34>)
 8009128:	2200      	movs	r2, #0
 800912a:	701a      	strb	r2, [r3, #0]
	drawing_pen_state = false;
 800912c:	4b06      	ldr	r3, [pc, #24]	@ (8009148 <stop_character_drawing+0x38>)
 800912e:	2200      	movs	r2, #0
 8009130:	701a      	strb	r2, [r3, #0]
	plotter_pen_up();
 8009132:	f000 fdb7 	bl	8009ca4 <plotter_pen_up>
}
 8009136:	bf00      	nop
 8009138:	bd80      	pop	{r7, pc}
 800913a:	bf00      	nop
 800913c:	200008b4 	.word	0x200008b4
 8009140:	200008c8 	.word	0x200008c8
 8009144:	200008c1 	.word	0x200008c1
 8009148:	200008c0 	.word	0x200008c0

0800914c <is_drawing_active>:

bool is_drawing_active(void) {
 800914c:	b480      	push	{r7}
 800914e:	af00      	add	r7, sp, #0
	return current_drawing_sequence.sequence_active;
 8009150:	4b03      	ldr	r3, [pc, #12]	@ (8009160 <is_drawing_active+0x14>)
 8009152:	799b      	ldrb	r3, [r3, #6]
}
 8009154:	4618      	mov	r0, r3
 8009156:	46bd      	mov	sp, r7
 8009158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915c:	4770      	bx	lr
 800915e:	bf00      	nop
 8009160:	200008b4 	.word	0x200008b4

08009164 <start_word_FIBO_G01>:

void start_word_FIBO_G01(void) {
 8009164:	b580      	push	{r7, lr}
 8009166:	af00      	add	r7, sp, #0
	if (is_emergency_active() || homing_active || joy_mode_active) {
 8009168:	f7fe fcaa 	bl	8007ac0 <is_emergency_active>
 800916c:	4603      	mov	r3, r0
 800916e:	2b00      	cmp	r3, #0
 8009170:	d111      	bne.n	8009196 <start_word_FIBO_G01+0x32>
 8009172:	4b0a      	ldr	r3, [pc, #40]	@ (800919c <start_word_FIBO_G01+0x38>)
 8009174:	781b      	ldrb	r3, [r3, #0]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d10d      	bne.n	8009196 <start_word_FIBO_G01+0x32>
 800917a:	4b09      	ldr	r3, [pc, #36]	@ (80091a0 <start_word_FIBO_G01+0x3c>)
 800917c:	781b      	ldrb	r3, [r3, #0]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d109      	bne.n	8009196 <start_word_FIBO_G01+0x32>
		return;
	}

//	stop_character_drawing();
//
	word_drawing_active = true;
 8009182:	4b08      	ldr	r3, [pc, #32]	@ (80091a4 <start_word_FIBO_G01+0x40>)
 8009184:	2201      	movs	r2, #1
 8009186:	701a      	strb	r2, [r3, #0]
	word_progress = 0;
 8009188:	4b07      	ldr	r3, [pc, #28]	@ (80091a8 <start_word_FIBO_G01+0x44>)
 800918a:	2200      	movs	r2, #0
 800918c:	701a      	strb	r2, [r3, #0]
	word_delay_timer = 0;
 800918e:	4b07      	ldr	r3, [pc, #28]	@ (80091ac <start_word_FIBO_G01+0x48>)
 8009190:	2200      	movs	r2, #0
 8009192:	601a      	str	r2, [r3, #0]
 8009194:	e000      	b.n	8009198 <start_word_FIBO_G01+0x34>
		return;
 8009196:	bf00      	nop

}
 8009198:	bd80      	pop	{r7, pc}
 800919a:	bf00      	nop
 800919c:	200007eb 	.word	0x200007eb
 80091a0:	20000809 	.word	0x20000809
 80091a4:	200008c8 	.word	0x200008c8
 80091a8:	200008c1 	.word	0x200008c1
 80091ac:	200008c4 	.word	0x200008c4

080091b0 <draw_word_FIBO_G01>:

void draw_word_FIBO_G01(void) {
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b082      	sub	sp, #8
 80091b4:	af00      	add	r7, sp, #0
	const uint32_t LETTER_DELAY = 1; //  3 
 80091b6:	2301      	movs	r3, #1
 80091b8:	607b      	str	r3, [r7, #4]

	if (!word_drawing_active) {
 80091ba:	4b45      	ldr	r3, [pc, #276]	@ (80092d0 <draw_word_FIBO_G01+0x120>)
 80091bc:	781b      	ldrb	r3, [r3, #0]
 80091be:	f083 0301 	eor.w	r3, r3, #1
 80091c2:	b2db      	uxtb	r3, r3
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d17e      	bne.n	80092c6 <draw_word_FIBO_G01+0x116>
		return;
	}

	if (!is_drawing_active() && motion_sequence_state == MOTION_IDLE) {
 80091c8:	f7ff ffc0 	bl	800914c <is_drawing_active>
 80091cc:	4603      	mov	r3, r0
 80091ce:	f083 0301 	eor.w	r3, r3, #1
 80091d2:	b2db      	uxtb	r3, r3
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d077      	beq.n	80092c8 <draw_word_FIBO_G01+0x118>
 80091d8:	4b3e      	ldr	r3, [pc, #248]	@ (80092d4 <draw_word_FIBO_G01+0x124>)
 80091da:	781b      	ldrb	r3, [r3, #0]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d173      	bne.n	80092c8 <draw_word_FIBO_G01+0x118>
		word_delay_timer++;
 80091e0:	4b3d      	ldr	r3, [pc, #244]	@ (80092d8 <draw_word_FIBO_G01+0x128>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	3301      	adds	r3, #1
 80091e6:	4a3c      	ldr	r2, [pc, #240]	@ (80092d8 <draw_word_FIBO_G01+0x128>)
 80091e8:	6013      	str	r3, [r2, #0]

		if (word_delay_timer >= LETTER_DELAY) {
 80091ea:	4b3b      	ldr	r3, [pc, #236]	@ (80092d8 <draw_word_FIBO_G01+0x128>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	687a      	ldr	r2, [r7, #4]
 80091f0:	429a      	cmp	r2, r3
 80091f2:	d869      	bhi.n	80092c8 <draw_word_FIBO_G01+0x118>
			word_delay_timer = 0;
 80091f4:	4b38      	ldr	r3, [pc, #224]	@ (80092d8 <draw_word_FIBO_G01+0x128>)
 80091f6:	2200      	movs	r2, #0
 80091f8:	601a      	str	r2, [r3, #0]

			switch (word_progress) {
 80091fa:	4b38      	ldr	r3, [pc, #224]	@ (80092dc <draw_word_FIBO_G01+0x12c>)
 80091fc:	781b      	ldrb	r3, [r3, #0]
 80091fe:	2b07      	cmp	r3, #7
 8009200:	d85a      	bhi.n	80092b8 <draw_word_FIBO_G01+0x108>
 8009202:	a201      	add	r2, pc, #4	@ (adr r2, 8009208 <draw_word_FIBO_G01+0x58>)
 8009204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009208:	08009229 	.word	0x08009229
 800920c:	0800923b 	.word	0x0800923b
 8009210:	0800924d 	.word	0x0800924d
 8009214:	0800925f 	.word	0x0800925f
 8009218:	08009271 	.word	0x08009271
 800921c:	08009283 	.word	0x08009283
 8009220:	08009295 	.word	0x08009295
 8009224:	080092a7 	.word	0x080092a7
			case 0:
				draw_letter_F();
 8009228:	f7ff ff02 	bl	8009030 <draw_letter_F>
				word_progress++;
 800922c:	4b2b      	ldr	r3, [pc, #172]	@ (80092dc <draw_word_FIBO_G01+0x12c>)
 800922e:	781b      	ldrb	r3, [r3, #0]
 8009230:	3301      	adds	r3, #1
 8009232:	b2da      	uxtb	r2, r3
 8009234:	4b29      	ldr	r3, [pc, #164]	@ (80092dc <draw_word_FIBO_G01+0x12c>)
 8009236:	701a      	strb	r2, [r3, #0]
				break;
 8009238:	e046      	b.n	80092c8 <draw_word_FIBO_G01+0x118>
			case 1:
				draw_letter_I();
 800923a:	f7ff ff07 	bl	800904c <draw_letter_I>
				word_progress++;
 800923e:	4b27      	ldr	r3, [pc, #156]	@ (80092dc <draw_word_FIBO_G01+0x12c>)
 8009240:	781b      	ldrb	r3, [r3, #0]
 8009242:	3301      	adds	r3, #1
 8009244:	b2da      	uxtb	r2, r3
 8009246:	4b25      	ldr	r3, [pc, #148]	@ (80092dc <draw_word_FIBO_G01+0x12c>)
 8009248:	701a      	strb	r2, [r3, #0]
				break;
 800924a:	e03d      	b.n	80092c8 <draw_word_FIBO_G01+0x118>
			case 2:
				draw_letter_B();
 800924c:	f7ff ff0c 	bl	8009068 <draw_letter_B>
				word_progress++;
 8009250:	4b22      	ldr	r3, [pc, #136]	@ (80092dc <draw_word_FIBO_G01+0x12c>)
 8009252:	781b      	ldrb	r3, [r3, #0]
 8009254:	3301      	adds	r3, #1
 8009256:	b2da      	uxtb	r2, r3
 8009258:	4b20      	ldr	r3, [pc, #128]	@ (80092dc <draw_word_FIBO_G01+0x12c>)
 800925a:	701a      	strb	r2, [r3, #0]
				break;
 800925c:	e034      	b.n	80092c8 <draw_word_FIBO_G01+0x118>
			case 3:
				draw_letter_O();
 800925e:	f7ff ff11 	bl	8009084 <draw_letter_O>
				word_progress++;
 8009262:	4b1e      	ldr	r3, [pc, #120]	@ (80092dc <draw_word_FIBO_G01+0x12c>)
 8009264:	781b      	ldrb	r3, [r3, #0]
 8009266:	3301      	adds	r3, #1
 8009268:	b2da      	uxtb	r2, r3
 800926a:	4b1c      	ldr	r3, [pc, #112]	@ (80092dc <draw_word_FIBO_G01+0x12c>)
 800926c:	701a      	strb	r2, [r3, #0]
				break;
 800926e:	e02b      	b.n	80092c8 <draw_word_FIBO_G01+0x118>
			case 4:
				draw_underscore();
 8009270:	f7ff ff16 	bl	80090a0 <draw_underscore>
				word_progress++;
 8009274:	4b19      	ldr	r3, [pc, #100]	@ (80092dc <draw_word_FIBO_G01+0x12c>)
 8009276:	781b      	ldrb	r3, [r3, #0]
 8009278:	3301      	adds	r3, #1
 800927a:	b2da      	uxtb	r2, r3
 800927c:	4b17      	ldr	r3, [pc, #92]	@ (80092dc <draw_word_FIBO_G01+0x12c>)
 800927e:	701a      	strb	r2, [r3, #0]
				break;
 8009280:	e022      	b.n	80092c8 <draw_word_FIBO_G01+0x118>
			case 5:
				draw_letter_G();
 8009282:	f7ff ff1b 	bl	80090bc <draw_letter_G>
				word_progress++;
 8009286:	4b15      	ldr	r3, [pc, #84]	@ (80092dc <draw_word_FIBO_G01+0x12c>)
 8009288:	781b      	ldrb	r3, [r3, #0]
 800928a:	3301      	adds	r3, #1
 800928c:	b2da      	uxtb	r2, r3
 800928e:	4b13      	ldr	r3, [pc, #76]	@ (80092dc <draw_word_FIBO_G01+0x12c>)
 8009290:	701a      	strb	r2, [r3, #0]
				break;
 8009292:	e019      	b.n	80092c8 <draw_word_FIBO_G01+0x118>
			case 6:
				draw_number_0();
 8009294:	f7ff ff20 	bl	80090d8 <draw_number_0>
				word_progress++;
 8009298:	4b10      	ldr	r3, [pc, #64]	@ (80092dc <draw_word_FIBO_G01+0x12c>)
 800929a:	781b      	ldrb	r3, [r3, #0]
 800929c:	3301      	adds	r3, #1
 800929e:	b2da      	uxtb	r2, r3
 80092a0:	4b0e      	ldr	r3, [pc, #56]	@ (80092dc <draw_word_FIBO_G01+0x12c>)
 80092a2:	701a      	strb	r2, [r3, #0]
				break;
 80092a4:	e010      	b.n	80092c8 <draw_word_FIBO_G01+0x118>
			case 7:
				draw_number_1();
 80092a6:	f7ff ff25 	bl	80090f4 <draw_number_1>
				word_progress++;
 80092aa:	4b0c      	ldr	r3, [pc, #48]	@ (80092dc <draw_word_FIBO_G01+0x12c>)
 80092ac:	781b      	ldrb	r3, [r3, #0]
 80092ae:	3301      	adds	r3, #1
 80092b0:	b2da      	uxtb	r2, r3
 80092b2:	4b0a      	ldr	r3, [pc, #40]	@ (80092dc <draw_word_FIBO_G01+0x12c>)
 80092b4:	701a      	strb	r2, [r3, #0]
				break;
 80092b6:	e007      	b.n	80092c8 <draw_word_FIBO_G01+0x118>
			default:
				// 
				word_drawing_active = false;
 80092b8:	4b05      	ldr	r3, [pc, #20]	@ (80092d0 <draw_word_FIBO_G01+0x120>)
 80092ba:	2200      	movs	r2, #0
 80092bc:	701a      	strb	r2, [r3, #0]
				word_progress = 0;
 80092be:	4b07      	ldr	r3, [pc, #28]	@ (80092dc <draw_word_FIBO_G01+0x12c>)
 80092c0:	2200      	movs	r2, #0
 80092c2:	701a      	strb	r2, [r3, #0]
				break;
 80092c4:	e000      	b.n	80092c8 <draw_word_FIBO_G01+0x118>
		return;
 80092c6:	bf00      	nop
			}
		}
	}
}
 80092c8:	3708      	adds	r7, #8
 80092ca:	46bd      	mov	sp, r7
 80092cc:	bd80      	pop	{r7, pc}
 80092ce:	bf00      	nop
 80092d0:	200008c8 	.word	0x200008c8
 80092d4:	2000078c 	.word	0x2000078c
 80092d8:	200008c4 	.word	0x200008c4
 80092dc:	200008c1 	.word	0x200008c1

080092e0 <ensure_motion_idle>:

void ensure_motion_idle(void) {
 80092e0:	b480      	push	{r7}
 80092e2:	af00      	add	r7, sp, #0
	// Force motion to idle state
	motion_sequence_state = MOTION_IDLE;
 80092e4:	4b16      	ldr	r3, [pc, #88]	@ (8009340 <ensure_motion_idle+0x60>)
 80092e6:	2200      	movs	r2, #0
 80092e8:	701a      	strb	r2, [r3, #0]
	motion_delay_timer = 0;
 80092ea:	4b16      	ldr	r3, [pc, #88]	@ (8009344 <ensure_motion_idle+0x64>)
 80092ec:	2200      	movs	r2, #0
 80092ee:	601a      	str	r2, [r3, #0]

	// Stop all trajectories
	prismatic_axis.trajectory_active = false;
 80092f0:	4b15      	ldr	r3, [pc, #84]	@ (8009348 <ensure_motion_idle+0x68>)
 80092f2:	2200      	movs	r2, #0
 80092f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	revolute_axis.trajectory_active = false;
 80092f8:	4b14      	ldr	r3, [pc, #80]	@ (800934c <ensure_motion_idle+0x6c>)
 80092fa:	2200      	movs	r2, #0
 80092fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	sync_motion_active = false;
 8009300:	4b13      	ldr	r3, [pc, #76]	@ (8009350 <ensure_motion_idle+0x70>)
 8009302:	2200      	movs	r2, #0
 8009304:	701a      	strb	r2, [r3, #0]

	// Reset velocities
	prismatic_axis.velocity = 0.0f;
 8009306:	4b10      	ldr	r3, [pc, #64]	@ (8009348 <ensure_motion_idle+0x68>)
 8009308:	f04f 0200 	mov.w	r2, #0
 800930c:	605a      	str	r2, [r3, #4]
	revolute_axis.velocity = 0.0f;
 800930e:	4b0f      	ldr	r3, [pc, #60]	@ (800934c <ensure_motion_idle+0x6c>)
 8009310:	f04f 0200 	mov.w	r2, #0
 8009314:	605a      	str	r2, [r3, #4]
	prismatic_axis.command_vel = 0.0f;
 8009316:	4b0c      	ldr	r3, [pc, #48]	@ (8009348 <ensure_motion_idle+0x68>)
 8009318:	f04f 0200 	mov.w	r2, #0
 800931c:	629a      	str	r2, [r3, #40]	@ 0x28
	revolute_axis.command_vel = 0.0f;
 800931e:	4b0b      	ldr	r3, [pc, #44]	@ (800934c <ensure_motion_idle+0x6c>)
 8009320:	f04f 0200 	mov.w	r2, #0
 8009324:	629a      	str	r2, [r3, #40]	@ 0x28

	// Hold current positions
	prismatic_axis.position = prismatic_encoder.mm;
 8009326:	4b0b      	ldr	r3, [pc, #44]	@ (8009354 <ensure_motion_idle+0x74>)
 8009328:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800932a:	4a07      	ldr	r2, [pc, #28]	@ (8009348 <ensure_motion_idle+0x68>)
 800932c:	6013      	str	r3, [r2, #0]
	revolute_axis.position = revolute_encoder.rads;
 800932e:	4b0a      	ldr	r3, [pc, #40]	@ (8009358 <ensure_motion_idle+0x78>)
 8009330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009332:	4a06      	ldr	r2, [pc, #24]	@ (800934c <ensure_motion_idle+0x6c>)
 8009334:	6013      	str	r3, [r2, #0]
}
 8009336:	bf00      	nop
 8009338:	46bd      	mov	sp, r7
 800933a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933e:	4770      	bx	lr
 8009340:	2000078c 	.word	0x2000078c
 8009344:	200007e0 	.word	0x200007e0
 8009348:	20000704 	.word	0x20000704
 800934c:	20000748 	.word	0x20000748
 8009350:	200008b0 	.word	0x200008b0
 8009354:	20000984 	.word	0x20000984
 8009358:	200009e0 	.word	0x200009e0

0800935c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800935c:	b480      	push	{r7}
 800935e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8009360:	b672      	cpsid	i
}
 8009362:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8009364:	bf00      	nop
 8009366:	e7fd      	b.n	8009364 <Error_Handler+0x8>

08009368 <plotter_begin>:
float prismatic_current = 0.0f;
float revolute_current = 0.0f;

int up_lim, low_lim, b1, b2, b3, b4;

void plotter_begin() {
 8009368:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800936c:	ed2d 8b02 	vpush	{d8}
 8009370:	b083      	sub	sp, #12
 8009372:	af02      	add	r7, sp, #8
	ZGX45RGG_400RPM_Constant.sd_max = ZGX45RGG_400RPM_Constant.qd_max
 8009374:	4bc4      	ldr	r3, [pc, #784]	@ (8009688 <plotter_begin+0x320>)
 8009376:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
			* Disturbance_Constant.prismatic_pulley_radius * 1000;
 800937a:	4bc4      	ldr	r3, [pc, #784]	@ (800968c <plotter_begin+0x324>)
 800937c:	691b      	ldr	r3, [r3, #16]
 800937e:	4618      	mov	r0, r3
 8009380:	f7f7 f8ae 	bl	80004e0 <__aeabi_f2d>
 8009384:	4602      	mov	r2, r0
 8009386:	460b      	mov	r3, r1
 8009388:	4620      	mov	r0, r4
 800938a:	4629      	mov	r1, r5
 800938c:	f7f7 f900 	bl	8000590 <__aeabi_dmul>
 8009390:	4602      	mov	r2, r0
 8009392:	460b      	mov	r3, r1
 8009394:	4610      	mov	r0, r2
 8009396:	4619      	mov	r1, r3
 8009398:	f04f 0200 	mov.w	r2, #0
 800939c:	4bbc      	ldr	r3, [pc, #752]	@ (8009690 <plotter_begin+0x328>)
 800939e:	f7f7 f8f7 	bl	8000590 <__aeabi_dmul>
 80093a2:	4602      	mov	r2, r0
 80093a4:	460b      	mov	r3, r1
	ZGX45RGG_400RPM_Constant.sd_max = ZGX45RGG_400RPM_Constant.qd_max
 80093a6:	49b8      	ldr	r1, [pc, #736]	@ (8009688 <plotter_begin+0x320>)
 80093a8:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	ZGX45RGG_400RPM_Constant.sdd_max = ZGX45RGG_400RPM_Constant.sd_max * 2;
 80093ac:	4bb6      	ldr	r3, [pc, #728]	@ (8009688 <plotter_begin+0x320>)
 80093ae:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80093b2:	4602      	mov	r2, r0
 80093b4:	460b      	mov	r3, r1
 80093b6:	f7f6 ff35 	bl	8000224 <__adddf3>
 80093ba:	4602      	mov	r2, r0
 80093bc:	460b      	mov	r3, r1
 80093be:	49b2      	ldr	r1, [pc, #712]	@ (8009688 <plotter_begin+0x320>)
 80093c0:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

	ZGX45RGG_400RPM_Constant.traject_sd_max = 500.0;
 80093c4:	49b0      	ldr	r1, [pc, #704]	@ (8009688 <plotter_begin+0x320>)
 80093c6:	f04f 0200 	mov.w	r2, #0
 80093ca:	4bb2      	ldr	r3, [pc, #712]	@ (8009694 <plotter_begin+0x32c>)
 80093cc:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70
	ZGX45RGG_400RPM_Constant.traject_sdd_max = 1000.0;
 80093d0:	49ad      	ldr	r1, [pc, #692]	@ (8009688 <plotter_begin+0x320>)
 80093d2:	f04f 0200 	mov.w	r2, #0
 80093d6:	4bae      	ldr	r3, [pc, #696]	@ (8009690 <plotter_begin+0x328>)
 80093d8:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78

	ZGX45RGG_150RPM_Constant.qd_max = ZGX45RGG_150RPM_Constant.qd_max
 80093dc:	4bae      	ldr	r3, [pc, #696]	@ (8009698 <plotter_begin+0x330>)
 80093de:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
			* (24.0 / 36.0);
 80093e2:	a3a7      	add	r3, pc, #668	@ (adr r3, 8009680 <plotter_begin+0x318>)
 80093e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093e8:	f7f7 f8d2 	bl	8000590 <__aeabi_dmul>
 80093ec:	4602      	mov	r2, r0
 80093ee:	460b      	mov	r3, r1
	ZGX45RGG_150RPM_Constant.qd_max = ZGX45RGG_150RPM_Constant.qd_max
 80093f0:	49a9      	ldr	r1, [pc, #676]	@ (8009698 <plotter_begin+0x330>)
 80093f2:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

	ZGX45RGG_150RPM_Constant.traject_qd_max = 4.0;
 80093f6:	49a8      	ldr	r1, [pc, #672]	@ (8009698 <plotter_begin+0x330>)
 80093f8:	f04f 0200 	mov.w	r2, #0
 80093fc:	4ba7      	ldr	r3, [pc, #668]	@ (800969c <plotter_begin+0x334>)
 80093fe:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	ZGX45RGG_150RPM_Constant.traject_qdd_max = 2.5;
 8009402:	49a5      	ldr	r1, [pc, #660]	@ (8009698 <plotter_begin+0x330>)
 8009404:	f04f 0200 	mov.w	r2, #0
 8009408:	4ba5      	ldr	r3, [pc, #660]	@ (80096a0 <plotter_begin+0x338>)
 800940a:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68

	SIGNAL_init(&sine_sg_PWM, SIGNAL_SINE);
 800940e:	2100      	movs	r1, #0
 8009410:	48a4      	ldr	r0, [pc, #656]	@ (80096a4 <plotter_begin+0x33c>)
 8009412:	f000 fc67 	bl	8009ce4 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_PWM, SINE_AMPLITUDE, SINE_FREQUENCY, SINE_PHASE,
 8009416:	eddf 2aa4 	vldr	s5, [pc, #656]	@ 80096a8 <plotter_begin+0x340>
 800941a:	ed9f 2aa4 	vldr	s4, [pc, #656]	@ 80096ac <plotter_begin+0x344>
 800941e:	eddf 1ab1 	vldr	s3, [pc, #708]	@ 80096e4 <plotter_begin+0x37c>
 8009422:	ed9f 1ab0 	vldr	s2, [pc, #704]	@ 80096e4 <plotter_begin+0x37c>
 8009426:	eddf 0aa2 	vldr	s1, [pc, #648]	@ 80096b0 <plotter_begin+0x348>
 800942a:	ed9f 0a9f 	vldr	s0, [pc, #636]	@ 80096a8 <plotter_begin+0x340>
 800942e:	489d      	ldr	r0, [pc, #628]	@ (80096a4 <plotter_begin+0x33c>)
 8009430:	f000 fcb6 	bl	8009da0 <SIGNAL_config_sine>
	SINE_OFFSET, SINE_MIN_SETPOINT, SINE_MAX_SETPOINT);

	SIGNAL_init(&square_sg_PWM, SIGNAL_SQUARE);
 8009434:	2102      	movs	r1, #2
 8009436:	489f      	ldr	r0, [pc, #636]	@ (80096b4 <plotter_begin+0x34c>)
 8009438:	f000 fc54 	bl	8009ce4 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_PWM, SQUARE_AMPLITUDE, SQUARE_FREQUENCY,
 800943c:	ed9f 3a9a 	vldr	s6, [pc, #616]	@ 80096a8 <plotter_begin+0x340>
 8009440:	eddf 2a9a 	vldr	s5, [pc, #616]	@ 80096ac <plotter_begin+0x344>
 8009444:	ed9f 2aa7 	vldr	s4, [pc, #668]	@ 80096e4 <plotter_begin+0x37c>
 8009448:	eddf 1aa6 	vldr	s3, [pc, #664]	@ 80096e4 <plotter_begin+0x37c>
 800944c:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8009450:	eddf 0a97 	vldr	s1, [pc, #604]	@ 80096b0 <plotter_begin+0x348>
 8009454:	ed9f 0a94 	vldr	s0, [pc, #592]	@ 80096a8 <plotter_begin+0x340>
 8009458:	4896      	ldr	r0, [pc, #600]	@ (80096b4 <plotter_begin+0x34c>)
 800945a:	f000 fccc 	bl	8009df6 <SIGNAL_config_square>
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
	SQUARE_MIN_SETPOINT, SQUARE_MAX_SETPOINT);

	SIGNAL_init(&sine_sg_cascade, SIGNAL_SINE);
 800945e:	2100      	movs	r1, #0
 8009460:	4895      	ldr	r0, [pc, #596]	@ (80096b8 <plotter_begin+0x350>)
 8009462:	f000 fc3f 	bl	8009ce4 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_cascade, SINE_AMPLITUDE_CASCADE, SINE_FREQUENCY,
 8009466:	eddf 2a95 	vldr	s5, [pc, #596]	@ 80096bc <plotter_begin+0x354>
 800946a:	ed9f 2a95 	vldr	s4, [pc, #596]	@ 80096c0 <plotter_begin+0x358>
 800946e:	eddf 1a9d 	vldr	s3, [pc, #628]	@ 80096e4 <plotter_begin+0x37c>
 8009472:	ed9f 1a9c 	vldr	s2, [pc, #624]	@ 80096e4 <plotter_begin+0x37c>
 8009476:	eddf 0a8e 	vldr	s1, [pc, #568]	@ 80096b0 <plotter_begin+0x348>
 800947a:	ed9f 0a90 	vldr	s0, [pc, #576]	@ 80096bc <plotter_begin+0x354>
 800947e:	488e      	ldr	r0, [pc, #568]	@ (80096b8 <plotter_begin+0x350>)
 8009480:	f000 fc8e 	bl	8009da0 <SIGNAL_config_sine>
	SINE_PHASE,
	SINE_OFFSET, SINE_MIN_SETPOINT_CASCADE, SINE_MAX_SETPOINT_CASCADE);

	SIGNAL_init(&square_sg_cascade, SIGNAL_SQUARE);
 8009484:	2102      	movs	r1, #2
 8009486:	488f      	ldr	r0, [pc, #572]	@ (80096c4 <plotter_begin+0x35c>)
 8009488:	f000 fc2c 	bl	8009ce4 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_cascade, SQUARE_AMPLITUDE_CASCADE,
 800948c:	eeb3 3a09 	vmov.f32	s6, #57	@ 0x41c80000  25.0
 8009490:	eefb 2a09 	vmov.f32	s5, #185	@ 0xc1c80000 -25.0
 8009494:	ed9f 2a93 	vldr	s4, [pc, #588]	@ 80096e4 <plotter_begin+0x37c>
 8009498:	eddf 1a92 	vldr	s3, [pc, #584]	@ 80096e4 <plotter_begin+0x37c>
 800949c:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 80094a0:	eddf 0a83 	vldr	s1, [pc, #524]	@ 80096b0 <plotter_begin+0x348>
 80094a4:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80094a8:	4886      	ldr	r0, [pc, #536]	@ (80096c4 <plotter_begin+0x35c>)
 80094aa:	f000 fca4 	bl	8009df6 <SIGNAL_config_square>
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
	SQUARE_MIN_SETPOINT_CASCADE, SQUARE_MAX_SETPOINT_CASCADE);

	SIGNAL_init(&sine_sg_prismatic, SIGNAL_SINE);
 80094ae:	2100      	movs	r1, #0
 80094b0:	4885      	ldr	r0, [pc, #532]	@ (80096c8 <plotter_begin+0x360>)
 80094b2:	f000 fc17 	bl	8009ce4 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 80094b6:	4b74      	ldr	r3, [pc, #464]	@ (8009688 <plotter_begin+0x320>)
 80094b8:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80094bc:	4610      	mov	r0, r2
 80094be:	4619      	mov	r1, r3
 80094c0:	f7f7 fb48 	bl	8000b54 <__aeabi_d2f>
 80094c4:	4604      	mov	r4, r0
	SINE_FREQUENCY, SINE_PHASE,
	SINE_OFFSET, -ZGX45RGG_400RPM_Constant.qd_max,
 80094c6:	4b70      	ldr	r3, [pc, #448]	@ (8009688 <plotter_begin+0x320>)
 80094c8:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80094cc:	4610      	mov	r0, r2
 80094ce:	4619      	mov	r1, r3
 80094d0:	f7f7 fb40 	bl	8000b54 <__aeabi_d2f>
 80094d4:	4603      	mov	r3, r0
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 80094d6:	ee07 3a90 	vmov	s15, r3
 80094da:	eeb1 8a67 	vneg.f32	s16, s15
			ZGX45RGG_400RPM_Constant.qd_max);
 80094de:	4b6a      	ldr	r3, [pc, #424]	@ (8009688 <plotter_begin+0x320>)
 80094e0:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 80094e4:	4610      	mov	r0, r2
 80094e6:	4619      	mov	r1, r3
 80094e8:	f7f7 fb34 	bl	8000b54 <__aeabi_d2f>
 80094ec:	4603      	mov	r3, r0
 80094ee:	ee02 3a90 	vmov	s5, r3
 80094f2:	eeb0 2a48 	vmov.f32	s4, s16
 80094f6:	eddf 1a7b 	vldr	s3, [pc, #492]	@ 80096e4 <plotter_begin+0x37c>
 80094fa:	ed9f 1a7a 	vldr	s2, [pc, #488]	@ 80096e4 <plotter_begin+0x37c>
 80094fe:	eddf 0a6c 	vldr	s1, [pc, #432]	@ 80096b0 <plotter_begin+0x348>
 8009502:	ee00 4a10 	vmov	s0, r4
 8009506:	4870      	ldr	r0, [pc, #448]	@ (80096c8 <plotter_begin+0x360>)
 8009508:	f000 fc4a 	bl	8009da0 <SIGNAL_config_sine>

	SIGNAL_init(&square_sg_prismatic, SIGNAL_SQUARE);
 800950c:	2102      	movs	r1, #2
 800950e:	486f      	ldr	r0, [pc, #444]	@ (80096cc <plotter_begin+0x364>)
 8009510:	f000 fbe8 	bl	8009ce4 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8009514:	4b5c      	ldr	r3, [pc, #368]	@ (8009688 <plotter_begin+0x320>)
 8009516:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800951a:	4610      	mov	r0, r2
 800951c:	4619      	mov	r1, r3
 800951e:	f7f7 fb19 	bl	8000b54 <__aeabi_d2f>
 8009522:	4604      	mov	r4, r0
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
			-ZGX45RGG_400RPM_Constant.qd_max, ZGX45RGG_400RPM_Constant.qd_max);
 8009524:	4b58      	ldr	r3, [pc, #352]	@ (8009688 <plotter_begin+0x320>)
 8009526:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800952a:	4610      	mov	r0, r2
 800952c:	4619      	mov	r1, r3
 800952e:	f7f7 fb11 	bl	8000b54 <__aeabi_d2f>
 8009532:	4603      	mov	r3, r0
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8009534:	ee07 3a90 	vmov	s15, r3
 8009538:	eeb1 8a67 	vneg.f32	s16, s15
			-ZGX45RGG_400RPM_Constant.qd_max, ZGX45RGG_400RPM_Constant.qd_max);
 800953c:	4b52      	ldr	r3, [pc, #328]	@ (8009688 <plotter_begin+0x320>)
 800953e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8009542:	4610      	mov	r0, r2
 8009544:	4619      	mov	r1, r3
 8009546:	f7f7 fb05 	bl	8000b54 <__aeabi_d2f>
 800954a:	4603      	mov	r3, r0
 800954c:	ee03 3a10 	vmov	s6, r3
 8009550:	eef0 2a48 	vmov.f32	s5, s16
 8009554:	ed9f 2a63 	vldr	s4, [pc, #396]	@ 80096e4 <plotter_begin+0x37c>
 8009558:	eddf 1a62 	vldr	s3, [pc, #392]	@ 80096e4 <plotter_begin+0x37c>
 800955c:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8009560:	eddf 0a53 	vldr	s1, [pc, #332]	@ 80096b0 <plotter_begin+0x348>
 8009564:	ee00 4a10 	vmov	s0, r4
 8009568:	4858      	ldr	r0, [pc, #352]	@ (80096cc <plotter_begin+0x364>)
 800956a:	f000 fc44 	bl	8009df6 <SIGNAL_config_square>

	SIGNAL_init(&sine_sg_revolute, SIGNAL_SINE);
 800956e:	2100      	movs	r1, #0
 8009570:	4857      	ldr	r0, [pc, #348]	@ (80096d0 <plotter_begin+0x368>)
 8009572:	f000 fbb7 	bl	8009ce4 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8009576:	4b48      	ldr	r3, [pc, #288]	@ (8009698 <plotter_begin+0x330>)
 8009578:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800957c:	4610      	mov	r0, r2
 800957e:	4619      	mov	r1, r3
 8009580:	f7f7 fae8 	bl	8000b54 <__aeabi_d2f>
 8009584:	4604      	mov	r4, r0
	SINE_FREQUENCY, SINE_PHASE,
	SINE_OFFSET, -ZGX45RGG_150RPM_Constant.qd_max,
 8009586:	4b44      	ldr	r3, [pc, #272]	@ (8009698 <plotter_begin+0x330>)
 8009588:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800958c:	4610      	mov	r0, r2
 800958e:	4619      	mov	r1, r3
 8009590:	f7f7 fae0 	bl	8000b54 <__aeabi_d2f>
 8009594:	4603      	mov	r3, r0
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8009596:	ee07 3a90 	vmov	s15, r3
 800959a:	eeb1 8a67 	vneg.f32	s16, s15
			ZGX45RGG_150RPM_Constant.qd_max);
 800959e:	4b3e      	ldr	r3, [pc, #248]	@ (8009698 <plotter_begin+0x330>)
 80095a0:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 80095a4:	4610      	mov	r0, r2
 80095a6:	4619      	mov	r1, r3
 80095a8:	f7f7 fad4 	bl	8000b54 <__aeabi_d2f>
 80095ac:	4603      	mov	r3, r0
 80095ae:	ee02 3a90 	vmov	s5, r3
 80095b2:	eeb0 2a48 	vmov.f32	s4, s16
 80095b6:	eddf 1a4b 	vldr	s3, [pc, #300]	@ 80096e4 <plotter_begin+0x37c>
 80095ba:	ed9f 1a4a 	vldr	s2, [pc, #296]	@ 80096e4 <plotter_begin+0x37c>
 80095be:	eddf 0a3c 	vldr	s1, [pc, #240]	@ 80096b0 <plotter_begin+0x348>
 80095c2:	ee00 4a10 	vmov	s0, r4
 80095c6:	4842      	ldr	r0, [pc, #264]	@ (80096d0 <plotter_begin+0x368>)
 80095c8:	f000 fbea 	bl	8009da0 <SIGNAL_config_sine>

	SIGNAL_init(&square_sg_revolute, SIGNAL_SQUARE);
 80095cc:	2102      	movs	r1, #2
 80095ce:	4841      	ldr	r0, [pc, #260]	@ (80096d4 <plotter_begin+0x36c>)
 80095d0:	f000 fb88 	bl	8009ce4 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 80095d4:	4b30      	ldr	r3, [pc, #192]	@ (8009698 <plotter_begin+0x330>)
 80095d6:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80095da:	4610      	mov	r0, r2
 80095dc:	4619      	mov	r1, r3
 80095de:	f7f7 fab9 	bl	8000b54 <__aeabi_d2f>
 80095e2:	4604      	mov	r4, r0
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
			-ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qd_max);
 80095e4:	4b2c      	ldr	r3, [pc, #176]	@ (8009698 <plotter_begin+0x330>)
 80095e6:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80095ea:	4610      	mov	r0, r2
 80095ec:	4619      	mov	r1, r3
 80095ee:	f7f7 fab1 	bl	8000b54 <__aeabi_d2f>
 80095f2:	4603      	mov	r3, r0
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 80095f4:	ee07 3a90 	vmov	s15, r3
 80095f8:	eeb1 8a67 	vneg.f32	s16, s15
			-ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qd_max);
 80095fc:	4b26      	ldr	r3, [pc, #152]	@ (8009698 <plotter_begin+0x330>)
 80095fe:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8009602:	4610      	mov	r0, r2
 8009604:	4619      	mov	r1, r3
 8009606:	f7f7 faa5 	bl	8000b54 <__aeabi_d2f>
 800960a:	4603      	mov	r3, r0
 800960c:	ee03 3a10 	vmov	s6, r3
 8009610:	eef0 2a48 	vmov.f32	s5, s16
 8009614:	ed9f 2a33 	vldr	s4, [pc, #204]	@ 80096e4 <plotter_begin+0x37c>
 8009618:	eddf 1a32 	vldr	s3, [pc, #200]	@ 80096e4 <plotter_begin+0x37c>
 800961c:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8009620:	eddf 0a23 	vldr	s1, [pc, #140]	@ 80096b0 <plotter_begin+0x348>
 8009624:	ee00 4a10 	vmov	s0, r4
 8009628:	482a      	ldr	r0, [pc, #168]	@ (80096d4 <plotter_begin+0x36c>)
 800962a:	f000 fbe4 	bl	8009df6 <SIGNAL_config_square>

	UnitConverter_init(&converter_system);
 800962e:	482a      	ldr	r0, [pc, #168]	@ (80096d8 <plotter_begin+0x370>)
 8009630:	f7fb fa0c 	bl	8004a4c <UnitConverter_init>

	QEI_init(&prismatic_encoder, ENC_TIM1, ENC_PPR, ENC_FREQ, MOTOR1_RATIO,
			Disturbance_Constant.prismatic_pulley_radius * 2.0 * 1000.0);
 8009634:	4b15      	ldr	r3, [pc, #84]	@ (800968c <plotter_begin+0x324>)
 8009636:	691b      	ldr	r3, [r3, #16]
 8009638:	4618      	mov	r0, r3
 800963a:	f7f6 ff51 	bl	80004e0 <__aeabi_f2d>
 800963e:	4602      	mov	r2, r0
 8009640:	460b      	mov	r3, r1
 8009642:	f7f6 fdef 	bl	8000224 <__adddf3>
 8009646:	4602      	mov	r2, r0
 8009648:	460b      	mov	r3, r1
 800964a:	4610      	mov	r0, r2
 800964c:	4619      	mov	r1, r3
 800964e:	f04f 0200 	mov.w	r2, #0
 8009652:	4b0f      	ldr	r3, [pc, #60]	@ (8009690 <plotter_begin+0x328>)
 8009654:	f7f6 ff9c 	bl	8000590 <__aeabi_dmul>
 8009658:	4602      	mov	r2, r0
 800965a:	460b      	mov	r3, r1
	QEI_init(&prismatic_encoder, ENC_TIM1, ENC_PPR, ENC_FREQ, MOTOR1_RATIO,
 800965c:	4610      	mov	r0, r2
 800965e:	4619      	mov	r1, r3
 8009660:	f7f7 fa78 	bl	8000b54 <__aeabi_d2f>
 8009664:	4603      	mov	r3, r0
 8009666:	ee00 3a90 	vmov	s1, r3
 800966a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800966e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8009672:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009676:	4919      	ldr	r1, [pc, #100]	@ (80096dc <plotter_begin+0x374>)
 8009678:	4819      	ldr	r0, [pc, #100]	@ (80096e0 <plotter_begin+0x378>)
 800967a:	f7fa fb6b 	bl	8003d54 <QEI_init>
 800967e:	e033      	b.n	80096e8 <plotter_begin+0x380>
 8009680:	55555555 	.word	0x55555555
 8009684:	3fe55555 	.word	0x3fe55555
 8009688:	20000080 	.word	0x20000080
 800968c:	20000100 	.word	0x20000100
 8009690:	408f4000 	.word	0x408f4000
 8009694:	407f4000 	.word	0x407f4000
 8009698:	20000000 	.word	0x20000000
 800969c:	40100000 	.word	0x40100000
 80096a0:	40040000 	.word	0x40040000
 80096a4:	20000b58 	.word	0x20000b58
 80096a8:	477fff00 	.word	0x477fff00
 80096ac:	c77fff00 	.word	0xc77fff00
 80096b0:	3dcccccd 	.word	0x3dcccccd
 80096b4:	20000b9c 	.word	0x20000b9c
 80096b8:	20000be0 	.word	0x20000be0
 80096bc:	43480000 	.word	0x43480000
 80096c0:	c3480000 	.word	0xc3480000
 80096c4:	20000c24 	.word	0x20000c24
 80096c8:	20000c68 	.word	0x20000c68
 80096cc:	20000cac 	.word	0x20000cac
 80096d0:	20000cf0 	.word	0x20000cf0
 80096d4:	20000d34 	.word	0x20000d34
 80096d8:	20000d78 	.word	0x20000d78
 80096dc:	20002028 	.word	0x20002028
 80096e0:	20000984 	.word	0x20000984
 80096e4:	00000000 	.word	0x00000000
	QEI_init(&revolute_encoder, ENC_TIM2, ENC_PPR, ENC_FREQ, MOTOR2_RATIO,
 80096e8:	ed5f 0a02 	vldr	s1, [pc, #-8]	@ 80096e4 <plotter_begin+0x37c>
 80096ec:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80096f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80096f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80096f8:	49c1      	ldr	r1, [pc, #772]	@ (8009a00 <plotter_begin+0x698>)
 80096fa:	48c2      	ldr	r0, [pc, #776]	@ (8009a04 <plotter_begin+0x69c>)
 80096fc:	f7fa fb2a 	bl	8003d54 <QEI_init>
	MOTOR2_PULLEY_DIAMETER);

	MDXX_GPIO_init(&prismatic_motor, MOTOR1_TIM, MOTOR1_TIM_CH, MOTOR1_GPIOx,
 8009700:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009704:	9300      	str	r3, [sp, #0]
 8009706:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800970a:	2204      	movs	r2, #4
 800970c:	49be      	ldr	r1, [pc, #760]	@ (8009a08 <plotter_begin+0x6a0>)
 800970e:	48bf      	ldr	r0, [pc, #764]	@ (8009a0c <plotter_begin+0x6a4>)
 8009710:	f7f7 fe14 	bl	800133c <MDXX_GPIO_init>
	MOTOR1_GPIO_Pin);
	MDXX_GPIO_init(&revolute_motor, MOTOR2_TIM, MOTOR2_TIM_CH, MOTOR2_GPIOx,
 8009714:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009718:	9300      	str	r3, [sp, #0]
 800971a:	4bbd      	ldr	r3, [pc, #756]	@ (8009a10 <plotter_begin+0x6a8>)
 800971c:	2200      	movs	r2, #0
 800971e:	49ba      	ldr	r1, [pc, #744]	@ (8009a08 <plotter_begin+0x6a0>)
 8009720:	48bc      	ldr	r0, [pc, #752]	@ (8009a14 <plotter_begin+0x6ac>)
 8009722:	f7f7 fe0b 	bl	800133c <MDXX_GPIO_init>
	MOTOR2_GPIO_Pin);

	PWM_init(&servo, SERVO_TIM, SERVO_TIM_CH);
 8009726:	220c      	movs	r2, #12
 8009728:	49bb      	ldr	r1, [pc, #748]	@ (8009a18 <plotter_begin+0x6b0>)
 800972a:	48bc      	ldr	r0, [pc, #752]	@ (8009a1c <plotter_begin+0x6b4>)
 800972c:	f7fa f8e4 	bl	80038f8 <PWM_init>

	MDXX_set_range(&prismatic_motor, 2000, 0);
 8009730:	eddf 0abb 	vldr	s1, [pc, #748]	@ 8009a20 <plotter_begin+0x6b8>
 8009734:	ed9f 0abb 	vldr	s0, [pc, #748]	@ 8009a24 <plotter_begin+0x6bc>
 8009738:	48b4      	ldr	r0, [pc, #720]	@ (8009a0c <plotter_begin+0x6a4>)
 800973a:	f7f7 fe23 	bl	8001384 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, 0);
 800973e:	eddf 0ab8 	vldr	s1, [pc, #736]	@ 8009a20 <plotter_begin+0x6b8>
 8009742:	ed9f 0ab8 	vldr	s0, [pc, #736]	@ 8009a24 <plotter_begin+0x6bc>
 8009746:	48b3      	ldr	r0, [pc, #716]	@ (8009a14 <plotter_begin+0x6ac>)
 8009748:	f7f7 fe1c 	bl	8001384 <MDXX_set_range>
//			ZGX45RGG_400RPM_Constant.sd_max);
//	PID_CONTROLLER_Init(&prismatic_velocity_pid, 148, 0.1, 110,
//			ZGX45RGG_400RPM_Constant.U_max);

	PID_CONTROLLER_Init(&prismatic_position_pid, 95, 3e-1, 200,
			ZGX45RGG_400RPM_Constant.sd_max);
 800974c:	4bb6      	ldr	r3, [pc, #728]	@ (8009a28 <plotter_begin+0x6c0>)
 800974e:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
	PID_CONTROLLER_Init(&prismatic_position_pid, 95, 3e-1, 200,
 8009752:	4610      	mov	r0, r2
 8009754:	4619      	mov	r1, r3
 8009756:	f7f7 f9fd 	bl	8000b54 <__aeabi_d2f>
 800975a:	4603      	mov	r3, r0
 800975c:	ee01 3a90 	vmov	s3, r3
 8009760:	ed9f 1ab2 	vldr	s2, [pc, #712]	@ 8009a2c <plotter_begin+0x6c4>
 8009764:	eddf 0ab2 	vldr	s1, [pc, #712]	@ 8009a30 <plotter_begin+0x6c8>
 8009768:	ed9f 0ab2 	vldr	s0, [pc, #712]	@ 8009a34 <plotter_begin+0x6cc>
 800976c:	48b2      	ldr	r0, [pc, #712]	@ (8009a38 <plotter_begin+0x6d0>)
 800976e:	f7f7 fd20 	bl	80011b2 <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&prismatic_velocity_pid, 120, 2e-5, 0,
			ZGX45RGG_400RPM_Constant.U_max);
 8009772:	4bad      	ldr	r3, [pc, #692]	@ (8009a28 <plotter_begin+0x6c0>)
 8009774:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&prismatic_velocity_pid, 120, 2e-5, 0,
 8009778:	4610      	mov	r0, r2
 800977a:	4619      	mov	r1, r3
 800977c:	f7f7 f9ea 	bl	8000b54 <__aeabi_d2f>
 8009780:	4603      	mov	r3, r0
 8009782:	ee01 3a90 	vmov	s3, r3
 8009786:	ed9f 1aa6 	vldr	s2, [pc, #664]	@ 8009a20 <plotter_begin+0x6b8>
 800978a:	eddf 0aac 	vldr	s1, [pc, #688]	@ 8009a3c <plotter_begin+0x6d4>
 800978e:	ed9f 0aac 	vldr	s0, [pc, #688]	@ 8009a40 <plotter_begin+0x6d8>
 8009792:	48ac      	ldr	r0, [pc, #688]	@ (8009a44 <plotter_begin+0x6dc>)
 8009794:	f7f7 fd0d 	bl	80011b2 <PID_CONTROLLER_Init>

	PID_CONTROLLER_Init(&revolute_position_pid, 250, 0.017, 700,
			ZGX45RGG_150RPM_Constant.qd_max);
 8009798:	4bab      	ldr	r3, [pc, #684]	@ (8009a48 <plotter_begin+0x6e0>)
 800979a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	PID_CONTROLLER_Init(&revolute_position_pid, 250, 0.017, 700,
 800979e:	4610      	mov	r0, r2
 80097a0:	4619      	mov	r1, r3
 80097a2:	f7f7 f9d7 	bl	8000b54 <__aeabi_d2f>
 80097a6:	4603      	mov	r3, r0
 80097a8:	ee01 3a90 	vmov	s3, r3
 80097ac:	ed9f 1aa7 	vldr	s2, [pc, #668]	@ 8009a4c <plotter_begin+0x6e4>
 80097b0:	eddf 0aa7 	vldr	s1, [pc, #668]	@ 8009a50 <plotter_begin+0x6e8>
 80097b4:	ed9f 0aa7 	vldr	s0, [pc, #668]	@ 8009a54 <plotter_begin+0x6ec>
 80097b8:	48a7      	ldr	r0, [pc, #668]	@ (8009a58 <plotter_begin+0x6f0>)
 80097ba:	f7f7 fcfa 	bl	80011b2 <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&revolute_velocity_pid, 2280, 25, 3000, //2280->2275 (P), 25->30 (I), 3000 -> 2996 (D)
			ZGX45RGG_150RPM_Constant.U_max);
 80097be:	4ba2      	ldr	r3, [pc, #648]	@ (8009a48 <plotter_begin+0x6e0>)
 80097c0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&revolute_velocity_pid, 2280, 25, 3000, //2280->2275 (P), 25->30 (I), 3000 -> 2996 (D)
 80097c4:	4610      	mov	r0, r2
 80097c6:	4619      	mov	r1, r3
 80097c8:	f7f7 f9c4 	bl	8000b54 <__aeabi_d2f>
 80097cc:	4603      	mov	r3, r0
 80097ce:	ee01 3a90 	vmov	s3, r3
 80097d2:	ed9f 1aa2 	vldr	s2, [pc, #648]	@ 8009a5c <plotter_begin+0x6f4>
 80097d6:	eef3 0a09 	vmov.f32	s1, #57	@ 0x41c80000  25.0
 80097da:	ed9f 0aa1 	vldr	s0, [pc, #644]	@ 8009a60 <plotter_begin+0x6f8>
 80097de:	48a1      	ldr	r0, [pc, #644]	@ (8009a64 <plotter_begin+0x6fc>)
 80097e0:	f7f7 fce7 	bl	80011b2 <PID_CONTROLLER_Init>
//			ZGX45RGG_150RPM_Constant.qd_max);
//	PID_CONTROLLER_Init(&revolute_velocity_pid, 2275, 30.5, 2996, //2280->2275 (P), 25->30 (I), 3000 -> 2996 (D)
//			ZGX45RGG_150RPM_Constant.U_max);

	PID_CONTROLLER_Init(&revolute_joy_pid, 150, 1e-5, 0,
			ZGX45RGG_150RPM_Constant.U_max);
 80097e4:	4b98      	ldr	r3, [pc, #608]	@ (8009a48 <plotter_begin+0x6e0>)
 80097e6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&revolute_joy_pid, 150, 1e-5, 0,
 80097ea:	4610      	mov	r0, r2
 80097ec:	4619      	mov	r1, r3
 80097ee:	f7f7 f9b1 	bl	8000b54 <__aeabi_d2f>
 80097f2:	4603      	mov	r3, r0
 80097f4:	ee01 3a90 	vmov	s3, r3
 80097f8:	ed9f 1a89 	vldr	s2, [pc, #548]	@ 8009a20 <plotter_begin+0x6b8>
 80097fc:	eddf 0a9a 	vldr	s1, [pc, #616]	@ 8009a68 <plotter_begin+0x700>
 8009800:	ed9f 0a9a 	vldr	s0, [pc, #616]	@ 8009a6c <plotter_begin+0x704>
 8009804:	489a      	ldr	r0, [pc, #616]	@ (8009a70 <plotter_begin+0x708>)
 8009806:	f7f7 fcd4 	bl	80011b2 <PID_CONTROLLER_Init>

	REVOLUTE_MOTOR_FFD_Init(&revolute_motor_ffd, &ZGX45RGG_150RPM_Constant);
 800980a:	498f      	ldr	r1, [pc, #572]	@ (8009a48 <plotter_begin+0x6e0>)
 800980c:	4899      	ldr	r0, [pc, #612]	@ (8009a74 <plotter_begin+0x70c>)
 800980e:	f7f7 fe93 	bl	8001538 <REVOLUTE_MOTOR_FFD_Init>
	PRISMATIC_MOTOR_FFD_Init(&prismatic_motor_ffd, &ZGX45RGG_400RPM_Constant);
 8009812:	4985      	ldr	r1, [pc, #532]	@ (8009a28 <plotter_begin+0x6c0>)
 8009814:	4898      	ldr	r0, [pc, #608]	@ (8009a78 <plotter_begin+0x710>)
 8009816:	f7f8 f80d 	bl	8001834 <PRISMATIC_MOTOR_FFD_Init>

	REVOLUTE_MOTOR_DFD_Init(&revolute_motor_dfd, &ZGX45RGG_150RPM_Constant,
 800981a:	4a98      	ldr	r2, [pc, #608]	@ (8009a7c <plotter_begin+0x714>)
 800981c:	498a      	ldr	r1, [pc, #552]	@ (8009a48 <plotter_begin+0x6e0>)
 800981e:	4898      	ldr	r0, [pc, #608]	@ (8009a80 <plotter_begin+0x718>)
 8009820:	f7f7 ff19 	bl	8001656 <REVOLUTE_MOTOR_DFD_Init>
			&Disturbance_Constant);
	PRISMATIC_MOTOR_DFD_Init(&prismatic_motor_dfd, &ZGX45RGG_400RPM_Constant,
 8009824:	4a95      	ldr	r2, [pc, #596]	@ (8009a7c <plotter_begin+0x714>)
 8009826:	4980      	ldr	r1, [pc, #512]	@ (8009a28 <plotter_begin+0x6c0>)
 8009828:	4896      	ldr	r0, [pc, #600]	@ (8009a84 <plotter_begin+0x71c>)
 800982a:	f7f8 f892 	bl	8001952 <PRISMATIC_MOTOR_DFD_Init>
			&Disturbance_Constant);

	ADC_DMA_Init(&joystick, &hadc1, joystick_buffer, ADC_BUFFER_SIZE,
 800982e:	2302      	movs	r3, #2
 8009830:	9300      	str	r3, [sp, #0]
 8009832:	eddf 0a95 	vldr	s1, [pc, #596]	@ 8009a88 <plotter_begin+0x720>
 8009836:	ed9f 0a95 	vldr	s0, [pc, #596]	@ 8009a8c <plotter_begin+0x724>
 800983a:	2364      	movs	r3, #100	@ 0x64
 800983c:	4a94      	ldr	r2, [pc, #592]	@ (8009a90 <plotter_begin+0x728>)
 800983e:	4995      	ldr	r1, [pc, #596]	@ (8009a94 <plotter_begin+0x72c>)
 8009840:	4895      	ldr	r0, [pc, #596]	@ (8009a98 <plotter_begin+0x730>)
 8009842:	f7f7 fb6d 	bl	8000f20 <ADC_DMA_Init>
	ADC_CHANNELS, ADC_VREF, ADC_RESOLUTION);
	ADC_DMA_SetCenterPoint(&joystick, ADC_CENTERPOINT, ADC_ERROR);
 8009846:	2105      	movs	r1, #5
 8009848:	ed9f 0a94 	vldr	s0, [pc, #592]	@ 8009a9c <plotter_begin+0x734>
 800984c:	4892      	ldr	r0, [pc, #584]	@ (8009a98 <plotter_begin+0x730>)
 800984e:	f7f7 fc19 	bl	8001084 <ADC_DMA_SetCenterPoint>
	ADC_DMA_Start(&joystick);
 8009852:	4891      	ldr	r0, [pc, #580]	@ (8009a98 <plotter_begin+0x730>)
 8009854:	f7f7 fbbc 	bl	8000fd0 <ADC_DMA_Start>

	FIR_init(&prismatic_lp_accel, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8009858:	eddf 0a91 	vldr	s1, [pc, #580]	@ 8009aa0 <plotter_begin+0x738>
 800985c:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8009860:	211f      	movs	r1, #31
 8009862:	4890      	ldr	r0, [pc, #576]	@ (8009aa4 <plotter_begin+0x73c>)
 8009864:	f7f8 f93c 	bl	8001ae0 <FIR_init>
	FIR_init(&revolute_lp_accel, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 8009868:	eddf 0a8d 	vldr	s1, [pc, #564]	@ 8009aa0 <plotter_begin+0x738>
 800986c:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8009870:	211f      	movs	r1, #31
 8009872:	488d      	ldr	r0, [pc, #564]	@ (8009aa8 <plotter_begin+0x740>)
 8009874:	f7f8 f934 	bl	8001ae0 <FIR_init>

	FIR_init(&prismatic_lp, NUM_TAPS, 25, SAMPLE_RATE);
 8009878:	eddf 0a89 	vldr	s1, [pc, #548]	@ 8009aa0 <plotter_begin+0x738>
 800987c:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8009880:	211f      	movs	r1, #31
 8009882:	488a      	ldr	r0, [pc, #552]	@ (8009aac <plotter_begin+0x744>)
 8009884:	f7f8 f92c 	bl	8001ae0 <FIR_init>
	FIR_init(&revolute_lp, NUM_TAPS, 25, SAMPLE_RATE);
 8009888:	eddf 0a85 	vldr	s1, [pc, #532]	@ 8009aa0 <plotter_begin+0x738>
 800988c:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8009890:	211f      	movs	r1, #31
 8009892:	4887      	ldr	r0, [pc, #540]	@ (8009ab0 <plotter_begin+0x748>)
 8009894:	f7f8 f924 	bl	8001ae0 <FIR_init>

	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8009898:	4b63      	ldr	r3, [pc, #396]	@ (8009a28 <plotter_begin+0x6c0>)
 800989a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800989e:	4610      	mov	r0, r2
 80098a0:	4619      	mov	r1, r3
 80098a2:	f7f7 f957 	bl	8000b54 <__aeabi_d2f>
 80098a6:	4604      	mov	r4, r0
			ZGX45RGG_400RPM_Constant.B, ZGX45RGG_400RPM_Constant.Kt,
 80098a8:	4b5f      	ldr	r3, [pc, #380]	@ (8009a28 <plotter_begin+0x6c0>)
 80098aa:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 80098ae:	4610      	mov	r0, r2
 80098b0:	4619      	mov	r1, r3
 80098b2:	f7f7 f94f 	bl	8000b54 <__aeabi_d2f>
 80098b6:	4605      	mov	r5, r0
			ZGX45RGG_400RPM_Constant.B, ZGX45RGG_400RPM_Constant.Kt,
 80098b8:	4b5b      	ldr	r3, [pc, #364]	@ (8009a28 <plotter_begin+0x6c0>)
 80098ba:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 80098be:	4610      	mov	r0, r2
 80098c0:	4619      	mov	r1, r3
 80098c2:	f7f7 f947 	bl	8000b54 <__aeabi_d2f>
 80098c6:	4606      	mov	r6, r0
			ZGX45RGG_400RPM_Constant.Ke, ZGX45RGG_400RPM_Constant.R,
 80098c8:	4b57      	ldr	r3, [pc, #348]	@ (8009a28 <plotter_begin+0x6c0>)
 80098ca:	e9d3 2300 	ldrd	r2, r3, [r3]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 80098ce:	4610      	mov	r0, r2
 80098d0:	4619      	mov	r1, r3
 80098d2:	f7f7 f93f 	bl	8000b54 <__aeabi_d2f>
 80098d6:	4680      	mov	r8, r0
			ZGX45RGG_400RPM_Constant.Ke, ZGX45RGG_400RPM_Constant.R,
 80098d8:	4b53      	ldr	r3, [pc, #332]	@ (8009a28 <plotter_begin+0x6c0>)
 80098da:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 80098de:	4610      	mov	r0, r2
 80098e0:	4619      	mov	r1, r3
 80098e2:	f7f7 f937 	bl	8000b54 <__aeabi_d2f>
 80098e6:	4681      	mov	r9, r0
			ZGX45RGG_400RPM_Constant.L, 1.0, 1.0);
 80098e8:	4b4f      	ldr	r3, [pc, #316]	@ (8009a28 <plotter_begin+0x6c0>)
 80098ea:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 80098ee:	4610      	mov	r0, r2
 80098f0:	4619      	mov	r1, r3
 80098f2:	f7f7 f92f 	bl	8000b54 <__aeabi_d2f>
 80098f6:	4603      	mov	r3, r0
 80098f8:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 80098fc:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 8009900:	ee03 3a10 	vmov	s6, r3
 8009904:	ee02 9a90 	vmov	s5, r9
 8009908:	ee02 8a10 	vmov	s4, r8
 800990c:	ee01 6a90 	vmov	s3, r6
 8009910:	ee01 5a10 	vmov	s2, r5
 8009914:	ee00 4a90 	vmov	s1, r4
 8009918:	ed9f 0a66 	vldr	s0, [pc, #408]	@ 8009ab4 <plotter_begin+0x74c>
 800991c:	4866      	ldr	r0, [pc, #408]	@ (8009ab8 <plotter_begin+0x750>)
 800991e:	f7f8 fdd7 	bl	80024d0 <MotorKalman_Init>

	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 8009922:	4b49      	ldr	r3, [pc, #292]	@ (8009a48 <plotter_begin+0x6e0>)
 8009924:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8009928:	4610      	mov	r0, r2
 800992a:	4619      	mov	r1, r3
 800992c:	f7f7 f912 	bl	8000b54 <__aeabi_d2f>
 8009930:	4604      	mov	r4, r0
			ZGX45RGG_150RPM_Constant.L, ZGX45RGG_150RPM_Constant.J,
 8009932:	4b45      	ldr	r3, [pc, #276]	@ (8009a48 <plotter_begin+0x6e0>)
 8009934:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 8009938:	4610      	mov	r0, r2
 800993a:	4619      	mov	r1, r3
 800993c:	f7f7 f90a 	bl	8000b54 <__aeabi_d2f>
 8009940:	4605      	mov	r5, r0
			ZGX45RGG_150RPM_Constant.L, ZGX45RGG_150RPM_Constant.J,
 8009942:	4b41      	ldr	r3, [pc, #260]	@ (8009a48 <plotter_begin+0x6e0>)
 8009944:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 8009948:	4610      	mov	r0, r2
 800994a:	4619      	mov	r1, r3
 800994c:	f7f7 f902 	bl	8000b54 <__aeabi_d2f>
 8009950:	4606      	mov	r6, r0
			ZGX45RGG_150RPM_Constant.B * 2.2, ZGX45RGG_150RPM_Constant.Ke,
 8009952:	4b3d      	ldr	r3, [pc, #244]	@ (8009a48 <plotter_begin+0x6e0>)
 8009954:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8009958:	a327      	add	r3, pc, #156	@ (adr r3, 80099f8 <plotter_begin+0x690>)
 800995a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800995e:	f7f6 fe17 	bl	8000590 <__aeabi_dmul>
 8009962:	4602      	mov	r2, r0
 8009964:	460b      	mov	r3, r1
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 8009966:	4610      	mov	r0, r2
 8009968:	4619      	mov	r1, r3
 800996a:	f7f7 f8f3 	bl	8000b54 <__aeabi_d2f>
 800996e:	4680      	mov	r8, r0
			ZGX45RGG_150RPM_Constant.B * 2.2, ZGX45RGG_150RPM_Constant.Ke,
 8009970:	4b35      	ldr	r3, [pc, #212]	@ (8009a48 <plotter_begin+0x6e0>)
 8009972:	e9d3 2300 	ldrd	r2, r3, [r3]
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 8009976:	4610      	mov	r0, r2
 8009978:	4619      	mov	r1, r3
 800997a:	f7f7 f8eb 	bl	8000b54 <__aeabi_d2f>
 800997e:	4681      	mov	r9, r0
			ZGX45RGG_150RPM_Constant.Kt, 0.001, &revolute_A, &revolute_B);
 8009980:	4b31      	ldr	r3, [pc, #196]	@ (8009a48 <plotter_begin+0x6e0>)
 8009982:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
	GenerateMotorMatrices(ZGX45RGG_150RPM_Constant.R,
 8009986:	4610      	mov	r0, r2
 8009988:	4619      	mov	r1, r3
 800998a:	f7f7 f8e3 	bl	8000b54 <__aeabi_d2f>
 800998e:	4603      	mov	r3, r0
 8009990:	494a      	ldr	r1, [pc, #296]	@ (8009abc <plotter_begin+0x754>)
 8009992:	484b      	ldr	r0, [pc, #300]	@ (8009ac0 <plotter_begin+0x758>)
 8009994:	ed9f 3a47 	vldr	s6, [pc, #284]	@ 8009ab4 <plotter_begin+0x74c>
 8009998:	ee02 3a90 	vmov	s5, r3
 800999c:	ee02 9a10 	vmov	s4, r9
 80099a0:	ee01 8a90 	vmov	s3, r8
 80099a4:	ee01 6a10 	vmov	s2, r6
 80099a8:	ee00 5a90 	vmov	s1, r5
 80099ac:	ee00 4a10 	vmov	s0, r4
 80099b0:	f7f9 ff3a 	bl	8003828 <GenerateMotorMatrices>

	Kalman_Start(&revolute_kalman, revolute_A, revolute_B, REVOLUTE_Q,
 80099b4:	eddf 0a43 	vldr	s1, [pc, #268]	@ 8009ac4 <plotter_begin+0x75c>
 80099b8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80099bc:	4a3f      	ldr	r2, [pc, #252]	@ (8009abc <plotter_begin+0x754>)
 80099be:	4940      	ldr	r1, [pc, #256]	@ (8009ac0 <plotter_begin+0x758>)
 80099c0:	4841      	ldr	r0, [pc, #260]	@ (8009ac8 <plotter_begin+0x760>)
 80099c2:	f7fb fcad 	bl	8005320 <Kalman_Start>
	REVOLUTE_R);

	Modbus_init(&ModBus, MODBUS_USART, MODBUS_DATA_SENDING_PERIOD_TIM,
 80099c6:	23c8      	movs	r3, #200	@ 0xc8
 80099c8:	9301      	str	r3, [sp, #4]
 80099ca:	2315      	movs	r3, #21
 80099cc:	9300      	str	r3, [sp, #0]
 80099ce:	4b3f      	ldr	r3, [pc, #252]	@ (8009acc <plotter_begin+0x764>)
 80099d0:	4a3f      	ldr	r2, [pc, #252]	@ (8009ad0 <plotter_begin+0x768>)
 80099d2:	4940      	ldr	r1, [pc, #256]	@ (8009ad4 <plotter_begin+0x76c>)
 80099d4:	4840      	ldr	r0, [pc, #256]	@ (8009ad8 <plotter_begin+0x770>)
 80099d6:	f7f8 fa73 	bl	8001ec0 <Modbus_init>
			registerFrame, MODBUS_SLAVE_ADDRESS, MODBUS_REGISTER_FRAME_SIZE);

	HAL_TIM_Base_Start_IT(CONTROL_TIM);
 80099da:	4840      	ldr	r0, [pc, #256]	@ (8009adc <plotter_begin+0x774>)
 80099dc:	f004 fe32 	bl	800e644 <HAL_TIM_Base_Start_IT>

	plotter_reset();
 80099e0:	f000 f87e 	bl	8009ae0 <plotter_reset>
}
 80099e4:	bf00      	nop
 80099e6:	3704      	adds	r7, #4
 80099e8:	46bd      	mov	sp, r7
 80099ea:	ecbd 8b02 	vpop	{d8}
 80099ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80099f2:	bf00      	nop
 80099f4:	f3af 8000 	nop.w
 80099f8:	9999999a 	.word	0x9999999a
 80099fc:	40019999 	.word	0x40019999
 8009a00:	200020f4 	.word	0x200020f4
 8009a04:	200009e0 	.word	0x200009e0
 8009a08:	2000228c 	.word	0x2000228c
 8009a0c:	200008ec 	.word	0x200008ec
 8009a10:	48000800 	.word	0x48000800
 8009a14:	20000938 	.word	0x20000938
 8009a18:	20001e90 	.word	0x20001e90
 8009a1c:	20000b1c 	.word	0x20000b1c
 8009a20:	00000000 	.word	0x00000000
 8009a24:	44fa0000 	.word	0x44fa0000
 8009a28:	20000080 	.word	0x20000080
 8009a2c:	43480000 	.word	0x43480000
 8009a30:	3e99999a 	.word	0x3e99999a
 8009a34:	42be0000 	.word	0x42be0000
 8009a38:	20000a3c 	.word	0x20000a3c
 8009a3c:	37a7c5ac 	.word	0x37a7c5ac
 8009a40:	42f00000 	.word	0x42f00000
 8009a44:	20000a64 	.word	0x20000a64
 8009a48:	20000000 	.word	0x20000000
 8009a4c:	442f0000 	.word	0x442f0000
 8009a50:	3c8b4396 	.word	0x3c8b4396
 8009a54:	437a0000 	.word	0x437a0000
 8009a58:	20000a8c 	.word	0x20000a8c
 8009a5c:	453b8000 	.word	0x453b8000
 8009a60:	450e8000 	.word	0x450e8000
 8009a64:	20000ab4 	.word	0x20000ab4
 8009a68:	3727c5ac 	.word	0x3727c5ac
 8009a6c:	43160000 	.word	0x43160000
 8009a70:	20000adc 	.word	0x20000adc
 8009a74:	20000b10 	.word	0x20000b10
 8009a78:	20000b04 	.word	0x20000b04
 8009a7c:	20000100 	.word	0x20000100
 8009a80:	20000b14 	.word	0x20000b14
 8009a84:	20000b08 	.word	0x20000b08
 8009a88:	457ff000 	.word	0x457ff000
 8009a8c:	40533333 	.word	0x40533333
 8009a90:	20001000 	.word	0x20001000
 8009a94:	20000638 	.word	0x20000638
 8009a98:	20000b34 	.word	0x20000b34
 8009a9c:	45000000 	.word	0x45000000
 8009aa0:	447a0000 	.word	0x447a0000
 8009aa4:	20000fd0 	.word	0x20000fd0
 8009aa8:	20000fdc 	.word	0x20000fdc
 8009aac:	20000fe8 	.word	0x20000fe8
 8009ab0:	20000ff4 	.word	0x20000ff4
 8009ab4:	3a83126f 	.word	0x3a83126f
 8009ab8:	20001730 	.word	0x20001730
 8009abc:	20001e5c 	.word	0x20001e5c
 8009ac0:	20001e1c 	.word	0x20001e1c
 8009ac4:	3d4ccccd 	.word	0x3d4ccccd
 8009ac8:	20001a9c 	.word	0x20001a9c
 8009acc:	200015a0 	.word	0x200015a0
 8009ad0:	20002358 	.word	0x20002358
 8009ad4:	200024f0 	.word	0x200024f0
 8009ad8:	200010c8 	.word	0x200010c8
 8009adc:	20001f5c 	.word	0x20001f5c

08009ae0 <plotter_reset>:

void plotter_reset() {
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	af00      	add	r7, sp, #0
	QEI_reset(&prismatic_encoder);
 8009ae4:	4819      	ldr	r0, [pc, #100]	@ (8009b4c <plotter_reset+0x6c>)
 8009ae6:	f7fa fbb7 	bl	8004258 <QEI_reset>
	QEI_reset(&prismatic_encoder);
 8009aea:	4818      	ldr	r0, [pc, #96]	@ (8009b4c <plotter_reset+0x6c>)
 8009aec:	f7fa fbb4 	bl	8004258 <QEI_reset>

	prismatic_encoder.diff_counts = 0;
 8009af0:	4b16      	ldr	r3, [pc, #88]	@ (8009b4c <plotter_reset+0x6c>)
 8009af2:	2200      	movs	r2, #0
 8009af4:	625a      	str	r2, [r3, #36]	@ 0x24
	prismatic_encoder.rpm = 0;
 8009af6:	4b15      	ldr	r3, [pc, #84]	@ (8009b4c <plotter_reset+0x6c>)
 8009af8:	f04f 0200 	mov.w	r2, #0
 8009afc:	631a      	str	r2, [r3, #48]	@ 0x30
	prismatic_encoder.pulses = 0;
 8009afe:	4b13      	ldr	r3, [pc, #76]	@ (8009b4c <plotter_reset+0x6c>)
 8009b00:	2200      	movs	r2, #0
 8009b02:	639a      	str	r2, [r3, #56]	@ 0x38
	prismatic_encoder.revs = 0;
 8009b04:	4b11      	ldr	r3, [pc, #68]	@ (8009b4c <plotter_reset+0x6c>)
 8009b06:	f04f 0200 	mov.w	r2, #0
 8009b0a:	63da      	str	r2, [r3, #60]	@ 0x3c
	prismatic_encoder.rads = 0;
 8009b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8009b4c <plotter_reset+0x6c>)
 8009b0e:	f04f 0200 	mov.w	r2, #0
 8009b12:	641a      	str	r2, [r3, #64]	@ 0x40
	prismatic_encoder.mm = 0;
 8009b14:	4b0d      	ldr	r3, [pc, #52]	@ (8009b4c <plotter_reset+0x6c>)
 8009b16:	f04f 0200 	mov.w	r2, #0
 8009b1a:	649a      	str	r2, [r3, #72]	@ 0x48

	revolute_encoder.diff_counts = 0;
 8009b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8009b50 <plotter_reset+0x70>)
 8009b1e:	2200      	movs	r2, #0
 8009b20:	625a      	str	r2, [r3, #36]	@ 0x24
	revolute_encoder.rpm = 0;
 8009b22:	4b0b      	ldr	r3, [pc, #44]	@ (8009b50 <plotter_reset+0x70>)
 8009b24:	f04f 0200 	mov.w	r2, #0
 8009b28:	631a      	str	r2, [r3, #48]	@ 0x30
	revolute_encoder.pulses = 0;
 8009b2a:	4b09      	ldr	r3, [pc, #36]	@ (8009b50 <plotter_reset+0x70>)
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	639a      	str	r2, [r3, #56]	@ 0x38
	revolute_encoder.revs = 0;
 8009b30:	4b07      	ldr	r3, [pc, #28]	@ (8009b50 <plotter_reset+0x70>)
 8009b32:	f04f 0200 	mov.w	r2, #0
 8009b36:	63da      	str	r2, [r3, #60]	@ 0x3c
	revolute_encoder.rads = 0;
 8009b38:	4b05      	ldr	r3, [pc, #20]	@ (8009b50 <plotter_reset+0x70>)
 8009b3a:	f04f 0200 	mov.w	r2, #0
 8009b3e:	641a      	str	r2, [r3, #64]	@ 0x40
	revolute_encoder.mm = 0;
 8009b40:	4b03      	ldr	r3, [pc, #12]	@ (8009b50 <plotter_reset+0x70>)
 8009b42:	f04f 0200 	mov.w	r2, #0
 8009b46:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8009b48:	bf00      	nop
 8009b4a:	bd80      	pop	{r7, pc}
 8009b4c:	20000984 	.word	0x20000984
 8009b50:	200009e0 	.word	0x200009e0

08009b54 <plotter_update_sensors>:

void plotter_update_sensors() {
 8009b54:	b580      	push	{r7, lr}
 8009b56:	af00      	add	r7, sp, #0
	joystick_x = ADC_DMA_GetJoystickValue(&joystick, JOYSTICK_X_CHANNEL, -50,
 8009b58:	eddf 0a42 	vldr	s1, [pc, #264]	@ 8009c64 <plotter_update_sensors+0x110>
 8009b5c:	ed9f 0a42 	vldr	s0, [pc, #264]	@ 8009c68 <plotter_update_sensors+0x114>
 8009b60:	2106      	movs	r1, #6
 8009b62:	4842      	ldr	r0, [pc, #264]	@ (8009c6c <plotter_update_sensors+0x118>)
 8009b64:	f7f7 fab8 	bl	80010d8 <ADC_DMA_GetJoystickValue>
 8009b68:	eef0 7a40 	vmov.f32	s15, s0
 8009b6c:	4b40      	ldr	r3, [pc, #256]	@ (8009c70 <plotter_update_sensors+0x11c>)
 8009b6e:	edc3 7a00 	vstr	s15, [r3]
			50);
	joystick_y = ADC_DMA_GetJoystickValue(&joystick, JOYSTICK_Y_CHANNEL, -50,
 8009b72:	eddf 0a3c 	vldr	s1, [pc, #240]	@ 8009c64 <plotter_update_sensors+0x110>
 8009b76:	ed9f 0a3c 	vldr	s0, [pc, #240]	@ 8009c68 <plotter_update_sensors+0x114>
 8009b7a:	2107      	movs	r1, #7
 8009b7c:	483b      	ldr	r0, [pc, #236]	@ (8009c6c <plotter_update_sensors+0x118>)
 8009b7e:	f7f7 faab 	bl	80010d8 <ADC_DMA_GetJoystickValue>
 8009b82:	eef0 7a40 	vmov.f32	s15, s0
 8009b86:	4b3b      	ldr	r3, [pc, #236]	@ (8009c74 <plotter_update_sensors+0x120>)
 8009b88:	edc3 7a00 	vstr	s15, [r3]
			50);

	b1 = !HAL_GPIO_ReadPin(J1_GPIO_Port, J1_Pin);
 8009b8c:	2180      	movs	r1, #128	@ 0x80
 8009b8e:	483a      	ldr	r0, [pc, #232]	@ (8009c78 <plotter_update_sensors+0x124>)
 8009b90:	f003 fbf2 	bl	800d378 <HAL_GPIO_ReadPin>
 8009b94:	4603      	mov	r3, r0
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	bf0c      	ite	eq
 8009b9a:	2301      	moveq	r3, #1
 8009b9c:	2300      	movne	r3, #0
 8009b9e:	b2db      	uxtb	r3, r3
 8009ba0:	461a      	mov	r2, r3
 8009ba2:	4b36      	ldr	r3, [pc, #216]	@ (8009c7c <plotter_update_sensors+0x128>)
 8009ba4:	601a      	str	r2, [r3, #0]
	b2 = !HAL_GPIO_ReadPin(J2_GPIO_Port, J2_Pin);
 8009ba6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8009baa:	4835      	ldr	r0, [pc, #212]	@ (8009c80 <plotter_update_sensors+0x12c>)
 8009bac:	f003 fbe4 	bl	800d378 <HAL_GPIO_ReadPin>
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	bf0c      	ite	eq
 8009bb6:	2301      	moveq	r3, #1
 8009bb8:	2300      	movne	r3, #0
 8009bba:	b2db      	uxtb	r3, r3
 8009bbc:	461a      	mov	r2, r3
 8009bbe:	4b31      	ldr	r3, [pc, #196]	@ (8009c84 <plotter_update_sensors+0x130>)
 8009bc0:	601a      	str	r2, [r3, #0]
	b3 = !HAL_GPIO_ReadPin(J3_GPIO_Port, J3_Pin);
 8009bc2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8009bc6:	482e      	ldr	r0, [pc, #184]	@ (8009c80 <plotter_update_sensors+0x12c>)
 8009bc8:	f003 fbd6 	bl	800d378 <HAL_GPIO_ReadPin>
 8009bcc:	4603      	mov	r3, r0
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	bf0c      	ite	eq
 8009bd2:	2301      	moveq	r3, #1
 8009bd4:	2300      	movne	r3, #0
 8009bd6:	b2db      	uxtb	r3, r3
 8009bd8:	461a      	mov	r2, r3
 8009bda:	4b2b      	ldr	r3, [pc, #172]	@ (8009c88 <plotter_update_sensors+0x134>)
 8009bdc:	601a      	str	r2, [r3, #0]
	b4 = !HAL_GPIO_ReadPin(J4_GPIO_Port, J4_Pin);
 8009bde:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8009be2:	4827      	ldr	r0, [pc, #156]	@ (8009c80 <plotter_update_sensors+0x12c>)
 8009be4:	f003 fbc8 	bl	800d378 <HAL_GPIO_ReadPin>
 8009be8:	4603      	mov	r3, r0
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	bf0c      	ite	eq
 8009bee:	2301      	moveq	r3, #1
 8009bf0:	2300      	movne	r3, #0
 8009bf2:	b2db      	uxtb	r3, r3
 8009bf4:	461a      	mov	r2, r3
 8009bf6:	4b25      	ldr	r3, [pc, #148]	@ (8009c8c <plotter_update_sensors+0x138>)
 8009bf8:	601a      	str	r2, [r3, #0]

	up_lim = HAL_GPIO_ReadPin(UPPER_LIM_GPIO_Port, UPPER_LIM_Pin);
 8009bfa:	2104      	movs	r1, #4
 8009bfc:	481e      	ldr	r0, [pc, #120]	@ (8009c78 <plotter_update_sensors+0x124>)
 8009bfe:	f003 fbbb 	bl	800d378 <HAL_GPIO_ReadPin>
 8009c02:	4603      	mov	r3, r0
 8009c04:	461a      	mov	r2, r3
 8009c06:	4b22      	ldr	r3, [pc, #136]	@ (8009c90 <plotter_update_sensors+0x13c>)
 8009c08:	601a      	str	r2, [r3, #0]
	low_lim = HAL_GPIO_ReadPin(LOWER_LIM_GPIO_Port, LOWER_LIM_Pin);
 8009c0a:	2102      	movs	r1, #2
 8009c0c:	481a      	ldr	r0, [pc, #104]	@ (8009c78 <plotter_update_sensors+0x124>)
 8009c0e:	f003 fbb3 	bl	800d378 <HAL_GPIO_ReadPin>
 8009c12:	4603      	mov	r3, r0
 8009c14:	461a      	mov	r2, r3
 8009c16:	4b1f      	ldr	r3, [pc, #124]	@ (8009c94 <plotter_update_sensors+0x140>)
 8009c18:	601a      	str	r2, [r3, #0]

	extern bool homing_active;
	if (!homing_active) {
 8009c1a:	4b1f      	ldr	r3, [pc, #124]	@ (8009c98 <plotter_update_sensors+0x144>)
 8009c1c:	781b      	ldrb	r3, [r3, #0]
 8009c1e:	f083 0301 	eor.w	r3, r3, #1
 8009c22:	b2db      	uxtb	r3, r3
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d01a      	beq.n	8009c5e <plotter_update_sensors+0x10a>
		extern volatile bool up_photo, low_photo;
		up_photo = HAL_GPIO_ReadPin(upperphoto_GPIO_Port, upperphoto_Pin);
 8009c28:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009c2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009c30:	f003 fba2 	bl	800d378 <HAL_GPIO_ReadPin>
 8009c34:	4603      	mov	r3, r0
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	bf14      	ite	ne
 8009c3a:	2301      	movne	r3, #1
 8009c3c:	2300      	moveq	r3, #0
 8009c3e:	b2da      	uxtb	r2, r3
 8009c40:	4b16      	ldr	r3, [pc, #88]	@ (8009c9c <plotter_update_sensors+0x148>)
 8009c42:	701a      	strb	r2, [r3, #0]
		low_photo = HAL_GPIO_ReadPin(LOWER_PHOTO_GPIO_Port, LOWER_PHOTO_Pin);
 8009c44:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8009c48:	480b      	ldr	r0, [pc, #44]	@ (8009c78 <plotter_update_sensors+0x124>)
 8009c4a:	f003 fb95 	bl	800d378 <HAL_GPIO_ReadPin>
 8009c4e:	4603      	mov	r3, r0
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	bf14      	ite	ne
 8009c54:	2301      	movne	r3, #1
 8009c56:	2300      	moveq	r3, #0
 8009c58:	b2da      	uxtb	r2, r3
 8009c5a:	4b11      	ldr	r3, [pc, #68]	@ (8009ca0 <plotter_update_sensors+0x14c>)
 8009c5c:	701a      	strb	r2, [r3, #0]
	}
}
 8009c5e:	bf00      	nop
 8009c60:	bd80      	pop	{r7, pc}
 8009c62:	bf00      	nop
 8009c64:	42480000 	.word	0x42480000
 8009c68:	c2480000 	.word	0xc2480000
 8009c6c:	20000b34 	.word	0x20000b34
 8009c70:	20001e6c 	.word	0x20001e6c
 8009c74:	20001e70 	.word	0x20001e70
 8009c78:	48000400 	.word	0x48000400
 8009c7c:	20001e7c 	.word	0x20001e7c
 8009c80:	48000800 	.word	0x48000800
 8009c84:	20001e80 	.word	0x20001e80
 8009c88:	20001e84 	.word	0x20001e84
 8009c8c:	20001e88 	.word	0x20001e88
 8009c90:	20001e74 	.word	0x20001e74
 8009c94:	20001e78 	.word	0x20001e78
 8009c98:	200007eb 	.word	0x200007eb
 8009c9c:	200007e8 	.word	0x200007e8
 8009ca0:	200007e9 	.word	0x200007e9

08009ca4 <plotter_pen_up>:

void plotter_pen_up() {
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	af00      	add	r7, sp, #0
	PWM_write_duty(&servo, 50, 7);
 8009ca8:	eef1 0a0c 	vmov.f32	s1, #28	@ 0x40e00000  7.0
 8009cac:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8009cbc <plotter_pen_up+0x18>
 8009cb0:	4803      	ldr	r0, [pc, #12]	@ (8009cc0 <plotter_pen_up+0x1c>)
 8009cb2:	f7f9 fe43 	bl	800393c <PWM_write_duty>
}
 8009cb6:	bf00      	nop
 8009cb8:	bd80      	pop	{r7, pc}
 8009cba:	bf00      	nop
 8009cbc:	42480000 	.word	0x42480000
 8009cc0:	20000b1c 	.word	0x20000b1c

08009cc4 <plotter_pen_down>:

void plotter_pen_down() {
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	af00      	add	r7, sp, #0
	PWM_write_duty(&servo, 50, 10);
 8009cc8:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 8009ccc:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8009cdc <plotter_pen_down+0x18>
 8009cd0:	4803      	ldr	r0, [pc, #12]	@ (8009ce0 <plotter_pen_down+0x1c>)
 8009cd2:	f7f9 fe33 	bl	800393c <PWM_write_duty>
}
 8009cd6:	bf00      	nop
 8009cd8:	bd80      	pop	{r7, pc}
 8009cda:	bf00      	nop
 8009cdc:	42480000 	.word	0x42480000
 8009ce0:	20000b1c 	.word	0x20000b1c

08009ce4 <SIGNAL_init>:
    if (value > max_setpoint) return max_setpoint;
    return value;
}

// Initialization function
void SIGNAL_init(SignalGenerator* sg, SignalType type) {
 8009ce4:	b480      	push	{r7}
 8009ce6:	b083      	sub	sp, #12
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
 8009cec:	460b      	mov	r3, r1
 8009cee:	70fb      	strb	r3, [r7, #3]
    // Reset all parameters
    sg->type = type;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	78fa      	ldrb	r2, [r7, #3]
 8009cf4:	701a      	strb	r2, [r3, #0]
    sg->amplitude = 1.0f;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8009cfc:	605a      	str	r2, [r3, #4]
    sg->frequency = 1.0f;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8009d04:	609a      	str	r2, [r3, #8]
    sg->phase = 0.0f;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f04f 0200 	mov.w	r2, #0
 8009d0c:	60da      	str	r2, [r3, #12]
    sg->offset = 0.0f;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f04f 0200 	mov.w	r2, #0
 8009d14:	611a      	str	r2, [r3, #16]
    sg->current_phase = 0.0f;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	f04f 0200 	mov.w	r2, #0
 8009d1c:	635a      	str	r2, [r3, #52]	@ 0x34
    sg->time_elapsed = 0.0f;
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	f04f 0200 	mov.w	r2, #0
 8009d24:	639a      	str	r2, [r3, #56]	@ 0x38
    sg->min_setpoint = -1.0f;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	4a1b      	ldr	r2, [pc, #108]	@ (8009d98 <SIGNAL_init+0xb4>)
 8009d2a:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = 1.0f;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8009d32:	641a      	str	r2, [r3, #64]	@ 0x40

    // Type-specific initializations
    switch (type) {
 8009d34:	78fb      	ldrb	r3, [r7, #3]
 8009d36:	2b03      	cmp	r3, #3
 8009d38:	d828      	bhi.n	8009d8c <SIGNAL_init+0xa8>
 8009d3a:	a201      	add	r2, pc, #4	@ (adr r2, 8009d40 <SIGNAL_init+0x5c>)
 8009d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d40:	08009d8b 	.word	0x08009d8b
 8009d44:	08009d51 	.word	0x08009d51
 8009d48:	08009d6f 	.word	0x08009d6f
 8009d4c:	08009d79 	.word	0x08009d79
        case SIGNAL_SINE:
            break;
        case SIGNAL_CHIRP:
            sg->chirp_type = CHIRP_LINEAR;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2200      	movs	r2, #0
 8009d54:	751a      	strb	r2, [r3, #20]
            sg->f_start = 1.0f;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8009d5c:	619a      	str	r2, [r3, #24]
            sg->f_end = 10.0f;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	4a0e      	ldr	r2, [pc, #56]	@ (8009d9c <SIGNAL_init+0xb8>)
 8009d62:	61da      	str	r2, [r3, #28]
            sg->duration = 1.0f;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8009d6a:	621a      	str	r2, [r3, #32]
            break;
 8009d6c:	e00e      	b.n	8009d8c <SIGNAL_init+0xa8>
        case SIGNAL_SQUARE:
            sg->duty_cycle = 0.5f;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8009d74:	629a      	str	r2, [r3, #40]	@ 0x28
            break;
 8009d76:	e009      	b.n	8009d8c <SIGNAL_init+0xa8>
        case SIGNAL_RAMP:
            sg->ramp_start = 0.0f;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	f04f 0200 	mov.w	r2, #0
 8009d7e:	62da      	str	r2, [r3, #44]	@ 0x2c
            sg->ramp_end = 1.0f;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8009d86:	631a      	str	r2, [r3, #48]	@ 0x30
            break;
 8009d88:	e000      	b.n	8009d8c <SIGNAL_init+0xa8>
            break;
 8009d8a:	bf00      	nop
    }
}
 8009d8c:	bf00      	nop
 8009d8e:	370c      	adds	r7, #12
 8009d90:	46bd      	mov	sp, r7
 8009d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d96:	4770      	bx	lr
 8009d98:	bf800000 	.word	0xbf800000
 8009d9c:	41200000 	.word	0x41200000

08009da0 <SIGNAL_config_sine>:
                        float32_t amplitude,
                        float32_t frequency,
                        float32_t phase,
                        float32_t offset,
                        float32_t min_setpoint,
                        float32_t max_setpoint) {
 8009da0:	b480      	push	{r7}
 8009da2:	b089      	sub	sp, #36	@ 0x24
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	61f8      	str	r0, [r7, #28]
 8009da8:	ed87 0a06 	vstr	s0, [r7, #24]
 8009dac:	edc7 0a05 	vstr	s1, [r7, #20]
 8009db0:	ed87 1a04 	vstr	s2, [r7, #16]
 8009db4:	edc7 1a03 	vstr	s3, [r7, #12]
 8009db8:	ed87 2a02 	vstr	s4, [r7, #8]
 8009dbc:	edc7 2a01 	vstr	s5, [r7, #4]
    sg->type = SIGNAL_SINE;
 8009dc0:	69fb      	ldr	r3, [r7, #28]
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 8009dc6:	69fb      	ldr	r3, [r7, #28]
 8009dc8:	69ba      	ldr	r2, [r7, #24]
 8009dca:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 8009dcc:	69fb      	ldr	r3, [r7, #28]
 8009dce:	697a      	ldr	r2, [r7, #20]
 8009dd0:	609a      	str	r2, [r3, #8]
    sg->phase = phase;
 8009dd2:	69fb      	ldr	r3, [r7, #28]
 8009dd4:	693a      	ldr	r2, [r7, #16]
 8009dd6:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 8009dd8:	69fb      	ldr	r3, [r7, #28]
 8009dda:	68fa      	ldr	r2, [r7, #12]
 8009ddc:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 8009dde:	69fb      	ldr	r3, [r7, #28]
 8009de0:	68ba      	ldr	r2, [r7, #8]
 8009de2:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 8009de4:	69fb      	ldr	r3, [r7, #28]
 8009de6:	687a      	ldr	r2, [r7, #4]
 8009de8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8009dea:	bf00      	nop
 8009dec:	3724      	adds	r7, #36	@ 0x24
 8009dee:	46bd      	mov	sp, r7
 8009df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df4:	4770      	bx	lr

08009df6 <SIGNAL_config_square>:
                          float32_t frequency,
                          float32_t duty_cycle,
                          float32_t phase,
                          float32_t offset,
                          float32_t min_setpoint,
                          float32_t max_setpoint) {
 8009df6:	b480      	push	{r7}
 8009df8:	b089      	sub	sp, #36	@ 0x24
 8009dfa:	af00      	add	r7, sp, #0
 8009dfc:	61f8      	str	r0, [r7, #28]
 8009dfe:	ed87 0a06 	vstr	s0, [r7, #24]
 8009e02:	edc7 0a05 	vstr	s1, [r7, #20]
 8009e06:	ed87 1a04 	vstr	s2, [r7, #16]
 8009e0a:	edc7 1a03 	vstr	s3, [r7, #12]
 8009e0e:	ed87 2a02 	vstr	s4, [r7, #8]
 8009e12:	edc7 2a01 	vstr	s5, [r7, #4]
 8009e16:	ed87 3a00 	vstr	s6, [r7]
    sg->type = SIGNAL_SQUARE;
 8009e1a:	69fb      	ldr	r3, [r7, #28]
 8009e1c:	2202      	movs	r2, #2
 8009e1e:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 8009e20:	69fb      	ldr	r3, [r7, #28]
 8009e22:	69ba      	ldr	r2, [r7, #24]
 8009e24:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 8009e26:	69fb      	ldr	r3, [r7, #28]
 8009e28:	697a      	ldr	r2, [r7, #20]
 8009e2a:	609a      	str	r2, [r3, #8]
    sg->duty_cycle = duty_cycle;
 8009e2c:	69fb      	ldr	r3, [r7, #28]
 8009e2e:	693a      	ldr	r2, [r7, #16]
 8009e30:	629a      	str	r2, [r3, #40]	@ 0x28
    sg->phase = phase;
 8009e32:	69fb      	ldr	r3, [r7, #28]
 8009e34:	68fa      	ldr	r2, [r7, #12]
 8009e36:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 8009e38:	69fb      	ldr	r3, [r7, #28]
 8009e3a:	68ba      	ldr	r2, [r7, #8]
 8009e3c:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 8009e3e:	69fb      	ldr	r3, [r7, #28]
 8009e40:	687a      	ldr	r2, [r7, #4]
 8009e42:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 8009e44:	69fb      	ldr	r3, [r7, #28]
 8009e46:	683a      	ldr	r2, [r7, #0]
 8009e48:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8009e4a:	bf00      	nop
 8009e4c:	3724      	adds	r7, #36	@ 0x24
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e54:	4770      	bx	lr
	...

08009e58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b082      	sub	sp, #8
 8009e5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8009e9c <HAL_MspInit+0x44>)
 8009e60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e62:	4a0e      	ldr	r2, [pc, #56]	@ (8009e9c <HAL_MspInit+0x44>)
 8009e64:	f043 0301 	orr.w	r3, r3, #1
 8009e68:	6613      	str	r3, [r2, #96]	@ 0x60
 8009e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8009e9c <HAL_MspInit+0x44>)
 8009e6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e6e:	f003 0301 	and.w	r3, r3, #1
 8009e72:	607b      	str	r3, [r7, #4]
 8009e74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8009e76:	4b09      	ldr	r3, [pc, #36]	@ (8009e9c <HAL_MspInit+0x44>)
 8009e78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e7a:	4a08      	ldr	r2, [pc, #32]	@ (8009e9c <HAL_MspInit+0x44>)
 8009e7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009e80:	6593      	str	r3, [r2, #88]	@ 0x58
 8009e82:	4b06      	ldr	r3, [pc, #24]	@ (8009e9c <HAL_MspInit+0x44>)
 8009e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009e8a:	603b      	str	r3, [r7, #0]
 8009e8c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8009e8e:	f003 fb79 	bl	800d584 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009e92:	bf00      	nop
 8009e94:	3708      	adds	r7, #8
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bd80      	pop	{r7, pc}
 8009e9a:	bf00      	nop
 8009e9c:	40021000 	.word	0x40021000

08009ea0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8009ea4:	bf00      	nop
 8009ea6:	e7fd      	b.n	8009ea4 <NMI_Handler+0x4>

08009ea8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009eac:	bf00      	nop
 8009eae:	e7fd      	b.n	8009eac <HardFault_Handler+0x4>

08009eb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009eb0:	b480      	push	{r7}
 8009eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8009eb4:	bf00      	nop
 8009eb6:	e7fd      	b.n	8009eb4 <MemManage_Handler+0x4>

08009eb8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009eb8:	b480      	push	{r7}
 8009eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009ebc:	bf00      	nop
 8009ebe:	e7fd      	b.n	8009ebc <BusFault_Handler+0x4>

08009ec0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009ec0:	b480      	push	{r7}
 8009ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009ec4:	bf00      	nop
 8009ec6:	e7fd      	b.n	8009ec4 <UsageFault_Handler+0x4>

08009ec8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8009ec8:	b480      	push	{r7}
 8009eca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8009ecc:	bf00      	nop
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed4:	4770      	bx	lr

08009ed6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8009ed6:	b480      	push	{r7}
 8009ed8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009eda:	bf00      	nop
 8009edc:	46bd      	mov	sp, r7
 8009ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee2:	4770      	bx	lr

08009ee4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8009ee4:	b480      	push	{r7}
 8009ee6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8009ee8:	bf00      	nop
 8009eea:	46bd      	mov	sp, r7
 8009eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef0:	4770      	bx	lr

08009ef2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8009ef2:	b580      	push	{r7, lr}
 8009ef4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8009ef6:	f000 ffc3 	bl	800ae80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8009efa:	bf00      	nop
 8009efc:	bd80      	pop	{r7, pc}

08009efe <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8009efe:	b580      	push	{r7, lr}
 8009f00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UPPER_PHOTO_Pin);
 8009f02:	2001      	movs	r0, #1
 8009f04:	f003 fa82 	bl	800d40c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8009f08:	bf00      	nop
 8009f0a:	bd80      	pop	{r7, pc}

08009f0c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EMER_Pin);
 8009f10:	2010      	movs	r0, #16
 8009f12:	f003 fa7b 	bl	800d40c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8009f16:	bf00      	nop
 8009f18:	bd80      	pop	{r7, pc}
	...

08009f1c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8009f20:	4802      	ldr	r0, [pc, #8]	@ (8009f2c <DMA1_Channel1_IRQHandler+0x10>)
 8009f22:	f002 ff58 	bl	800cdd6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8009f26:	bf00      	nop
 8009f28:	bd80      	pop	{r7, pc}
 8009f2a:	bf00      	nop
 8009f2c:	200006a4 	.word	0x200006a4

08009f30 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8009f34:	4802      	ldr	r0, [pc, #8]	@ (8009f40 <DMA1_Channel2_IRQHandler+0x10>)
 8009f36:	f002 ff4e 	bl	800cdd6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8009f3a:	bf00      	nop
 8009f3c:	bd80      	pop	{r7, pc}
 8009f3e:	bf00      	nop
 8009f40:	2000267c 	.word	0x2000267c

08009f44 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8009f48:	4802      	ldr	r0, [pc, #8]	@ (8009f54 <DMA1_Channel3_IRQHandler+0x10>)
 8009f4a:	f002 ff44 	bl	800cdd6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8009f4e:	bf00      	nop
 8009f50:	bd80      	pop	{r7, pc}
 8009f52:	bf00      	nop
 8009f54:	200026dc 	.word	0x200026dc

08009f58 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8009f5c:	4802      	ldr	r0, [pc, #8]	@ (8009f68 <DMA1_Channel4_IRQHandler+0x10>)
 8009f5e:	f002 ff3a 	bl	800cdd6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8009f62:	bf00      	nop
 8009f64:	bd80      	pop	{r7, pc}
 8009f66:	bf00      	nop
 8009f68:	200025bc 	.word	0x200025bc

08009f6c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8009f70:	4802      	ldr	r0, [pc, #8]	@ (8009f7c <DMA1_Channel5_IRQHandler+0x10>)
 8009f72:	f002 ff30 	bl	800cdd6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8009f76:	bf00      	nop
 8009f78:	bd80      	pop	{r7, pc}
 8009f7a:	bf00      	nop
 8009f7c:	2000261c 	.word	0x2000261c

08009f80 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(prox_Pin);
 8009f84:	2020      	movs	r0, #32
 8009f86:	f003 fa41 	bl	800d40c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PROX_Pin);
 8009f8a:	2040      	movs	r0, #64	@ 0x40
 8009f8c:	f003 fa3e 	bl	800d40c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(J1_Pin);
 8009f90:	2080      	movs	r0, #128	@ 0x80
 8009f92:	f003 fa3b 	bl	800d40c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(upperphoto_Pin);
 8009f96:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8009f9a:	f003 fa37 	bl	800d40c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8009f9e:	bf00      	nop
 8009fa0:	bd80      	pop	{r7, pc}
	...

08009fa4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8009fa8:	4803      	ldr	r0, [pc, #12]	@ (8009fb8 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8009faa:	f004 ff71 	bl	800ee90 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8009fae:	4803      	ldr	r0, [pc, #12]	@ (8009fbc <TIM1_UP_TIM16_IRQHandler+0x18>)
 8009fb0:	f004 ff6e 	bl	800ee90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8009fb4:	bf00      	nop
 8009fb6:	bd80      	pop	{r7, pc}
 8009fb8:	20001e90 	.word	0x20001e90
 8009fbc:	20002358 	.word	0x20002358

08009fc0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8009fc4:	4802      	ldr	r0, [pc, #8]	@ (8009fd0 <TIM2_IRQHandler+0x10>)
 8009fc6:	f004 ff63 	bl	800ee90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8009fca:	bf00      	nop
 8009fcc:	bd80      	pop	{r7, pc}
 8009fce:	bf00      	nop
 8009fd0:	20001f5c 	.word	0x20001f5c

08009fd4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8009fd4:	b580      	push	{r7, lr}
 8009fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8009fd8:	4802      	ldr	r0, [pc, #8]	@ (8009fe4 <TIM3_IRQHandler+0x10>)
 8009fda:	f004 ff59 	bl	800ee90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8009fde:	bf00      	nop
 8009fe0:	bd80      	pop	{r7, pc}
 8009fe2:	bf00      	nop
 8009fe4:	20002028 	.word	0x20002028

08009fe8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8009fec:	4802      	ldr	r0, [pc, #8]	@ (8009ff8 <TIM4_IRQHandler+0x10>)
 8009fee:	f004 ff4f 	bl	800ee90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8009ff2:	bf00      	nop
 8009ff4:	bd80      	pop	{r7, pc}
 8009ff6:	bf00      	nop
 8009ff8:	200020f4 	.word	0x200020f4

08009ffc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800a000:	4802      	ldr	r0, [pc, #8]	@ (800a00c <USART2_IRQHandler+0x10>)
 800a002:	f006 fd19 	bl	8010a38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800a006:	bf00      	nop
 800a008:	bd80      	pop	{r7, pc}
 800a00a:	bf00      	nop
 800a00c:	200024f0 	.word	0x200024f0

0800a010 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800a010:	b580      	push	{r7, lr}
 800a012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(J3_Pin);
 800a014:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800a018:	f003 f9f8 	bl	800d40c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(J4_Pin);
 800a01c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800a020:	f003 f9f4 	bl	800d40c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LOWER_PHOTO_Pin);
 800a024:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800a028:	f003 f9f0 	bl	800d40c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800a02c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800a030:	f003 f9ec 	bl	800d40c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800a034:	bf00      	nop
 800a036:	bd80      	pop	{r7, pc}

0800a038 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 800a03c:	4802      	ldr	r0, [pc, #8]	@ (800a048 <LPUART1_IRQHandler+0x10>)
 800a03e:	f006 fcfb 	bl	8010a38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800a042:	bf00      	nop
 800a044:	bd80      	pop	{r7, pc}
 800a046:	bf00      	nop
 800a048:	20002424 	.word	0x20002424

0800a04c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b086      	sub	sp, #24
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800a054:	4a14      	ldr	r2, [pc, #80]	@ (800a0a8 <_sbrk+0x5c>)
 800a056:	4b15      	ldr	r3, [pc, #84]	@ (800a0ac <_sbrk+0x60>)
 800a058:	1ad3      	subs	r3, r2, r3
 800a05a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800a05c:	697b      	ldr	r3, [r7, #20]
 800a05e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800a060:	4b13      	ldr	r3, [pc, #76]	@ (800a0b0 <_sbrk+0x64>)
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d102      	bne.n	800a06e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800a068:	4b11      	ldr	r3, [pc, #68]	@ (800a0b0 <_sbrk+0x64>)
 800a06a:	4a12      	ldr	r2, [pc, #72]	@ (800a0b4 <_sbrk+0x68>)
 800a06c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800a06e:	4b10      	ldr	r3, [pc, #64]	@ (800a0b0 <_sbrk+0x64>)
 800a070:	681a      	ldr	r2, [r3, #0]
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	4413      	add	r3, r2
 800a076:	693a      	ldr	r2, [r7, #16]
 800a078:	429a      	cmp	r2, r3
 800a07a:	d207      	bcs.n	800a08c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800a07c:	f008 ffca 	bl	8013014 <__errno>
 800a080:	4603      	mov	r3, r0
 800a082:	220c      	movs	r2, #12
 800a084:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800a086:	f04f 33ff 	mov.w	r3, #4294967295
 800a08a:	e009      	b.n	800a0a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800a08c:	4b08      	ldr	r3, [pc, #32]	@ (800a0b0 <_sbrk+0x64>)
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800a092:	4b07      	ldr	r3, [pc, #28]	@ (800a0b0 <_sbrk+0x64>)
 800a094:	681a      	ldr	r2, [r3, #0]
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	4413      	add	r3, r2
 800a09a:	4a05      	ldr	r2, [pc, #20]	@ (800a0b0 <_sbrk+0x64>)
 800a09c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800a09e:	68fb      	ldr	r3, [r7, #12]
}
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	3718      	adds	r7, #24
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	bd80      	pop	{r7, pc}
 800a0a8:	20020000 	.word	0x20020000
 800a0ac:	00000400 	.word	0x00000400
 800a0b0:	20001e8c 	.word	0x20001e8c
 800a0b4:	20002888 	.word	0x20002888

0800a0b8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800a0b8:	b480      	push	{r7}
 800a0ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800a0bc:	4b06      	ldr	r3, [pc, #24]	@ (800a0d8 <SystemInit+0x20>)
 800a0be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0c2:	4a05      	ldr	r2, [pc, #20]	@ (800a0d8 <SystemInit+0x20>)
 800a0c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a0c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800a0cc:	bf00      	nop
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d4:	4770      	bx	lr
 800a0d6:	bf00      	nop
 800a0d8:	e000ed00 	.word	0xe000ed00

0800a0dc <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b098      	sub	sp, #96	@ 0x60
 800a0e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a0e2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	601a      	str	r2, [r3, #0]
 800a0ea:	605a      	str	r2, [r3, #4]
 800a0ec:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a0ee:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	601a      	str	r2, [r3, #0]
 800a0f6:	605a      	str	r2, [r3, #4]
 800a0f8:	609a      	str	r2, [r3, #8]
 800a0fa:	60da      	str	r2, [r3, #12]
 800a0fc:	611a      	str	r2, [r3, #16]
 800a0fe:	615a      	str	r2, [r3, #20]
 800a100:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800a102:	1d3b      	adds	r3, r7, #4
 800a104:	2234      	movs	r2, #52	@ 0x34
 800a106:	2100      	movs	r1, #0
 800a108:	4618      	mov	r0, r3
 800a10a:	f008 ff6b 	bl	8012fe4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800a10e:	4b3b      	ldr	r3, [pc, #236]	@ (800a1fc <MX_TIM1_Init+0x120>)
 800a110:	4a3b      	ldr	r2, [pc, #236]	@ (800a200 <MX_TIM1_Init+0x124>)
 800a112:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800a114:	4b39      	ldr	r3, [pc, #228]	@ (800a1fc <MX_TIM1_Init+0x120>)
 800a116:	2200      	movs	r2, #0
 800a118:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a11a:	4b38      	ldr	r3, [pc, #224]	@ (800a1fc <MX_TIM1_Init+0x120>)
 800a11c:	2200      	movs	r2, #0
 800a11e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800a120:	4b36      	ldr	r3, [pc, #216]	@ (800a1fc <MX_TIM1_Init+0x120>)
 800a122:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a126:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a128:	4b34      	ldr	r3, [pc, #208]	@ (800a1fc <MX_TIM1_Init+0x120>)
 800a12a:	2200      	movs	r2, #0
 800a12c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800a12e:	4b33      	ldr	r3, [pc, #204]	@ (800a1fc <MX_TIM1_Init+0x120>)
 800a130:	2200      	movs	r2, #0
 800a132:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a134:	4b31      	ldr	r3, [pc, #196]	@ (800a1fc <MX_TIM1_Init+0x120>)
 800a136:	2200      	movs	r2, #0
 800a138:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800a13a:	4830      	ldr	r0, [pc, #192]	@ (800a1fc <MX_TIM1_Init+0x120>)
 800a13c:	f004 fafa 	bl	800e734 <HAL_TIM_PWM_Init>
 800a140:	4603      	mov	r3, r0
 800a142:	2b00      	cmp	r3, #0
 800a144:	d001      	beq.n	800a14a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800a146:	f7ff f909 	bl	800935c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a14a:	2300      	movs	r3, #0
 800a14c:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800a14e:	2300      	movs	r3, #0
 800a150:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a152:	2300      	movs	r3, #0
 800a154:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800a156:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a15a:	4619      	mov	r1, r3
 800a15c:	4827      	ldr	r0, [pc, #156]	@ (800a1fc <MX_TIM1_Init+0x120>)
 800a15e:	f006 f90b 	bl	8010378 <HAL_TIMEx_MasterConfigSynchronization>
 800a162:	4603      	mov	r3, r0
 800a164:	2b00      	cmp	r3, #0
 800a166:	d001      	beq.n	800a16c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800a168:	f7ff f8f8 	bl	800935c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a16c:	2360      	movs	r3, #96	@ 0x60
 800a16e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800a170:	2300      	movs	r3, #0
 800a172:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a174:	2300      	movs	r3, #0
 800a176:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800a178:	2300      	movs	r3, #0
 800a17a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a17c:	2300      	movs	r3, #0
 800a17e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800a180:	2300      	movs	r3, #0
 800a182:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800a184:	2300      	movs	r3, #0
 800a186:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800a188:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800a18c:	220c      	movs	r2, #12
 800a18e:	4619      	mov	r1, r3
 800a190:	481a      	ldr	r0, [pc, #104]	@ (800a1fc <MX_TIM1_Init+0x120>)
 800a192:	f004 fff7 	bl	800f184 <HAL_TIM_PWM_ConfigChannel>
 800a196:	4603      	mov	r3, r0
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d001      	beq.n	800a1a0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800a19c:	f7ff f8de 	bl	800935c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800a1b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a1b8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800a1c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a1ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800a1d8:	1d3b      	adds	r3, r7, #4
 800a1da:	4619      	mov	r1, r3
 800a1dc:	4807      	ldr	r0, [pc, #28]	@ (800a1fc <MX_TIM1_Init+0x120>)
 800a1de:	f006 f961 	bl	80104a4 <HAL_TIMEx_ConfigBreakDeadTime>
 800a1e2:	4603      	mov	r3, r0
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d001      	beq.n	800a1ec <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800a1e8:	f7ff f8b8 	bl	800935c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800a1ec:	4803      	ldr	r0, [pc, #12]	@ (800a1fc <MX_TIM1_Init+0x120>)
 800a1ee:	f000 fb77 	bl	800a8e0 <HAL_TIM_MspPostInit>

}
 800a1f2:	bf00      	nop
 800a1f4:	3760      	adds	r7, #96	@ 0x60
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd80      	pop	{r7, pc}
 800a1fa:	bf00      	nop
 800a1fc:	20001e90 	.word	0x20001e90
 800a200:	40012c00 	.word	0x40012c00

0800a204 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b088      	sub	sp, #32
 800a208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a20a:	f107 0310 	add.w	r3, r7, #16
 800a20e:	2200      	movs	r2, #0
 800a210:	601a      	str	r2, [r3, #0]
 800a212:	605a      	str	r2, [r3, #4]
 800a214:	609a      	str	r2, [r3, #8]
 800a216:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a218:	1d3b      	adds	r3, r7, #4
 800a21a:	2200      	movs	r2, #0
 800a21c:	601a      	str	r2, [r3, #0]
 800a21e:	605a      	str	r2, [r3, #4]
 800a220:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800a222:	4b1e      	ldr	r3, [pc, #120]	@ (800a29c <MX_TIM2_Init+0x98>)
 800a224:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800a228:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 800a22a:	4b1c      	ldr	r3, [pc, #112]	@ (800a29c <MX_TIM2_Init+0x98>)
 800a22c:	22a9      	movs	r2, #169	@ 0xa9
 800a22e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a230:	4b1a      	ldr	r3, [pc, #104]	@ (800a29c <MX_TIM2_Init+0x98>)
 800a232:	2200      	movs	r2, #0
 800a234:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800a236:	4b19      	ldr	r3, [pc, #100]	@ (800a29c <MX_TIM2_Init+0x98>)
 800a238:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800a23c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a23e:	4b17      	ldr	r3, [pc, #92]	@ (800a29c <MX_TIM2_Init+0x98>)
 800a240:	2200      	movs	r2, #0
 800a242:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a244:	4b15      	ldr	r3, [pc, #84]	@ (800a29c <MX_TIM2_Init+0x98>)
 800a246:	2200      	movs	r2, #0
 800a248:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800a24a:	4814      	ldr	r0, [pc, #80]	@ (800a29c <MX_TIM2_Init+0x98>)
 800a24c:	f004 f926 	bl	800e49c <HAL_TIM_Base_Init>
 800a250:	4603      	mov	r3, r0
 800a252:	2b00      	cmp	r3, #0
 800a254:	d001      	beq.n	800a25a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800a256:	f7ff f881 	bl	800935c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a25a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a25e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800a260:	f107 0310 	add.w	r3, r7, #16
 800a264:	4619      	mov	r1, r3
 800a266:	480d      	ldr	r0, [pc, #52]	@ (800a29c <MX_TIM2_Init+0x98>)
 800a268:	f005 f8a0 	bl	800f3ac <HAL_TIM_ConfigClockSource>
 800a26c:	4603      	mov	r3, r0
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d001      	beq.n	800a276 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800a272:	f7ff f873 	bl	800935c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a276:	2300      	movs	r3, #0
 800a278:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a27a:	2300      	movs	r3, #0
 800a27c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800a27e:	1d3b      	adds	r3, r7, #4
 800a280:	4619      	mov	r1, r3
 800a282:	4806      	ldr	r0, [pc, #24]	@ (800a29c <MX_TIM2_Init+0x98>)
 800a284:	f006 f878 	bl	8010378 <HAL_TIMEx_MasterConfigSynchronization>
 800a288:	4603      	mov	r3, r0
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d001      	beq.n	800a292 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800a28e:	f7ff f865 	bl	800935c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800a292:	bf00      	nop
 800a294:	3720      	adds	r7, #32
 800a296:	46bd      	mov	sp, r7
 800a298:	bd80      	pop	{r7, pc}
 800a29a:	bf00      	nop
 800a29c:	20001f5c 	.word	0x20001f5c

0800a2a0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b08c      	sub	sp, #48	@ 0x30
 800a2a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800a2a6:	f107 030c 	add.w	r3, r7, #12
 800a2aa:	2224      	movs	r2, #36	@ 0x24
 800a2ac:	2100      	movs	r1, #0
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	f008 fe98 	bl	8012fe4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a2b4:	463b      	mov	r3, r7
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	601a      	str	r2, [r3, #0]
 800a2ba:	605a      	str	r2, [r3, #4]
 800a2bc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800a2be:	4b21      	ldr	r3, [pc, #132]	@ (800a344 <MX_TIM3_Init+0xa4>)
 800a2c0:	4a21      	ldr	r2, [pc, #132]	@ (800a348 <MX_TIM3_Init+0xa8>)
 800a2c2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800a2c4:	4b1f      	ldr	r3, [pc, #124]	@ (800a344 <MX_TIM3_Init+0xa4>)
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a2ca:	4b1e      	ldr	r3, [pc, #120]	@ (800a344 <MX_TIM3_Init+0xa4>)
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800a2d0:	4b1c      	ldr	r3, [pc, #112]	@ (800a344 <MX_TIM3_Init+0xa4>)
 800a2d2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a2d6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a2d8:	4b1a      	ldr	r3, [pc, #104]	@ (800a344 <MX_TIM3_Init+0xa4>)
 800a2da:	2200      	movs	r2, #0
 800a2dc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a2de:	4b19      	ldr	r3, [pc, #100]	@ (800a344 <MX_TIM3_Init+0xa4>)
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800a2e4:	2303      	movs	r3, #3
 800a2e6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800a2fc:	2301      	movs	r3, #1
 800a2fe:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800a300:	2300      	movs	r3, #0
 800a302:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800a304:	2300      	movs	r3, #0
 800a306:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800a308:	f107 030c 	add.w	r3, r7, #12
 800a30c:	4619      	mov	r1, r3
 800a30e:	480d      	ldr	r0, [pc, #52]	@ (800a344 <MX_TIM3_Init+0xa4>)
 800a310:	f004 fc7c 	bl	800ec0c <HAL_TIM_Encoder_Init>
 800a314:	4603      	mov	r3, r0
 800a316:	2b00      	cmp	r3, #0
 800a318:	d001      	beq.n	800a31e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800a31a:	f7ff f81f 	bl	800935c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a31e:	2300      	movs	r3, #0
 800a320:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a322:	2300      	movs	r3, #0
 800a324:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800a326:	463b      	mov	r3, r7
 800a328:	4619      	mov	r1, r3
 800a32a:	4806      	ldr	r0, [pc, #24]	@ (800a344 <MX_TIM3_Init+0xa4>)
 800a32c:	f006 f824 	bl	8010378 <HAL_TIMEx_MasterConfigSynchronization>
 800a330:	4603      	mov	r3, r0
 800a332:	2b00      	cmp	r3, #0
 800a334:	d001      	beq.n	800a33a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800a336:	f7ff f811 	bl	800935c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800a33a:	bf00      	nop
 800a33c:	3730      	adds	r7, #48	@ 0x30
 800a33e:	46bd      	mov	sp, r7
 800a340:	bd80      	pop	{r7, pc}
 800a342:	bf00      	nop
 800a344:	20002028 	.word	0x20002028
 800a348:	40000400 	.word	0x40000400

0800a34c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b08c      	sub	sp, #48	@ 0x30
 800a350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800a352:	f107 030c 	add.w	r3, r7, #12
 800a356:	2224      	movs	r2, #36	@ 0x24
 800a358:	2100      	movs	r1, #0
 800a35a:	4618      	mov	r0, r3
 800a35c:	f008 fe42 	bl	8012fe4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a360:	463b      	mov	r3, r7
 800a362:	2200      	movs	r2, #0
 800a364:	601a      	str	r2, [r3, #0]
 800a366:	605a      	str	r2, [r3, #4]
 800a368:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800a36a:	4b21      	ldr	r3, [pc, #132]	@ (800a3f0 <MX_TIM4_Init+0xa4>)
 800a36c:	4a21      	ldr	r2, [pc, #132]	@ (800a3f4 <MX_TIM4_Init+0xa8>)
 800a36e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800a370:	4b1f      	ldr	r3, [pc, #124]	@ (800a3f0 <MX_TIM4_Init+0xa4>)
 800a372:	2200      	movs	r2, #0
 800a374:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a376:	4b1e      	ldr	r3, [pc, #120]	@ (800a3f0 <MX_TIM4_Init+0xa4>)
 800a378:	2200      	movs	r2, #0
 800a37a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800a37c:	4b1c      	ldr	r3, [pc, #112]	@ (800a3f0 <MX_TIM4_Init+0xa4>)
 800a37e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a382:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a384:	4b1a      	ldr	r3, [pc, #104]	@ (800a3f0 <MX_TIM4_Init+0xa4>)
 800a386:	2200      	movs	r2, #0
 800a388:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a38a:	4b19      	ldr	r3, [pc, #100]	@ (800a3f0 <MX_TIM4_Init+0xa4>)
 800a38c:	2200      	movs	r2, #0
 800a38e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800a390:	2303      	movs	r3, #3
 800a392:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800a394:	2300      	movs	r3, #0
 800a396:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800a398:	2301      	movs	r3, #1
 800a39a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800a39c:	2300      	movs	r3, #0
 800a39e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800a3a4:	2300      	movs	r3, #0
 800a3a6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800a3a8:	2301      	movs	r3, #1
 800a3aa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800a3b4:	f107 030c 	add.w	r3, r7, #12
 800a3b8:	4619      	mov	r1, r3
 800a3ba:	480d      	ldr	r0, [pc, #52]	@ (800a3f0 <MX_TIM4_Init+0xa4>)
 800a3bc:	f004 fc26 	bl	800ec0c <HAL_TIM_Encoder_Init>
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d001      	beq.n	800a3ca <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800a3c6:	f7fe ffc9 	bl	800935c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800a3d2:	463b      	mov	r3, r7
 800a3d4:	4619      	mov	r1, r3
 800a3d6:	4806      	ldr	r0, [pc, #24]	@ (800a3f0 <MX_TIM4_Init+0xa4>)
 800a3d8:	f005 ffce 	bl	8010378 <HAL_TIMEx_MasterConfigSynchronization>
 800a3dc:	4603      	mov	r3, r0
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d001      	beq.n	800a3e6 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800a3e2:	f7fe ffbb 	bl	800935c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800a3e6:	bf00      	nop
 800a3e8:	3730      	adds	r7, #48	@ 0x30
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	bd80      	pop	{r7, pc}
 800a3ee:	bf00      	nop
 800a3f0:	200020f4 	.word	0x200020f4
 800a3f4:	40000800 	.word	0x40000800

0800a3f8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	b08c      	sub	sp, #48	@ 0x30
 800a3fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800a3fe:	f107 030c 	add.w	r3, r7, #12
 800a402:	2224      	movs	r2, #36	@ 0x24
 800a404:	2100      	movs	r1, #0
 800a406:	4618      	mov	r0, r3
 800a408:	f008 fdec 	bl	8012fe4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a40c:	463b      	mov	r3, r7
 800a40e:	2200      	movs	r2, #0
 800a410:	601a      	str	r2, [r3, #0]
 800a412:	605a      	str	r2, [r3, #4]
 800a414:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800a416:	4b21      	ldr	r3, [pc, #132]	@ (800a49c <MX_TIM5_Init+0xa4>)
 800a418:	4a21      	ldr	r2, [pc, #132]	@ (800a4a0 <MX_TIM5_Init+0xa8>)
 800a41a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800a41c:	4b1f      	ldr	r3, [pc, #124]	@ (800a49c <MX_TIM5_Init+0xa4>)
 800a41e:	2200      	movs	r2, #0
 800a420:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a422:	4b1e      	ldr	r3, [pc, #120]	@ (800a49c <MX_TIM5_Init+0xa4>)
 800a424:	2200      	movs	r2, #0
 800a426:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 800a428:	4b1c      	ldr	r3, [pc, #112]	@ (800a49c <MX_TIM5_Init+0xa4>)
 800a42a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a42e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a430:	4b1a      	ldr	r3, [pc, #104]	@ (800a49c <MX_TIM5_Init+0xa4>)
 800a432:	2200      	movs	r2, #0
 800a434:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a436:	4b19      	ldr	r3, [pc, #100]	@ (800a49c <MX_TIM5_Init+0xa4>)
 800a438:	2200      	movs	r2, #0
 800a43a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800a43c:	2303      	movs	r3, #3
 800a43e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800a440:	2300      	movs	r3, #0
 800a442:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800a444:	2301      	movs	r3, #1
 800a446:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800a448:	2300      	movs	r3, #0
 800a44a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800a44c:	2300      	movs	r3, #0
 800a44e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800a450:	2300      	movs	r3, #0
 800a452:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800a454:	2301      	movs	r3, #1
 800a456:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800a458:	2300      	movs	r3, #0
 800a45a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800a45c:	2300      	movs	r3, #0
 800a45e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 800a460:	f107 030c 	add.w	r3, r7, #12
 800a464:	4619      	mov	r1, r3
 800a466:	480d      	ldr	r0, [pc, #52]	@ (800a49c <MX_TIM5_Init+0xa4>)
 800a468:	f004 fbd0 	bl	800ec0c <HAL_TIM_Encoder_Init>
 800a46c:	4603      	mov	r3, r0
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d001      	beq.n	800a476 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 800a472:	f7fe ff73 	bl	800935c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a476:	2300      	movs	r3, #0
 800a478:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a47a:	2300      	movs	r3, #0
 800a47c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800a47e:	463b      	mov	r3, r7
 800a480:	4619      	mov	r1, r3
 800a482:	4806      	ldr	r0, [pc, #24]	@ (800a49c <MX_TIM5_Init+0xa4>)
 800a484:	f005 ff78 	bl	8010378 <HAL_TIMEx_MasterConfigSynchronization>
 800a488:	4603      	mov	r3, r0
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d001      	beq.n	800a492 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 800a48e:	f7fe ff65 	bl	800935c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800a492:	bf00      	nop
 800a494:	3730      	adds	r7, #48	@ 0x30
 800a496:	46bd      	mov	sp, r7
 800a498:	bd80      	pop	{r7, pc}
 800a49a:	bf00      	nop
 800a49c:	200021c0 	.word	0x200021c0
 800a4a0:	40000c00 	.word	0x40000c00

0800a4a4 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b09c      	sub	sp, #112	@ 0x70
 800a4a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a4aa:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	601a      	str	r2, [r3, #0]
 800a4b2:	605a      	str	r2, [r3, #4]
 800a4b4:	609a      	str	r2, [r3, #8]
 800a4b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a4b8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a4bc:	2200      	movs	r2, #0
 800a4be:	601a      	str	r2, [r3, #0]
 800a4c0:	605a      	str	r2, [r3, #4]
 800a4c2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a4c4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800a4c8:	2200      	movs	r2, #0
 800a4ca:	601a      	str	r2, [r3, #0]
 800a4cc:	605a      	str	r2, [r3, #4]
 800a4ce:	609a      	str	r2, [r3, #8]
 800a4d0:	60da      	str	r2, [r3, #12]
 800a4d2:	611a      	str	r2, [r3, #16]
 800a4d4:	615a      	str	r2, [r3, #20]
 800a4d6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800a4d8:	1d3b      	adds	r3, r7, #4
 800a4da:	2234      	movs	r2, #52	@ 0x34
 800a4dc:	2100      	movs	r1, #0
 800a4de:	4618      	mov	r0, r3
 800a4e0:	f008 fd80 	bl	8012fe4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800a4e4:	4b4c      	ldr	r3, [pc, #304]	@ (800a618 <MX_TIM8_Init+0x174>)
 800a4e6:	4a4d      	ldr	r2, [pc, #308]	@ (800a61c <MX_TIM8_Init+0x178>)
 800a4e8:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800a4ea:	4b4b      	ldr	r3, [pc, #300]	@ (800a618 <MX_TIM8_Init+0x174>)
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a4f0:	4b49      	ldr	r3, [pc, #292]	@ (800a618 <MX_TIM8_Init+0x174>)
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800a4f6:	4b48      	ldr	r3, [pc, #288]	@ (800a618 <MX_TIM8_Init+0x174>)
 800a4f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a4fc:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800a4fe:	4b46      	ldr	r3, [pc, #280]	@ (800a618 <MX_TIM8_Init+0x174>)
 800a500:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a504:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800a506:	4b44      	ldr	r3, [pc, #272]	@ (800a618 <MX_TIM8_Init+0x174>)
 800a508:	2200      	movs	r2, #0
 800a50a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a50c:	4b42      	ldr	r3, [pc, #264]	@ (800a618 <MX_TIM8_Init+0x174>)
 800a50e:	2200      	movs	r2, #0
 800a510:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800a512:	4841      	ldr	r0, [pc, #260]	@ (800a618 <MX_TIM8_Init+0x174>)
 800a514:	f003 ffc2 	bl	800e49c <HAL_TIM_Base_Init>
 800a518:	4603      	mov	r3, r0
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d001      	beq.n	800a522 <MX_TIM8_Init+0x7e>
  {
    Error_Handler();
 800a51e:	f7fe ff1d 	bl	800935c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a522:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a526:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800a528:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800a52c:	4619      	mov	r1, r3
 800a52e:	483a      	ldr	r0, [pc, #232]	@ (800a618 <MX_TIM8_Init+0x174>)
 800a530:	f004 ff3c 	bl	800f3ac <HAL_TIM_ConfigClockSource>
 800a534:	4603      	mov	r3, r0
 800a536:	2b00      	cmp	r3, #0
 800a538:	d001      	beq.n	800a53e <MX_TIM8_Init+0x9a>
  {
    Error_Handler();
 800a53a:	f7fe ff0f 	bl	800935c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800a53e:	4836      	ldr	r0, [pc, #216]	@ (800a618 <MX_TIM8_Init+0x174>)
 800a540:	f004 f8f8 	bl	800e734 <HAL_TIM_PWM_Init>
 800a544:	4603      	mov	r3, r0
 800a546:	2b00      	cmp	r3, #0
 800a548:	d001      	beq.n	800a54e <MX_TIM8_Init+0xaa>
  {
    Error_Handler();
 800a54a:	f7fe ff07 	bl	800935c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a54e:	2300      	movs	r3, #0
 800a550:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800a552:	2300      	movs	r3, #0
 800a554:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a556:	2300      	movs	r3, #0
 800a558:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800a55a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a55e:	4619      	mov	r1, r3
 800a560:	482d      	ldr	r0, [pc, #180]	@ (800a618 <MX_TIM8_Init+0x174>)
 800a562:	f005 ff09 	bl	8010378 <HAL_TIMEx_MasterConfigSynchronization>
 800a566:	4603      	mov	r3, r0
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d001      	beq.n	800a570 <MX_TIM8_Init+0xcc>
  {
    Error_Handler();
 800a56c:	f7fe fef6 	bl	800935c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a570:	2360      	movs	r3, #96	@ 0x60
 800a572:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800a574:	2300      	movs	r3, #0
 800a576:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a578:	2300      	movs	r3, #0
 800a57a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800a57c:	2300      	movs	r3, #0
 800a57e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a580:	2300      	movs	r3, #0
 800a582:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800a584:	2300      	movs	r3, #0
 800a586:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800a588:	2300      	movs	r3, #0
 800a58a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a58c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800a590:	2200      	movs	r2, #0
 800a592:	4619      	mov	r1, r3
 800a594:	4820      	ldr	r0, [pc, #128]	@ (800a618 <MX_TIM8_Init+0x174>)
 800a596:	f004 fdf5 	bl	800f184 <HAL_TIM_PWM_ConfigChannel>
 800a59a:	4603      	mov	r3, r0
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d001      	beq.n	800a5a4 <MX_TIM8_Init+0x100>
  {
    Error_Handler();
 800a5a0:	f7fe fedc 	bl	800935c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800a5a4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800a5a8:	2204      	movs	r2, #4
 800a5aa:	4619      	mov	r1, r3
 800a5ac:	481a      	ldr	r0, [pc, #104]	@ (800a618 <MX_TIM8_Init+0x174>)
 800a5ae:	f004 fde9 	bl	800f184 <HAL_TIM_PWM_ConfigChannel>
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d001      	beq.n	800a5bc <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 800a5b8:	f7fe fed0 	bl	800935c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800a5bc:	2300      	movs	r3, #0
 800a5be:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800a5d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a5d4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800a5da:	2300      	movs	r3, #0
 800a5dc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800a5de:	2300      	movs	r3, #0
 800a5e0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800a5e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a5e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800a5f4:	1d3b      	adds	r3, r7, #4
 800a5f6:	4619      	mov	r1, r3
 800a5f8:	4807      	ldr	r0, [pc, #28]	@ (800a618 <MX_TIM8_Init+0x174>)
 800a5fa:	f005 ff53 	bl	80104a4 <HAL_TIMEx_ConfigBreakDeadTime>
 800a5fe:	4603      	mov	r3, r0
 800a600:	2b00      	cmp	r3, #0
 800a602:	d001      	beq.n	800a608 <MX_TIM8_Init+0x164>
  {
    Error_Handler();
 800a604:	f7fe feaa 	bl	800935c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800a608:	4803      	ldr	r0, [pc, #12]	@ (800a618 <MX_TIM8_Init+0x174>)
 800a60a:	f000 f969 	bl	800a8e0 <HAL_TIM_MspPostInit>

}
 800a60e:	bf00      	nop
 800a610:	3770      	adds	r7, #112	@ 0x70
 800a612:	46bd      	mov	sp, r7
 800a614:	bd80      	pop	{r7, pc}
 800a616:	bf00      	nop
 800a618:	2000228c 	.word	0x2000228c
 800a61c:	40013400 	.word	0x40013400

0800a620 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800a624:	4b14      	ldr	r3, [pc, #80]	@ (800a678 <MX_TIM16_Init+0x58>)
 800a626:	4a15      	ldr	r2, [pc, #84]	@ (800a67c <MX_TIM16_Init+0x5c>)
 800a628:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 800a62a:	4b13      	ldr	r3, [pc, #76]	@ (800a678 <MX_TIM16_Init+0x58>)
 800a62c:	22a9      	movs	r2, #169	@ 0xa9
 800a62e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a630:	4b11      	ldr	r3, [pc, #68]	@ (800a678 <MX_TIM16_Init+0x58>)
 800a632:	2200      	movs	r2, #0
 800a634:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 800a636:	4b10      	ldr	r3, [pc, #64]	@ (800a678 <MX_TIM16_Init+0x58>)
 800a638:	f240 4279 	movw	r2, #1145	@ 0x479
 800a63c:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a63e:	4b0e      	ldr	r3, [pc, #56]	@ (800a678 <MX_TIM16_Init+0x58>)
 800a640:	2200      	movs	r2, #0
 800a642:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800a644:	4b0c      	ldr	r3, [pc, #48]	@ (800a678 <MX_TIM16_Init+0x58>)
 800a646:	2200      	movs	r2, #0
 800a648:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a64a:	4b0b      	ldr	r3, [pc, #44]	@ (800a678 <MX_TIM16_Init+0x58>)
 800a64c:	2200      	movs	r2, #0
 800a64e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800a650:	4809      	ldr	r0, [pc, #36]	@ (800a678 <MX_TIM16_Init+0x58>)
 800a652:	f003 ff23 	bl	800e49c <HAL_TIM_Base_Init>
 800a656:	4603      	mov	r3, r0
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d001      	beq.n	800a660 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 800a65c:	f7fe fe7e 	bl	800935c <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 800a660:	2108      	movs	r1, #8
 800a662:	4805      	ldr	r0, [pc, #20]	@ (800a678 <MX_TIM16_Init+0x58>)
 800a664:	f004 f9dc 	bl	800ea20 <HAL_TIM_OnePulse_Init>
 800a668:	4603      	mov	r3, r0
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d001      	beq.n	800a672 <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 800a66e:	f7fe fe75 	bl	800935c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800a672:	bf00      	nop
 800a674:	bd80      	pop	{r7, pc}
 800a676:	bf00      	nop
 800a678:	20002358 	.word	0x20002358
 800a67c:	40014400 	.word	0x40014400

0800a680 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800a680:	b580      	push	{r7, lr}
 800a682:	b084      	sub	sp, #16
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	4a0d      	ldr	r2, [pc, #52]	@ (800a6c4 <HAL_TIM_PWM_MspInit+0x44>)
 800a68e:	4293      	cmp	r3, r2
 800a690:	d113      	bne.n	800a6ba <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800a692:	4b0d      	ldr	r3, [pc, #52]	@ (800a6c8 <HAL_TIM_PWM_MspInit+0x48>)
 800a694:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a696:	4a0c      	ldr	r2, [pc, #48]	@ (800a6c8 <HAL_TIM_PWM_MspInit+0x48>)
 800a698:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800a69c:	6613      	str	r3, [r2, #96]	@ 0x60
 800a69e:	4b0a      	ldr	r3, [pc, #40]	@ (800a6c8 <HAL_TIM_PWM_MspInit+0x48>)
 800a6a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a6a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a6a6:	60fb      	str	r3, [r7, #12]
 800a6a8:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	2100      	movs	r1, #0
 800a6ae:	2019      	movs	r0, #25
 800a6b0:	f002 f979 	bl	800c9a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800a6b4:	2019      	movs	r0, #25
 800a6b6:	f002 f990 	bl	800c9da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800a6ba:	bf00      	nop
 800a6bc:	3710      	adds	r7, #16
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bd80      	pop	{r7, pc}
 800a6c2:	bf00      	nop
 800a6c4:	40012c00 	.word	0x40012c00
 800a6c8:	40021000 	.word	0x40021000

0800a6cc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b086      	sub	sp, #24
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a6dc:	d114      	bne.n	800a708 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800a6de:	4b22      	ldr	r3, [pc, #136]	@ (800a768 <HAL_TIM_Base_MspInit+0x9c>)
 800a6e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6e2:	4a21      	ldr	r2, [pc, #132]	@ (800a768 <HAL_TIM_Base_MspInit+0x9c>)
 800a6e4:	f043 0301 	orr.w	r3, r3, #1
 800a6e8:	6593      	str	r3, [r2, #88]	@ 0x58
 800a6ea:	4b1f      	ldr	r3, [pc, #124]	@ (800a768 <HAL_TIM_Base_MspInit+0x9c>)
 800a6ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6ee:	f003 0301 	and.w	r3, r3, #1
 800a6f2:	617b      	str	r3, [r7, #20]
 800a6f4:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800a6f6:	2200      	movs	r2, #0
 800a6f8:	2100      	movs	r1, #0
 800a6fa:	201c      	movs	r0, #28
 800a6fc:	f002 f953 	bl	800c9a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800a700:	201c      	movs	r0, #28
 800a702:	f002 f96a 	bl	800c9da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 800a706:	e02a      	b.n	800a75e <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM8)
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	4a17      	ldr	r2, [pc, #92]	@ (800a76c <HAL_TIM_Base_MspInit+0xa0>)
 800a70e:	4293      	cmp	r3, r2
 800a710:	d10c      	bne.n	800a72c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800a712:	4b15      	ldr	r3, [pc, #84]	@ (800a768 <HAL_TIM_Base_MspInit+0x9c>)
 800a714:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a716:	4a14      	ldr	r2, [pc, #80]	@ (800a768 <HAL_TIM_Base_MspInit+0x9c>)
 800a718:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a71c:	6613      	str	r3, [r2, #96]	@ 0x60
 800a71e:	4b12      	ldr	r3, [pc, #72]	@ (800a768 <HAL_TIM_Base_MspInit+0x9c>)
 800a720:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a722:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a726:	613b      	str	r3, [r7, #16]
 800a728:	693b      	ldr	r3, [r7, #16]
}
 800a72a:	e018      	b.n	800a75e <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM16)
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	4a0f      	ldr	r2, [pc, #60]	@ (800a770 <HAL_TIM_Base_MspInit+0xa4>)
 800a732:	4293      	cmp	r3, r2
 800a734:	d113      	bne.n	800a75e <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800a736:	4b0c      	ldr	r3, [pc, #48]	@ (800a768 <HAL_TIM_Base_MspInit+0x9c>)
 800a738:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a73a:	4a0b      	ldr	r2, [pc, #44]	@ (800a768 <HAL_TIM_Base_MspInit+0x9c>)
 800a73c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a740:	6613      	str	r3, [r2, #96]	@ 0x60
 800a742:	4b09      	ldr	r3, [pc, #36]	@ (800a768 <HAL_TIM_Base_MspInit+0x9c>)
 800a744:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a74a:	60fb      	str	r3, [r7, #12]
 800a74c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800a74e:	2200      	movs	r2, #0
 800a750:	2100      	movs	r1, #0
 800a752:	2019      	movs	r0, #25
 800a754:	f002 f927 	bl	800c9a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800a758:	2019      	movs	r0, #25
 800a75a:	f002 f93e 	bl	800c9da <HAL_NVIC_EnableIRQ>
}
 800a75e:	bf00      	nop
 800a760:	3718      	adds	r7, #24
 800a762:	46bd      	mov	sp, r7
 800a764:	bd80      	pop	{r7, pc}
 800a766:	bf00      	nop
 800a768:	40021000 	.word	0x40021000
 800a76c:	40013400 	.word	0x40013400
 800a770:	40014400 	.word	0x40014400

0800a774 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b08e      	sub	sp, #56	@ 0x38
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a77c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a780:	2200      	movs	r2, #0
 800a782:	601a      	str	r2, [r3, #0]
 800a784:	605a      	str	r2, [r3, #4]
 800a786:	609a      	str	r2, [r3, #8]
 800a788:	60da      	str	r2, [r3, #12]
 800a78a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	4a4f      	ldr	r2, [pc, #316]	@ (800a8d0 <HAL_TIM_Encoder_MspInit+0x15c>)
 800a792:	4293      	cmp	r3, r2
 800a794:	d131      	bne.n	800a7fa <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800a796:	4b4f      	ldr	r3, [pc, #316]	@ (800a8d4 <HAL_TIM_Encoder_MspInit+0x160>)
 800a798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a79a:	4a4e      	ldr	r2, [pc, #312]	@ (800a8d4 <HAL_TIM_Encoder_MspInit+0x160>)
 800a79c:	f043 0302 	orr.w	r3, r3, #2
 800a7a0:	6593      	str	r3, [r2, #88]	@ 0x58
 800a7a2:	4b4c      	ldr	r3, [pc, #304]	@ (800a8d4 <HAL_TIM_Encoder_MspInit+0x160>)
 800a7a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7a6:	f003 0302 	and.w	r3, r3, #2
 800a7aa:	623b      	str	r3, [r7, #32]
 800a7ac:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a7ae:	4b49      	ldr	r3, [pc, #292]	@ (800a8d4 <HAL_TIM_Encoder_MspInit+0x160>)
 800a7b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7b2:	4a48      	ldr	r2, [pc, #288]	@ (800a8d4 <HAL_TIM_Encoder_MspInit+0x160>)
 800a7b4:	f043 0301 	orr.w	r3, r3, #1
 800a7b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a7ba:	4b46      	ldr	r3, [pc, #280]	@ (800a8d4 <HAL_TIM_Encoder_MspInit+0x160>)
 800a7bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7be:	f003 0301 	and.w	r3, r3, #1
 800a7c2:	61fb      	str	r3, [r7, #28]
 800a7c4:	69fb      	ldr	r3, [r7, #28]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800a7c6:	23c0      	movs	r3, #192	@ 0xc0
 800a7c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a7ca:	2302      	movs	r3, #2
 800a7cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800a7d6:	2302      	movs	r3, #2
 800a7d8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a7da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a7de:	4619      	mov	r1, r3
 800a7e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a7e4:	f002 fc46 	bl	800d074 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	2100      	movs	r1, #0
 800a7ec:	201d      	movs	r0, #29
 800a7ee:	f002 f8da 	bl	800c9a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800a7f2:	201d      	movs	r0, #29
 800a7f4:	f002 f8f1 	bl	800c9da <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800a7f8:	e065      	b.n	800a8c6 <HAL_TIM_Encoder_MspInit+0x152>
  else if(tim_encoderHandle->Instance==TIM4)
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	4a36      	ldr	r2, [pc, #216]	@ (800a8d8 <HAL_TIM_Encoder_MspInit+0x164>)
 800a800:	4293      	cmp	r3, r2
 800a802:	d132      	bne.n	800a86a <HAL_TIM_Encoder_MspInit+0xf6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800a804:	4b33      	ldr	r3, [pc, #204]	@ (800a8d4 <HAL_TIM_Encoder_MspInit+0x160>)
 800a806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a808:	4a32      	ldr	r2, [pc, #200]	@ (800a8d4 <HAL_TIM_Encoder_MspInit+0x160>)
 800a80a:	f043 0304 	orr.w	r3, r3, #4
 800a80e:	6593      	str	r3, [r2, #88]	@ 0x58
 800a810:	4b30      	ldr	r3, [pc, #192]	@ (800a8d4 <HAL_TIM_Encoder_MspInit+0x160>)
 800a812:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a814:	f003 0304 	and.w	r3, r3, #4
 800a818:	61bb      	str	r3, [r7, #24]
 800a81a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a81c:	4b2d      	ldr	r3, [pc, #180]	@ (800a8d4 <HAL_TIM_Encoder_MspInit+0x160>)
 800a81e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a820:	4a2c      	ldr	r2, [pc, #176]	@ (800a8d4 <HAL_TIM_Encoder_MspInit+0x160>)
 800a822:	f043 0301 	orr.w	r3, r3, #1
 800a826:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a828:	4b2a      	ldr	r3, [pc, #168]	@ (800a8d4 <HAL_TIM_Encoder_MspInit+0x160>)
 800a82a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a82c:	f003 0301 	and.w	r3, r3, #1
 800a830:	617b      	str	r3, [r7, #20]
 800a832:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a834:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a838:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a83a:	2302      	movs	r3, #2
 800a83c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a83e:	2300      	movs	r3, #0
 800a840:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a842:	2300      	movs	r3, #0
 800a844:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800a846:	230a      	movs	r3, #10
 800a848:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a84a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a84e:	4619      	mov	r1, r3
 800a850:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a854:	f002 fc0e 	bl	800d074 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800a858:	2200      	movs	r2, #0
 800a85a:	2100      	movs	r1, #0
 800a85c:	201e      	movs	r0, #30
 800a85e:	f002 f8a2 	bl	800c9a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800a862:	201e      	movs	r0, #30
 800a864:	f002 f8b9 	bl	800c9da <HAL_NVIC_EnableIRQ>
}
 800a868:	e02d      	b.n	800a8c6 <HAL_TIM_Encoder_MspInit+0x152>
  else if(tim_encoderHandle->Instance==TIM5)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	4a1b      	ldr	r2, [pc, #108]	@ (800a8dc <HAL_TIM_Encoder_MspInit+0x168>)
 800a870:	4293      	cmp	r3, r2
 800a872:	d128      	bne.n	800a8c6 <HAL_TIM_Encoder_MspInit+0x152>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800a874:	4b17      	ldr	r3, [pc, #92]	@ (800a8d4 <HAL_TIM_Encoder_MspInit+0x160>)
 800a876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a878:	4a16      	ldr	r2, [pc, #88]	@ (800a8d4 <HAL_TIM_Encoder_MspInit+0x160>)
 800a87a:	f043 0308 	orr.w	r3, r3, #8
 800a87e:	6593      	str	r3, [r2, #88]	@ 0x58
 800a880:	4b14      	ldr	r3, [pc, #80]	@ (800a8d4 <HAL_TIM_Encoder_MspInit+0x160>)
 800a882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a884:	f003 0308 	and.w	r3, r3, #8
 800a888:	613b      	str	r3, [r7, #16]
 800a88a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a88c:	4b11      	ldr	r3, [pc, #68]	@ (800a8d4 <HAL_TIM_Encoder_MspInit+0x160>)
 800a88e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a890:	4a10      	ldr	r2, [pc, #64]	@ (800a8d4 <HAL_TIM_Encoder_MspInit+0x160>)
 800a892:	f043 0301 	orr.w	r3, r3, #1
 800a896:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a898:	4b0e      	ldr	r3, [pc, #56]	@ (800a8d4 <HAL_TIM_Encoder_MspInit+0x160>)
 800a89a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a89c:	f003 0301 	and.w	r3, r3, #1
 800a8a0:	60fb      	str	r3, [r7, #12]
 800a8a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800a8a4:	2303      	movs	r3, #3
 800a8a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a8a8:	2302      	movs	r3, #2
 800a8aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800a8b4:	2302      	movs	r3, #2
 800a8b6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a8b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a8bc:	4619      	mov	r1, r3
 800a8be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a8c2:	f002 fbd7 	bl	800d074 <HAL_GPIO_Init>
}
 800a8c6:	bf00      	nop
 800a8c8:	3738      	adds	r7, #56	@ 0x38
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	bd80      	pop	{r7, pc}
 800a8ce:	bf00      	nop
 800a8d0:	40000400 	.word	0x40000400
 800a8d4:	40021000 	.word	0x40021000
 800a8d8:	40000800 	.word	0x40000800
 800a8dc:	40000c00 	.word	0x40000c00

0800a8e0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b08a      	sub	sp, #40	@ 0x28
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a8e8:	f107 0314 	add.w	r3, r7, #20
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	601a      	str	r2, [r3, #0]
 800a8f0:	605a      	str	r2, [r3, #4]
 800a8f2:	609a      	str	r2, [r3, #8]
 800a8f4:	60da      	str	r2, [r3, #12]
 800a8f6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	4a22      	ldr	r2, [pc, #136]	@ (800a988 <HAL_TIM_MspPostInit+0xa8>)
 800a8fe:	4293      	cmp	r3, r2
 800a900:	d11c      	bne.n	800a93c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a902:	4b22      	ldr	r3, [pc, #136]	@ (800a98c <HAL_TIM_MspPostInit+0xac>)
 800a904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a906:	4a21      	ldr	r2, [pc, #132]	@ (800a98c <HAL_TIM_MspPostInit+0xac>)
 800a908:	f043 0304 	orr.w	r3, r3, #4
 800a90c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a90e:	4b1f      	ldr	r3, [pc, #124]	@ (800a98c <HAL_TIM_MspPostInit+0xac>)
 800a910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a912:	f003 0304 	and.w	r3, r3, #4
 800a916:	613b      	str	r3, [r7, #16]
 800a918:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800a91a:	2308      	movs	r3, #8
 800a91c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a91e:	2302      	movs	r3, #2
 800a920:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a922:	2300      	movs	r3, #0
 800a924:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a926:	2300      	movs	r3, #0
 800a928:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800a92a:	2302      	movs	r3, #2
 800a92c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a92e:	f107 0314 	add.w	r3, r7, #20
 800a932:	4619      	mov	r1, r3
 800a934:	4816      	ldr	r0, [pc, #88]	@ (800a990 <HAL_TIM_MspPostInit+0xb0>)
 800a936:	f002 fb9d 	bl	800d074 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800a93a:	e020      	b.n	800a97e <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM8)
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	4a14      	ldr	r2, [pc, #80]	@ (800a994 <HAL_TIM_MspPostInit+0xb4>)
 800a942:	4293      	cmp	r3, r2
 800a944:	d11b      	bne.n	800a97e <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a946:	4b11      	ldr	r3, [pc, #68]	@ (800a98c <HAL_TIM_MspPostInit+0xac>)
 800a948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a94a:	4a10      	ldr	r2, [pc, #64]	@ (800a98c <HAL_TIM_MspPostInit+0xac>)
 800a94c:	f043 0304 	orr.w	r3, r3, #4
 800a950:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a952:	4b0e      	ldr	r3, [pc, #56]	@ (800a98c <HAL_TIM_MspPostInit+0xac>)
 800a954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a956:	f003 0304 	and.w	r3, r3, #4
 800a95a:	60fb      	str	r3, [r7, #12]
 800a95c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800a95e:	23c0      	movs	r3, #192	@ 0xc0
 800a960:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a962:	2302      	movs	r3, #2
 800a964:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a966:	2300      	movs	r3, #0
 800a968:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a96a:	2300      	movs	r3, #0
 800a96c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800a96e:	2304      	movs	r3, #4
 800a970:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a972:	f107 0314 	add.w	r3, r7, #20
 800a976:	4619      	mov	r1, r3
 800a978:	4805      	ldr	r0, [pc, #20]	@ (800a990 <HAL_TIM_MspPostInit+0xb0>)
 800a97a:	f002 fb7b 	bl	800d074 <HAL_GPIO_Init>
}
 800a97e:	bf00      	nop
 800a980:	3728      	adds	r7, #40	@ 0x28
 800a982:	46bd      	mov	sp, r7
 800a984:	bd80      	pop	{r7, pc}
 800a986:	bf00      	nop
 800a988:	40012c00 	.word	0x40012c00
 800a98c:	40021000 	.word	0x40021000
 800a990:	48000800 	.word	0x48000800
 800a994:	40013400 	.word	0x40013400

0800a998 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800a99c:	4b20      	ldr	r3, [pc, #128]	@ (800aa20 <MX_LPUART1_UART_Init+0x88>)
 800a99e:	4a21      	ldr	r2, [pc, #132]	@ (800aa24 <MX_LPUART1_UART_Init+0x8c>)
 800a9a0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 2000000;
 800a9a2:	4b1f      	ldr	r3, [pc, #124]	@ (800aa20 <MX_LPUART1_UART_Init+0x88>)
 800a9a4:	4a20      	ldr	r2, [pc, #128]	@ (800aa28 <MX_LPUART1_UART_Init+0x90>)
 800a9a6:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a9a8:	4b1d      	ldr	r3, [pc, #116]	@ (800aa20 <MX_LPUART1_UART_Init+0x88>)
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800a9ae:	4b1c      	ldr	r3, [pc, #112]	@ (800aa20 <MX_LPUART1_UART_Init+0x88>)
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800a9b4:	4b1a      	ldr	r3, [pc, #104]	@ (800aa20 <MX_LPUART1_UART_Init+0x88>)
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800a9ba:	4b19      	ldr	r3, [pc, #100]	@ (800aa20 <MX_LPUART1_UART_Init+0x88>)
 800a9bc:	220c      	movs	r2, #12
 800a9be:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a9c0:	4b17      	ldr	r3, [pc, #92]	@ (800aa20 <MX_LPUART1_UART_Init+0x88>)
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a9c6:	4b16      	ldr	r3, [pc, #88]	@ (800aa20 <MX_LPUART1_UART_Init+0x88>)
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800a9cc:	4b14      	ldr	r3, [pc, #80]	@ (800aa20 <MX_LPUART1_UART_Init+0x88>)
 800a9ce:	2200      	movs	r2, #0
 800a9d0:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a9d2:	4b13      	ldr	r3, [pc, #76]	@ (800aa20 <MX_LPUART1_UART_Init+0x88>)
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800a9d8:	4811      	ldr	r0, [pc, #68]	@ (800aa20 <MX_LPUART1_UART_Init+0x88>)
 800a9da:	f005 fe47 	bl	801066c <HAL_UART_Init>
 800a9de:	4603      	mov	r3, r0
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d001      	beq.n	800a9e8 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 800a9e4:	f7fe fcba 	bl	800935c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a9e8:	2100      	movs	r1, #0
 800a9ea:	480d      	ldr	r0, [pc, #52]	@ (800aa20 <MX_LPUART1_UART_Init+0x88>)
 800a9ec:	f007 fc83 	bl	80122f6 <HAL_UARTEx_SetTxFifoThreshold>
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d001      	beq.n	800a9fa <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 800a9f6:	f7fe fcb1 	bl	800935c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a9fa:	2100      	movs	r1, #0
 800a9fc:	4808      	ldr	r0, [pc, #32]	@ (800aa20 <MX_LPUART1_UART_Init+0x88>)
 800a9fe:	f007 fcb8 	bl	8012372 <HAL_UARTEx_SetRxFifoThreshold>
 800aa02:	4603      	mov	r3, r0
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d001      	beq.n	800aa0c <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 800aa08:	f7fe fca8 	bl	800935c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800aa0c:	4804      	ldr	r0, [pc, #16]	@ (800aa20 <MX_LPUART1_UART_Init+0x88>)
 800aa0e:	f007 fc39 	bl	8012284 <HAL_UARTEx_DisableFifoMode>
 800aa12:	4603      	mov	r3, r0
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d001      	beq.n	800aa1c <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 800aa18:	f7fe fca0 	bl	800935c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800aa1c:	bf00      	nop
 800aa1e:	bd80      	pop	{r7, pc}
 800aa20:	20002424 	.word	0x20002424
 800aa24:	40008000 	.word	0x40008000
 800aa28:	001e8480 	.word	0x001e8480

0800aa2c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800aa30:	4b23      	ldr	r3, [pc, #140]	@ (800aac0 <MX_USART2_UART_Init+0x94>)
 800aa32:	4a24      	ldr	r2, [pc, #144]	@ (800aac4 <MX_USART2_UART_Init+0x98>)
 800aa34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800aa36:	4b22      	ldr	r3, [pc, #136]	@ (800aac0 <MX_USART2_UART_Init+0x94>)
 800aa38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800aa3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800aa3e:	4b20      	ldr	r3, [pc, #128]	@ (800aac0 <MX_USART2_UART_Init+0x94>)
 800aa40:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800aa44:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800aa46:	4b1e      	ldr	r3, [pc, #120]	@ (800aac0 <MX_USART2_UART_Init+0x94>)
 800aa48:	2200      	movs	r2, #0
 800aa4a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 800aa4c:	4b1c      	ldr	r3, [pc, #112]	@ (800aac0 <MX_USART2_UART_Init+0x94>)
 800aa4e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800aa52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800aa54:	4b1a      	ldr	r3, [pc, #104]	@ (800aac0 <MX_USART2_UART_Init+0x94>)
 800aa56:	220c      	movs	r2, #12
 800aa58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800aa5a:	4b19      	ldr	r3, [pc, #100]	@ (800aac0 <MX_USART2_UART_Init+0x94>)
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800aa60:	4b17      	ldr	r3, [pc, #92]	@ (800aac0 <MX_USART2_UART_Init+0x94>)
 800aa62:	2200      	movs	r2, #0
 800aa64:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800aa66:	4b16      	ldr	r3, [pc, #88]	@ (800aac0 <MX_USART2_UART_Init+0x94>)
 800aa68:	2200      	movs	r2, #0
 800aa6a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800aa6c:	4b14      	ldr	r3, [pc, #80]	@ (800aac0 <MX_USART2_UART_Init+0x94>)
 800aa6e:	2200      	movs	r2, #0
 800aa70:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800aa72:	4b13      	ldr	r3, [pc, #76]	@ (800aac0 <MX_USART2_UART_Init+0x94>)
 800aa74:	2200      	movs	r2, #0
 800aa76:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800aa78:	4811      	ldr	r0, [pc, #68]	@ (800aac0 <MX_USART2_UART_Init+0x94>)
 800aa7a:	f005 fdf7 	bl	801066c <HAL_UART_Init>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d001      	beq.n	800aa88 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 800aa84:	f7fe fc6a 	bl	800935c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800aa88:	2100      	movs	r1, #0
 800aa8a:	480d      	ldr	r0, [pc, #52]	@ (800aac0 <MX_USART2_UART_Init+0x94>)
 800aa8c:	f007 fc33 	bl	80122f6 <HAL_UARTEx_SetTxFifoThreshold>
 800aa90:	4603      	mov	r3, r0
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d001      	beq.n	800aa9a <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 800aa96:	f7fe fc61 	bl	800935c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800aa9a:	2100      	movs	r1, #0
 800aa9c:	4808      	ldr	r0, [pc, #32]	@ (800aac0 <MX_USART2_UART_Init+0x94>)
 800aa9e:	f007 fc68 	bl	8012372 <HAL_UARTEx_SetRxFifoThreshold>
 800aaa2:	4603      	mov	r3, r0
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d001      	beq.n	800aaac <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 800aaa8:	f7fe fc58 	bl	800935c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800aaac:	4804      	ldr	r0, [pc, #16]	@ (800aac0 <MX_USART2_UART_Init+0x94>)
 800aaae:	f007 fbe9 	bl	8012284 <HAL_UARTEx_DisableFifoMode>
 800aab2:	4603      	mov	r3, r0
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d001      	beq.n	800aabc <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 800aab8:	f7fe fc50 	bl	800935c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800aabc:	bf00      	nop
 800aabe:	bd80      	pop	{r7, pc}
 800aac0:	200024f0 	.word	0x200024f0
 800aac4:	40004400 	.word	0x40004400

0800aac8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b0a0      	sub	sp, #128	@ 0x80
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aad0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800aad4:	2200      	movs	r2, #0
 800aad6:	601a      	str	r2, [r3, #0]
 800aad8:	605a      	str	r2, [r3, #4]
 800aada:	609a      	str	r2, [r3, #8]
 800aadc:	60da      	str	r2, [r3, #12]
 800aade:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800aae0:	f107 0318 	add.w	r3, r7, #24
 800aae4:	2254      	movs	r2, #84	@ 0x54
 800aae6:	2100      	movs	r1, #0
 800aae8:	4618      	mov	r0, r3
 800aaea:	f008 fa7b 	bl	8012fe4 <memset>
  if(uartHandle->Instance==LPUART1)
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	4a99      	ldr	r2, [pc, #612]	@ (800ad58 <HAL_UART_MspInit+0x290>)
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	f040 8093 	bne.w	800ac20 <HAL_UART_MspInit+0x158>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800aafa:	2320      	movs	r3, #32
 800aafc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800aafe:	2300      	movs	r3, #0
 800ab00:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800ab02:	f107 0318 	add.w	r3, r7, #24
 800ab06:	4618      	mov	r0, r3
 800ab08:	f003 fa7a 	bl	800e000 <HAL_RCCEx_PeriphCLKConfig>
 800ab0c:	4603      	mov	r3, r0
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d001      	beq.n	800ab16 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800ab12:	f7fe fc23 	bl	800935c <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800ab16:	4b91      	ldr	r3, [pc, #580]	@ (800ad5c <HAL_UART_MspInit+0x294>)
 800ab18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab1a:	4a90      	ldr	r2, [pc, #576]	@ (800ad5c <HAL_UART_MspInit+0x294>)
 800ab1c:	f043 0301 	orr.w	r3, r3, #1
 800ab20:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800ab22:	4b8e      	ldr	r3, [pc, #568]	@ (800ad5c <HAL_UART_MspInit+0x294>)
 800ab24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab26:	f003 0301 	and.w	r3, r3, #1
 800ab2a:	617b      	str	r3, [r7, #20]
 800ab2c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ab2e:	4b8b      	ldr	r3, [pc, #556]	@ (800ad5c <HAL_UART_MspInit+0x294>)
 800ab30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab32:	4a8a      	ldr	r2, [pc, #552]	@ (800ad5c <HAL_UART_MspInit+0x294>)
 800ab34:	f043 0302 	orr.w	r3, r3, #2
 800ab38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ab3a:	4b88      	ldr	r3, [pc, #544]	@ (800ad5c <HAL_UART_MspInit+0x294>)
 800ab3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab3e:	f003 0302 	and.w	r3, r3, #2
 800ab42:	613b      	str	r3, [r7, #16]
 800ab44:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800ab46:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800ab4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ab4c:	2302      	movs	r3, #2
 800ab4e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab50:	2300      	movs	r3, #0
 800ab52:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ab54:	2300      	movs	r3, #0
 800ab56:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800ab58:	2308      	movs	r3, #8
 800ab5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ab5c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800ab60:	4619      	mov	r1, r3
 800ab62:	487f      	ldr	r0, [pc, #508]	@ (800ad60 <HAL_UART_MspInit+0x298>)
 800ab64:	f002 fa86 	bl	800d074 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel4;
 800ab68:	4b7e      	ldr	r3, [pc, #504]	@ (800ad64 <HAL_UART_MspInit+0x29c>)
 800ab6a:	4a7f      	ldr	r2, [pc, #508]	@ (800ad68 <HAL_UART_MspInit+0x2a0>)
 800ab6c:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 800ab6e:	4b7d      	ldr	r3, [pc, #500]	@ (800ad64 <HAL_UART_MspInit+0x29c>)
 800ab70:	2222      	movs	r2, #34	@ 0x22
 800ab72:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ab74:	4b7b      	ldr	r3, [pc, #492]	@ (800ad64 <HAL_UART_MspInit+0x29c>)
 800ab76:	2200      	movs	r2, #0
 800ab78:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ab7a:	4b7a      	ldr	r3, [pc, #488]	@ (800ad64 <HAL_UART_MspInit+0x29c>)
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800ab80:	4b78      	ldr	r3, [pc, #480]	@ (800ad64 <HAL_UART_MspInit+0x29c>)
 800ab82:	2280      	movs	r2, #128	@ 0x80
 800ab84:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ab86:	4b77      	ldr	r3, [pc, #476]	@ (800ad64 <HAL_UART_MspInit+0x29c>)
 800ab88:	2200      	movs	r2, #0
 800ab8a:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ab8c:	4b75      	ldr	r3, [pc, #468]	@ (800ad64 <HAL_UART_MspInit+0x29c>)
 800ab8e:	2200      	movs	r2, #0
 800ab90:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 800ab92:	4b74      	ldr	r3, [pc, #464]	@ (800ad64 <HAL_UART_MspInit+0x29c>)
 800ab94:	2200      	movs	r2, #0
 800ab96:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800ab98:	4b72      	ldr	r3, [pc, #456]	@ (800ad64 <HAL_UART_MspInit+0x29c>)
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 800ab9e:	4871      	ldr	r0, [pc, #452]	@ (800ad64 <HAL_UART_MspInit+0x29c>)
 800aba0:	f001 ff36 	bl	800ca10 <HAL_DMA_Init>
 800aba4:	4603      	mov	r3, r0
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d001      	beq.n	800abae <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 800abaa:	f7fe fbd7 	bl	800935c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	4a6c      	ldr	r2, [pc, #432]	@ (800ad64 <HAL_UART_MspInit+0x29c>)
 800abb2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800abb6:	4a6b      	ldr	r2, [pc, #428]	@ (800ad64 <HAL_UART_MspInit+0x29c>)
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel5;
 800abbc:	4b6b      	ldr	r3, [pc, #428]	@ (800ad6c <HAL_UART_MspInit+0x2a4>)
 800abbe:	4a6c      	ldr	r2, [pc, #432]	@ (800ad70 <HAL_UART_MspInit+0x2a8>)
 800abc0:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 800abc2:	4b6a      	ldr	r3, [pc, #424]	@ (800ad6c <HAL_UART_MspInit+0x2a4>)
 800abc4:	2223      	movs	r2, #35	@ 0x23
 800abc6:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800abc8:	4b68      	ldr	r3, [pc, #416]	@ (800ad6c <HAL_UART_MspInit+0x2a4>)
 800abca:	2210      	movs	r2, #16
 800abcc:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800abce:	4b67      	ldr	r3, [pc, #412]	@ (800ad6c <HAL_UART_MspInit+0x2a4>)
 800abd0:	2200      	movs	r2, #0
 800abd2:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800abd4:	4b65      	ldr	r3, [pc, #404]	@ (800ad6c <HAL_UART_MspInit+0x2a4>)
 800abd6:	2280      	movs	r2, #128	@ 0x80
 800abd8:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800abda:	4b64      	ldr	r3, [pc, #400]	@ (800ad6c <HAL_UART_MspInit+0x2a4>)
 800abdc:	2200      	movs	r2, #0
 800abde:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800abe0:	4b62      	ldr	r3, [pc, #392]	@ (800ad6c <HAL_UART_MspInit+0x2a4>)
 800abe2:	2200      	movs	r2, #0
 800abe4:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 800abe6:	4b61      	ldr	r3, [pc, #388]	@ (800ad6c <HAL_UART_MspInit+0x2a4>)
 800abe8:	2200      	movs	r2, #0
 800abea:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800abec:	4b5f      	ldr	r3, [pc, #380]	@ (800ad6c <HAL_UART_MspInit+0x2a4>)
 800abee:	2200      	movs	r2, #0
 800abf0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 800abf2:	485e      	ldr	r0, [pc, #376]	@ (800ad6c <HAL_UART_MspInit+0x2a4>)
 800abf4:	f001 ff0c 	bl	800ca10 <HAL_DMA_Init>
 800abf8:	4603      	mov	r3, r0
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d001      	beq.n	800ac02 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 800abfe:	f7fe fbad 	bl	800935c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	4a59      	ldr	r2, [pc, #356]	@ (800ad6c <HAL_UART_MspInit+0x2a4>)
 800ac06:	67da      	str	r2, [r3, #124]	@ 0x7c
 800ac08:	4a58      	ldr	r2, [pc, #352]	@ (800ad6c <HAL_UART_MspInit+0x2a4>)
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 800ac0e:	2200      	movs	r2, #0
 800ac10:	2100      	movs	r1, #0
 800ac12:	205b      	movs	r0, #91	@ 0x5b
 800ac14:	f001 fec7 	bl	800c9a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800ac18:	205b      	movs	r0, #91	@ 0x5b
 800ac1a:	f001 fede 	bl	800c9da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800ac1e:	e097      	b.n	800ad50 <HAL_UART_MspInit+0x288>
  else if(uartHandle->Instance==USART2)
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	4a53      	ldr	r2, [pc, #332]	@ (800ad74 <HAL_UART_MspInit+0x2ac>)
 800ac26:	4293      	cmp	r3, r2
 800ac28:	f040 8092 	bne.w	800ad50 <HAL_UART_MspInit+0x288>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800ac2c:	2302      	movs	r3, #2
 800ac2e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800ac30:	2300      	movs	r3, #0
 800ac32:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800ac34:	f107 0318 	add.w	r3, r7, #24
 800ac38:	4618      	mov	r0, r3
 800ac3a:	f003 f9e1 	bl	800e000 <HAL_RCCEx_PeriphCLKConfig>
 800ac3e:	4603      	mov	r3, r0
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d001      	beq.n	800ac48 <HAL_UART_MspInit+0x180>
      Error_Handler();
 800ac44:	f7fe fb8a 	bl	800935c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800ac48:	4b44      	ldr	r3, [pc, #272]	@ (800ad5c <HAL_UART_MspInit+0x294>)
 800ac4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac4c:	4a43      	ldr	r2, [pc, #268]	@ (800ad5c <HAL_UART_MspInit+0x294>)
 800ac4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ac52:	6593      	str	r3, [r2, #88]	@ 0x58
 800ac54:	4b41      	ldr	r3, [pc, #260]	@ (800ad5c <HAL_UART_MspInit+0x294>)
 800ac56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac5c:	60fb      	str	r3, [r7, #12]
 800ac5e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ac60:	4b3e      	ldr	r3, [pc, #248]	@ (800ad5c <HAL_UART_MspInit+0x294>)
 800ac62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac64:	4a3d      	ldr	r2, [pc, #244]	@ (800ad5c <HAL_UART_MspInit+0x294>)
 800ac66:	f043 0301 	orr.w	r3, r3, #1
 800ac6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ac6c:	4b3b      	ldr	r3, [pc, #236]	@ (800ad5c <HAL_UART_MspInit+0x294>)
 800ac6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac70:	f003 0301 	and.w	r3, r3, #1
 800ac74:	60bb      	str	r3, [r7, #8]
 800ac76:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800ac78:	230c      	movs	r3, #12
 800ac7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ac7c:	2302      	movs	r3, #2
 800ac7e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac80:	2300      	movs	r3, #0
 800ac82:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ac84:	2300      	movs	r3, #0
 800ac86:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800ac88:	2307      	movs	r3, #7
 800ac8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac8c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800ac90:	4619      	mov	r1, r3
 800ac92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ac96:	f002 f9ed 	bl	800d074 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel2;
 800ac9a:	4b37      	ldr	r3, [pc, #220]	@ (800ad78 <HAL_UART_MspInit+0x2b0>)
 800ac9c:	4a37      	ldr	r2, [pc, #220]	@ (800ad7c <HAL_UART_MspInit+0x2b4>)
 800ac9e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800aca0:	4b35      	ldr	r3, [pc, #212]	@ (800ad78 <HAL_UART_MspInit+0x2b0>)
 800aca2:	221a      	movs	r2, #26
 800aca4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800aca6:	4b34      	ldr	r3, [pc, #208]	@ (800ad78 <HAL_UART_MspInit+0x2b0>)
 800aca8:	2200      	movs	r2, #0
 800acaa:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800acac:	4b32      	ldr	r3, [pc, #200]	@ (800ad78 <HAL_UART_MspInit+0x2b0>)
 800acae:	2200      	movs	r2, #0
 800acb0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800acb2:	4b31      	ldr	r3, [pc, #196]	@ (800ad78 <HAL_UART_MspInit+0x2b0>)
 800acb4:	2280      	movs	r2, #128	@ 0x80
 800acb6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800acb8:	4b2f      	ldr	r3, [pc, #188]	@ (800ad78 <HAL_UART_MspInit+0x2b0>)
 800acba:	2200      	movs	r2, #0
 800acbc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800acbe:	4b2e      	ldr	r3, [pc, #184]	@ (800ad78 <HAL_UART_MspInit+0x2b0>)
 800acc0:	2200      	movs	r2, #0
 800acc2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800acc4:	4b2c      	ldr	r3, [pc, #176]	@ (800ad78 <HAL_UART_MspInit+0x2b0>)
 800acc6:	2200      	movs	r2, #0
 800acc8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800acca:	4b2b      	ldr	r3, [pc, #172]	@ (800ad78 <HAL_UART_MspInit+0x2b0>)
 800accc:	2200      	movs	r2, #0
 800acce:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800acd0:	4829      	ldr	r0, [pc, #164]	@ (800ad78 <HAL_UART_MspInit+0x2b0>)
 800acd2:	f001 fe9d 	bl	800ca10 <HAL_DMA_Init>
 800acd6:	4603      	mov	r3, r0
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d001      	beq.n	800ace0 <HAL_UART_MspInit+0x218>
      Error_Handler();
 800acdc:	f7fe fb3e 	bl	800935c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	4a25      	ldr	r2, [pc, #148]	@ (800ad78 <HAL_UART_MspInit+0x2b0>)
 800ace4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800ace8:	4a23      	ldr	r2, [pc, #140]	@ (800ad78 <HAL_UART_MspInit+0x2b0>)
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart2_tx.Instance = DMA1_Channel3;
 800acee:	4b24      	ldr	r3, [pc, #144]	@ (800ad80 <HAL_UART_MspInit+0x2b8>)
 800acf0:	4a24      	ldr	r2, [pc, #144]	@ (800ad84 <HAL_UART_MspInit+0x2bc>)
 800acf2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800acf4:	4b22      	ldr	r3, [pc, #136]	@ (800ad80 <HAL_UART_MspInit+0x2b8>)
 800acf6:	221b      	movs	r2, #27
 800acf8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800acfa:	4b21      	ldr	r3, [pc, #132]	@ (800ad80 <HAL_UART_MspInit+0x2b8>)
 800acfc:	2210      	movs	r2, #16
 800acfe:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ad00:	4b1f      	ldr	r3, [pc, #124]	@ (800ad80 <HAL_UART_MspInit+0x2b8>)
 800ad02:	2200      	movs	r2, #0
 800ad04:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800ad06:	4b1e      	ldr	r3, [pc, #120]	@ (800ad80 <HAL_UART_MspInit+0x2b8>)
 800ad08:	2280      	movs	r2, #128	@ 0x80
 800ad0a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ad0c:	4b1c      	ldr	r3, [pc, #112]	@ (800ad80 <HAL_UART_MspInit+0x2b8>)
 800ad0e:	2200      	movs	r2, #0
 800ad10:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ad12:	4b1b      	ldr	r3, [pc, #108]	@ (800ad80 <HAL_UART_MspInit+0x2b8>)
 800ad14:	2200      	movs	r2, #0
 800ad16:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800ad18:	4b19      	ldr	r3, [pc, #100]	@ (800ad80 <HAL_UART_MspInit+0x2b8>)
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800ad1e:	4b18      	ldr	r3, [pc, #96]	@ (800ad80 <HAL_UART_MspInit+0x2b8>)
 800ad20:	2200      	movs	r2, #0
 800ad22:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800ad24:	4816      	ldr	r0, [pc, #88]	@ (800ad80 <HAL_UART_MspInit+0x2b8>)
 800ad26:	f001 fe73 	bl	800ca10 <HAL_DMA_Init>
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d001      	beq.n	800ad34 <HAL_UART_MspInit+0x26c>
      Error_Handler();
 800ad30:	f7fe fb14 	bl	800935c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	4a12      	ldr	r2, [pc, #72]	@ (800ad80 <HAL_UART_MspInit+0x2b8>)
 800ad38:	67da      	str	r2, [r3, #124]	@ 0x7c
 800ad3a:	4a11      	ldr	r2, [pc, #68]	@ (800ad80 <HAL_UART_MspInit+0x2b8>)
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800ad40:	2200      	movs	r2, #0
 800ad42:	2100      	movs	r1, #0
 800ad44:	2026      	movs	r0, #38	@ 0x26
 800ad46:	f001 fe2e 	bl	800c9a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800ad4a:	2026      	movs	r0, #38	@ 0x26
 800ad4c:	f001 fe45 	bl	800c9da <HAL_NVIC_EnableIRQ>
}
 800ad50:	bf00      	nop
 800ad52:	3780      	adds	r7, #128	@ 0x80
 800ad54:	46bd      	mov	sp, r7
 800ad56:	bd80      	pop	{r7, pc}
 800ad58:	40008000 	.word	0x40008000
 800ad5c:	40021000 	.word	0x40021000
 800ad60:	48000400 	.word	0x48000400
 800ad64:	200025bc 	.word	0x200025bc
 800ad68:	40020044 	.word	0x40020044
 800ad6c:	2000261c 	.word	0x2000261c
 800ad70:	40020058 	.word	0x40020058
 800ad74:	40004400 	.word	0x40004400
 800ad78:	2000267c 	.word	0x2000267c
 800ad7c:	4002001c 	.word	0x4002001c
 800ad80:	200026dc 	.word	0x200026dc
 800ad84:	40020030 	.word	0x40020030

0800ad88 <Reset_Handler>:
*/

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
	Reset_Handler:  ldr   r0, =_estack
 800ad88:	480d      	ldr	r0, [pc, #52]	@ (800adc0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800ad8a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/

    bl  SystemInit
 800ad8c:	f7ff f994 	bl	800a0b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800ad90:	480c      	ldr	r0, [pc, #48]	@ (800adc4 <LoopForever+0x6>)
  ldr r1, =_edata
 800ad92:	490d      	ldr	r1, [pc, #52]	@ (800adc8 <LoopForever+0xa>)
  ldr r2, =_sidata
 800ad94:	4a0d      	ldr	r2, [pc, #52]	@ (800adcc <LoopForever+0xe>)
  movs r3, #0
 800ad96:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800ad98:	e002      	b.n	800ada0 <LoopCopyDataInit>

0800ad9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800ad9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800ad9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800ad9e:	3304      	adds	r3, #4

0800ada0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800ada0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800ada2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800ada4:	d3f9      	bcc.n	800ad9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800ada6:	4a0a      	ldr	r2, [pc, #40]	@ (800add0 <LoopForever+0x12>)
  ldr r4, =_ebss
 800ada8:	4c0a      	ldr	r4, [pc, #40]	@ (800add4 <LoopForever+0x16>)
  movs r3, #0
 800adaa:	2300      	movs	r3, #0
  b LoopFillZerobss
 800adac:	e001      	b.n	800adb2 <LoopFillZerobss>

0800adae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800adae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800adb0:	3204      	adds	r2, #4

0800adb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800adb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800adb4:	d3fb      	bcc.n	800adae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800adb6:	f008 f933 	bl	8013020 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800adba:	f7fa fc83 	bl	80056c4 <main>

0800adbe <LoopForever>:

LoopForever:
    b LoopForever
 800adbe:	e7fe      	b.n	800adbe <LoopForever>
	Reset_Handler:  ldr   r0, =_estack
 800adc0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800adc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800adc8:	20000618 	.word	0x20000618
  ldr r2, =_sidata
 800adcc:	08015510 	.word	0x08015510
  ldr r2, =_sbss
 800add0:	20000618 	.word	0x20000618
  ldr r4, =_ebss
 800add4:	20002888 	.word	0x20002888

0800add8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800add8:	e7fe      	b.n	800add8 <ADC1_2_IRQHandler>

0800adda <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800adda:	b580      	push	{r7, lr}
 800addc:	b082      	sub	sp, #8
 800adde:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800ade0:	2300      	movs	r3, #0
 800ade2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800ade4:	2003      	movs	r0, #3
 800ade6:	f001 fdd3 	bl	800c990 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800adea:	2000      	movs	r0, #0
 800adec:	f000 f80e 	bl	800ae0c <HAL_InitTick>
 800adf0:	4603      	mov	r3, r0
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d002      	beq.n	800adfc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800adf6:	2301      	movs	r3, #1
 800adf8:	71fb      	strb	r3, [r7, #7]
 800adfa:	e001      	b.n	800ae00 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800adfc:	f7ff f82c 	bl	8009e58 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800ae00:	79fb      	ldrb	r3, [r7, #7]

}
 800ae02:	4618      	mov	r0, r3
 800ae04:	3708      	adds	r7, #8
 800ae06:	46bd      	mov	sp, r7
 800ae08:	bd80      	pop	{r7, pc}
	...

0800ae0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	b084      	sub	sp, #16
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800ae14:	2300      	movs	r3, #0
 800ae16:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800ae18:	4b16      	ldr	r3, [pc, #88]	@ (800ae74 <HAL_InitTick+0x68>)
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d022      	beq.n	800ae66 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800ae20:	4b15      	ldr	r3, [pc, #84]	@ (800ae78 <HAL_InitTick+0x6c>)
 800ae22:	681a      	ldr	r2, [r3, #0]
 800ae24:	4b13      	ldr	r3, [pc, #76]	@ (800ae74 <HAL_InitTick+0x68>)
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800ae2c:	fbb1 f3f3 	udiv	r3, r1, r3
 800ae30:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae34:	4618      	mov	r0, r3
 800ae36:	f001 fdde 	bl	800c9f6 <HAL_SYSTICK_Config>
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d10f      	bne.n	800ae60 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	2b0f      	cmp	r3, #15
 800ae44:	d809      	bhi.n	800ae5a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800ae46:	2200      	movs	r2, #0
 800ae48:	6879      	ldr	r1, [r7, #4]
 800ae4a:	f04f 30ff 	mov.w	r0, #4294967295
 800ae4e:	f001 fdaa 	bl	800c9a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800ae52:	4a0a      	ldr	r2, [pc, #40]	@ (800ae7c <HAL_InitTick+0x70>)
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	6013      	str	r3, [r2, #0]
 800ae58:	e007      	b.n	800ae6a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	73fb      	strb	r3, [r7, #15]
 800ae5e:	e004      	b.n	800ae6a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800ae60:	2301      	movs	r3, #1
 800ae62:	73fb      	strb	r3, [r7, #15]
 800ae64:	e001      	b.n	800ae6a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800ae66:	2301      	movs	r3, #1
 800ae68:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800ae6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	3710      	adds	r7, #16
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bd80      	pop	{r7, pc}
 800ae74:	200005c4 	.word	0x200005c4
 800ae78:	200005bc 	.word	0x200005bc
 800ae7c:	200005c0 	.word	0x200005c0

0800ae80 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800ae80:	b480      	push	{r7}
 800ae82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800ae84:	4b05      	ldr	r3, [pc, #20]	@ (800ae9c <HAL_IncTick+0x1c>)
 800ae86:	681a      	ldr	r2, [r3, #0]
 800ae88:	4b05      	ldr	r3, [pc, #20]	@ (800aea0 <HAL_IncTick+0x20>)
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	4413      	add	r3, r2
 800ae8e:	4a03      	ldr	r2, [pc, #12]	@ (800ae9c <HAL_IncTick+0x1c>)
 800ae90:	6013      	str	r3, [r2, #0]
}
 800ae92:	bf00      	nop
 800ae94:	46bd      	mov	sp, r7
 800ae96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9a:	4770      	bx	lr
 800ae9c:	2000273c 	.word	0x2000273c
 800aea0:	200005c4 	.word	0x200005c4

0800aea4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800aea4:	b480      	push	{r7}
 800aea6:	af00      	add	r7, sp, #0
  return uwTick;
 800aea8:	4b03      	ldr	r3, [pc, #12]	@ (800aeb8 <HAL_GetTick+0x14>)
 800aeaa:	681b      	ldr	r3, [r3, #0]
}
 800aeac:	4618      	mov	r0, r3
 800aeae:	46bd      	mov	sp, r7
 800aeb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb4:	4770      	bx	lr
 800aeb6:	bf00      	nop
 800aeb8:	2000273c 	.word	0x2000273c

0800aebc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800aebc:	b580      	push	{r7, lr}
 800aebe:	b084      	sub	sp, #16
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800aec4:	f7ff ffee 	bl	800aea4 <HAL_GetTick>
 800aec8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aed4:	d004      	beq.n	800aee0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800aed6:	4b09      	ldr	r3, [pc, #36]	@ (800aefc <HAL_Delay+0x40>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	68fa      	ldr	r2, [r7, #12]
 800aedc:	4413      	add	r3, r2
 800aede:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800aee0:	bf00      	nop
 800aee2:	f7ff ffdf 	bl	800aea4 <HAL_GetTick>
 800aee6:	4602      	mov	r2, r0
 800aee8:	68bb      	ldr	r3, [r7, #8]
 800aeea:	1ad3      	subs	r3, r2, r3
 800aeec:	68fa      	ldr	r2, [r7, #12]
 800aeee:	429a      	cmp	r2, r3
 800aef0:	d8f7      	bhi.n	800aee2 <HAL_Delay+0x26>
  {
  }
}
 800aef2:	bf00      	nop
 800aef4:	bf00      	nop
 800aef6:	3710      	adds	r7, #16
 800aef8:	46bd      	mov	sp, r7
 800aefa:	bd80      	pop	{r7, pc}
 800aefc:	200005c4 	.word	0x200005c4

0800af00 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800af00:	b480      	push	{r7}
 800af02:	b083      	sub	sp, #12
 800af04:	af00      	add	r7, sp, #0
 800af06:	6078      	str	r0, [r7, #4]
 800af08:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	689b      	ldr	r3, [r3, #8]
 800af0e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800af12:	683b      	ldr	r3, [r7, #0]
 800af14:	431a      	orrs	r2, r3
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	609a      	str	r2, [r3, #8]
}
 800af1a:	bf00      	nop
 800af1c:	370c      	adds	r7, #12
 800af1e:	46bd      	mov	sp, r7
 800af20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af24:	4770      	bx	lr

0800af26 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800af26:	b480      	push	{r7}
 800af28:	b083      	sub	sp, #12
 800af2a:	af00      	add	r7, sp, #0
 800af2c:	6078      	str	r0, [r7, #4]
 800af2e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	689b      	ldr	r3, [r3, #8]
 800af34:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800af38:	683b      	ldr	r3, [r7, #0]
 800af3a:	431a      	orrs	r2, r3
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	609a      	str	r2, [r3, #8]
}
 800af40:	bf00      	nop
 800af42:	370c      	adds	r7, #12
 800af44:	46bd      	mov	sp, r7
 800af46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4a:	4770      	bx	lr

0800af4c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800af4c:	b480      	push	{r7}
 800af4e:	b083      	sub	sp, #12
 800af50:	af00      	add	r7, sp, #0
 800af52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	689b      	ldr	r3, [r3, #8]
 800af58:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800af5c:	4618      	mov	r0, r3
 800af5e:	370c      	adds	r7, #12
 800af60:	46bd      	mov	sp, r7
 800af62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af66:	4770      	bx	lr

0800af68 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800af68:	b480      	push	{r7}
 800af6a:	b087      	sub	sp, #28
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	60f8      	str	r0, [r7, #12]
 800af70:	60b9      	str	r1, [r7, #8]
 800af72:	607a      	str	r2, [r7, #4]
 800af74:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	3360      	adds	r3, #96	@ 0x60
 800af7a:	461a      	mov	r2, r3
 800af7c:	68bb      	ldr	r3, [r7, #8]
 800af7e:	009b      	lsls	r3, r3, #2
 800af80:	4413      	add	r3, r2
 800af82:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800af84:	697b      	ldr	r3, [r7, #20]
 800af86:	681a      	ldr	r2, [r3, #0]
 800af88:	4b08      	ldr	r3, [pc, #32]	@ (800afac <LL_ADC_SetOffset+0x44>)
 800af8a:	4013      	ands	r3, r2
 800af8c:	687a      	ldr	r2, [r7, #4]
 800af8e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800af92:	683a      	ldr	r2, [r7, #0]
 800af94:	430a      	orrs	r2, r1
 800af96:	4313      	orrs	r3, r2
 800af98:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800af9c:	697b      	ldr	r3, [r7, #20]
 800af9e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800afa0:	bf00      	nop
 800afa2:	371c      	adds	r7, #28
 800afa4:	46bd      	mov	sp, r7
 800afa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afaa:	4770      	bx	lr
 800afac:	03fff000 	.word	0x03fff000

0800afb0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800afb0:	b480      	push	{r7}
 800afb2:	b085      	sub	sp, #20
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
 800afb8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	3360      	adds	r3, #96	@ 0x60
 800afbe:	461a      	mov	r2, r3
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	009b      	lsls	r3, r3, #2
 800afc4:	4413      	add	r3, r2
 800afc6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800afd0:	4618      	mov	r0, r3
 800afd2:	3714      	adds	r7, #20
 800afd4:	46bd      	mov	sp, r7
 800afd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afda:	4770      	bx	lr

0800afdc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800afdc:	b480      	push	{r7}
 800afde:	b087      	sub	sp, #28
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	60f8      	str	r0, [r7, #12]
 800afe4:	60b9      	str	r1, [r7, #8]
 800afe6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	3360      	adds	r3, #96	@ 0x60
 800afec:	461a      	mov	r2, r3
 800afee:	68bb      	ldr	r3, [r7, #8]
 800aff0:	009b      	lsls	r3, r3, #2
 800aff2:	4413      	add	r3, r2
 800aff4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800aff6:	697b      	ldr	r3, [r7, #20]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	431a      	orrs	r2, r3
 800b002:	697b      	ldr	r3, [r7, #20]
 800b004:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800b006:	bf00      	nop
 800b008:	371c      	adds	r7, #28
 800b00a:	46bd      	mov	sp, r7
 800b00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b010:	4770      	bx	lr

0800b012 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800b012:	b480      	push	{r7}
 800b014:	b087      	sub	sp, #28
 800b016:	af00      	add	r7, sp, #0
 800b018:	60f8      	str	r0, [r7, #12]
 800b01a:	60b9      	str	r1, [r7, #8]
 800b01c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	3360      	adds	r3, #96	@ 0x60
 800b022:	461a      	mov	r2, r3
 800b024:	68bb      	ldr	r3, [r7, #8]
 800b026:	009b      	lsls	r3, r3, #2
 800b028:	4413      	add	r3, r2
 800b02a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800b02c:	697b      	ldr	r3, [r7, #20]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	431a      	orrs	r2, r3
 800b038:	697b      	ldr	r3, [r7, #20]
 800b03a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800b03c:	bf00      	nop
 800b03e:	371c      	adds	r7, #28
 800b040:	46bd      	mov	sp, r7
 800b042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b046:	4770      	bx	lr

0800b048 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800b048:	b480      	push	{r7}
 800b04a:	b087      	sub	sp, #28
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	60f8      	str	r0, [r7, #12]
 800b050:	60b9      	str	r1, [r7, #8]
 800b052:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	3360      	adds	r3, #96	@ 0x60
 800b058:	461a      	mov	r2, r3
 800b05a:	68bb      	ldr	r3, [r7, #8]
 800b05c:	009b      	lsls	r3, r3, #2
 800b05e:	4413      	add	r3, r2
 800b060:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800b062:	697b      	ldr	r3, [r7, #20]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	431a      	orrs	r2, r3
 800b06e:	697b      	ldr	r3, [r7, #20]
 800b070:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800b072:	bf00      	nop
 800b074:	371c      	adds	r7, #28
 800b076:	46bd      	mov	sp, r7
 800b078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07c:	4770      	bx	lr

0800b07e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800b07e:	b480      	push	{r7}
 800b080:	b083      	sub	sp, #12
 800b082:	af00      	add	r7, sp, #0
 800b084:	6078      	str	r0, [r7, #4]
 800b086:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	695b      	ldr	r3, [r3, #20]
 800b08c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b090:	683b      	ldr	r3, [r7, #0]
 800b092:	431a      	orrs	r2, r3
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	615a      	str	r2, [r3, #20]
}
 800b098:	bf00      	nop
 800b09a:	370c      	adds	r7, #12
 800b09c:	46bd      	mov	sp, r7
 800b09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a2:	4770      	bx	lr

0800b0a4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800b0a4:	b480      	push	{r7}
 800b0a6:	b083      	sub	sp, #12
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	68db      	ldr	r3, [r3, #12]
 800b0b0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d101      	bne.n	800b0bc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	e000      	b.n	800b0be <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800b0bc:	2300      	movs	r3, #0
}
 800b0be:	4618      	mov	r0, r3
 800b0c0:	370c      	adds	r7, #12
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c8:	4770      	bx	lr

0800b0ca <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800b0ca:	b480      	push	{r7}
 800b0cc:	b087      	sub	sp, #28
 800b0ce:	af00      	add	r7, sp, #0
 800b0d0:	60f8      	str	r0, [r7, #12]
 800b0d2:	60b9      	str	r1, [r7, #8]
 800b0d4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	3330      	adds	r3, #48	@ 0x30
 800b0da:	461a      	mov	r2, r3
 800b0dc:	68bb      	ldr	r3, [r7, #8]
 800b0de:	0a1b      	lsrs	r3, r3, #8
 800b0e0:	009b      	lsls	r3, r3, #2
 800b0e2:	f003 030c 	and.w	r3, r3, #12
 800b0e6:	4413      	add	r3, r2
 800b0e8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800b0ea:	697b      	ldr	r3, [r7, #20]
 800b0ec:	681a      	ldr	r2, [r3, #0]
 800b0ee:	68bb      	ldr	r3, [r7, #8]
 800b0f0:	f003 031f 	and.w	r3, r3, #31
 800b0f4:	211f      	movs	r1, #31
 800b0f6:	fa01 f303 	lsl.w	r3, r1, r3
 800b0fa:	43db      	mvns	r3, r3
 800b0fc:	401a      	ands	r2, r3
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	0e9b      	lsrs	r3, r3, #26
 800b102:	f003 011f 	and.w	r1, r3, #31
 800b106:	68bb      	ldr	r3, [r7, #8]
 800b108:	f003 031f 	and.w	r3, r3, #31
 800b10c:	fa01 f303 	lsl.w	r3, r1, r3
 800b110:	431a      	orrs	r2, r3
 800b112:	697b      	ldr	r3, [r7, #20]
 800b114:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800b116:	bf00      	nop
 800b118:	371c      	adds	r7, #28
 800b11a:	46bd      	mov	sp, r7
 800b11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b120:	4770      	bx	lr

0800b122 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800b122:	b480      	push	{r7}
 800b124:	b087      	sub	sp, #28
 800b126:	af00      	add	r7, sp, #0
 800b128:	60f8      	str	r0, [r7, #12]
 800b12a:	60b9      	str	r1, [r7, #8]
 800b12c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	3314      	adds	r3, #20
 800b132:	461a      	mov	r2, r3
 800b134:	68bb      	ldr	r3, [r7, #8]
 800b136:	0e5b      	lsrs	r3, r3, #25
 800b138:	009b      	lsls	r3, r3, #2
 800b13a:	f003 0304 	and.w	r3, r3, #4
 800b13e:	4413      	add	r3, r2
 800b140:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800b142:	697b      	ldr	r3, [r7, #20]
 800b144:	681a      	ldr	r2, [r3, #0]
 800b146:	68bb      	ldr	r3, [r7, #8]
 800b148:	0d1b      	lsrs	r3, r3, #20
 800b14a:	f003 031f 	and.w	r3, r3, #31
 800b14e:	2107      	movs	r1, #7
 800b150:	fa01 f303 	lsl.w	r3, r1, r3
 800b154:	43db      	mvns	r3, r3
 800b156:	401a      	ands	r2, r3
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	0d1b      	lsrs	r3, r3, #20
 800b15c:	f003 031f 	and.w	r3, r3, #31
 800b160:	6879      	ldr	r1, [r7, #4]
 800b162:	fa01 f303 	lsl.w	r3, r1, r3
 800b166:	431a      	orrs	r2, r3
 800b168:	697b      	ldr	r3, [r7, #20]
 800b16a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800b16c:	bf00      	nop
 800b16e:	371c      	adds	r7, #28
 800b170:	46bd      	mov	sp, r7
 800b172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b176:	4770      	bx	lr

0800b178 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800b178:	b480      	push	{r7}
 800b17a:	b085      	sub	sp, #20
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	60f8      	str	r0, [r7, #12]
 800b180:	60b9      	str	r1, [r7, #8]
 800b182:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800b18a:	68bb      	ldr	r3, [r7, #8]
 800b18c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b190:	43db      	mvns	r3, r3
 800b192:	401a      	ands	r2, r3
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	f003 0318 	and.w	r3, r3, #24
 800b19a:	4908      	ldr	r1, [pc, #32]	@ (800b1bc <LL_ADC_SetChannelSingleDiff+0x44>)
 800b19c:	40d9      	lsrs	r1, r3
 800b19e:	68bb      	ldr	r3, [r7, #8]
 800b1a0:	400b      	ands	r3, r1
 800b1a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b1a6:	431a      	orrs	r2, r3
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800b1ae:	bf00      	nop
 800b1b0:	3714      	adds	r7, #20
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b8:	4770      	bx	lr
 800b1ba:	bf00      	nop
 800b1bc:	0007ffff 	.word	0x0007ffff

0800b1c0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800b1c0:	b480      	push	{r7}
 800b1c2:	b083      	sub	sp, #12
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	689b      	ldr	r3, [r3, #8]
 800b1cc:	f003 031f 	and.w	r3, r3, #31
}
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	370c      	adds	r7, #12
 800b1d4:	46bd      	mov	sp, r7
 800b1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1da:	4770      	bx	lr

0800b1dc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800b1dc:	b480      	push	{r7}
 800b1de:	b083      	sub	sp, #12
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	689b      	ldr	r3, [r3, #8]
 800b1e8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800b1ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b1f0:	687a      	ldr	r2, [r7, #4]
 800b1f2:	6093      	str	r3, [r2, #8]
}
 800b1f4:	bf00      	nop
 800b1f6:	370c      	adds	r7, #12
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fe:	4770      	bx	lr

0800b200 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800b200:	b480      	push	{r7}
 800b202:	b083      	sub	sp, #12
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	689b      	ldr	r3, [r3, #8]
 800b20c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b210:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b214:	d101      	bne.n	800b21a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800b216:	2301      	movs	r3, #1
 800b218:	e000      	b.n	800b21c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800b21a:	2300      	movs	r3, #0
}
 800b21c:	4618      	mov	r0, r3
 800b21e:	370c      	adds	r7, #12
 800b220:	46bd      	mov	sp, r7
 800b222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b226:	4770      	bx	lr

0800b228 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800b228:	b480      	push	{r7}
 800b22a:	b083      	sub	sp, #12
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	689b      	ldr	r3, [r3, #8]
 800b234:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800b238:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b23c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800b244:	bf00      	nop
 800b246:	370c      	adds	r7, #12
 800b248:	46bd      	mov	sp, r7
 800b24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24e:	4770      	bx	lr

0800b250 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800b250:	b480      	push	{r7}
 800b252:	b083      	sub	sp, #12
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	689b      	ldr	r3, [r3, #8]
 800b25c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b260:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b264:	d101      	bne.n	800b26a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800b266:	2301      	movs	r3, #1
 800b268:	e000      	b.n	800b26c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800b26a:	2300      	movs	r3, #0
}
 800b26c:	4618      	mov	r0, r3
 800b26e:	370c      	adds	r7, #12
 800b270:	46bd      	mov	sp, r7
 800b272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b276:	4770      	bx	lr

0800b278 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800b278:	b480      	push	{r7}
 800b27a:	b083      	sub	sp, #12
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	689b      	ldr	r3, [r3, #8]
 800b284:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b288:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b28c:	f043 0201 	orr.w	r2, r3, #1
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800b294:	bf00      	nop
 800b296:	370c      	adds	r7, #12
 800b298:	46bd      	mov	sp, r7
 800b29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29e:	4770      	bx	lr

0800b2a0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800b2a0:	b480      	push	{r7}
 800b2a2:	b083      	sub	sp, #12
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	689b      	ldr	r3, [r3, #8]
 800b2ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b2b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b2b4:	f043 0202 	orr.w	r2, r3, #2
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800b2bc:	bf00      	nop
 800b2be:	370c      	adds	r7, #12
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c6:	4770      	bx	lr

0800b2c8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800b2c8:	b480      	push	{r7}
 800b2ca:	b083      	sub	sp, #12
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	689b      	ldr	r3, [r3, #8]
 800b2d4:	f003 0301 	and.w	r3, r3, #1
 800b2d8:	2b01      	cmp	r3, #1
 800b2da:	d101      	bne.n	800b2e0 <LL_ADC_IsEnabled+0x18>
 800b2dc:	2301      	movs	r3, #1
 800b2de:	e000      	b.n	800b2e2 <LL_ADC_IsEnabled+0x1a>
 800b2e0:	2300      	movs	r3, #0
}
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	370c      	adds	r7, #12
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ec:	4770      	bx	lr

0800b2ee <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800b2ee:	b480      	push	{r7}
 800b2f0:	b083      	sub	sp, #12
 800b2f2:	af00      	add	r7, sp, #0
 800b2f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	689b      	ldr	r3, [r3, #8]
 800b2fa:	f003 0302 	and.w	r3, r3, #2
 800b2fe:	2b02      	cmp	r3, #2
 800b300:	d101      	bne.n	800b306 <LL_ADC_IsDisableOngoing+0x18>
 800b302:	2301      	movs	r3, #1
 800b304:	e000      	b.n	800b308 <LL_ADC_IsDisableOngoing+0x1a>
 800b306:	2300      	movs	r3, #0
}
 800b308:	4618      	mov	r0, r3
 800b30a:	370c      	adds	r7, #12
 800b30c:	46bd      	mov	sp, r7
 800b30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b312:	4770      	bx	lr

0800b314 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800b314:	b480      	push	{r7}
 800b316:	b083      	sub	sp, #12
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	689b      	ldr	r3, [r3, #8]
 800b320:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b324:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b328:	f043 0204 	orr.w	r2, r3, #4
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800b330:	bf00      	nop
 800b332:	370c      	adds	r7, #12
 800b334:	46bd      	mov	sp, r7
 800b336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33a:	4770      	bx	lr

0800b33c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800b33c:	b480      	push	{r7}
 800b33e:	b083      	sub	sp, #12
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	689b      	ldr	r3, [r3, #8]
 800b348:	f003 0304 	and.w	r3, r3, #4
 800b34c:	2b04      	cmp	r3, #4
 800b34e:	d101      	bne.n	800b354 <LL_ADC_REG_IsConversionOngoing+0x18>
 800b350:	2301      	movs	r3, #1
 800b352:	e000      	b.n	800b356 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800b354:	2300      	movs	r3, #0
}
 800b356:	4618      	mov	r0, r3
 800b358:	370c      	adds	r7, #12
 800b35a:	46bd      	mov	sp, r7
 800b35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b360:	4770      	bx	lr

0800b362 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800b362:	b480      	push	{r7}
 800b364:	b083      	sub	sp, #12
 800b366:	af00      	add	r7, sp, #0
 800b368:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	689b      	ldr	r3, [r3, #8]
 800b36e:	f003 0308 	and.w	r3, r3, #8
 800b372:	2b08      	cmp	r3, #8
 800b374:	d101      	bne.n	800b37a <LL_ADC_INJ_IsConversionOngoing+0x18>
 800b376:	2301      	movs	r3, #1
 800b378:	e000      	b.n	800b37c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800b37a:	2300      	movs	r3, #0
}
 800b37c:	4618      	mov	r0, r3
 800b37e:	370c      	adds	r7, #12
 800b380:	46bd      	mov	sp, r7
 800b382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b386:	4770      	bx	lr

0800b388 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800b388:	b590      	push	{r4, r7, lr}
 800b38a:	b089      	sub	sp, #36	@ 0x24
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b390:	2300      	movs	r3, #0
 800b392:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800b394:	2300      	movs	r3, #0
 800b396:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d101      	bne.n	800b3a2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800b39e:	2301      	movs	r3, #1
 800b3a0:	e1a9      	b.n	800b6f6 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	695b      	ldr	r3, [r3, #20]
 800b3a6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d109      	bne.n	800b3c4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800b3b0:	6878      	ldr	r0, [r7, #4]
 800b3b2:	f7f9 fc93 	bl	8004cdc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	2200      	movs	r2, #0
 800b3c0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	f7ff ff19 	bl	800b200 <LL_ADC_IsDeepPowerDownEnabled>
 800b3ce:	4603      	mov	r3, r0
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d004      	beq.n	800b3de <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	4618      	mov	r0, r3
 800b3da:	f7ff feff 	bl	800b1dc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	f7ff ff34 	bl	800b250 <LL_ADC_IsInternalRegulatorEnabled>
 800b3e8:	4603      	mov	r3, r0
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d115      	bne.n	800b41a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	f7ff ff18 	bl	800b228 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b3f8:	4b9c      	ldr	r3, [pc, #624]	@ (800b66c <HAL_ADC_Init+0x2e4>)
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	099b      	lsrs	r3, r3, #6
 800b3fe:	4a9c      	ldr	r2, [pc, #624]	@ (800b670 <HAL_ADC_Init+0x2e8>)
 800b400:	fba2 2303 	umull	r2, r3, r2, r3
 800b404:	099b      	lsrs	r3, r3, #6
 800b406:	3301      	adds	r3, #1
 800b408:	005b      	lsls	r3, r3, #1
 800b40a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800b40c:	e002      	b.n	800b414 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	3b01      	subs	r3, #1
 800b412:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d1f9      	bne.n	800b40e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	4618      	mov	r0, r3
 800b420:	f7ff ff16 	bl	800b250 <LL_ADC_IsInternalRegulatorEnabled>
 800b424:	4603      	mov	r3, r0
 800b426:	2b00      	cmp	r3, #0
 800b428:	d10d      	bne.n	800b446 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b42e:	f043 0210 	orr.w	r2, r3, #16
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b43a:	f043 0201 	orr.w	r2, r3, #1
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800b442:	2301      	movs	r3, #1
 800b444:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	4618      	mov	r0, r3
 800b44c:	f7ff ff76 	bl	800b33c <LL_ADC_REG_IsConversionOngoing>
 800b450:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b456:	f003 0310 	and.w	r3, r3, #16
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	f040 8142 	bne.w	800b6e4 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800b460:	697b      	ldr	r3, [r7, #20]
 800b462:	2b00      	cmp	r3, #0
 800b464:	f040 813e 	bne.w	800b6e4 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b46c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800b470:	f043 0202 	orr.w	r2, r3, #2
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	4618      	mov	r0, r3
 800b47e:	f7ff ff23 	bl	800b2c8 <LL_ADC_IsEnabled>
 800b482:	4603      	mov	r3, r0
 800b484:	2b00      	cmp	r3, #0
 800b486:	d141      	bne.n	800b50c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b490:	d004      	beq.n	800b49c <HAL_ADC_Init+0x114>
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	4a77      	ldr	r2, [pc, #476]	@ (800b674 <HAL_ADC_Init+0x2ec>)
 800b498:	4293      	cmp	r3, r2
 800b49a:	d10f      	bne.n	800b4bc <HAL_ADC_Init+0x134>
 800b49c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800b4a0:	f7ff ff12 	bl	800b2c8 <LL_ADC_IsEnabled>
 800b4a4:	4604      	mov	r4, r0
 800b4a6:	4873      	ldr	r0, [pc, #460]	@ (800b674 <HAL_ADC_Init+0x2ec>)
 800b4a8:	f7ff ff0e 	bl	800b2c8 <LL_ADC_IsEnabled>
 800b4ac:	4603      	mov	r3, r0
 800b4ae:	4323      	orrs	r3, r4
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	bf0c      	ite	eq
 800b4b4:	2301      	moveq	r3, #1
 800b4b6:	2300      	movne	r3, #0
 800b4b8:	b2db      	uxtb	r3, r3
 800b4ba:	e012      	b.n	800b4e2 <HAL_ADC_Init+0x15a>
 800b4bc:	486e      	ldr	r0, [pc, #440]	@ (800b678 <HAL_ADC_Init+0x2f0>)
 800b4be:	f7ff ff03 	bl	800b2c8 <LL_ADC_IsEnabled>
 800b4c2:	4604      	mov	r4, r0
 800b4c4:	486d      	ldr	r0, [pc, #436]	@ (800b67c <HAL_ADC_Init+0x2f4>)
 800b4c6:	f7ff feff 	bl	800b2c8 <LL_ADC_IsEnabled>
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	431c      	orrs	r4, r3
 800b4ce:	486c      	ldr	r0, [pc, #432]	@ (800b680 <HAL_ADC_Init+0x2f8>)
 800b4d0:	f7ff fefa 	bl	800b2c8 <LL_ADC_IsEnabled>
 800b4d4:	4603      	mov	r3, r0
 800b4d6:	4323      	orrs	r3, r4
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	bf0c      	ite	eq
 800b4dc:	2301      	moveq	r3, #1
 800b4de:	2300      	movne	r3, #0
 800b4e0:	b2db      	uxtb	r3, r3
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d012      	beq.n	800b50c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b4ee:	d004      	beq.n	800b4fa <HAL_ADC_Init+0x172>
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	4a5f      	ldr	r2, [pc, #380]	@ (800b674 <HAL_ADC_Init+0x2ec>)
 800b4f6:	4293      	cmp	r3, r2
 800b4f8:	d101      	bne.n	800b4fe <HAL_ADC_Init+0x176>
 800b4fa:	4a62      	ldr	r2, [pc, #392]	@ (800b684 <HAL_ADC_Init+0x2fc>)
 800b4fc:	e000      	b.n	800b500 <HAL_ADC_Init+0x178>
 800b4fe:	4a62      	ldr	r2, [pc, #392]	@ (800b688 <HAL_ADC_Init+0x300>)
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	685b      	ldr	r3, [r3, #4]
 800b504:	4619      	mov	r1, r3
 800b506:	4610      	mov	r0, r2
 800b508:	f7ff fcfa 	bl	800af00 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	7f5b      	ldrb	r3, [r3, #29]
 800b510:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b516:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800b51c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800b522:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b52a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b52c:	4313      	orrs	r3, r2
 800b52e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b536:	2b01      	cmp	r3, #1
 800b538:	d106      	bne.n	800b548 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b53e:	3b01      	subs	r3, #1
 800b540:	045b      	lsls	r3, r3, #17
 800b542:	69ba      	ldr	r2, [r7, #24]
 800b544:	4313      	orrs	r3, r2
 800b546:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d009      	beq.n	800b564 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b554:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b55c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b55e:	69ba      	ldr	r2, [r7, #24]
 800b560:	4313      	orrs	r3, r2
 800b562:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	68da      	ldr	r2, [r3, #12]
 800b56a:	4b48      	ldr	r3, [pc, #288]	@ (800b68c <HAL_ADC_Init+0x304>)
 800b56c:	4013      	ands	r3, r2
 800b56e:	687a      	ldr	r2, [r7, #4]
 800b570:	6812      	ldr	r2, [r2, #0]
 800b572:	69b9      	ldr	r1, [r7, #24]
 800b574:	430b      	orrs	r3, r1
 800b576:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	691b      	ldr	r3, [r3, #16]
 800b57e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	430a      	orrs	r2, r1
 800b58c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	4618      	mov	r0, r3
 800b594:	f7ff fee5 	bl	800b362 <LL_ADC_INJ_IsConversionOngoing>
 800b598:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b59a:	697b      	ldr	r3, [r7, #20]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d17f      	bne.n	800b6a0 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b5a0:	693b      	ldr	r3, [r7, #16]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d17c      	bne.n	800b6a0 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800b5aa:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b5b2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800b5b4:	4313      	orrs	r3, r2
 800b5b6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	68db      	ldr	r3, [r3, #12]
 800b5be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b5c2:	f023 0302 	bic.w	r3, r3, #2
 800b5c6:	687a      	ldr	r2, [r7, #4]
 800b5c8:	6812      	ldr	r2, [r2, #0]
 800b5ca:	69b9      	ldr	r1, [r7, #24]
 800b5cc:	430b      	orrs	r3, r1
 800b5ce:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	691b      	ldr	r3, [r3, #16]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d017      	beq.n	800b608 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	691a      	ldr	r2, [r3, #16]
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800b5e6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b5f0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800b5f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b5f8:	687a      	ldr	r2, [r7, #4]
 800b5fa:	6911      	ldr	r1, [r2, #16]
 800b5fc:	687a      	ldr	r2, [r7, #4]
 800b5fe:	6812      	ldr	r2, [r2, #0]
 800b600:	430b      	orrs	r3, r1
 800b602:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800b606:	e013      	b.n	800b630 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	691a      	ldr	r2, [r3, #16]
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800b616:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b620:	687a      	ldr	r2, [r7, #4]
 800b622:	6812      	ldr	r2, [r2, #0]
 800b624:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800b628:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b62c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b636:	2b01      	cmp	r3, #1
 800b638:	d12a      	bne.n	800b690 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	691b      	ldr	r3, [r3, #16]
 800b640:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b644:	f023 0304 	bic.w	r3, r3, #4
 800b648:	687a      	ldr	r2, [r7, #4]
 800b64a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800b64c:	687a      	ldr	r2, [r7, #4]
 800b64e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b650:	4311      	orrs	r1, r2
 800b652:	687a      	ldr	r2, [r7, #4]
 800b654:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800b656:	4311      	orrs	r1, r2
 800b658:	687a      	ldr	r2, [r7, #4]
 800b65a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b65c:	430a      	orrs	r2, r1
 800b65e:	431a      	orrs	r2, r3
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	f042 0201 	orr.w	r2, r2, #1
 800b668:	611a      	str	r2, [r3, #16]
 800b66a:	e019      	b.n	800b6a0 <HAL_ADC_Init+0x318>
 800b66c:	200005bc 	.word	0x200005bc
 800b670:	053e2d63 	.word	0x053e2d63
 800b674:	50000100 	.word	0x50000100
 800b678:	50000400 	.word	0x50000400
 800b67c:	50000500 	.word	0x50000500
 800b680:	50000600 	.word	0x50000600
 800b684:	50000300 	.word	0x50000300
 800b688:	50000700 	.word	0x50000700
 800b68c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	691a      	ldr	r2, [r3, #16]
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	f022 0201 	bic.w	r2, r2, #1
 800b69e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	695b      	ldr	r3, [r3, #20]
 800b6a4:	2b01      	cmp	r3, #1
 800b6a6:	d10c      	bne.n	800b6c2 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6ae:	f023 010f 	bic.w	r1, r3, #15
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	6a1b      	ldr	r3, [r3, #32]
 800b6b6:	1e5a      	subs	r2, r3, #1
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	430a      	orrs	r2, r1
 800b6be:	631a      	str	r2, [r3, #48]	@ 0x30
 800b6c0:	e007      	b.n	800b6d2 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	f022 020f 	bic.w	r2, r2, #15
 800b6d0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b6d6:	f023 0303 	bic.w	r3, r3, #3
 800b6da:	f043 0201 	orr.w	r2, r3, #1
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b6e2:	e007      	b.n	800b6f4 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b6e8:	f043 0210 	orr.w	r2, r3, #16
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800b6f0:	2301      	movs	r3, #1
 800b6f2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800b6f4:	7ffb      	ldrb	r3, [r7, #31]
}
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	3724      	adds	r7, #36	@ 0x24
 800b6fa:	46bd      	mov	sp, r7
 800b6fc:	bd90      	pop	{r4, r7, pc}
 800b6fe:	bf00      	nop

0800b700 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b086      	sub	sp, #24
 800b704:	af00      	add	r7, sp, #0
 800b706:	60f8      	str	r0, [r7, #12]
 800b708:	60b9      	str	r1, [r7, #8]
 800b70a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b714:	d004      	beq.n	800b720 <HAL_ADC_Start_DMA+0x20>
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	4a5a      	ldr	r2, [pc, #360]	@ (800b884 <HAL_ADC_Start_DMA+0x184>)
 800b71c:	4293      	cmp	r3, r2
 800b71e:	d101      	bne.n	800b724 <HAL_ADC_Start_DMA+0x24>
 800b720:	4b59      	ldr	r3, [pc, #356]	@ (800b888 <HAL_ADC_Start_DMA+0x188>)
 800b722:	e000      	b.n	800b726 <HAL_ADC_Start_DMA+0x26>
 800b724:	4b59      	ldr	r3, [pc, #356]	@ (800b88c <HAL_ADC_Start_DMA+0x18c>)
 800b726:	4618      	mov	r0, r3
 800b728:	f7ff fd4a 	bl	800b1c0 <LL_ADC_GetMultimode>
 800b72c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	4618      	mov	r0, r3
 800b734:	f7ff fe02 	bl	800b33c <LL_ADC_REG_IsConversionOngoing>
 800b738:	4603      	mov	r3, r0
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	f040 809b 	bne.w	800b876 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b746:	2b01      	cmp	r3, #1
 800b748:	d101      	bne.n	800b74e <HAL_ADC_Start_DMA+0x4e>
 800b74a:	2302      	movs	r3, #2
 800b74c:	e096      	b.n	800b87c <HAL_ADC_Start_DMA+0x17c>
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	2201      	movs	r2, #1
 800b752:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	4a4d      	ldr	r2, [pc, #308]	@ (800b890 <HAL_ADC_Start_DMA+0x190>)
 800b75c:	4293      	cmp	r3, r2
 800b75e:	d008      	beq.n	800b772 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b760:	693b      	ldr	r3, [r7, #16]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d005      	beq.n	800b772 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800b766:	693b      	ldr	r3, [r7, #16]
 800b768:	2b05      	cmp	r3, #5
 800b76a:	d002      	beq.n	800b772 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800b76c:	693b      	ldr	r3, [r7, #16]
 800b76e:	2b09      	cmp	r3, #9
 800b770:	d17a      	bne.n	800b868 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800b772:	68f8      	ldr	r0, [r7, #12]
 800b774:	f000 fcf6 	bl	800c164 <ADC_Enable>
 800b778:	4603      	mov	r3, r0
 800b77a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800b77c:	7dfb      	ldrb	r3, [r7, #23]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d16d      	bne.n	800b85e <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b786:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800b78a:	f023 0301 	bic.w	r3, r3, #1
 800b78e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	4a3a      	ldr	r2, [pc, #232]	@ (800b884 <HAL_ADC_Start_DMA+0x184>)
 800b79c:	4293      	cmp	r3, r2
 800b79e:	d009      	beq.n	800b7b4 <HAL_ADC_Start_DMA+0xb4>
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	4a3b      	ldr	r2, [pc, #236]	@ (800b894 <HAL_ADC_Start_DMA+0x194>)
 800b7a6:	4293      	cmp	r3, r2
 800b7a8:	d002      	beq.n	800b7b0 <HAL_ADC_Start_DMA+0xb0>
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	e003      	b.n	800b7b8 <HAL_ADC_Start_DMA+0xb8>
 800b7b0:	4b39      	ldr	r3, [pc, #228]	@ (800b898 <HAL_ADC_Start_DMA+0x198>)
 800b7b2:	e001      	b.n	800b7b8 <HAL_ADC_Start_DMA+0xb8>
 800b7b4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800b7b8:	68fa      	ldr	r2, [r7, #12]
 800b7ba:	6812      	ldr	r2, [r2, #0]
 800b7bc:	4293      	cmp	r3, r2
 800b7be:	d002      	beq.n	800b7c6 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b7c0:	693b      	ldr	r3, [r7, #16]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d105      	bne.n	800b7d2 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b7ca:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b7d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d006      	beq.n	800b7ec <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b7e2:	f023 0206 	bic.w	r2, r3, #6
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	661a      	str	r2, [r3, #96]	@ 0x60
 800b7ea:	e002      	b.n	800b7f2 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7f6:	4a29      	ldr	r2, [pc, #164]	@ (800b89c <HAL_ADC_Start_DMA+0x19c>)
 800b7f8:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7fe:	4a28      	ldr	r2, [pc, #160]	@ (800b8a0 <HAL_ADC_Start_DMA+0x1a0>)
 800b800:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b806:	4a27      	ldr	r2, [pc, #156]	@ (800b8a4 <HAL_ADC_Start_DMA+0x1a4>)
 800b808:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	221c      	movs	r2, #28
 800b810:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	2200      	movs	r2, #0
 800b816:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	685a      	ldr	r2, [r3, #4]
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	f042 0210 	orr.w	r2, r2, #16
 800b828:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	68da      	ldr	r2, [r3, #12]
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	f042 0201 	orr.w	r2, r2, #1
 800b838:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	3340      	adds	r3, #64	@ 0x40
 800b844:	4619      	mov	r1, r3
 800b846:	68ba      	ldr	r2, [r7, #8]
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	f001 f989 	bl	800cb60 <HAL_DMA_Start_IT>
 800b84e:	4603      	mov	r3, r0
 800b850:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	4618      	mov	r0, r3
 800b858:	f7ff fd5c 	bl	800b314 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800b85c:	e00d      	b.n	800b87a <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	2200      	movs	r2, #0
 800b862:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 800b866:	e008      	b.n	800b87a <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800b868:	2301      	movs	r3, #1
 800b86a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	2200      	movs	r2, #0
 800b870:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800b874:	e001      	b.n	800b87a <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800b876:	2302      	movs	r3, #2
 800b878:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800b87a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b87c:	4618      	mov	r0, r3
 800b87e:	3718      	adds	r7, #24
 800b880:	46bd      	mov	sp, r7
 800b882:	bd80      	pop	{r7, pc}
 800b884:	50000100 	.word	0x50000100
 800b888:	50000300 	.word	0x50000300
 800b88c:	50000700 	.word	0x50000700
 800b890:	50000600 	.word	0x50000600
 800b894:	50000500 	.word	0x50000500
 800b898:	50000400 	.word	0x50000400
 800b89c:	0800c34f 	.word	0x0800c34f
 800b8a0:	0800c427 	.word	0x0800c427
 800b8a4:	0800c443 	.word	0x0800c443

0800b8a8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800b8a8:	b480      	push	{r7}
 800b8aa:	b083      	sub	sp, #12
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800b8b0:	bf00      	nop
 800b8b2:	370c      	adds	r7, #12
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ba:	4770      	bx	lr

0800b8bc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	b083      	sub	sp, #12
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800b8c4:	bf00      	nop
 800b8c6:	370c      	adds	r7, #12
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ce:	4770      	bx	lr

0800b8d0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800b8d0:	b480      	push	{r7}
 800b8d2:	b083      	sub	sp, #12
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800b8d8:	bf00      	nop
 800b8da:	370c      	adds	r7, #12
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e2:	4770      	bx	lr

0800b8e4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800b8e4:	b580      	push	{r7, lr}
 800b8e6:	b0b6      	sub	sp, #216	@ 0xd8
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	6078      	str	r0, [r7, #4]
 800b8ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b8fe:	2b01      	cmp	r3, #1
 800b900:	d102      	bne.n	800b908 <HAL_ADC_ConfigChannel+0x24>
 800b902:	2302      	movs	r3, #2
 800b904:	f000 bc13 	b.w	800c12e <HAL_ADC_ConfigChannel+0x84a>
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	2201      	movs	r2, #1
 800b90c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	4618      	mov	r0, r3
 800b916:	f7ff fd11 	bl	800b33c <LL_ADC_REG_IsConversionOngoing>
 800b91a:	4603      	mov	r3, r0
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	f040 83f3 	bne.w	800c108 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	6818      	ldr	r0, [r3, #0]
 800b926:	683b      	ldr	r3, [r7, #0]
 800b928:	6859      	ldr	r1, [r3, #4]
 800b92a:	683b      	ldr	r3, [r7, #0]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	461a      	mov	r2, r3
 800b930:	f7ff fbcb 	bl	800b0ca <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	4618      	mov	r0, r3
 800b93a:	f7ff fcff 	bl	800b33c <LL_ADC_REG_IsConversionOngoing>
 800b93e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	4618      	mov	r0, r3
 800b948:	f7ff fd0b 	bl	800b362 <LL_ADC_INJ_IsConversionOngoing>
 800b94c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b950:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800b954:	2b00      	cmp	r3, #0
 800b956:	f040 81d9 	bne.w	800bd0c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b95a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800b95e:	2b00      	cmp	r3, #0
 800b960:	f040 81d4 	bne.w	800bd0c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800b964:	683b      	ldr	r3, [r7, #0]
 800b966:	689b      	ldr	r3, [r3, #8]
 800b968:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b96c:	d10f      	bne.n	800b98e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	6818      	ldr	r0, [r3, #0]
 800b972:	683b      	ldr	r3, [r7, #0]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	2200      	movs	r2, #0
 800b978:	4619      	mov	r1, r3
 800b97a:	f7ff fbd2 	bl	800b122 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800b986:	4618      	mov	r0, r3
 800b988:	f7ff fb79 	bl	800b07e <LL_ADC_SetSamplingTimeCommonConfig>
 800b98c:	e00e      	b.n	800b9ac <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	6818      	ldr	r0, [r3, #0]
 800b992:	683b      	ldr	r3, [r7, #0]
 800b994:	6819      	ldr	r1, [r3, #0]
 800b996:	683b      	ldr	r3, [r7, #0]
 800b998:	689b      	ldr	r3, [r3, #8]
 800b99a:	461a      	mov	r2, r3
 800b99c:	f7ff fbc1 	bl	800b122 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	2100      	movs	r1, #0
 800b9a6:	4618      	mov	r0, r3
 800b9a8:	f7ff fb69 	bl	800b07e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800b9ac:	683b      	ldr	r3, [r7, #0]
 800b9ae:	695a      	ldr	r2, [r3, #20]
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	68db      	ldr	r3, [r3, #12]
 800b9b6:	08db      	lsrs	r3, r3, #3
 800b9b8:	f003 0303 	and.w	r3, r3, #3
 800b9bc:	005b      	lsls	r3, r3, #1
 800b9be:	fa02 f303 	lsl.w	r3, r2, r3
 800b9c2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800b9c6:	683b      	ldr	r3, [r7, #0]
 800b9c8:	691b      	ldr	r3, [r3, #16]
 800b9ca:	2b04      	cmp	r3, #4
 800b9cc:	d022      	beq.n	800ba14 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	6818      	ldr	r0, [r3, #0]
 800b9d2:	683b      	ldr	r3, [r7, #0]
 800b9d4:	6919      	ldr	r1, [r3, #16]
 800b9d6:	683b      	ldr	r3, [r7, #0]
 800b9d8:	681a      	ldr	r2, [r3, #0]
 800b9da:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b9de:	f7ff fac3 	bl	800af68 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	6818      	ldr	r0, [r3, #0]
 800b9e6:	683b      	ldr	r3, [r7, #0]
 800b9e8:	6919      	ldr	r1, [r3, #16]
 800b9ea:	683b      	ldr	r3, [r7, #0]
 800b9ec:	699b      	ldr	r3, [r3, #24]
 800b9ee:	461a      	mov	r2, r3
 800b9f0:	f7ff fb0f 	bl	800b012 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	6818      	ldr	r0, [r3, #0]
 800b9f8:	683b      	ldr	r3, [r7, #0]
 800b9fa:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800ba00:	2b01      	cmp	r3, #1
 800ba02:	d102      	bne.n	800ba0a <HAL_ADC_ConfigChannel+0x126>
 800ba04:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ba08:	e000      	b.n	800ba0c <HAL_ADC_ConfigChannel+0x128>
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	461a      	mov	r2, r3
 800ba0e:	f7ff fb1b 	bl	800b048 <LL_ADC_SetOffsetSaturation>
 800ba12:	e17b      	b.n	800bd0c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	2100      	movs	r1, #0
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	f7ff fac8 	bl	800afb0 <LL_ADC_GetOffsetChannel>
 800ba20:	4603      	mov	r3, r0
 800ba22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d10a      	bne.n	800ba40 <HAL_ADC_ConfigChannel+0x15c>
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	2100      	movs	r1, #0
 800ba30:	4618      	mov	r0, r3
 800ba32:	f7ff fabd 	bl	800afb0 <LL_ADC_GetOffsetChannel>
 800ba36:	4603      	mov	r3, r0
 800ba38:	0e9b      	lsrs	r3, r3, #26
 800ba3a:	f003 021f 	and.w	r2, r3, #31
 800ba3e:	e01e      	b.n	800ba7e <HAL_ADC_ConfigChannel+0x19a>
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	2100      	movs	r1, #0
 800ba46:	4618      	mov	r0, r3
 800ba48:	f7ff fab2 	bl	800afb0 <LL_ADC_GetOffsetChannel>
 800ba4c:	4603      	mov	r3, r0
 800ba4e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ba52:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800ba56:	fa93 f3a3 	rbit	r3, r3
 800ba5a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800ba5e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ba62:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800ba66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d101      	bne.n	800ba72 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800ba6e:	2320      	movs	r3, #32
 800ba70:	e004      	b.n	800ba7c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800ba72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ba76:	fab3 f383 	clz	r3, r3
 800ba7a:	b2db      	uxtb	r3, r3
 800ba7c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800ba7e:	683b      	ldr	r3, [r7, #0]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d105      	bne.n	800ba96 <HAL_ADC_ConfigChannel+0x1b2>
 800ba8a:	683b      	ldr	r3, [r7, #0]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	0e9b      	lsrs	r3, r3, #26
 800ba90:	f003 031f 	and.w	r3, r3, #31
 800ba94:	e018      	b.n	800bac8 <HAL_ADC_ConfigChannel+0x1e4>
 800ba96:	683b      	ldr	r3, [r7, #0]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ba9e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800baa2:	fa93 f3a3 	rbit	r3, r3
 800baa6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800baaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800baae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800bab2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d101      	bne.n	800babe <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800baba:	2320      	movs	r3, #32
 800babc:	e004      	b.n	800bac8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800babe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bac2:	fab3 f383 	clz	r3, r3
 800bac6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800bac8:	429a      	cmp	r2, r3
 800baca:	d106      	bne.n	800bada <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	2200      	movs	r2, #0
 800bad2:	2100      	movs	r1, #0
 800bad4:	4618      	mov	r0, r3
 800bad6:	f7ff fa81 	bl	800afdc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	2101      	movs	r1, #1
 800bae0:	4618      	mov	r0, r3
 800bae2:	f7ff fa65 	bl	800afb0 <LL_ADC_GetOffsetChannel>
 800bae6:	4603      	mov	r3, r0
 800bae8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800baec:	2b00      	cmp	r3, #0
 800baee:	d10a      	bne.n	800bb06 <HAL_ADC_ConfigChannel+0x222>
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	2101      	movs	r1, #1
 800baf6:	4618      	mov	r0, r3
 800baf8:	f7ff fa5a 	bl	800afb0 <LL_ADC_GetOffsetChannel>
 800bafc:	4603      	mov	r3, r0
 800bafe:	0e9b      	lsrs	r3, r3, #26
 800bb00:	f003 021f 	and.w	r2, r3, #31
 800bb04:	e01e      	b.n	800bb44 <HAL_ADC_ConfigChannel+0x260>
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	2101      	movs	r1, #1
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	f7ff fa4f 	bl	800afb0 <LL_ADC_GetOffsetChannel>
 800bb12:	4603      	mov	r3, r0
 800bb14:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bb18:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bb1c:	fa93 f3a3 	rbit	r3, r3
 800bb20:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800bb24:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bb28:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800bb2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d101      	bne.n	800bb38 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800bb34:	2320      	movs	r3, #32
 800bb36:	e004      	b.n	800bb42 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800bb38:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bb3c:	fab3 f383 	clz	r3, r3
 800bb40:	b2db      	uxtb	r3, r3
 800bb42:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800bb44:	683b      	ldr	r3, [r7, #0]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d105      	bne.n	800bb5c <HAL_ADC_ConfigChannel+0x278>
 800bb50:	683b      	ldr	r3, [r7, #0]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	0e9b      	lsrs	r3, r3, #26
 800bb56:	f003 031f 	and.w	r3, r3, #31
 800bb5a:	e018      	b.n	800bb8e <HAL_ADC_ConfigChannel+0x2aa>
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bb64:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bb68:	fa93 f3a3 	rbit	r3, r3
 800bb6c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800bb70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800bb78:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d101      	bne.n	800bb84 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800bb80:	2320      	movs	r3, #32
 800bb82:	e004      	b.n	800bb8e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800bb84:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bb88:	fab3 f383 	clz	r3, r3
 800bb8c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800bb8e:	429a      	cmp	r2, r3
 800bb90:	d106      	bne.n	800bba0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	2200      	movs	r2, #0
 800bb98:	2101      	movs	r1, #1
 800bb9a:	4618      	mov	r0, r3
 800bb9c:	f7ff fa1e 	bl	800afdc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	2102      	movs	r1, #2
 800bba6:	4618      	mov	r0, r3
 800bba8:	f7ff fa02 	bl	800afb0 <LL_ADC_GetOffsetChannel>
 800bbac:	4603      	mov	r3, r0
 800bbae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d10a      	bne.n	800bbcc <HAL_ADC_ConfigChannel+0x2e8>
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	2102      	movs	r1, #2
 800bbbc:	4618      	mov	r0, r3
 800bbbe:	f7ff f9f7 	bl	800afb0 <LL_ADC_GetOffsetChannel>
 800bbc2:	4603      	mov	r3, r0
 800bbc4:	0e9b      	lsrs	r3, r3, #26
 800bbc6:	f003 021f 	and.w	r2, r3, #31
 800bbca:	e01e      	b.n	800bc0a <HAL_ADC_ConfigChannel+0x326>
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	2102      	movs	r1, #2
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	f7ff f9ec 	bl	800afb0 <LL_ADC_GetOffsetChannel>
 800bbd8:	4603      	mov	r3, r0
 800bbda:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bbde:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bbe2:	fa93 f3a3 	rbit	r3, r3
 800bbe6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800bbea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bbee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800bbf2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d101      	bne.n	800bbfe <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800bbfa:	2320      	movs	r3, #32
 800bbfc:	e004      	b.n	800bc08 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800bbfe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bc02:	fab3 f383 	clz	r3, r3
 800bc06:	b2db      	uxtb	r3, r3
 800bc08:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800bc0a:	683b      	ldr	r3, [r7, #0]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d105      	bne.n	800bc22 <HAL_ADC_ConfigChannel+0x33e>
 800bc16:	683b      	ldr	r3, [r7, #0]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	0e9b      	lsrs	r3, r3, #26
 800bc1c:	f003 031f 	and.w	r3, r3, #31
 800bc20:	e016      	b.n	800bc50 <HAL_ADC_ConfigChannel+0x36c>
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bc2a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bc2e:	fa93 f3a3 	rbit	r3, r3
 800bc32:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800bc34:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bc36:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800bc3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d101      	bne.n	800bc46 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800bc42:	2320      	movs	r3, #32
 800bc44:	e004      	b.n	800bc50 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800bc46:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bc4a:	fab3 f383 	clz	r3, r3
 800bc4e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800bc50:	429a      	cmp	r2, r3
 800bc52:	d106      	bne.n	800bc62 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	2200      	movs	r2, #0
 800bc5a:	2102      	movs	r1, #2
 800bc5c:	4618      	mov	r0, r3
 800bc5e:	f7ff f9bd 	bl	800afdc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	2103      	movs	r1, #3
 800bc68:	4618      	mov	r0, r3
 800bc6a:	f7ff f9a1 	bl	800afb0 <LL_ADC_GetOffsetChannel>
 800bc6e:	4603      	mov	r3, r0
 800bc70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d10a      	bne.n	800bc8e <HAL_ADC_ConfigChannel+0x3aa>
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	2103      	movs	r1, #3
 800bc7e:	4618      	mov	r0, r3
 800bc80:	f7ff f996 	bl	800afb0 <LL_ADC_GetOffsetChannel>
 800bc84:	4603      	mov	r3, r0
 800bc86:	0e9b      	lsrs	r3, r3, #26
 800bc88:	f003 021f 	and.w	r2, r3, #31
 800bc8c:	e017      	b.n	800bcbe <HAL_ADC_ConfigChannel+0x3da>
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	2103      	movs	r1, #3
 800bc94:	4618      	mov	r0, r3
 800bc96:	f7ff f98b 	bl	800afb0 <LL_ADC_GetOffsetChannel>
 800bc9a:	4603      	mov	r3, r0
 800bc9c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bc9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bca0:	fa93 f3a3 	rbit	r3, r3
 800bca4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800bca6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bca8:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800bcaa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d101      	bne.n	800bcb4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800bcb0:	2320      	movs	r3, #32
 800bcb2:	e003      	b.n	800bcbc <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800bcb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bcb6:	fab3 f383 	clz	r3, r3
 800bcba:	b2db      	uxtb	r3, r3
 800bcbc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800bcbe:	683b      	ldr	r3, [r7, #0]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d105      	bne.n	800bcd6 <HAL_ADC_ConfigChannel+0x3f2>
 800bcca:	683b      	ldr	r3, [r7, #0]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	0e9b      	lsrs	r3, r3, #26
 800bcd0:	f003 031f 	and.w	r3, r3, #31
 800bcd4:	e011      	b.n	800bcfa <HAL_ADC_ConfigChannel+0x416>
 800bcd6:	683b      	ldr	r3, [r7, #0]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bcdc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bcde:	fa93 f3a3 	rbit	r3, r3
 800bce2:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800bce4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bce6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800bce8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d101      	bne.n	800bcf2 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800bcee:	2320      	movs	r3, #32
 800bcf0:	e003      	b.n	800bcfa <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800bcf2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcf4:	fab3 f383 	clz	r3, r3
 800bcf8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800bcfa:	429a      	cmp	r2, r3
 800bcfc:	d106      	bne.n	800bd0c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	2200      	movs	r2, #0
 800bd04:	2103      	movs	r1, #3
 800bd06:	4618      	mov	r0, r3
 800bd08:	f7ff f968 	bl	800afdc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	4618      	mov	r0, r3
 800bd12:	f7ff fad9 	bl	800b2c8 <LL_ADC_IsEnabled>
 800bd16:	4603      	mov	r3, r0
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	f040 813d 	bne.w	800bf98 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	6818      	ldr	r0, [r3, #0]
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	6819      	ldr	r1, [r3, #0]
 800bd26:	683b      	ldr	r3, [r7, #0]
 800bd28:	68db      	ldr	r3, [r3, #12]
 800bd2a:	461a      	mov	r2, r3
 800bd2c:	f7ff fa24 	bl	800b178 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800bd30:	683b      	ldr	r3, [r7, #0]
 800bd32:	68db      	ldr	r3, [r3, #12]
 800bd34:	4aa2      	ldr	r2, [pc, #648]	@ (800bfc0 <HAL_ADC_ConfigChannel+0x6dc>)
 800bd36:	4293      	cmp	r3, r2
 800bd38:	f040 812e 	bne.w	800bf98 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d10b      	bne.n	800bd64 <HAL_ADC_ConfigChannel+0x480>
 800bd4c:	683b      	ldr	r3, [r7, #0]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	0e9b      	lsrs	r3, r3, #26
 800bd52:	3301      	adds	r3, #1
 800bd54:	f003 031f 	and.w	r3, r3, #31
 800bd58:	2b09      	cmp	r3, #9
 800bd5a:	bf94      	ite	ls
 800bd5c:	2301      	movls	r3, #1
 800bd5e:	2300      	movhi	r3, #0
 800bd60:	b2db      	uxtb	r3, r3
 800bd62:	e019      	b.n	800bd98 <HAL_ADC_ConfigChannel+0x4b4>
 800bd64:	683b      	ldr	r3, [r7, #0]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bd6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bd6c:	fa93 f3a3 	rbit	r3, r3
 800bd70:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800bd72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bd74:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800bd76:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d101      	bne.n	800bd80 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800bd7c:	2320      	movs	r3, #32
 800bd7e:	e003      	b.n	800bd88 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800bd80:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bd82:	fab3 f383 	clz	r3, r3
 800bd86:	b2db      	uxtb	r3, r3
 800bd88:	3301      	adds	r3, #1
 800bd8a:	f003 031f 	and.w	r3, r3, #31
 800bd8e:	2b09      	cmp	r3, #9
 800bd90:	bf94      	ite	ls
 800bd92:	2301      	movls	r3, #1
 800bd94:	2300      	movhi	r3, #0
 800bd96:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d079      	beq.n	800be90 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800bd9c:	683b      	ldr	r3, [r7, #0]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d107      	bne.n	800bdb8 <HAL_ADC_ConfigChannel+0x4d4>
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	0e9b      	lsrs	r3, r3, #26
 800bdae:	3301      	adds	r3, #1
 800bdb0:	069b      	lsls	r3, r3, #26
 800bdb2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800bdb6:	e015      	b.n	800bde4 <HAL_ADC_ConfigChannel+0x500>
 800bdb8:	683b      	ldr	r3, [r7, #0]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bdbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bdc0:	fa93 f3a3 	rbit	r3, r3
 800bdc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800bdc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bdc8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800bdca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d101      	bne.n	800bdd4 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800bdd0:	2320      	movs	r3, #32
 800bdd2:	e003      	b.n	800bddc <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800bdd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bdd6:	fab3 f383 	clz	r3, r3
 800bdda:	b2db      	uxtb	r3, r3
 800bddc:	3301      	adds	r3, #1
 800bdde:	069b      	lsls	r3, r3, #26
 800bde0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800bde4:	683b      	ldr	r3, [r7, #0]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d109      	bne.n	800be04 <HAL_ADC_ConfigChannel+0x520>
 800bdf0:	683b      	ldr	r3, [r7, #0]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	0e9b      	lsrs	r3, r3, #26
 800bdf6:	3301      	adds	r3, #1
 800bdf8:	f003 031f 	and.w	r3, r3, #31
 800bdfc:	2101      	movs	r1, #1
 800bdfe:	fa01 f303 	lsl.w	r3, r1, r3
 800be02:	e017      	b.n	800be34 <HAL_ADC_ConfigChannel+0x550>
 800be04:	683b      	ldr	r3, [r7, #0]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800be0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be0c:	fa93 f3a3 	rbit	r3, r3
 800be10:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800be12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be14:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800be16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d101      	bne.n	800be20 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800be1c:	2320      	movs	r3, #32
 800be1e:	e003      	b.n	800be28 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800be20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be22:	fab3 f383 	clz	r3, r3
 800be26:	b2db      	uxtb	r3, r3
 800be28:	3301      	adds	r3, #1
 800be2a:	f003 031f 	and.w	r3, r3, #31
 800be2e:	2101      	movs	r1, #1
 800be30:	fa01 f303 	lsl.w	r3, r1, r3
 800be34:	ea42 0103 	orr.w	r1, r2, r3
 800be38:	683b      	ldr	r3, [r7, #0]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800be40:	2b00      	cmp	r3, #0
 800be42:	d10a      	bne.n	800be5a <HAL_ADC_ConfigChannel+0x576>
 800be44:	683b      	ldr	r3, [r7, #0]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	0e9b      	lsrs	r3, r3, #26
 800be4a:	3301      	adds	r3, #1
 800be4c:	f003 021f 	and.w	r2, r3, #31
 800be50:	4613      	mov	r3, r2
 800be52:	005b      	lsls	r3, r3, #1
 800be54:	4413      	add	r3, r2
 800be56:	051b      	lsls	r3, r3, #20
 800be58:	e018      	b.n	800be8c <HAL_ADC_ConfigChannel+0x5a8>
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800be60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be62:	fa93 f3a3 	rbit	r3, r3
 800be66:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800be68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800be6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d101      	bne.n	800be76 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800be72:	2320      	movs	r3, #32
 800be74:	e003      	b.n	800be7e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800be76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be78:	fab3 f383 	clz	r3, r3
 800be7c:	b2db      	uxtb	r3, r3
 800be7e:	3301      	adds	r3, #1
 800be80:	f003 021f 	and.w	r2, r3, #31
 800be84:	4613      	mov	r3, r2
 800be86:	005b      	lsls	r3, r3, #1
 800be88:	4413      	add	r3, r2
 800be8a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800be8c:	430b      	orrs	r3, r1
 800be8e:	e07e      	b.n	800bf8e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800be90:	683b      	ldr	r3, [r7, #0]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d107      	bne.n	800beac <HAL_ADC_ConfigChannel+0x5c8>
 800be9c:	683b      	ldr	r3, [r7, #0]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	0e9b      	lsrs	r3, r3, #26
 800bea2:	3301      	adds	r3, #1
 800bea4:	069b      	lsls	r3, r3, #26
 800bea6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800beaa:	e015      	b.n	800bed8 <HAL_ADC_ConfigChannel+0x5f4>
 800beac:	683b      	ldr	r3, [r7, #0]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800beb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800beb4:	fa93 f3a3 	rbit	r3, r3
 800beb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800beba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bebc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800bebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d101      	bne.n	800bec8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800bec4:	2320      	movs	r3, #32
 800bec6:	e003      	b.n	800bed0 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800bec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beca:	fab3 f383 	clz	r3, r3
 800bece:	b2db      	uxtb	r3, r3
 800bed0:	3301      	adds	r3, #1
 800bed2:	069b      	lsls	r3, r3, #26
 800bed4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800bed8:	683b      	ldr	r3, [r7, #0]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d109      	bne.n	800bef8 <HAL_ADC_ConfigChannel+0x614>
 800bee4:	683b      	ldr	r3, [r7, #0]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	0e9b      	lsrs	r3, r3, #26
 800beea:	3301      	adds	r3, #1
 800beec:	f003 031f 	and.w	r3, r3, #31
 800bef0:	2101      	movs	r1, #1
 800bef2:	fa01 f303 	lsl.w	r3, r1, r3
 800bef6:	e017      	b.n	800bf28 <HAL_ADC_ConfigChannel+0x644>
 800bef8:	683b      	ldr	r3, [r7, #0]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800befe:	6a3b      	ldr	r3, [r7, #32]
 800bf00:	fa93 f3a3 	rbit	r3, r3
 800bf04:	61fb      	str	r3, [r7, #28]
  return result;
 800bf06:	69fb      	ldr	r3, [r7, #28]
 800bf08:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800bf0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d101      	bne.n	800bf14 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800bf10:	2320      	movs	r3, #32
 800bf12:	e003      	b.n	800bf1c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800bf14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf16:	fab3 f383 	clz	r3, r3
 800bf1a:	b2db      	uxtb	r3, r3
 800bf1c:	3301      	adds	r3, #1
 800bf1e:	f003 031f 	and.w	r3, r3, #31
 800bf22:	2101      	movs	r1, #1
 800bf24:	fa01 f303 	lsl.w	r3, r1, r3
 800bf28:	ea42 0103 	orr.w	r1, r2, r3
 800bf2c:	683b      	ldr	r3, [r7, #0]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d10d      	bne.n	800bf54 <HAL_ADC_ConfigChannel+0x670>
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	0e9b      	lsrs	r3, r3, #26
 800bf3e:	3301      	adds	r3, #1
 800bf40:	f003 021f 	and.w	r2, r3, #31
 800bf44:	4613      	mov	r3, r2
 800bf46:	005b      	lsls	r3, r3, #1
 800bf48:	4413      	add	r3, r2
 800bf4a:	3b1e      	subs	r3, #30
 800bf4c:	051b      	lsls	r3, r3, #20
 800bf4e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800bf52:	e01b      	b.n	800bf8c <HAL_ADC_ConfigChannel+0x6a8>
 800bf54:	683b      	ldr	r3, [r7, #0]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bf5a:	697b      	ldr	r3, [r7, #20]
 800bf5c:	fa93 f3a3 	rbit	r3, r3
 800bf60:	613b      	str	r3, [r7, #16]
  return result;
 800bf62:	693b      	ldr	r3, [r7, #16]
 800bf64:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800bf66:	69bb      	ldr	r3, [r7, #24]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d101      	bne.n	800bf70 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800bf6c:	2320      	movs	r3, #32
 800bf6e:	e003      	b.n	800bf78 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800bf70:	69bb      	ldr	r3, [r7, #24]
 800bf72:	fab3 f383 	clz	r3, r3
 800bf76:	b2db      	uxtb	r3, r3
 800bf78:	3301      	adds	r3, #1
 800bf7a:	f003 021f 	and.w	r2, r3, #31
 800bf7e:	4613      	mov	r3, r2
 800bf80:	005b      	lsls	r3, r3, #1
 800bf82:	4413      	add	r3, r2
 800bf84:	3b1e      	subs	r3, #30
 800bf86:	051b      	lsls	r3, r3, #20
 800bf88:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bf8c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800bf8e:	683a      	ldr	r2, [r7, #0]
 800bf90:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bf92:	4619      	mov	r1, r3
 800bf94:	f7ff f8c5 	bl	800b122 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800bf98:	683b      	ldr	r3, [r7, #0]
 800bf9a:	681a      	ldr	r2, [r3, #0]
 800bf9c:	4b09      	ldr	r3, [pc, #36]	@ (800bfc4 <HAL_ADC_ConfigChannel+0x6e0>)
 800bf9e:	4013      	ands	r3, r2
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	f000 80be 	beq.w	800c122 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bfae:	d004      	beq.n	800bfba <HAL_ADC_ConfigChannel+0x6d6>
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	4a04      	ldr	r2, [pc, #16]	@ (800bfc8 <HAL_ADC_ConfigChannel+0x6e4>)
 800bfb6:	4293      	cmp	r3, r2
 800bfb8:	d10a      	bne.n	800bfd0 <HAL_ADC_ConfigChannel+0x6ec>
 800bfba:	4b04      	ldr	r3, [pc, #16]	@ (800bfcc <HAL_ADC_ConfigChannel+0x6e8>)
 800bfbc:	e009      	b.n	800bfd2 <HAL_ADC_ConfigChannel+0x6ee>
 800bfbe:	bf00      	nop
 800bfc0:	407f0000 	.word	0x407f0000
 800bfc4:	80080000 	.word	0x80080000
 800bfc8:	50000100 	.word	0x50000100
 800bfcc:	50000300 	.word	0x50000300
 800bfd0:	4b59      	ldr	r3, [pc, #356]	@ (800c138 <HAL_ADC_ConfigChannel+0x854>)
 800bfd2:	4618      	mov	r0, r3
 800bfd4:	f7fe ffba 	bl	800af4c <LL_ADC_GetCommonPathInternalCh>
 800bfd8:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800bfdc:	683b      	ldr	r3, [r7, #0]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	4a56      	ldr	r2, [pc, #344]	@ (800c13c <HAL_ADC_ConfigChannel+0x858>)
 800bfe2:	4293      	cmp	r3, r2
 800bfe4:	d004      	beq.n	800bff0 <HAL_ADC_ConfigChannel+0x70c>
 800bfe6:	683b      	ldr	r3, [r7, #0]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	4a55      	ldr	r2, [pc, #340]	@ (800c140 <HAL_ADC_ConfigChannel+0x85c>)
 800bfec:	4293      	cmp	r3, r2
 800bfee:	d13a      	bne.n	800c066 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800bff0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bff4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d134      	bne.n	800c066 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c004:	d005      	beq.n	800c012 <HAL_ADC_ConfigChannel+0x72e>
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	4a4e      	ldr	r2, [pc, #312]	@ (800c144 <HAL_ADC_ConfigChannel+0x860>)
 800c00c:	4293      	cmp	r3, r2
 800c00e:	f040 8085 	bne.w	800c11c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c01a:	d004      	beq.n	800c026 <HAL_ADC_ConfigChannel+0x742>
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	4a49      	ldr	r2, [pc, #292]	@ (800c148 <HAL_ADC_ConfigChannel+0x864>)
 800c022:	4293      	cmp	r3, r2
 800c024:	d101      	bne.n	800c02a <HAL_ADC_ConfigChannel+0x746>
 800c026:	4a49      	ldr	r2, [pc, #292]	@ (800c14c <HAL_ADC_ConfigChannel+0x868>)
 800c028:	e000      	b.n	800c02c <HAL_ADC_ConfigChannel+0x748>
 800c02a:	4a43      	ldr	r2, [pc, #268]	@ (800c138 <HAL_ADC_ConfigChannel+0x854>)
 800c02c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800c030:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c034:	4619      	mov	r1, r3
 800c036:	4610      	mov	r0, r2
 800c038:	f7fe ff75 	bl	800af26 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800c03c:	4b44      	ldr	r3, [pc, #272]	@ (800c150 <HAL_ADC_ConfigChannel+0x86c>)
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	099b      	lsrs	r3, r3, #6
 800c042:	4a44      	ldr	r2, [pc, #272]	@ (800c154 <HAL_ADC_ConfigChannel+0x870>)
 800c044:	fba2 2303 	umull	r2, r3, r2, r3
 800c048:	099b      	lsrs	r3, r3, #6
 800c04a:	1c5a      	adds	r2, r3, #1
 800c04c:	4613      	mov	r3, r2
 800c04e:	005b      	lsls	r3, r3, #1
 800c050:	4413      	add	r3, r2
 800c052:	009b      	lsls	r3, r3, #2
 800c054:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800c056:	e002      	b.n	800c05e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	3b01      	subs	r3, #1
 800c05c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	2b00      	cmp	r3, #0
 800c062:	d1f9      	bne.n	800c058 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800c064:	e05a      	b.n	800c11c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800c066:	683b      	ldr	r3, [r7, #0]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	4a3b      	ldr	r2, [pc, #236]	@ (800c158 <HAL_ADC_ConfigChannel+0x874>)
 800c06c:	4293      	cmp	r3, r2
 800c06e:	d125      	bne.n	800c0bc <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800c070:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800c074:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d11f      	bne.n	800c0bc <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	4a31      	ldr	r2, [pc, #196]	@ (800c148 <HAL_ADC_ConfigChannel+0x864>)
 800c082:	4293      	cmp	r3, r2
 800c084:	d104      	bne.n	800c090 <HAL_ADC_ConfigChannel+0x7ac>
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	4a34      	ldr	r2, [pc, #208]	@ (800c15c <HAL_ADC_ConfigChannel+0x878>)
 800c08c:	4293      	cmp	r3, r2
 800c08e:	d047      	beq.n	800c120 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c098:	d004      	beq.n	800c0a4 <HAL_ADC_ConfigChannel+0x7c0>
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	4a2a      	ldr	r2, [pc, #168]	@ (800c148 <HAL_ADC_ConfigChannel+0x864>)
 800c0a0:	4293      	cmp	r3, r2
 800c0a2:	d101      	bne.n	800c0a8 <HAL_ADC_ConfigChannel+0x7c4>
 800c0a4:	4a29      	ldr	r2, [pc, #164]	@ (800c14c <HAL_ADC_ConfigChannel+0x868>)
 800c0a6:	e000      	b.n	800c0aa <HAL_ADC_ConfigChannel+0x7c6>
 800c0a8:	4a23      	ldr	r2, [pc, #140]	@ (800c138 <HAL_ADC_ConfigChannel+0x854>)
 800c0aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800c0ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c0b2:	4619      	mov	r1, r3
 800c0b4:	4610      	mov	r0, r2
 800c0b6:	f7fe ff36 	bl	800af26 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c0ba:	e031      	b.n	800c120 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800c0bc:	683b      	ldr	r3, [r7, #0]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	4a27      	ldr	r2, [pc, #156]	@ (800c160 <HAL_ADC_ConfigChannel+0x87c>)
 800c0c2:	4293      	cmp	r3, r2
 800c0c4:	d12d      	bne.n	800c122 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800c0c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800c0ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d127      	bne.n	800c122 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	4a1c      	ldr	r2, [pc, #112]	@ (800c148 <HAL_ADC_ConfigChannel+0x864>)
 800c0d8:	4293      	cmp	r3, r2
 800c0da:	d022      	beq.n	800c122 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c0e4:	d004      	beq.n	800c0f0 <HAL_ADC_ConfigChannel+0x80c>
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	4a17      	ldr	r2, [pc, #92]	@ (800c148 <HAL_ADC_ConfigChannel+0x864>)
 800c0ec:	4293      	cmp	r3, r2
 800c0ee:	d101      	bne.n	800c0f4 <HAL_ADC_ConfigChannel+0x810>
 800c0f0:	4a16      	ldr	r2, [pc, #88]	@ (800c14c <HAL_ADC_ConfigChannel+0x868>)
 800c0f2:	e000      	b.n	800c0f6 <HAL_ADC_ConfigChannel+0x812>
 800c0f4:	4a10      	ldr	r2, [pc, #64]	@ (800c138 <HAL_ADC_ConfigChannel+0x854>)
 800c0f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800c0fa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800c0fe:	4619      	mov	r1, r3
 800c100:	4610      	mov	r0, r2
 800c102:	f7fe ff10 	bl	800af26 <LL_ADC_SetCommonPathInternalCh>
 800c106:	e00c      	b.n	800c122 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c10c:	f043 0220 	orr.w	r2, r3, #32
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800c114:	2301      	movs	r3, #1
 800c116:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800c11a:	e002      	b.n	800c122 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800c11c:	bf00      	nop
 800c11e:	e000      	b.n	800c122 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c120:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	2200      	movs	r2, #0
 800c126:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800c12a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800c12e:	4618      	mov	r0, r3
 800c130:	37d8      	adds	r7, #216	@ 0xd8
 800c132:	46bd      	mov	sp, r7
 800c134:	bd80      	pop	{r7, pc}
 800c136:	bf00      	nop
 800c138:	50000700 	.word	0x50000700
 800c13c:	c3210000 	.word	0xc3210000
 800c140:	90c00010 	.word	0x90c00010
 800c144:	50000600 	.word	0x50000600
 800c148:	50000100 	.word	0x50000100
 800c14c:	50000300 	.word	0x50000300
 800c150:	200005bc 	.word	0x200005bc
 800c154:	053e2d63 	.word	0x053e2d63
 800c158:	c7520000 	.word	0xc7520000
 800c15c:	50000500 	.word	0x50000500
 800c160:	cb840000 	.word	0xcb840000

0800c164 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800c164:	b580      	push	{r7, lr}
 800c166:	b084      	sub	sp, #16
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800c16c:	2300      	movs	r3, #0
 800c16e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	4618      	mov	r0, r3
 800c176:	f7ff f8a7 	bl	800b2c8 <LL_ADC_IsEnabled>
 800c17a:	4603      	mov	r3, r0
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d176      	bne.n	800c26e <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	689a      	ldr	r2, [r3, #8]
 800c186:	4b3c      	ldr	r3, [pc, #240]	@ (800c278 <ADC_Enable+0x114>)
 800c188:	4013      	ands	r3, r2
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d00d      	beq.n	800c1aa <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c192:	f043 0210 	orr.w	r2, r3, #16
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c19e:	f043 0201 	orr.w	r2, r3, #1
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800c1a6:	2301      	movs	r3, #1
 800c1a8:	e062      	b.n	800c270 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	f7ff f862 	bl	800b278 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c1bc:	d004      	beq.n	800c1c8 <ADC_Enable+0x64>
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	4a2e      	ldr	r2, [pc, #184]	@ (800c27c <ADC_Enable+0x118>)
 800c1c4:	4293      	cmp	r3, r2
 800c1c6:	d101      	bne.n	800c1cc <ADC_Enable+0x68>
 800c1c8:	4b2d      	ldr	r3, [pc, #180]	@ (800c280 <ADC_Enable+0x11c>)
 800c1ca:	e000      	b.n	800c1ce <ADC_Enable+0x6a>
 800c1cc:	4b2d      	ldr	r3, [pc, #180]	@ (800c284 <ADC_Enable+0x120>)
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	f7fe febc 	bl	800af4c <LL_ADC_GetCommonPathInternalCh>
 800c1d4:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800c1d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d013      	beq.n	800c206 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800c1de:	4b2a      	ldr	r3, [pc, #168]	@ (800c288 <ADC_Enable+0x124>)
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	099b      	lsrs	r3, r3, #6
 800c1e4:	4a29      	ldr	r2, [pc, #164]	@ (800c28c <ADC_Enable+0x128>)
 800c1e6:	fba2 2303 	umull	r2, r3, r2, r3
 800c1ea:	099b      	lsrs	r3, r3, #6
 800c1ec:	1c5a      	adds	r2, r3, #1
 800c1ee:	4613      	mov	r3, r2
 800c1f0:	005b      	lsls	r3, r3, #1
 800c1f2:	4413      	add	r3, r2
 800c1f4:	009b      	lsls	r3, r3, #2
 800c1f6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800c1f8:	e002      	b.n	800c200 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800c1fa:	68bb      	ldr	r3, [r7, #8]
 800c1fc:	3b01      	subs	r3, #1
 800c1fe:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800c200:	68bb      	ldr	r3, [r7, #8]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d1f9      	bne.n	800c1fa <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800c206:	f7fe fe4d 	bl	800aea4 <HAL_GetTick>
 800c20a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c20c:	e028      	b.n	800c260 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	4618      	mov	r0, r3
 800c214:	f7ff f858 	bl	800b2c8 <LL_ADC_IsEnabled>
 800c218:	4603      	mov	r3, r0
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d104      	bne.n	800c228 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	4618      	mov	r0, r3
 800c224:	f7ff f828 	bl	800b278 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800c228:	f7fe fe3c 	bl	800aea4 <HAL_GetTick>
 800c22c:	4602      	mov	r2, r0
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	1ad3      	subs	r3, r2, r3
 800c232:	2b02      	cmp	r3, #2
 800c234:	d914      	bls.n	800c260 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	f003 0301 	and.w	r3, r3, #1
 800c240:	2b01      	cmp	r3, #1
 800c242:	d00d      	beq.n	800c260 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c248:	f043 0210 	orr.w	r2, r3, #16
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c254:	f043 0201 	orr.w	r2, r3, #1
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800c25c:	2301      	movs	r3, #1
 800c25e:	e007      	b.n	800c270 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	f003 0301 	and.w	r3, r3, #1
 800c26a:	2b01      	cmp	r3, #1
 800c26c:	d1cf      	bne.n	800c20e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800c26e:	2300      	movs	r3, #0
}
 800c270:	4618      	mov	r0, r3
 800c272:	3710      	adds	r7, #16
 800c274:	46bd      	mov	sp, r7
 800c276:	bd80      	pop	{r7, pc}
 800c278:	8000003f 	.word	0x8000003f
 800c27c:	50000100 	.word	0x50000100
 800c280:	50000300 	.word	0x50000300
 800c284:	50000700 	.word	0x50000700
 800c288:	200005bc 	.word	0x200005bc
 800c28c:	053e2d63 	.word	0x053e2d63

0800c290 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800c290:	b580      	push	{r7, lr}
 800c292:	b084      	sub	sp, #16
 800c294:	af00      	add	r7, sp, #0
 800c296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	4618      	mov	r0, r3
 800c29e:	f7ff f826 	bl	800b2ee <LL_ADC_IsDisableOngoing>
 800c2a2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	f7ff f80d 	bl	800b2c8 <LL_ADC_IsEnabled>
 800c2ae:	4603      	mov	r3, r0
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d047      	beq.n	800c344 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d144      	bne.n	800c344 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	689b      	ldr	r3, [r3, #8]
 800c2c0:	f003 030d 	and.w	r3, r3, #13
 800c2c4:	2b01      	cmp	r3, #1
 800c2c6:	d10c      	bne.n	800c2e2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	4618      	mov	r0, r3
 800c2ce:	f7fe ffe7 	bl	800b2a0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	2203      	movs	r2, #3
 800c2d8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800c2da:	f7fe fde3 	bl	800aea4 <HAL_GetTick>
 800c2de:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800c2e0:	e029      	b.n	800c336 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c2e6:	f043 0210 	orr.w	r2, r3, #16
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c2f2:	f043 0201 	orr.w	r2, r3, #1
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	e023      	b.n	800c346 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800c2fe:	f7fe fdd1 	bl	800aea4 <HAL_GetTick>
 800c302:	4602      	mov	r2, r0
 800c304:	68bb      	ldr	r3, [r7, #8]
 800c306:	1ad3      	subs	r3, r2, r3
 800c308:	2b02      	cmp	r3, #2
 800c30a:	d914      	bls.n	800c336 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	689b      	ldr	r3, [r3, #8]
 800c312:	f003 0301 	and.w	r3, r3, #1
 800c316:	2b00      	cmp	r3, #0
 800c318:	d00d      	beq.n	800c336 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c31e:	f043 0210 	orr.w	r2, r3, #16
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c32a:	f043 0201 	orr.w	r2, r3, #1
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800c332:	2301      	movs	r3, #1
 800c334:	e007      	b.n	800c346 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	689b      	ldr	r3, [r3, #8]
 800c33c:	f003 0301 	and.w	r3, r3, #1
 800c340:	2b00      	cmp	r3, #0
 800c342:	d1dc      	bne.n	800c2fe <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800c344:	2300      	movs	r3, #0
}
 800c346:	4618      	mov	r0, r3
 800c348:	3710      	adds	r7, #16
 800c34a:	46bd      	mov	sp, r7
 800c34c:	bd80      	pop	{r7, pc}

0800c34e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800c34e:	b580      	push	{r7, lr}
 800c350:	b084      	sub	sp, #16
 800c352:	af00      	add	r7, sp, #0
 800c354:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c35a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c360:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c364:	2b00      	cmp	r3, #0
 800c366:	d14b      	bne.n	800c400 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c36c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	f003 0308 	and.w	r3, r3, #8
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d021      	beq.n	800c3c6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	4618      	mov	r0, r3
 800c388:	f7fe fe8c 	bl	800b0a4 <LL_ADC_REG_IsTriggerSourceSWStart>
 800c38c:	4603      	mov	r3, r0
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d032      	beq.n	800c3f8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	68db      	ldr	r3, [r3, #12]
 800c398:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d12b      	bne.n	800c3f8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c3a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c3b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d11f      	bne.n	800c3f8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c3bc:	f043 0201 	orr.w	r2, r3, #1
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c3c4:	e018      	b.n	800c3f8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	68db      	ldr	r3, [r3, #12]
 800c3cc:	f003 0302 	and.w	r3, r3, #2
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d111      	bne.n	800c3f8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c3d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c3e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d105      	bne.n	800c3f8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c3f0:	f043 0201 	orr.w	r2, r3, #1
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800c3f8:	68f8      	ldr	r0, [r7, #12]
 800c3fa:	f7ff fa55 	bl	800b8a8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800c3fe:	e00e      	b.n	800c41e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c404:	f003 0310 	and.w	r3, r3, #16
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d003      	beq.n	800c414 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800c40c:	68f8      	ldr	r0, [r7, #12]
 800c40e:	f7ff fa5f 	bl	800b8d0 <HAL_ADC_ErrorCallback>
}
 800c412:	e004      	b.n	800c41e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c418:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c41a:	6878      	ldr	r0, [r7, #4]
 800c41c:	4798      	blx	r3
}
 800c41e:	bf00      	nop
 800c420:	3710      	adds	r7, #16
 800c422:	46bd      	mov	sp, r7
 800c424:	bd80      	pop	{r7, pc}

0800c426 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800c426:	b580      	push	{r7, lr}
 800c428:	b084      	sub	sp, #16
 800c42a:	af00      	add	r7, sp, #0
 800c42c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c432:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800c434:	68f8      	ldr	r0, [r7, #12]
 800c436:	f7ff fa41 	bl	800b8bc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800c43a:	bf00      	nop
 800c43c:	3710      	adds	r7, #16
 800c43e:	46bd      	mov	sp, r7
 800c440:	bd80      	pop	{r7, pc}

0800c442 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800c442:	b580      	push	{r7, lr}
 800c444:	b084      	sub	sp, #16
 800c446:	af00      	add	r7, sp, #0
 800c448:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c44e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c454:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c460:	f043 0204 	orr.w	r2, r3, #4
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800c468:	68f8      	ldr	r0, [r7, #12]
 800c46a:	f7ff fa31 	bl	800b8d0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800c46e:	bf00      	nop
 800c470:	3710      	adds	r7, #16
 800c472:	46bd      	mov	sp, r7
 800c474:	bd80      	pop	{r7, pc}

0800c476 <LL_ADC_IsEnabled>:
{
 800c476:	b480      	push	{r7}
 800c478:	b083      	sub	sp, #12
 800c47a:	af00      	add	r7, sp, #0
 800c47c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	689b      	ldr	r3, [r3, #8]
 800c482:	f003 0301 	and.w	r3, r3, #1
 800c486:	2b01      	cmp	r3, #1
 800c488:	d101      	bne.n	800c48e <LL_ADC_IsEnabled+0x18>
 800c48a:	2301      	movs	r3, #1
 800c48c:	e000      	b.n	800c490 <LL_ADC_IsEnabled+0x1a>
 800c48e:	2300      	movs	r3, #0
}
 800c490:	4618      	mov	r0, r3
 800c492:	370c      	adds	r7, #12
 800c494:	46bd      	mov	sp, r7
 800c496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c49a:	4770      	bx	lr

0800c49c <LL_ADC_StartCalibration>:
{
 800c49c:	b480      	push	{r7}
 800c49e:	b083      	sub	sp, #12
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
 800c4a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	689b      	ldr	r3, [r3, #8]
 800c4aa:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800c4ae:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800c4b2:	683a      	ldr	r2, [r7, #0]
 800c4b4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800c4b8:	4313      	orrs	r3, r2
 800c4ba:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	609a      	str	r2, [r3, #8]
}
 800c4c2:	bf00      	nop
 800c4c4:	370c      	adds	r7, #12
 800c4c6:	46bd      	mov	sp, r7
 800c4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4cc:	4770      	bx	lr

0800c4ce <LL_ADC_IsCalibrationOnGoing>:
{
 800c4ce:	b480      	push	{r7}
 800c4d0:	b083      	sub	sp, #12
 800c4d2:	af00      	add	r7, sp, #0
 800c4d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	689b      	ldr	r3, [r3, #8]
 800c4da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c4de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c4e2:	d101      	bne.n	800c4e8 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800c4e4:	2301      	movs	r3, #1
 800c4e6:	e000      	b.n	800c4ea <LL_ADC_IsCalibrationOnGoing+0x1c>
 800c4e8:	2300      	movs	r3, #0
}
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	370c      	adds	r7, #12
 800c4ee:	46bd      	mov	sp, r7
 800c4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f4:	4770      	bx	lr

0800c4f6 <LL_ADC_REG_IsConversionOngoing>:
{
 800c4f6:	b480      	push	{r7}
 800c4f8:	b083      	sub	sp, #12
 800c4fa:	af00      	add	r7, sp, #0
 800c4fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	689b      	ldr	r3, [r3, #8]
 800c502:	f003 0304 	and.w	r3, r3, #4
 800c506:	2b04      	cmp	r3, #4
 800c508:	d101      	bne.n	800c50e <LL_ADC_REG_IsConversionOngoing+0x18>
 800c50a:	2301      	movs	r3, #1
 800c50c:	e000      	b.n	800c510 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800c50e:	2300      	movs	r3, #0
}
 800c510:	4618      	mov	r0, r3
 800c512:	370c      	adds	r7, #12
 800c514:	46bd      	mov	sp, r7
 800c516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c51a:	4770      	bx	lr

0800c51c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800c51c:	b580      	push	{r7, lr}
 800c51e:	b084      	sub	sp, #16
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
 800c524:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800c526:	2300      	movs	r3, #0
 800c528:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800c530:	2b01      	cmp	r3, #1
 800c532:	d101      	bne.n	800c538 <HAL_ADCEx_Calibration_Start+0x1c>
 800c534:	2302      	movs	r3, #2
 800c536:	e04d      	b.n	800c5d4 <HAL_ADCEx_Calibration_Start+0xb8>
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	2201      	movs	r2, #1
 800c53c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800c540:	6878      	ldr	r0, [r7, #4]
 800c542:	f7ff fea5 	bl	800c290 <ADC_Disable>
 800c546:	4603      	mov	r3, r0
 800c548:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800c54a:	7bfb      	ldrb	r3, [r7, #15]
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d136      	bne.n	800c5be <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c554:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800c558:	f023 0302 	bic.w	r3, r3, #2
 800c55c:	f043 0202 	orr.w	r2, r3, #2
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	6839      	ldr	r1, [r7, #0]
 800c56a:	4618      	mov	r0, r3
 800c56c:	f7ff ff96 	bl	800c49c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800c570:	e014      	b.n	800c59c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800c572:	68bb      	ldr	r3, [r7, #8]
 800c574:	3301      	adds	r3, #1
 800c576:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800c578:	68bb      	ldr	r3, [r7, #8]
 800c57a:	4a18      	ldr	r2, [pc, #96]	@ (800c5dc <HAL_ADCEx_Calibration_Start+0xc0>)
 800c57c:	4293      	cmp	r3, r2
 800c57e:	d90d      	bls.n	800c59c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c584:	f023 0312 	bic.w	r3, r3, #18
 800c588:	f043 0210 	orr.w	r2, r3, #16
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	2200      	movs	r2, #0
 800c594:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 800c598:	2301      	movs	r3, #1
 800c59a:	e01b      	b.n	800c5d4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	f7ff ff94 	bl	800c4ce <LL_ADC_IsCalibrationOnGoing>
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d1e2      	bne.n	800c572 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c5b0:	f023 0303 	bic.w	r3, r3, #3
 800c5b4:	f043 0201 	orr.w	r2, r3, #1
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c5bc:	e005      	b.n	800c5ca <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c5c2:	f043 0210 	orr.w	r2, r3, #16
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	2200      	movs	r2, #0
 800c5ce:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800c5d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5d4:	4618      	mov	r0, r3
 800c5d6:	3710      	adds	r7, #16
 800c5d8:	46bd      	mov	sp, r7
 800c5da:	bd80      	pop	{r7, pc}
 800c5dc:	0004de01 	.word	0x0004de01

0800c5e0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800c5e0:	b590      	push	{r4, r7, lr}
 800c5e2:	b0a1      	sub	sp, #132	@ 0x84
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	6078      	str	r0, [r7, #4]
 800c5e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800c5f6:	2b01      	cmp	r3, #1
 800c5f8:	d101      	bne.n	800c5fe <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800c5fa:	2302      	movs	r3, #2
 800c5fc:	e0e7      	b.n	800c7ce <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	2201      	movs	r2, #1
 800c602:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800c606:	2300      	movs	r3, #0
 800c608:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800c60a:	2300      	movs	r3, #0
 800c60c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c616:	d102      	bne.n	800c61e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800c618:	4b6f      	ldr	r3, [pc, #444]	@ (800c7d8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c61a:	60bb      	str	r3, [r7, #8]
 800c61c:	e009      	b.n	800c632 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	4a6e      	ldr	r2, [pc, #440]	@ (800c7dc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800c624:	4293      	cmp	r3, r2
 800c626:	d102      	bne.n	800c62e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800c628:	4b6d      	ldr	r3, [pc, #436]	@ (800c7e0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800c62a:	60bb      	str	r3, [r7, #8]
 800c62c:	e001      	b.n	800c632 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800c62e:	2300      	movs	r3, #0
 800c630:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800c632:	68bb      	ldr	r3, [r7, #8]
 800c634:	2b00      	cmp	r3, #0
 800c636:	d10b      	bne.n	800c650 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c63c:	f043 0220 	orr.w	r2, r3, #32
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	2200      	movs	r2, #0
 800c648:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800c64c:	2301      	movs	r3, #1
 800c64e:	e0be      	b.n	800c7ce <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800c650:	68bb      	ldr	r3, [r7, #8]
 800c652:	4618      	mov	r0, r3
 800c654:	f7ff ff4f 	bl	800c4f6 <LL_ADC_REG_IsConversionOngoing>
 800c658:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	4618      	mov	r0, r3
 800c660:	f7ff ff49 	bl	800c4f6 <LL_ADC_REG_IsConversionOngoing>
 800c664:	4603      	mov	r3, r0
 800c666:	2b00      	cmp	r3, #0
 800c668:	f040 80a0 	bne.w	800c7ac <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800c66c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c66e:	2b00      	cmp	r3, #0
 800c670:	f040 809c 	bne.w	800c7ac <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c67c:	d004      	beq.n	800c688 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	4a55      	ldr	r2, [pc, #340]	@ (800c7d8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c684:	4293      	cmp	r3, r2
 800c686:	d101      	bne.n	800c68c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800c688:	4b56      	ldr	r3, [pc, #344]	@ (800c7e4 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800c68a:	e000      	b.n	800c68e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800c68c:	4b56      	ldr	r3, [pc, #344]	@ (800c7e8 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800c68e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c690:	683b      	ldr	r3, [r7, #0]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	2b00      	cmp	r3, #0
 800c696:	d04b      	beq.n	800c730 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800c698:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c69a:	689b      	ldr	r3, [r3, #8]
 800c69c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c6a0:	683b      	ldr	r3, [r7, #0]
 800c6a2:	6859      	ldr	r1, [r3, #4]
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c6aa:	035b      	lsls	r3, r3, #13
 800c6ac:	430b      	orrs	r3, r1
 800c6ae:	431a      	orrs	r2, r3
 800c6b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c6b2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c6bc:	d004      	beq.n	800c6c8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	4a45      	ldr	r2, [pc, #276]	@ (800c7d8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c6c4:	4293      	cmp	r3, r2
 800c6c6:	d10f      	bne.n	800c6e8 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800c6c8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800c6cc:	f7ff fed3 	bl	800c476 <LL_ADC_IsEnabled>
 800c6d0:	4604      	mov	r4, r0
 800c6d2:	4841      	ldr	r0, [pc, #260]	@ (800c7d8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c6d4:	f7ff fecf 	bl	800c476 <LL_ADC_IsEnabled>
 800c6d8:	4603      	mov	r3, r0
 800c6da:	4323      	orrs	r3, r4
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	bf0c      	ite	eq
 800c6e0:	2301      	moveq	r3, #1
 800c6e2:	2300      	movne	r3, #0
 800c6e4:	b2db      	uxtb	r3, r3
 800c6e6:	e012      	b.n	800c70e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800c6e8:	483c      	ldr	r0, [pc, #240]	@ (800c7dc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800c6ea:	f7ff fec4 	bl	800c476 <LL_ADC_IsEnabled>
 800c6ee:	4604      	mov	r4, r0
 800c6f0:	483b      	ldr	r0, [pc, #236]	@ (800c7e0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800c6f2:	f7ff fec0 	bl	800c476 <LL_ADC_IsEnabled>
 800c6f6:	4603      	mov	r3, r0
 800c6f8:	431c      	orrs	r4, r3
 800c6fa:	483c      	ldr	r0, [pc, #240]	@ (800c7ec <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800c6fc:	f7ff febb 	bl	800c476 <LL_ADC_IsEnabled>
 800c700:	4603      	mov	r3, r0
 800c702:	4323      	orrs	r3, r4
 800c704:	2b00      	cmp	r3, #0
 800c706:	bf0c      	ite	eq
 800c708:	2301      	moveq	r3, #1
 800c70a:	2300      	movne	r3, #0
 800c70c:	b2db      	uxtb	r3, r3
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d056      	beq.n	800c7c0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800c712:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c714:	689b      	ldr	r3, [r3, #8]
 800c716:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800c71a:	f023 030f 	bic.w	r3, r3, #15
 800c71e:	683a      	ldr	r2, [r7, #0]
 800c720:	6811      	ldr	r1, [r2, #0]
 800c722:	683a      	ldr	r2, [r7, #0]
 800c724:	6892      	ldr	r2, [r2, #8]
 800c726:	430a      	orrs	r2, r1
 800c728:	431a      	orrs	r2, r3
 800c72a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c72c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c72e:	e047      	b.n	800c7c0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800c730:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c732:	689b      	ldr	r3, [r3, #8]
 800c734:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c738:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c73a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c744:	d004      	beq.n	800c750 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	4a23      	ldr	r2, [pc, #140]	@ (800c7d8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c74c:	4293      	cmp	r3, r2
 800c74e:	d10f      	bne.n	800c770 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800c750:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800c754:	f7ff fe8f 	bl	800c476 <LL_ADC_IsEnabled>
 800c758:	4604      	mov	r4, r0
 800c75a:	481f      	ldr	r0, [pc, #124]	@ (800c7d8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c75c:	f7ff fe8b 	bl	800c476 <LL_ADC_IsEnabled>
 800c760:	4603      	mov	r3, r0
 800c762:	4323      	orrs	r3, r4
 800c764:	2b00      	cmp	r3, #0
 800c766:	bf0c      	ite	eq
 800c768:	2301      	moveq	r3, #1
 800c76a:	2300      	movne	r3, #0
 800c76c:	b2db      	uxtb	r3, r3
 800c76e:	e012      	b.n	800c796 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800c770:	481a      	ldr	r0, [pc, #104]	@ (800c7dc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800c772:	f7ff fe80 	bl	800c476 <LL_ADC_IsEnabled>
 800c776:	4604      	mov	r4, r0
 800c778:	4819      	ldr	r0, [pc, #100]	@ (800c7e0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800c77a:	f7ff fe7c 	bl	800c476 <LL_ADC_IsEnabled>
 800c77e:	4603      	mov	r3, r0
 800c780:	431c      	orrs	r4, r3
 800c782:	481a      	ldr	r0, [pc, #104]	@ (800c7ec <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800c784:	f7ff fe77 	bl	800c476 <LL_ADC_IsEnabled>
 800c788:	4603      	mov	r3, r0
 800c78a:	4323      	orrs	r3, r4
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	bf0c      	ite	eq
 800c790:	2301      	moveq	r3, #1
 800c792:	2300      	movne	r3, #0
 800c794:	b2db      	uxtb	r3, r3
 800c796:	2b00      	cmp	r3, #0
 800c798:	d012      	beq.n	800c7c0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800c79a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c79c:	689b      	ldr	r3, [r3, #8]
 800c79e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800c7a2:	f023 030f 	bic.w	r3, r3, #15
 800c7a6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c7a8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c7aa:	e009      	b.n	800c7c0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c7b0:	f043 0220 	orr.w	r2, r3, #32
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800c7b8:	2301      	movs	r3, #1
 800c7ba:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800c7be:	e000      	b.n	800c7c2 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c7c0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800c7ca:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	3784      	adds	r7, #132	@ 0x84
 800c7d2:	46bd      	mov	sp, r7
 800c7d4:	bd90      	pop	{r4, r7, pc}
 800c7d6:	bf00      	nop
 800c7d8:	50000100 	.word	0x50000100
 800c7dc:	50000400 	.word	0x50000400
 800c7e0:	50000500 	.word	0x50000500
 800c7e4:	50000300 	.word	0x50000300
 800c7e8:	50000700 	.word	0x50000700
 800c7ec:	50000600 	.word	0x50000600

0800c7f0 <__NVIC_SetPriorityGrouping>:
{
 800c7f0:	b480      	push	{r7}
 800c7f2:	b085      	sub	sp, #20
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	f003 0307 	and.w	r3, r3, #7
 800c7fe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800c800:	4b0c      	ldr	r3, [pc, #48]	@ (800c834 <__NVIC_SetPriorityGrouping+0x44>)
 800c802:	68db      	ldr	r3, [r3, #12]
 800c804:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800c806:	68ba      	ldr	r2, [r7, #8]
 800c808:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800c80c:	4013      	ands	r3, r2
 800c80e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800c814:	68bb      	ldr	r3, [r7, #8]
 800c816:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800c818:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800c81c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c820:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800c822:	4a04      	ldr	r2, [pc, #16]	@ (800c834 <__NVIC_SetPriorityGrouping+0x44>)
 800c824:	68bb      	ldr	r3, [r7, #8]
 800c826:	60d3      	str	r3, [r2, #12]
}
 800c828:	bf00      	nop
 800c82a:	3714      	adds	r7, #20
 800c82c:	46bd      	mov	sp, r7
 800c82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c832:	4770      	bx	lr
 800c834:	e000ed00 	.word	0xe000ed00

0800c838 <__NVIC_GetPriorityGrouping>:
{
 800c838:	b480      	push	{r7}
 800c83a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800c83c:	4b04      	ldr	r3, [pc, #16]	@ (800c850 <__NVIC_GetPriorityGrouping+0x18>)
 800c83e:	68db      	ldr	r3, [r3, #12]
 800c840:	0a1b      	lsrs	r3, r3, #8
 800c842:	f003 0307 	and.w	r3, r3, #7
}
 800c846:	4618      	mov	r0, r3
 800c848:	46bd      	mov	sp, r7
 800c84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c84e:	4770      	bx	lr
 800c850:	e000ed00 	.word	0xe000ed00

0800c854 <__NVIC_EnableIRQ>:
{
 800c854:	b480      	push	{r7}
 800c856:	b083      	sub	sp, #12
 800c858:	af00      	add	r7, sp, #0
 800c85a:	4603      	mov	r3, r0
 800c85c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c85e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c862:	2b00      	cmp	r3, #0
 800c864:	db0b      	blt.n	800c87e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c866:	79fb      	ldrb	r3, [r7, #7]
 800c868:	f003 021f 	and.w	r2, r3, #31
 800c86c:	4907      	ldr	r1, [pc, #28]	@ (800c88c <__NVIC_EnableIRQ+0x38>)
 800c86e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c872:	095b      	lsrs	r3, r3, #5
 800c874:	2001      	movs	r0, #1
 800c876:	fa00 f202 	lsl.w	r2, r0, r2
 800c87a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800c87e:	bf00      	nop
 800c880:	370c      	adds	r7, #12
 800c882:	46bd      	mov	sp, r7
 800c884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c888:	4770      	bx	lr
 800c88a:	bf00      	nop
 800c88c:	e000e100 	.word	0xe000e100

0800c890 <__NVIC_SetPriority>:
{
 800c890:	b480      	push	{r7}
 800c892:	b083      	sub	sp, #12
 800c894:	af00      	add	r7, sp, #0
 800c896:	4603      	mov	r3, r0
 800c898:	6039      	str	r1, [r7, #0]
 800c89a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c89c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	db0a      	blt.n	800c8ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c8a4:	683b      	ldr	r3, [r7, #0]
 800c8a6:	b2da      	uxtb	r2, r3
 800c8a8:	490c      	ldr	r1, [pc, #48]	@ (800c8dc <__NVIC_SetPriority+0x4c>)
 800c8aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c8ae:	0112      	lsls	r2, r2, #4
 800c8b0:	b2d2      	uxtb	r2, r2
 800c8b2:	440b      	add	r3, r1
 800c8b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800c8b8:	e00a      	b.n	800c8d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c8ba:	683b      	ldr	r3, [r7, #0]
 800c8bc:	b2da      	uxtb	r2, r3
 800c8be:	4908      	ldr	r1, [pc, #32]	@ (800c8e0 <__NVIC_SetPriority+0x50>)
 800c8c0:	79fb      	ldrb	r3, [r7, #7]
 800c8c2:	f003 030f 	and.w	r3, r3, #15
 800c8c6:	3b04      	subs	r3, #4
 800c8c8:	0112      	lsls	r2, r2, #4
 800c8ca:	b2d2      	uxtb	r2, r2
 800c8cc:	440b      	add	r3, r1
 800c8ce:	761a      	strb	r2, [r3, #24]
}
 800c8d0:	bf00      	nop
 800c8d2:	370c      	adds	r7, #12
 800c8d4:	46bd      	mov	sp, r7
 800c8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8da:	4770      	bx	lr
 800c8dc:	e000e100 	.word	0xe000e100
 800c8e0:	e000ed00 	.word	0xe000ed00

0800c8e4 <NVIC_EncodePriority>:
{
 800c8e4:	b480      	push	{r7}
 800c8e6:	b089      	sub	sp, #36	@ 0x24
 800c8e8:	af00      	add	r7, sp, #0
 800c8ea:	60f8      	str	r0, [r7, #12]
 800c8ec:	60b9      	str	r1, [r7, #8]
 800c8ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	f003 0307 	and.w	r3, r3, #7
 800c8f6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800c8f8:	69fb      	ldr	r3, [r7, #28]
 800c8fa:	f1c3 0307 	rsb	r3, r3, #7
 800c8fe:	2b04      	cmp	r3, #4
 800c900:	bf28      	it	cs
 800c902:	2304      	movcs	r3, #4
 800c904:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800c906:	69fb      	ldr	r3, [r7, #28]
 800c908:	3304      	adds	r3, #4
 800c90a:	2b06      	cmp	r3, #6
 800c90c:	d902      	bls.n	800c914 <NVIC_EncodePriority+0x30>
 800c90e:	69fb      	ldr	r3, [r7, #28]
 800c910:	3b03      	subs	r3, #3
 800c912:	e000      	b.n	800c916 <NVIC_EncodePriority+0x32>
 800c914:	2300      	movs	r3, #0
 800c916:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c918:	f04f 32ff 	mov.w	r2, #4294967295
 800c91c:	69bb      	ldr	r3, [r7, #24]
 800c91e:	fa02 f303 	lsl.w	r3, r2, r3
 800c922:	43da      	mvns	r2, r3
 800c924:	68bb      	ldr	r3, [r7, #8]
 800c926:	401a      	ands	r2, r3
 800c928:	697b      	ldr	r3, [r7, #20]
 800c92a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800c92c:	f04f 31ff 	mov.w	r1, #4294967295
 800c930:	697b      	ldr	r3, [r7, #20]
 800c932:	fa01 f303 	lsl.w	r3, r1, r3
 800c936:	43d9      	mvns	r1, r3
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c93c:	4313      	orrs	r3, r2
}
 800c93e:	4618      	mov	r0, r3
 800c940:	3724      	adds	r7, #36	@ 0x24
 800c942:	46bd      	mov	sp, r7
 800c944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c948:	4770      	bx	lr
	...

0800c94c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800c94c:	b580      	push	{r7, lr}
 800c94e:	b082      	sub	sp, #8
 800c950:	af00      	add	r7, sp, #0
 800c952:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	3b01      	subs	r3, #1
 800c958:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c95c:	d301      	bcc.n	800c962 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800c95e:	2301      	movs	r3, #1
 800c960:	e00f      	b.n	800c982 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800c962:	4a0a      	ldr	r2, [pc, #40]	@ (800c98c <SysTick_Config+0x40>)
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	3b01      	subs	r3, #1
 800c968:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800c96a:	210f      	movs	r1, #15
 800c96c:	f04f 30ff 	mov.w	r0, #4294967295
 800c970:	f7ff ff8e 	bl	800c890 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800c974:	4b05      	ldr	r3, [pc, #20]	@ (800c98c <SysTick_Config+0x40>)
 800c976:	2200      	movs	r2, #0
 800c978:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800c97a:	4b04      	ldr	r3, [pc, #16]	@ (800c98c <SysTick_Config+0x40>)
 800c97c:	2207      	movs	r2, #7
 800c97e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800c980:	2300      	movs	r3, #0
}
 800c982:	4618      	mov	r0, r3
 800c984:	3708      	adds	r7, #8
 800c986:	46bd      	mov	sp, r7
 800c988:	bd80      	pop	{r7, pc}
 800c98a:	bf00      	nop
 800c98c:	e000e010 	.word	0xe000e010

0800c990 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c990:	b580      	push	{r7, lr}
 800c992:	b082      	sub	sp, #8
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800c998:	6878      	ldr	r0, [r7, #4]
 800c99a:	f7ff ff29 	bl	800c7f0 <__NVIC_SetPriorityGrouping>
}
 800c99e:	bf00      	nop
 800c9a0:	3708      	adds	r7, #8
 800c9a2:	46bd      	mov	sp, r7
 800c9a4:	bd80      	pop	{r7, pc}

0800c9a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c9a6:	b580      	push	{r7, lr}
 800c9a8:	b086      	sub	sp, #24
 800c9aa:	af00      	add	r7, sp, #0
 800c9ac:	4603      	mov	r3, r0
 800c9ae:	60b9      	str	r1, [r7, #8]
 800c9b0:	607a      	str	r2, [r7, #4]
 800c9b2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800c9b4:	f7ff ff40 	bl	800c838 <__NVIC_GetPriorityGrouping>
 800c9b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800c9ba:	687a      	ldr	r2, [r7, #4]
 800c9bc:	68b9      	ldr	r1, [r7, #8]
 800c9be:	6978      	ldr	r0, [r7, #20]
 800c9c0:	f7ff ff90 	bl	800c8e4 <NVIC_EncodePriority>
 800c9c4:	4602      	mov	r2, r0
 800c9c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c9ca:	4611      	mov	r1, r2
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	f7ff ff5f 	bl	800c890 <__NVIC_SetPriority>
}
 800c9d2:	bf00      	nop
 800c9d4:	3718      	adds	r7, #24
 800c9d6:	46bd      	mov	sp, r7
 800c9d8:	bd80      	pop	{r7, pc}

0800c9da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c9da:	b580      	push	{r7, lr}
 800c9dc:	b082      	sub	sp, #8
 800c9de:	af00      	add	r7, sp, #0
 800c9e0:	4603      	mov	r3, r0
 800c9e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800c9e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c9e8:	4618      	mov	r0, r3
 800c9ea:	f7ff ff33 	bl	800c854 <__NVIC_EnableIRQ>
}
 800c9ee:	bf00      	nop
 800c9f0:	3708      	adds	r7, #8
 800c9f2:	46bd      	mov	sp, r7
 800c9f4:	bd80      	pop	{r7, pc}

0800c9f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800c9f6:	b580      	push	{r7, lr}
 800c9f8:	b082      	sub	sp, #8
 800c9fa:	af00      	add	r7, sp, #0
 800c9fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800c9fe:	6878      	ldr	r0, [r7, #4]
 800ca00:	f7ff ffa4 	bl	800c94c <SysTick_Config>
 800ca04:	4603      	mov	r3, r0
}
 800ca06:	4618      	mov	r0, r3
 800ca08:	3708      	adds	r7, #8
 800ca0a:	46bd      	mov	sp, r7
 800ca0c:	bd80      	pop	{r7, pc}
	...

0800ca10 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800ca10:	b580      	push	{r7, lr}
 800ca12:	b084      	sub	sp, #16
 800ca14:	af00      	add	r7, sp, #0
 800ca16:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d101      	bne.n	800ca22 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800ca1e:	2301      	movs	r3, #1
 800ca20:	e08d      	b.n	800cb3e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	461a      	mov	r2, r3
 800ca28:	4b47      	ldr	r3, [pc, #284]	@ (800cb48 <HAL_DMA_Init+0x138>)
 800ca2a:	429a      	cmp	r2, r3
 800ca2c:	d80f      	bhi.n	800ca4e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	461a      	mov	r2, r3
 800ca34:	4b45      	ldr	r3, [pc, #276]	@ (800cb4c <HAL_DMA_Init+0x13c>)
 800ca36:	4413      	add	r3, r2
 800ca38:	4a45      	ldr	r2, [pc, #276]	@ (800cb50 <HAL_DMA_Init+0x140>)
 800ca3a:	fba2 2303 	umull	r2, r3, r2, r3
 800ca3e:	091b      	lsrs	r3, r3, #4
 800ca40:	009a      	lsls	r2, r3, #2
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	4a42      	ldr	r2, [pc, #264]	@ (800cb54 <HAL_DMA_Init+0x144>)
 800ca4a:	641a      	str	r2, [r3, #64]	@ 0x40
 800ca4c:	e00e      	b.n	800ca6c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	461a      	mov	r2, r3
 800ca54:	4b40      	ldr	r3, [pc, #256]	@ (800cb58 <HAL_DMA_Init+0x148>)
 800ca56:	4413      	add	r3, r2
 800ca58:	4a3d      	ldr	r2, [pc, #244]	@ (800cb50 <HAL_DMA_Init+0x140>)
 800ca5a:	fba2 2303 	umull	r2, r3, r2, r3
 800ca5e:	091b      	lsrs	r3, r3, #4
 800ca60:	009a      	lsls	r2, r3, #2
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	4a3c      	ldr	r2, [pc, #240]	@ (800cb5c <HAL_DMA_Init+0x14c>)
 800ca6a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	2202      	movs	r2, #2
 800ca70:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800ca82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca86:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800ca90:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	691b      	ldr	r3, [r3, #16]
 800ca96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ca9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	699b      	ldr	r3, [r3, #24]
 800caa2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800caa8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	6a1b      	ldr	r3, [r3, #32]
 800caae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800cab0:	68fa      	ldr	r2, [r7, #12]
 800cab2:	4313      	orrs	r3, r2
 800cab4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	68fa      	ldr	r2, [r7, #12]
 800cabc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800cabe:	6878      	ldr	r0, [r7, #4]
 800cac0:	f000 fa76 	bl	800cfb0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	689b      	ldr	r3, [r3, #8]
 800cac8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cacc:	d102      	bne.n	800cad4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	2200      	movs	r2, #0
 800cad2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	685a      	ldr	r2, [r3, #4]
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cadc:	b2d2      	uxtb	r2, r2
 800cade:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cae4:	687a      	ldr	r2, [r7, #4]
 800cae6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800cae8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	685b      	ldr	r3, [r3, #4]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d010      	beq.n	800cb14 <HAL_DMA_Init+0x104>
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	685b      	ldr	r3, [r3, #4]
 800caf6:	2b04      	cmp	r3, #4
 800caf8:	d80c      	bhi.n	800cb14 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800cafa:	6878      	ldr	r0, [r7, #4]
 800cafc:	f000 fa96 	bl	800d02c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb04:	2200      	movs	r2, #0
 800cb06:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cb0c:	687a      	ldr	r2, [r7, #4]
 800cb0e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800cb10:	605a      	str	r2, [r3, #4]
 800cb12:	e008      	b.n	800cb26 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	2200      	movs	r2, #0
 800cb18:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	2200      	movs	r2, #0
 800cb1e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	2200      	movs	r2, #0
 800cb24:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	2200      	movs	r2, #0
 800cb2a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	2201      	movs	r2, #1
 800cb30:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	2200      	movs	r2, #0
 800cb38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800cb3c:	2300      	movs	r3, #0
}
 800cb3e:	4618      	mov	r0, r3
 800cb40:	3710      	adds	r7, #16
 800cb42:	46bd      	mov	sp, r7
 800cb44:	bd80      	pop	{r7, pc}
 800cb46:	bf00      	nop
 800cb48:	40020407 	.word	0x40020407
 800cb4c:	bffdfff8 	.word	0xbffdfff8
 800cb50:	cccccccd 	.word	0xcccccccd
 800cb54:	40020000 	.word	0x40020000
 800cb58:	bffdfbf8 	.word	0xbffdfbf8
 800cb5c:	40020400 	.word	0x40020400

0800cb60 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800cb60:	b580      	push	{r7, lr}
 800cb62:	b086      	sub	sp, #24
 800cb64:	af00      	add	r7, sp, #0
 800cb66:	60f8      	str	r0, [r7, #12]
 800cb68:	60b9      	str	r1, [r7, #8]
 800cb6a:	607a      	str	r2, [r7, #4]
 800cb6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cb6e:	2300      	movs	r3, #0
 800cb70:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800cb78:	2b01      	cmp	r3, #1
 800cb7a:	d101      	bne.n	800cb80 <HAL_DMA_Start_IT+0x20>
 800cb7c:	2302      	movs	r3, #2
 800cb7e:	e066      	b.n	800cc4e <HAL_DMA_Start_IT+0xee>
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	2201      	movs	r2, #1
 800cb84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800cb8e:	b2db      	uxtb	r3, r3
 800cb90:	2b01      	cmp	r3, #1
 800cb92:	d155      	bne.n	800cc40 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	2202      	movs	r2, #2
 800cb98:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	2200      	movs	r2, #0
 800cba0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	681a      	ldr	r2, [r3, #0]
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	f022 0201 	bic.w	r2, r2, #1
 800cbb0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800cbb2:	683b      	ldr	r3, [r7, #0]
 800cbb4:	687a      	ldr	r2, [r7, #4]
 800cbb6:	68b9      	ldr	r1, [r7, #8]
 800cbb8:	68f8      	ldr	r0, [r7, #12]
 800cbba:	f000 f9bb 	bl	800cf34 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d008      	beq.n	800cbd8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	681a      	ldr	r2, [r3, #0]
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	f042 020e 	orr.w	r2, r2, #14
 800cbd4:	601a      	str	r2, [r3, #0]
 800cbd6:	e00f      	b.n	800cbf8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	681a      	ldr	r2, [r3, #0]
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	f022 0204 	bic.w	r2, r2, #4
 800cbe6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	681a      	ldr	r2, [r3, #0]
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	f042 020a 	orr.w	r2, r2, #10
 800cbf6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d007      	beq.n	800cc16 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cc0a:	681a      	ldr	r2, [r3, #0]
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cc10:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800cc14:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d007      	beq.n	800cc2e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc22:	681a      	ldr	r2, [r3, #0]
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800cc2c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	681a      	ldr	r2, [r3, #0]
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	f042 0201 	orr.w	r2, r2, #1
 800cc3c:	601a      	str	r2, [r3, #0]
 800cc3e:	e005      	b.n	800cc4c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	2200      	movs	r2, #0
 800cc44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800cc48:	2302      	movs	r3, #2
 800cc4a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800cc4c:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc4e:	4618      	mov	r0, r3
 800cc50:	3718      	adds	r7, #24
 800cc52:	46bd      	mov	sp, r7
 800cc54:	bd80      	pop	{r7, pc}

0800cc56 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800cc56:	b480      	push	{r7}
 800cc58:	b085      	sub	sp, #20
 800cc5a:	af00      	add	r7, sp, #0
 800cc5c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cc5e:	2300      	movs	r3, #0
 800cc60:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800cc68:	b2db      	uxtb	r3, r3
 800cc6a:	2b02      	cmp	r3, #2
 800cc6c:	d005      	beq.n	800cc7a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	2204      	movs	r2, #4
 800cc72:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800cc74:	2301      	movs	r3, #1
 800cc76:	73fb      	strb	r3, [r7, #15]
 800cc78:	e037      	b.n	800ccea <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	681a      	ldr	r2, [r3, #0]
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	f022 020e 	bic.w	r2, r2, #14
 800cc88:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cc8e:	681a      	ldr	r2, [r3, #0]
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cc94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cc98:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	681a      	ldr	r2, [r3, #0]
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	f022 0201 	bic.w	r2, r2, #1
 800cca8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ccae:	f003 021f 	and.w	r2, r3, #31
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ccb6:	2101      	movs	r1, #1
 800ccb8:	fa01 f202 	lsl.w	r2, r1, r2
 800ccbc:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ccc2:	687a      	ldr	r2, [r7, #4]
 800ccc4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800ccc6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d00c      	beq.n	800ccea <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ccd4:	681a      	ldr	r2, [r3, #0]
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ccda:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ccde:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cce4:	687a      	ldr	r2, [r7, #4]
 800cce6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800cce8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	2201      	movs	r2, #1
 800ccee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	2200      	movs	r2, #0
 800ccf6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800ccfa:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccfc:	4618      	mov	r0, r3
 800ccfe:	3714      	adds	r7, #20
 800cd00:	46bd      	mov	sp, r7
 800cd02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd06:	4770      	bx	lr

0800cd08 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800cd08:	b580      	push	{r7, lr}
 800cd0a:	b084      	sub	sp, #16
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cd10:	2300      	movs	r3, #0
 800cd12:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800cd1a:	b2db      	uxtb	r3, r3
 800cd1c:	2b02      	cmp	r3, #2
 800cd1e:	d00d      	beq.n	800cd3c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	2204      	movs	r2, #4
 800cd24:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	2201      	movs	r2, #1
 800cd2a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	2200      	movs	r2, #0
 800cd32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800cd36:	2301      	movs	r3, #1
 800cd38:	73fb      	strb	r3, [r7, #15]
 800cd3a:	e047      	b.n	800cdcc <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	681a      	ldr	r2, [r3, #0]
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	f022 020e 	bic.w	r2, r2, #14
 800cd4a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	681a      	ldr	r2, [r3, #0]
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	f022 0201 	bic.w	r2, r2, #1
 800cd5a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cd60:	681a      	ldr	r2, [r3, #0]
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cd66:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cd6a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd70:	f003 021f 	and.w	r2, r3, #31
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cd78:	2101      	movs	r1, #1
 800cd7a:	fa01 f202 	lsl.w	r2, r1, r2
 800cd7e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cd84:	687a      	ldr	r2, [r7, #4]
 800cd86:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800cd88:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d00c      	beq.n	800cdac <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd96:	681a      	ldr	r2, [r3, #0]
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cda0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cda6:	687a      	ldr	r2, [r7, #4]
 800cda8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800cdaa:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	2201      	movs	r2, #1
 800cdb0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d003      	beq.n	800cdcc <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdc8:	6878      	ldr	r0, [r7, #4]
 800cdca:	4798      	blx	r3
    }
  }
  return status;
 800cdcc:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdce:	4618      	mov	r0, r3
 800cdd0:	3710      	adds	r7, #16
 800cdd2:	46bd      	mov	sp, r7
 800cdd4:	bd80      	pop	{r7, pc}

0800cdd6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800cdd6:	b580      	push	{r7, lr}
 800cdd8:	b084      	sub	sp, #16
 800cdda:	af00      	add	r7, sp, #0
 800cddc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cdf2:	f003 031f 	and.w	r3, r3, #31
 800cdf6:	2204      	movs	r2, #4
 800cdf8:	409a      	lsls	r2, r3
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	4013      	ands	r3, r2
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d026      	beq.n	800ce50 <HAL_DMA_IRQHandler+0x7a>
 800ce02:	68bb      	ldr	r3, [r7, #8]
 800ce04:	f003 0304 	and.w	r3, r3, #4
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d021      	beq.n	800ce50 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	f003 0320 	and.w	r3, r3, #32
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d107      	bne.n	800ce2a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	681a      	ldr	r2, [r3, #0]
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	f022 0204 	bic.w	r2, r2, #4
 800ce28:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce2e:	f003 021f 	and.w	r2, r3, #31
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce36:	2104      	movs	r1, #4
 800ce38:	fa01 f202 	lsl.w	r2, r1, r2
 800ce3c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d071      	beq.n	800cf2a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce4a:	6878      	ldr	r0, [r7, #4]
 800ce4c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800ce4e:	e06c      	b.n	800cf2a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce54:	f003 031f 	and.w	r3, r3, #31
 800ce58:	2202      	movs	r2, #2
 800ce5a:	409a      	lsls	r2, r3
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	4013      	ands	r3, r2
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d02e      	beq.n	800cec2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800ce64:	68bb      	ldr	r3, [r7, #8]
 800ce66:	f003 0302 	and.w	r3, r3, #2
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d029      	beq.n	800cec2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	f003 0320 	and.w	r3, r3, #32
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d10b      	bne.n	800ce94 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	681a      	ldr	r2, [r3, #0]
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	f022 020a 	bic.w	r2, r2, #10
 800ce8a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	2201      	movs	r2, #1
 800ce90:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce98:	f003 021f 	and.w	r2, r3, #31
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cea0:	2102      	movs	r1, #2
 800cea2:	fa01 f202 	lsl.w	r2, r1, r2
 800cea6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	2200      	movs	r2, #0
 800ceac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d038      	beq.n	800cf2a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cebc:	6878      	ldr	r0, [r7, #4]
 800cebe:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800cec0:	e033      	b.n	800cf2a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cec6:	f003 031f 	and.w	r3, r3, #31
 800ceca:	2208      	movs	r2, #8
 800cecc:	409a      	lsls	r2, r3
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	4013      	ands	r3, r2
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d02a      	beq.n	800cf2c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800ced6:	68bb      	ldr	r3, [r7, #8]
 800ced8:	f003 0308 	and.w	r3, r3, #8
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d025      	beq.n	800cf2c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	681a      	ldr	r2, [r3, #0]
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	f022 020e 	bic.w	r2, r2, #14
 800ceee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cef4:	f003 021f 	and.w	r2, r3, #31
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cefc:	2101      	movs	r1, #1
 800cefe:	fa01 f202 	lsl.w	r2, r1, r2
 800cf02:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	2201      	movs	r2, #1
 800cf08:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	2201      	movs	r2, #1
 800cf0e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	2200      	movs	r2, #0
 800cf16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d004      	beq.n	800cf2c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf26:	6878      	ldr	r0, [r7, #4]
 800cf28:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800cf2a:	bf00      	nop
 800cf2c:	bf00      	nop
}
 800cf2e:	3710      	adds	r7, #16
 800cf30:	46bd      	mov	sp, r7
 800cf32:	bd80      	pop	{r7, pc}

0800cf34 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800cf34:	b480      	push	{r7}
 800cf36:	b085      	sub	sp, #20
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	60f8      	str	r0, [r7, #12]
 800cf3c:	60b9      	str	r1, [r7, #8]
 800cf3e:	607a      	str	r2, [r7, #4]
 800cf40:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cf46:	68fa      	ldr	r2, [r7, #12]
 800cf48:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800cf4a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d004      	beq.n	800cf5e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf58:	68fa      	ldr	r2, [r7, #12]
 800cf5a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800cf5c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cf62:	f003 021f 	and.w	r2, r3, #31
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf6a:	2101      	movs	r1, #1
 800cf6c:	fa01 f202 	lsl.w	r2, r1, r2
 800cf70:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	683a      	ldr	r2, [r7, #0]
 800cf78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	689b      	ldr	r3, [r3, #8]
 800cf7e:	2b10      	cmp	r3, #16
 800cf80:	d108      	bne.n	800cf94 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	687a      	ldr	r2, [r7, #4]
 800cf88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	68ba      	ldr	r2, [r7, #8]
 800cf90:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800cf92:	e007      	b.n	800cfa4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	68ba      	ldr	r2, [r7, #8]
 800cf9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	687a      	ldr	r2, [r7, #4]
 800cfa2:	60da      	str	r2, [r3, #12]
}
 800cfa4:	bf00      	nop
 800cfa6:	3714      	adds	r7, #20
 800cfa8:	46bd      	mov	sp, r7
 800cfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfae:	4770      	bx	lr

0800cfb0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800cfb0:	b480      	push	{r7}
 800cfb2:	b087      	sub	sp, #28
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	461a      	mov	r2, r3
 800cfbe:	4b16      	ldr	r3, [pc, #88]	@ (800d018 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800cfc0:	429a      	cmp	r2, r3
 800cfc2:	d802      	bhi.n	800cfca <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800cfc4:	4b15      	ldr	r3, [pc, #84]	@ (800d01c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800cfc6:	617b      	str	r3, [r7, #20]
 800cfc8:	e001      	b.n	800cfce <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800cfca:	4b15      	ldr	r3, [pc, #84]	@ (800d020 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800cfcc:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800cfce:	697b      	ldr	r3, [r7, #20]
 800cfd0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	b2db      	uxtb	r3, r3
 800cfd8:	3b08      	subs	r3, #8
 800cfda:	4a12      	ldr	r2, [pc, #72]	@ (800d024 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800cfdc:	fba2 2303 	umull	r2, r3, r2, r3
 800cfe0:	091b      	lsrs	r3, r3, #4
 800cfe2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cfe8:	089b      	lsrs	r3, r3, #2
 800cfea:	009a      	lsls	r2, r3, #2
 800cfec:	693b      	ldr	r3, [r7, #16]
 800cfee:	4413      	add	r3, r2
 800cff0:	461a      	mov	r2, r3
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	4a0b      	ldr	r2, [pc, #44]	@ (800d028 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800cffa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	f003 031f 	and.w	r3, r3, #31
 800d002:	2201      	movs	r2, #1
 800d004:	409a      	lsls	r2, r3
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800d00a:	bf00      	nop
 800d00c:	371c      	adds	r7, #28
 800d00e:	46bd      	mov	sp, r7
 800d010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d014:	4770      	bx	lr
 800d016:	bf00      	nop
 800d018:	40020407 	.word	0x40020407
 800d01c:	40020800 	.word	0x40020800
 800d020:	40020820 	.word	0x40020820
 800d024:	cccccccd 	.word	0xcccccccd
 800d028:	40020880 	.word	0x40020880

0800d02c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800d02c:	b480      	push	{r7}
 800d02e:	b085      	sub	sp, #20
 800d030:	af00      	add	r7, sp, #0
 800d032:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	685b      	ldr	r3, [r3, #4]
 800d038:	b2db      	uxtb	r3, r3
 800d03a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800d03c:	68fa      	ldr	r2, [r7, #12]
 800d03e:	4b0b      	ldr	r3, [pc, #44]	@ (800d06c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800d040:	4413      	add	r3, r2
 800d042:	009b      	lsls	r3, r3, #2
 800d044:	461a      	mov	r2, r3
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	4a08      	ldr	r2, [pc, #32]	@ (800d070 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800d04e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	3b01      	subs	r3, #1
 800d054:	f003 031f 	and.w	r3, r3, #31
 800d058:	2201      	movs	r2, #1
 800d05a:	409a      	lsls	r2, r3
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800d060:	bf00      	nop
 800d062:	3714      	adds	r7, #20
 800d064:	46bd      	mov	sp, r7
 800d066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d06a:	4770      	bx	lr
 800d06c:	1000823f 	.word	0x1000823f
 800d070:	40020940 	.word	0x40020940

0800d074 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800d074:	b480      	push	{r7}
 800d076:	b087      	sub	sp, #28
 800d078:	af00      	add	r7, sp, #0
 800d07a:	6078      	str	r0, [r7, #4]
 800d07c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800d07e:	2300      	movs	r3, #0
 800d080:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800d082:	e15a      	b.n	800d33a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800d084:	683b      	ldr	r3, [r7, #0]
 800d086:	681a      	ldr	r2, [r3, #0]
 800d088:	2101      	movs	r1, #1
 800d08a:	697b      	ldr	r3, [r7, #20]
 800d08c:	fa01 f303 	lsl.w	r3, r1, r3
 800d090:	4013      	ands	r3, r2
 800d092:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	2b00      	cmp	r3, #0
 800d098:	f000 814c 	beq.w	800d334 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800d09c:	683b      	ldr	r3, [r7, #0]
 800d09e:	685b      	ldr	r3, [r3, #4]
 800d0a0:	f003 0303 	and.w	r3, r3, #3
 800d0a4:	2b01      	cmp	r3, #1
 800d0a6:	d005      	beq.n	800d0b4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800d0a8:	683b      	ldr	r3, [r7, #0]
 800d0aa:	685b      	ldr	r3, [r3, #4]
 800d0ac:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800d0b0:	2b02      	cmp	r3, #2
 800d0b2:	d130      	bne.n	800d116 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	689b      	ldr	r3, [r3, #8]
 800d0b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800d0ba:	697b      	ldr	r3, [r7, #20]
 800d0bc:	005b      	lsls	r3, r3, #1
 800d0be:	2203      	movs	r2, #3
 800d0c0:	fa02 f303 	lsl.w	r3, r2, r3
 800d0c4:	43db      	mvns	r3, r3
 800d0c6:	693a      	ldr	r2, [r7, #16]
 800d0c8:	4013      	ands	r3, r2
 800d0ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800d0cc:	683b      	ldr	r3, [r7, #0]
 800d0ce:	68da      	ldr	r2, [r3, #12]
 800d0d0:	697b      	ldr	r3, [r7, #20]
 800d0d2:	005b      	lsls	r3, r3, #1
 800d0d4:	fa02 f303 	lsl.w	r3, r2, r3
 800d0d8:	693a      	ldr	r2, [r7, #16]
 800d0da:	4313      	orrs	r3, r2
 800d0dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	693a      	ldr	r2, [r7, #16]
 800d0e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	685b      	ldr	r3, [r3, #4]
 800d0e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800d0ea:	2201      	movs	r2, #1
 800d0ec:	697b      	ldr	r3, [r7, #20]
 800d0ee:	fa02 f303 	lsl.w	r3, r2, r3
 800d0f2:	43db      	mvns	r3, r3
 800d0f4:	693a      	ldr	r2, [r7, #16]
 800d0f6:	4013      	ands	r3, r2
 800d0f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800d0fa:	683b      	ldr	r3, [r7, #0]
 800d0fc:	685b      	ldr	r3, [r3, #4]
 800d0fe:	091b      	lsrs	r3, r3, #4
 800d100:	f003 0201 	and.w	r2, r3, #1
 800d104:	697b      	ldr	r3, [r7, #20]
 800d106:	fa02 f303 	lsl.w	r3, r2, r3
 800d10a:	693a      	ldr	r2, [r7, #16]
 800d10c:	4313      	orrs	r3, r2
 800d10e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	693a      	ldr	r2, [r7, #16]
 800d114:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800d116:	683b      	ldr	r3, [r7, #0]
 800d118:	685b      	ldr	r3, [r3, #4]
 800d11a:	f003 0303 	and.w	r3, r3, #3
 800d11e:	2b03      	cmp	r3, #3
 800d120:	d017      	beq.n	800d152 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	68db      	ldr	r3, [r3, #12]
 800d126:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800d128:	697b      	ldr	r3, [r7, #20]
 800d12a:	005b      	lsls	r3, r3, #1
 800d12c:	2203      	movs	r2, #3
 800d12e:	fa02 f303 	lsl.w	r3, r2, r3
 800d132:	43db      	mvns	r3, r3
 800d134:	693a      	ldr	r2, [r7, #16]
 800d136:	4013      	ands	r3, r2
 800d138:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	689a      	ldr	r2, [r3, #8]
 800d13e:	697b      	ldr	r3, [r7, #20]
 800d140:	005b      	lsls	r3, r3, #1
 800d142:	fa02 f303 	lsl.w	r3, r2, r3
 800d146:	693a      	ldr	r2, [r7, #16]
 800d148:	4313      	orrs	r3, r2
 800d14a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	693a      	ldr	r2, [r7, #16]
 800d150:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800d152:	683b      	ldr	r3, [r7, #0]
 800d154:	685b      	ldr	r3, [r3, #4]
 800d156:	f003 0303 	and.w	r3, r3, #3
 800d15a:	2b02      	cmp	r3, #2
 800d15c:	d123      	bne.n	800d1a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800d15e:	697b      	ldr	r3, [r7, #20]
 800d160:	08da      	lsrs	r2, r3, #3
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	3208      	adds	r2, #8
 800d166:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d16a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800d16c:	697b      	ldr	r3, [r7, #20]
 800d16e:	f003 0307 	and.w	r3, r3, #7
 800d172:	009b      	lsls	r3, r3, #2
 800d174:	220f      	movs	r2, #15
 800d176:	fa02 f303 	lsl.w	r3, r2, r3
 800d17a:	43db      	mvns	r3, r3
 800d17c:	693a      	ldr	r2, [r7, #16]
 800d17e:	4013      	ands	r3, r2
 800d180:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800d182:	683b      	ldr	r3, [r7, #0]
 800d184:	691a      	ldr	r2, [r3, #16]
 800d186:	697b      	ldr	r3, [r7, #20]
 800d188:	f003 0307 	and.w	r3, r3, #7
 800d18c:	009b      	lsls	r3, r3, #2
 800d18e:	fa02 f303 	lsl.w	r3, r2, r3
 800d192:	693a      	ldr	r2, [r7, #16]
 800d194:	4313      	orrs	r3, r2
 800d196:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800d198:	697b      	ldr	r3, [r7, #20]
 800d19a:	08da      	lsrs	r2, r3, #3
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	3208      	adds	r2, #8
 800d1a0:	6939      	ldr	r1, [r7, #16]
 800d1a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800d1ac:	697b      	ldr	r3, [r7, #20]
 800d1ae:	005b      	lsls	r3, r3, #1
 800d1b0:	2203      	movs	r2, #3
 800d1b2:	fa02 f303 	lsl.w	r3, r2, r3
 800d1b6:	43db      	mvns	r3, r3
 800d1b8:	693a      	ldr	r2, [r7, #16]
 800d1ba:	4013      	ands	r3, r2
 800d1bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800d1be:	683b      	ldr	r3, [r7, #0]
 800d1c0:	685b      	ldr	r3, [r3, #4]
 800d1c2:	f003 0203 	and.w	r2, r3, #3
 800d1c6:	697b      	ldr	r3, [r7, #20]
 800d1c8:	005b      	lsls	r3, r3, #1
 800d1ca:	fa02 f303 	lsl.w	r3, r2, r3
 800d1ce:	693a      	ldr	r2, [r7, #16]
 800d1d0:	4313      	orrs	r3, r2
 800d1d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	693a      	ldr	r2, [r7, #16]
 800d1d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800d1da:	683b      	ldr	r3, [r7, #0]
 800d1dc:	685b      	ldr	r3, [r3, #4]
 800d1de:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	f000 80a6 	beq.w	800d334 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d1e8:	4b5b      	ldr	r3, [pc, #364]	@ (800d358 <HAL_GPIO_Init+0x2e4>)
 800d1ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d1ec:	4a5a      	ldr	r2, [pc, #360]	@ (800d358 <HAL_GPIO_Init+0x2e4>)
 800d1ee:	f043 0301 	orr.w	r3, r3, #1
 800d1f2:	6613      	str	r3, [r2, #96]	@ 0x60
 800d1f4:	4b58      	ldr	r3, [pc, #352]	@ (800d358 <HAL_GPIO_Init+0x2e4>)
 800d1f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d1f8:	f003 0301 	and.w	r3, r3, #1
 800d1fc:	60bb      	str	r3, [r7, #8]
 800d1fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800d200:	4a56      	ldr	r2, [pc, #344]	@ (800d35c <HAL_GPIO_Init+0x2e8>)
 800d202:	697b      	ldr	r3, [r7, #20]
 800d204:	089b      	lsrs	r3, r3, #2
 800d206:	3302      	adds	r3, #2
 800d208:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d20c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800d20e:	697b      	ldr	r3, [r7, #20]
 800d210:	f003 0303 	and.w	r3, r3, #3
 800d214:	009b      	lsls	r3, r3, #2
 800d216:	220f      	movs	r2, #15
 800d218:	fa02 f303 	lsl.w	r3, r2, r3
 800d21c:	43db      	mvns	r3, r3
 800d21e:	693a      	ldr	r2, [r7, #16]
 800d220:	4013      	ands	r3, r2
 800d222:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800d22a:	d01f      	beq.n	800d26c <HAL_GPIO_Init+0x1f8>
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	4a4c      	ldr	r2, [pc, #304]	@ (800d360 <HAL_GPIO_Init+0x2ec>)
 800d230:	4293      	cmp	r3, r2
 800d232:	d019      	beq.n	800d268 <HAL_GPIO_Init+0x1f4>
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	4a4b      	ldr	r2, [pc, #300]	@ (800d364 <HAL_GPIO_Init+0x2f0>)
 800d238:	4293      	cmp	r3, r2
 800d23a:	d013      	beq.n	800d264 <HAL_GPIO_Init+0x1f0>
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	4a4a      	ldr	r2, [pc, #296]	@ (800d368 <HAL_GPIO_Init+0x2f4>)
 800d240:	4293      	cmp	r3, r2
 800d242:	d00d      	beq.n	800d260 <HAL_GPIO_Init+0x1ec>
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	4a49      	ldr	r2, [pc, #292]	@ (800d36c <HAL_GPIO_Init+0x2f8>)
 800d248:	4293      	cmp	r3, r2
 800d24a:	d007      	beq.n	800d25c <HAL_GPIO_Init+0x1e8>
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	4a48      	ldr	r2, [pc, #288]	@ (800d370 <HAL_GPIO_Init+0x2fc>)
 800d250:	4293      	cmp	r3, r2
 800d252:	d101      	bne.n	800d258 <HAL_GPIO_Init+0x1e4>
 800d254:	2305      	movs	r3, #5
 800d256:	e00a      	b.n	800d26e <HAL_GPIO_Init+0x1fa>
 800d258:	2306      	movs	r3, #6
 800d25a:	e008      	b.n	800d26e <HAL_GPIO_Init+0x1fa>
 800d25c:	2304      	movs	r3, #4
 800d25e:	e006      	b.n	800d26e <HAL_GPIO_Init+0x1fa>
 800d260:	2303      	movs	r3, #3
 800d262:	e004      	b.n	800d26e <HAL_GPIO_Init+0x1fa>
 800d264:	2302      	movs	r3, #2
 800d266:	e002      	b.n	800d26e <HAL_GPIO_Init+0x1fa>
 800d268:	2301      	movs	r3, #1
 800d26a:	e000      	b.n	800d26e <HAL_GPIO_Init+0x1fa>
 800d26c:	2300      	movs	r3, #0
 800d26e:	697a      	ldr	r2, [r7, #20]
 800d270:	f002 0203 	and.w	r2, r2, #3
 800d274:	0092      	lsls	r2, r2, #2
 800d276:	4093      	lsls	r3, r2
 800d278:	693a      	ldr	r2, [r7, #16]
 800d27a:	4313      	orrs	r3, r2
 800d27c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800d27e:	4937      	ldr	r1, [pc, #220]	@ (800d35c <HAL_GPIO_Init+0x2e8>)
 800d280:	697b      	ldr	r3, [r7, #20]
 800d282:	089b      	lsrs	r3, r3, #2
 800d284:	3302      	adds	r3, #2
 800d286:	693a      	ldr	r2, [r7, #16]
 800d288:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800d28c:	4b39      	ldr	r3, [pc, #228]	@ (800d374 <HAL_GPIO_Init+0x300>)
 800d28e:	689b      	ldr	r3, [r3, #8]
 800d290:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	43db      	mvns	r3, r3
 800d296:	693a      	ldr	r2, [r7, #16]
 800d298:	4013      	ands	r3, r2
 800d29a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800d29c:	683b      	ldr	r3, [r7, #0]
 800d29e:	685b      	ldr	r3, [r3, #4]
 800d2a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d003      	beq.n	800d2b0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800d2a8:	693a      	ldr	r2, [r7, #16]
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	4313      	orrs	r3, r2
 800d2ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800d2b0:	4a30      	ldr	r2, [pc, #192]	@ (800d374 <HAL_GPIO_Init+0x300>)
 800d2b2:	693b      	ldr	r3, [r7, #16]
 800d2b4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800d2b6:	4b2f      	ldr	r3, [pc, #188]	@ (800d374 <HAL_GPIO_Init+0x300>)
 800d2b8:	68db      	ldr	r3, [r3, #12]
 800d2ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	43db      	mvns	r3, r3
 800d2c0:	693a      	ldr	r2, [r7, #16]
 800d2c2:	4013      	ands	r3, r2
 800d2c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800d2c6:	683b      	ldr	r3, [r7, #0]
 800d2c8:	685b      	ldr	r3, [r3, #4]
 800d2ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d003      	beq.n	800d2da <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800d2d2:	693a      	ldr	r2, [r7, #16]
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	4313      	orrs	r3, r2
 800d2d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800d2da:	4a26      	ldr	r2, [pc, #152]	@ (800d374 <HAL_GPIO_Init+0x300>)
 800d2dc:	693b      	ldr	r3, [r7, #16]
 800d2de:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800d2e0:	4b24      	ldr	r3, [pc, #144]	@ (800d374 <HAL_GPIO_Init+0x300>)
 800d2e2:	685b      	ldr	r3, [r3, #4]
 800d2e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	43db      	mvns	r3, r3
 800d2ea:	693a      	ldr	r2, [r7, #16]
 800d2ec:	4013      	ands	r3, r2
 800d2ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800d2f0:	683b      	ldr	r3, [r7, #0]
 800d2f2:	685b      	ldr	r3, [r3, #4]
 800d2f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d003      	beq.n	800d304 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800d2fc:	693a      	ldr	r2, [r7, #16]
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	4313      	orrs	r3, r2
 800d302:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800d304:	4a1b      	ldr	r2, [pc, #108]	@ (800d374 <HAL_GPIO_Init+0x300>)
 800d306:	693b      	ldr	r3, [r7, #16]
 800d308:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800d30a:	4b1a      	ldr	r3, [pc, #104]	@ (800d374 <HAL_GPIO_Init+0x300>)
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	43db      	mvns	r3, r3
 800d314:	693a      	ldr	r2, [r7, #16]
 800d316:	4013      	ands	r3, r2
 800d318:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800d31a:	683b      	ldr	r3, [r7, #0]
 800d31c:	685b      	ldr	r3, [r3, #4]
 800d31e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d322:	2b00      	cmp	r3, #0
 800d324:	d003      	beq.n	800d32e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800d326:	693a      	ldr	r2, [r7, #16]
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	4313      	orrs	r3, r2
 800d32c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800d32e:	4a11      	ldr	r2, [pc, #68]	@ (800d374 <HAL_GPIO_Init+0x300>)
 800d330:	693b      	ldr	r3, [r7, #16]
 800d332:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800d334:	697b      	ldr	r3, [r7, #20]
 800d336:	3301      	adds	r3, #1
 800d338:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800d33a:	683b      	ldr	r3, [r7, #0]
 800d33c:	681a      	ldr	r2, [r3, #0]
 800d33e:	697b      	ldr	r3, [r7, #20]
 800d340:	fa22 f303 	lsr.w	r3, r2, r3
 800d344:	2b00      	cmp	r3, #0
 800d346:	f47f ae9d 	bne.w	800d084 <HAL_GPIO_Init+0x10>
  }
}
 800d34a:	bf00      	nop
 800d34c:	bf00      	nop
 800d34e:	371c      	adds	r7, #28
 800d350:	46bd      	mov	sp, r7
 800d352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d356:	4770      	bx	lr
 800d358:	40021000 	.word	0x40021000
 800d35c:	40010000 	.word	0x40010000
 800d360:	48000400 	.word	0x48000400
 800d364:	48000800 	.word	0x48000800
 800d368:	48000c00 	.word	0x48000c00
 800d36c:	48001000 	.word	0x48001000
 800d370:	48001400 	.word	0x48001400
 800d374:	40010400 	.word	0x40010400

0800d378 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800d378:	b480      	push	{r7}
 800d37a:	b085      	sub	sp, #20
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]
 800d380:	460b      	mov	r3, r1
 800d382:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	691a      	ldr	r2, [r3, #16]
 800d388:	887b      	ldrh	r3, [r7, #2]
 800d38a:	4013      	ands	r3, r2
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d002      	beq.n	800d396 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800d390:	2301      	movs	r3, #1
 800d392:	73fb      	strb	r3, [r7, #15]
 800d394:	e001      	b.n	800d39a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800d396:	2300      	movs	r3, #0
 800d398:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800d39a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d39c:	4618      	mov	r0, r3
 800d39e:	3714      	adds	r7, #20
 800d3a0:	46bd      	mov	sp, r7
 800d3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a6:	4770      	bx	lr

0800d3a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800d3a8:	b480      	push	{r7}
 800d3aa:	b083      	sub	sp, #12
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	6078      	str	r0, [r7, #4]
 800d3b0:	460b      	mov	r3, r1
 800d3b2:	807b      	strh	r3, [r7, #2]
 800d3b4:	4613      	mov	r3, r2
 800d3b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800d3b8:	787b      	ldrb	r3, [r7, #1]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d003      	beq.n	800d3c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800d3be:	887a      	ldrh	r2, [r7, #2]
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800d3c4:	e002      	b.n	800d3cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800d3c6:	887a      	ldrh	r2, [r7, #2]
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800d3cc:	bf00      	nop
 800d3ce:	370c      	adds	r7, #12
 800d3d0:	46bd      	mov	sp, r7
 800d3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d6:	4770      	bx	lr

0800d3d8 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800d3d8:	b480      	push	{r7}
 800d3da:	b085      	sub	sp, #20
 800d3dc:	af00      	add	r7, sp, #0
 800d3de:	6078      	str	r0, [r7, #4]
 800d3e0:	460b      	mov	r3, r1
 800d3e2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	695b      	ldr	r3, [r3, #20]
 800d3e8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800d3ea:	887a      	ldrh	r2, [r7, #2]
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	4013      	ands	r3, r2
 800d3f0:	041a      	lsls	r2, r3, #16
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	43d9      	mvns	r1, r3
 800d3f6:	887b      	ldrh	r3, [r7, #2]
 800d3f8:	400b      	ands	r3, r1
 800d3fa:	431a      	orrs	r2, r3
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	619a      	str	r2, [r3, #24]
}
 800d400:	bf00      	nop
 800d402:	3714      	adds	r7, #20
 800d404:	46bd      	mov	sp, r7
 800d406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d40a:	4770      	bx	lr

0800d40c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800d40c:	b580      	push	{r7, lr}
 800d40e:	b082      	sub	sp, #8
 800d410:	af00      	add	r7, sp, #0
 800d412:	4603      	mov	r3, r0
 800d414:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800d416:	4b08      	ldr	r3, [pc, #32]	@ (800d438 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800d418:	695a      	ldr	r2, [r3, #20]
 800d41a:	88fb      	ldrh	r3, [r7, #6]
 800d41c:	4013      	ands	r3, r2
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d006      	beq.n	800d430 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800d422:	4a05      	ldr	r2, [pc, #20]	@ (800d438 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800d424:	88fb      	ldrh	r3, [r7, #6]
 800d426:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800d428:	88fb      	ldrh	r3, [r7, #6]
 800d42a:	4618      	mov	r0, r3
 800d42c:	f7fb f994 	bl	8008758 <HAL_GPIO_EXTI_Callback>
  }
}
 800d430:	bf00      	nop
 800d432:	3708      	adds	r7, #8
 800d434:	46bd      	mov	sp, r7
 800d436:	bd80      	pop	{r7, pc}
 800d438:	40010400 	.word	0x40010400

0800d43c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800d43c:	b480      	push	{r7}
 800d43e:	b085      	sub	sp, #20
 800d440:	af00      	add	r7, sp, #0
 800d442:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	2b00      	cmp	r3, #0
 800d448:	d141      	bne.n	800d4ce <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d44a:	4b4b      	ldr	r3, [pc, #300]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d452:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d456:	d131      	bne.n	800d4bc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d458:	4b47      	ldr	r3, [pc, #284]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d45a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d45e:	4a46      	ldr	r2, [pc, #280]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d460:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d464:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d468:	4b43      	ldr	r3, [pc, #268]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d470:	4a41      	ldr	r2, [pc, #260]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d472:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d476:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d478:	4b40      	ldr	r3, [pc, #256]	@ (800d57c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	2232      	movs	r2, #50	@ 0x32
 800d47e:	fb02 f303 	mul.w	r3, r2, r3
 800d482:	4a3f      	ldr	r2, [pc, #252]	@ (800d580 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d484:	fba2 2303 	umull	r2, r3, r2, r3
 800d488:	0c9b      	lsrs	r3, r3, #18
 800d48a:	3301      	adds	r3, #1
 800d48c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d48e:	e002      	b.n	800d496 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	3b01      	subs	r3, #1
 800d494:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d496:	4b38      	ldr	r3, [pc, #224]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d498:	695b      	ldr	r3, [r3, #20]
 800d49a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d49e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d4a2:	d102      	bne.n	800d4aa <HAL_PWREx_ControlVoltageScaling+0x6e>
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d1f2      	bne.n	800d490 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d4aa:	4b33      	ldr	r3, [pc, #204]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d4ac:	695b      	ldr	r3, [r3, #20]
 800d4ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d4b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d4b6:	d158      	bne.n	800d56a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d4b8:	2303      	movs	r3, #3
 800d4ba:	e057      	b.n	800d56c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d4bc:	4b2e      	ldr	r3, [pc, #184]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d4be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d4c2:	4a2d      	ldr	r2, [pc, #180]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d4c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d4c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d4cc:	e04d      	b.n	800d56a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d4d4:	d141      	bne.n	800d55a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d4d6:	4b28      	ldr	r3, [pc, #160]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d4de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d4e2:	d131      	bne.n	800d548 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d4e4:	4b24      	ldr	r3, [pc, #144]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d4e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d4ea:	4a23      	ldr	r2, [pc, #140]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d4ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d4f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d4f4:	4b20      	ldr	r3, [pc, #128]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d4fc:	4a1e      	ldr	r2, [pc, #120]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d4fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d502:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d504:	4b1d      	ldr	r3, [pc, #116]	@ (800d57c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	2232      	movs	r2, #50	@ 0x32
 800d50a:	fb02 f303 	mul.w	r3, r2, r3
 800d50e:	4a1c      	ldr	r2, [pc, #112]	@ (800d580 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d510:	fba2 2303 	umull	r2, r3, r2, r3
 800d514:	0c9b      	lsrs	r3, r3, #18
 800d516:	3301      	adds	r3, #1
 800d518:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d51a:	e002      	b.n	800d522 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	3b01      	subs	r3, #1
 800d520:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d522:	4b15      	ldr	r3, [pc, #84]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d524:	695b      	ldr	r3, [r3, #20]
 800d526:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d52a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d52e:	d102      	bne.n	800d536 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d1f2      	bne.n	800d51c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d536:	4b10      	ldr	r3, [pc, #64]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d538:	695b      	ldr	r3, [r3, #20]
 800d53a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d53e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d542:	d112      	bne.n	800d56a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d544:	2303      	movs	r3, #3
 800d546:	e011      	b.n	800d56c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d548:	4b0b      	ldr	r3, [pc, #44]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d54a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d54e:	4a0a      	ldr	r2, [pc, #40]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d550:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d554:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d558:	e007      	b.n	800d56a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800d55a:	4b07      	ldr	r3, [pc, #28]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d562:	4a05      	ldr	r2, [pc, #20]	@ (800d578 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d564:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d568:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800d56a:	2300      	movs	r3, #0
}
 800d56c:	4618      	mov	r0, r3
 800d56e:	3714      	adds	r7, #20
 800d570:	46bd      	mov	sp, r7
 800d572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d576:	4770      	bx	lr
 800d578:	40007000 	.word	0x40007000
 800d57c:	200005bc 	.word	0x200005bc
 800d580:	431bde83 	.word	0x431bde83

0800d584 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800d584:	b480      	push	{r7}
 800d586:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800d588:	4b05      	ldr	r3, [pc, #20]	@ (800d5a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d58a:	689b      	ldr	r3, [r3, #8]
 800d58c:	4a04      	ldr	r2, [pc, #16]	@ (800d5a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d58e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d592:	6093      	str	r3, [r2, #8]
}
 800d594:	bf00      	nop
 800d596:	46bd      	mov	sp, r7
 800d598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d59c:	4770      	bx	lr
 800d59e:	bf00      	nop
 800d5a0:	40007000 	.word	0x40007000

0800d5a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d5a4:	b580      	push	{r7, lr}
 800d5a6:	b088      	sub	sp, #32
 800d5a8:	af00      	add	r7, sp, #0
 800d5aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d101      	bne.n	800d5b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d5b2:	2301      	movs	r3, #1
 800d5b4:	e2fe      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	f003 0301 	and.w	r3, r3, #1
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d075      	beq.n	800d6ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d5c2:	4b97      	ldr	r3, [pc, #604]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d5c4:	689b      	ldr	r3, [r3, #8]
 800d5c6:	f003 030c 	and.w	r3, r3, #12
 800d5ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d5cc:	4b94      	ldr	r3, [pc, #592]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d5ce:	68db      	ldr	r3, [r3, #12]
 800d5d0:	f003 0303 	and.w	r3, r3, #3
 800d5d4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800d5d6:	69bb      	ldr	r3, [r7, #24]
 800d5d8:	2b0c      	cmp	r3, #12
 800d5da:	d102      	bne.n	800d5e2 <HAL_RCC_OscConfig+0x3e>
 800d5dc:	697b      	ldr	r3, [r7, #20]
 800d5de:	2b03      	cmp	r3, #3
 800d5e0:	d002      	beq.n	800d5e8 <HAL_RCC_OscConfig+0x44>
 800d5e2:	69bb      	ldr	r3, [r7, #24]
 800d5e4:	2b08      	cmp	r3, #8
 800d5e6:	d10b      	bne.n	800d600 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d5e8:	4b8d      	ldr	r3, [pc, #564]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d05b      	beq.n	800d6ac <HAL_RCC_OscConfig+0x108>
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	685b      	ldr	r3, [r3, #4]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d157      	bne.n	800d6ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d5fc:	2301      	movs	r3, #1
 800d5fe:	e2d9      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	685b      	ldr	r3, [r3, #4]
 800d604:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d608:	d106      	bne.n	800d618 <HAL_RCC_OscConfig+0x74>
 800d60a:	4b85      	ldr	r3, [pc, #532]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	4a84      	ldr	r2, [pc, #528]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d610:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d614:	6013      	str	r3, [r2, #0]
 800d616:	e01d      	b.n	800d654 <HAL_RCC_OscConfig+0xb0>
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	685b      	ldr	r3, [r3, #4]
 800d61c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d620:	d10c      	bne.n	800d63c <HAL_RCC_OscConfig+0x98>
 800d622:	4b7f      	ldr	r3, [pc, #508]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	4a7e      	ldr	r2, [pc, #504]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d628:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d62c:	6013      	str	r3, [r2, #0]
 800d62e:	4b7c      	ldr	r3, [pc, #496]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	4a7b      	ldr	r2, [pc, #492]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d634:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d638:	6013      	str	r3, [r2, #0]
 800d63a:	e00b      	b.n	800d654 <HAL_RCC_OscConfig+0xb0>
 800d63c:	4b78      	ldr	r3, [pc, #480]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	4a77      	ldr	r2, [pc, #476]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d642:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d646:	6013      	str	r3, [r2, #0]
 800d648:	4b75      	ldr	r3, [pc, #468]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	4a74      	ldr	r2, [pc, #464]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d64e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d652:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	685b      	ldr	r3, [r3, #4]
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d013      	beq.n	800d684 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d65c:	f7fd fc22 	bl	800aea4 <HAL_GetTick>
 800d660:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d662:	e008      	b.n	800d676 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d664:	f7fd fc1e 	bl	800aea4 <HAL_GetTick>
 800d668:	4602      	mov	r2, r0
 800d66a:	693b      	ldr	r3, [r7, #16]
 800d66c:	1ad3      	subs	r3, r2, r3
 800d66e:	2b64      	cmp	r3, #100	@ 0x64
 800d670:	d901      	bls.n	800d676 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d672:	2303      	movs	r3, #3
 800d674:	e29e      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d676:	4b6a      	ldr	r3, [pc, #424]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d0f0      	beq.n	800d664 <HAL_RCC_OscConfig+0xc0>
 800d682:	e014      	b.n	800d6ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d684:	f7fd fc0e 	bl	800aea4 <HAL_GetTick>
 800d688:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d68a:	e008      	b.n	800d69e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d68c:	f7fd fc0a 	bl	800aea4 <HAL_GetTick>
 800d690:	4602      	mov	r2, r0
 800d692:	693b      	ldr	r3, [r7, #16]
 800d694:	1ad3      	subs	r3, r2, r3
 800d696:	2b64      	cmp	r3, #100	@ 0x64
 800d698:	d901      	bls.n	800d69e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d69a:	2303      	movs	r3, #3
 800d69c:	e28a      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d69e:	4b60      	ldr	r3, [pc, #384]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d1f0      	bne.n	800d68c <HAL_RCC_OscConfig+0xe8>
 800d6aa:	e000      	b.n	800d6ae <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d6ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	f003 0302 	and.w	r3, r3, #2
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d075      	beq.n	800d7a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d6ba:	4b59      	ldr	r3, [pc, #356]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d6bc:	689b      	ldr	r3, [r3, #8]
 800d6be:	f003 030c 	and.w	r3, r3, #12
 800d6c2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d6c4:	4b56      	ldr	r3, [pc, #344]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d6c6:	68db      	ldr	r3, [r3, #12]
 800d6c8:	f003 0303 	and.w	r3, r3, #3
 800d6cc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800d6ce:	69bb      	ldr	r3, [r7, #24]
 800d6d0:	2b0c      	cmp	r3, #12
 800d6d2:	d102      	bne.n	800d6da <HAL_RCC_OscConfig+0x136>
 800d6d4:	697b      	ldr	r3, [r7, #20]
 800d6d6:	2b02      	cmp	r3, #2
 800d6d8:	d002      	beq.n	800d6e0 <HAL_RCC_OscConfig+0x13c>
 800d6da:	69bb      	ldr	r3, [r7, #24]
 800d6dc:	2b04      	cmp	r3, #4
 800d6de:	d11f      	bne.n	800d720 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d6e0:	4b4f      	ldr	r3, [pc, #316]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d005      	beq.n	800d6f8 <HAL_RCC_OscConfig+0x154>
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	68db      	ldr	r3, [r3, #12]
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d101      	bne.n	800d6f8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800d6f4:	2301      	movs	r3, #1
 800d6f6:	e25d      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d6f8:	4b49      	ldr	r3, [pc, #292]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d6fa:	685b      	ldr	r3, [r3, #4]
 800d6fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	691b      	ldr	r3, [r3, #16]
 800d704:	061b      	lsls	r3, r3, #24
 800d706:	4946      	ldr	r1, [pc, #280]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d708:	4313      	orrs	r3, r2
 800d70a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d70c:	4b45      	ldr	r3, [pc, #276]	@ (800d824 <HAL_RCC_OscConfig+0x280>)
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	4618      	mov	r0, r3
 800d712:	f7fd fb7b 	bl	800ae0c <HAL_InitTick>
 800d716:	4603      	mov	r3, r0
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d043      	beq.n	800d7a4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800d71c:	2301      	movs	r3, #1
 800d71e:	e249      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	68db      	ldr	r3, [r3, #12]
 800d724:	2b00      	cmp	r3, #0
 800d726:	d023      	beq.n	800d770 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d728:	4b3d      	ldr	r3, [pc, #244]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	4a3c      	ldr	r2, [pc, #240]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d72e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d732:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d734:	f7fd fbb6 	bl	800aea4 <HAL_GetTick>
 800d738:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d73a:	e008      	b.n	800d74e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d73c:	f7fd fbb2 	bl	800aea4 <HAL_GetTick>
 800d740:	4602      	mov	r2, r0
 800d742:	693b      	ldr	r3, [r7, #16]
 800d744:	1ad3      	subs	r3, r2, r3
 800d746:	2b02      	cmp	r3, #2
 800d748:	d901      	bls.n	800d74e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d74a:	2303      	movs	r3, #3
 800d74c:	e232      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d74e:	4b34      	ldr	r3, [pc, #208]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d756:	2b00      	cmp	r3, #0
 800d758:	d0f0      	beq.n	800d73c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d75a:	4b31      	ldr	r3, [pc, #196]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d75c:	685b      	ldr	r3, [r3, #4]
 800d75e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	691b      	ldr	r3, [r3, #16]
 800d766:	061b      	lsls	r3, r3, #24
 800d768:	492d      	ldr	r1, [pc, #180]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d76a:	4313      	orrs	r3, r2
 800d76c:	604b      	str	r3, [r1, #4]
 800d76e:	e01a      	b.n	800d7a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d770:	4b2b      	ldr	r3, [pc, #172]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	4a2a      	ldr	r2, [pc, #168]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d776:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d77a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d77c:	f7fd fb92 	bl	800aea4 <HAL_GetTick>
 800d780:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d782:	e008      	b.n	800d796 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d784:	f7fd fb8e 	bl	800aea4 <HAL_GetTick>
 800d788:	4602      	mov	r2, r0
 800d78a:	693b      	ldr	r3, [r7, #16]
 800d78c:	1ad3      	subs	r3, r2, r3
 800d78e:	2b02      	cmp	r3, #2
 800d790:	d901      	bls.n	800d796 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800d792:	2303      	movs	r3, #3
 800d794:	e20e      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d796:	4b22      	ldr	r3, [pc, #136]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d1f0      	bne.n	800d784 <HAL_RCC_OscConfig+0x1e0>
 800d7a2:	e000      	b.n	800d7a6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d7a4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	f003 0308 	and.w	r3, r3, #8
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d041      	beq.n	800d836 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	695b      	ldr	r3, [r3, #20]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d01c      	beq.n	800d7f4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d7ba:	4b19      	ldr	r3, [pc, #100]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d7bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d7c0:	4a17      	ldr	r2, [pc, #92]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d7c2:	f043 0301 	orr.w	r3, r3, #1
 800d7c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d7ca:	f7fd fb6b 	bl	800aea4 <HAL_GetTick>
 800d7ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d7d0:	e008      	b.n	800d7e4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d7d2:	f7fd fb67 	bl	800aea4 <HAL_GetTick>
 800d7d6:	4602      	mov	r2, r0
 800d7d8:	693b      	ldr	r3, [r7, #16]
 800d7da:	1ad3      	subs	r3, r2, r3
 800d7dc:	2b02      	cmp	r3, #2
 800d7de:	d901      	bls.n	800d7e4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d7e0:	2303      	movs	r3, #3
 800d7e2:	e1e7      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d7e4:	4b0e      	ldr	r3, [pc, #56]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d7e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d7ea:	f003 0302 	and.w	r3, r3, #2
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d0ef      	beq.n	800d7d2 <HAL_RCC_OscConfig+0x22e>
 800d7f2:	e020      	b.n	800d836 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d7f4:	4b0a      	ldr	r3, [pc, #40]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d7f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d7fa:	4a09      	ldr	r2, [pc, #36]	@ (800d820 <HAL_RCC_OscConfig+0x27c>)
 800d7fc:	f023 0301 	bic.w	r3, r3, #1
 800d800:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d804:	f7fd fb4e 	bl	800aea4 <HAL_GetTick>
 800d808:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d80a:	e00d      	b.n	800d828 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d80c:	f7fd fb4a 	bl	800aea4 <HAL_GetTick>
 800d810:	4602      	mov	r2, r0
 800d812:	693b      	ldr	r3, [r7, #16]
 800d814:	1ad3      	subs	r3, r2, r3
 800d816:	2b02      	cmp	r3, #2
 800d818:	d906      	bls.n	800d828 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800d81a:	2303      	movs	r3, #3
 800d81c:	e1ca      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>
 800d81e:	bf00      	nop
 800d820:	40021000 	.word	0x40021000
 800d824:	200005c0 	.word	0x200005c0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d828:	4b8c      	ldr	r3, [pc, #560]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d82a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d82e:	f003 0302 	and.w	r3, r3, #2
 800d832:	2b00      	cmp	r3, #0
 800d834:	d1ea      	bne.n	800d80c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	f003 0304 	and.w	r3, r3, #4
 800d83e:	2b00      	cmp	r3, #0
 800d840:	f000 80a6 	beq.w	800d990 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d844:	2300      	movs	r3, #0
 800d846:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d848:	4b84      	ldr	r3, [pc, #528]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d84a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d84c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d850:	2b00      	cmp	r3, #0
 800d852:	d101      	bne.n	800d858 <HAL_RCC_OscConfig+0x2b4>
 800d854:	2301      	movs	r3, #1
 800d856:	e000      	b.n	800d85a <HAL_RCC_OscConfig+0x2b6>
 800d858:	2300      	movs	r3, #0
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d00d      	beq.n	800d87a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d85e:	4b7f      	ldr	r3, [pc, #508]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d860:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d862:	4a7e      	ldr	r2, [pc, #504]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d864:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d868:	6593      	str	r3, [r2, #88]	@ 0x58
 800d86a:	4b7c      	ldr	r3, [pc, #496]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d86c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d86e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d872:	60fb      	str	r3, [r7, #12]
 800d874:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800d876:	2301      	movs	r3, #1
 800d878:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d87a:	4b79      	ldr	r3, [pc, #484]	@ (800da60 <HAL_RCC_OscConfig+0x4bc>)
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d882:	2b00      	cmp	r3, #0
 800d884:	d118      	bne.n	800d8b8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d886:	4b76      	ldr	r3, [pc, #472]	@ (800da60 <HAL_RCC_OscConfig+0x4bc>)
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	4a75      	ldr	r2, [pc, #468]	@ (800da60 <HAL_RCC_OscConfig+0x4bc>)
 800d88c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d890:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d892:	f7fd fb07 	bl	800aea4 <HAL_GetTick>
 800d896:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d898:	e008      	b.n	800d8ac <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d89a:	f7fd fb03 	bl	800aea4 <HAL_GetTick>
 800d89e:	4602      	mov	r2, r0
 800d8a0:	693b      	ldr	r3, [r7, #16]
 800d8a2:	1ad3      	subs	r3, r2, r3
 800d8a4:	2b02      	cmp	r3, #2
 800d8a6:	d901      	bls.n	800d8ac <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800d8a8:	2303      	movs	r3, #3
 800d8aa:	e183      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d8ac:	4b6c      	ldr	r3, [pc, #432]	@ (800da60 <HAL_RCC_OscConfig+0x4bc>)
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d0f0      	beq.n	800d89a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	689b      	ldr	r3, [r3, #8]
 800d8bc:	2b01      	cmp	r3, #1
 800d8be:	d108      	bne.n	800d8d2 <HAL_RCC_OscConfig+0x32e>
 800d8c0:	4b66      	ldr	r3, [pc, #408]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d8c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d8c6:	4a65      	ldr	r2, [pc, #404]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d8c8:	f043 0301 	orr.w	r3, r3, #1
 800d8cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d8d0:	e024      	b.n	800d91c <HAL_RCC_OscConfig+0x378>
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	689b      	ldr	r3, [r3, #8]
 800d8d6:	2b05      	cmp	r3, #5
 800d8d8:	d110      	bne.n	800d8fc <HAL_RCC_OscConfig+0x358>
 800d8da:	4b60      	ldr	r3, [pc, #384]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d8dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d8e0:	4a5e      	ldr	r2, [pc, #376]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d8e2:	f043 0304 	orr.w	r3, r3, #4
 800d8e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d8ea:	4b5c      	ldr	r3, [pc, #368]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d8ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d8f0:	4a5a      	ldr	r2, [pc, #360]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d8f2:	f043 0301 	orr.w	r3, r3, #1
 800d8f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d8fa:	e00f      	b.n	800d91c <HAL_RCC_OscConfig+0x378>
 800d8fc:	4b57      	ldr	r3, [pc, #348]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d8fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d902:	4a56      	ldr	r2, [pc, #344]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d904:	f023 0301 	bic.w	r3, r3, #1
 800d908:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d90c:	4b53      	ldr	r3, [pc, #332]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d90e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d912:	4a52      	ldr	r2, [pc, #328]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d914:	f023 0304 	bic.w	r3, r3, #4
 800d918:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	689b      	ldr	r3, [r3, #8]
 800d920:	2b00      	cmp	r3, #0
 800d922:	d016      	beq.n	800d952 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d924:	f7fd fabe 	bl	800aea4 <HAL_GetTick>
 800d928:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d92a:	e00a      	b.n	800d942 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d92c:	f7fd faba 	bl	800aea4 <HAL_GetTick>
 800d930:	4602      	mov	r2, r0
 800d932:	693b      	ldr	r3, [r7, #16]
 800d934:	1ad3      	subs	r3, r2, r3
 800d936:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d93a:	4293      	cmp	r3, r2
 800d93c:	d901      	bls.n	800d942 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800d93e:	2303      	movs	r3, #3
 800d940:	e138      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d942:	4b46      	ldr	r3, [pc, #280]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d944:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d948:	f003 0302 	and.w	r3, r3, #2
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d0ed      	beq.n	800d92c <HAL_RCC_OscConfig+0x388>
 800d950:	e015      	b.n	800d97e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d952:	f7fd faa7 	bl	800aea4 <HAL_GetTick>
 800d956:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d958:	e00a      	b.n	800d970 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d95a:	f7fd faa3 	bl	800aea4 <HAL_GetTick>
 800d95e:	4602      	mov	r2, r0
 800d960:	693b      	ldr	r3, [r7, #16]
 800d962:	1ad3      	subs	r3, r2, r3
 800d964:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d968:	4293      	cmp	r3, r2
 800d96a:	d901      	bls.n	800d970 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800d96c:	2303      	movs	r3, #3
 800d96e:	e121      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d970:	4b3a      	ldr	r3, [pc, #232]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d972:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d976:	f003 0302 	and.w	r3, r3, #2
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d1ed      	bne.n	800d95a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800d97e:	7ffb      	ldrb	r3, [r7, #31]
 800d980:	2b01      	cmp	r3, #1
 800d982:	d105      	bne.n	800d990 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d984:	4b35      	ldr	r3, [pc, #212]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d986:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d988:	4a34      	ldr	r2, [pc, #208]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d98a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d98e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	f003 0320 	and.w	r3, r3, #32
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d03c      	beq.n	800da16 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	699b      	ldr	r3, [r3, #24]
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d01c      	beq.n	800d9de <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d9a4:	4b2d      	ldr	r3, [pc, #180]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d9a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d9aa:	4a2c      	ldr	r2, [pc, #176]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d9ac:	f043 0301 	orr.w	r3, r3, #1
 800d9b0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d9b4:	f7fd fa76 	bl	800aea4 <HAL_GetTick>
 800d9b8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d9ba:	e008      	b.n	800d9ce <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d9bc:	f7fd fa72 	bl	800aea4 <HAL_GetTick>
 800d9c0:	4602      	mov	r2, r0
 800d9c2:	693b      	ldr	r3, [r7, #16]
 800d9c4:	1ad3      	subs	r3, r2, r3
 800d9c6:	2b02      	cmp	r3, #2
 800d9c8:	d901      	bls.n	800d9ce <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800d9ca:	2303      	movs	r3, #3
 800d9cc:	e0f2      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d9ce:	4b23      	ldr	r3, [pc, #140]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d9d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d9d4:	f003 0302 	and.w	r3, r3, #2
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d0ef      	beq.n	800d9bc <HAL_RCC_OscConfig+0x418>
 800d9dc:	e01b      	b.n	800da16 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d9de:	4b1f      	ldr	r3, [pc, #124]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d9e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d9e4:	4a1d      	ldr	r2, [pc, #116]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800d9e6:	f023 0301 	bic.w	r3, r3, #1
 800d9ea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d9ee:	f7fd fa59 	bl	800aea4 <HAL_GetTick>
 800d9f2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d9f4:	e008      	b.n	800da08 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d9f6:	f7fd fa55 	bl	800aea4 <HAL_GetTick>
 800d9fa:	4602      	mov	r2, r0
 800d9fc:	693b      	ldr	r3, [r7, #16]
 800d9fe:	1ad3      	subs	r3, r2, r3
 800da00:	2b02      	cmp	r3, #2
 800da02:	d901      	bls.n	800da08 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800da04:	2303      	movs	r3, #3
 800da06:	e0d5      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800da08:	4b14      	ldr	r3, [pc, #80]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800da0a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800da0e:	f003 0302 	and.w	r3, r3, #2
 800da12:	2b00      	cmp	r3, #0
 800da14:	d1ef      	bne.n	800d9f6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	69db      	ldr	r3, [r3, #28]
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	f000 80c9 	beq.w	800dbb2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800da20:	4b0e      	ldr	r3, [pc, #56]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800da22:	689b      	ldr	r3, [r3, #8]
 800da24:	f003 030c 	and.w	r3, r3, #12
 800da28:	2b0c      	cmp	r3, #12
 800da2a:	f000 8083 	beq.w	800db34 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	69db      	ldr	r3, [r3, #28]
 800da32:	2b02      	cmp	r3, #2
 800da34:	d15e      	bne.n	800daf4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800da36:	4b09      	ldr	r3, [pc, #36]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	4a08      	ldr	r2, [pc, #32]	@ (800da5c <HAL_RCC_OscConfig+0x4b8>)
 800da3c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800da40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800da42:	f7fd fa2f 	bl	800aea4 <HAL_GetTick>
 800da46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800da48:	e00c      	b.n	800da64 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800da4a:	f7fd fa2b 	bl	800aea4 <HAL_GetTick>
 800da4e:	4602      	mov	r2, r0
 800da50:	693b      	ldr	r3, [r7, #16]
 800da52:	1ad3      	subs	r3, r2, r3
 800da54:	2b02      	cmp	r3, #2
 800da56:	d905      	bls.n	800da64 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800da58:	2303      	movs	r3, #3
 800da5a:	e0ab      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>
 800da5c:	40021000 	.word	0x40021000
 800da60:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800da64:	4b55      	ldr	r3, [pc, #340]	@ (800dbbc <HAL_RCC_OscConfig+0x618>)
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d1ec      	bne.n	800da4a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800da70:	4b52      	ldr	r3, [pc, #328]	@ (800dbbc <HAL_RCC_OscConfig+0x618>)
 800da72:	68da      	ldr	r2, [r3, #12]
 800da74:	4b52      	ldr	r3, [pc, #328]	@ (800dbc0 <HAL_RCC_OscConfig+0x61c>)
 800da76:	4013      	ands	r3, r2
 800da78:	687a      	ldr	r2, [r7, #4]
 800da7a:	6a11      	ldr	r1, [r2, #32]
 800da7c:	687a      	ldr	r2, [r7, #4]
 800da7e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800da80:	3a01      	subs	r2, #1
 800da82:	0112      	lsls	r2, r2, #4
 800da84:	4311      	orrs	r1, r2
 800da86:	687a      	ldr	r2, [r7, #4]
 800da88:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800da8a:	0212      	lsls	r2, r2, #8
 800da8c:	4311      	orrs	r1, r2
 800da8e:	687a      	ldr	r2, [r7, #4]
 800da90:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800da92:	0852      	lsrs	r2, r2, #1
 800da94:	3a01      	subs	r2, #1
 800da96:	0552      	lsls	r2, r2, #21
 800da98:	4311      	orrs	r1, r2
 800da9a:	687a      	ldr	r2, [r7, #4]
 800da9c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800da9e:	0852      	lsrs	r2, r2, #1
 800daa0:	3a01      	subs	r2, #1
 800daa2:	0652      	lsls	r2, r2, #25
 800daa4:	4311      	orrs	r1, r2
 800daa6:	687a      	ldr	r2, [r7, #4]
 800daa8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800daaa:	06d2      	lsls	r2, r2, #27
 800daac:	430a      	orrs	r2, r1
 800daae:	4943      	ldr	r1, [pc, #268]	@ (800dbbc <HAL_RCC_OscConfig+0x618>)
 800dab0:	4313      	orrs	r3, r2
 800dab2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800dab4:	4b41      	ldr	r3, [pc, #260]	@ (800dbbc <HAL_RCC_OscConfig+0x618>)
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	4a40      	ldr	r2, [pc, #256]	@ (800dbbc <HAL_RCC_OscConfig+0x618>)
 800daba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dabe:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800dac0:	4b3e      	ldr	r3, [pc, #248]	@ (800dbbc <HAL_RCC_OscConfig+0x618>)
 800dac2:	68db      	ldr	r3, [r3, #12]
 800dac4:	4a3d      	ldr	r2, [pc, #244]	@ (800dbbc <HAL_RCC_OscConfig+0x618>)
 800dac6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800daca:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dacc:	f7fd f9ea 	bl	800aea4 <HAL_GetTick>
 800dad0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dad2:	e008      	b.n	800dae6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dad4:	f7fd f9e6 	bl	800aea4 <HAL_GetTick>
 800dad8:	4602      	mov	r2, r0
 800dada:	693b      	ldr	r3, [r7, #16]
 800dadc:	1ad3      	subs	r3, r2, r3
 800dade:	2b02      	cmp	r3, #2
 800dae0:	d901      	bls.n	800dae6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800dae2:	2303      	movs	r3, #3
 800dae4:	e066      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dae6:	4b35      	ldr	r3, [pc, #212]	@ (800dbbc <HAL_RCC_OscConfig+0x618>)
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d0f0      	beq.n	800dad4 <HAL_RCC_OscConfig+0x530>
 800daf2:	e05e      	b.n	800dbb2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800daf4:	4b31      	ldr	r3, [pc, #196]	@ (800dbbc <HAL_RCC_OscConfig+0x618>)
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	4a30      	ldr	r2, [pc, #192]	@ (800dbbc <HAL_RCC_OscConfig+0x618>)
 800dafa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dafe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800db00:	f7fd f9d0 	bl	800aea4 <HAL_GetTick>
 800db04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800db06:	e008      	b.n	800db1a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800db08:	f7fd f9cc 	bl	800aea4 <HAL_GetTick>
 800db0c:	4602      	mov	r2, r0
 800db0e:	693b      	ldr	r3, [r7, #16]
 800db10:	1ad3      	subs	r3, r2, r3
 800db12:	2b02      	cmp	r3, #2
 800db14:	d901      	bls.n	800db1a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800db16:	2303      	movs	r3, #3
 800db18:	e04c      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800db1a:	4b28      	ldr	r3, [pc, #160]	@ (800dbbc <HAL_RCC_OscConfig+0x618>)
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800db22:	2b00      	cmp	r3, #0
 800db24:	d1f0      	bne.n	800db08 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800db26:	4b25      	ldr	r3, [pc, #148]	@ (800dbbc <HAL_RCC_OscConfig+0x618>)
 800db28:	68da      	ldr	r2, [r3, #12]
 800db2a:	4924      	ldr	r1, [pc, #144]	@ (800dbbc <HAL_RCC_OscConfig+0x618>)
 800db2c:	4b25      	ldr	r3, [pc, #148]	@ (800dbc4 <HAL_RCC_OscConfig+0x620>)
 800db2e:	4013      	ands	r3, r2
 800db30:	60cb      	str	r3, [r1, #12]
 800db32:	e03e      	b.n	800dbb2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	69db      	ldr	r3, [r3, #28]
 800db38:	2b01      	cmp	r3, #1
 800db3a:	d101      	bne.n	800db40 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800db3c:	2301      	movs	r3, #1
 800db3e:	e039      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800db40:	4b1e      	ldr	r3, [pc, #120]	@ (800dbbc <HAL_RCC_OscConfig+0x618>)
 800db42:	68db      	ldr	r3, [r3, #12]
 800db44:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800db46:	697b      	ldr	r3, [r7, #20]
 800db48:	f003 0203 	and.w	r2, r3, #3
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	6a1b      	ldr	r3, [r3, #32]
 800db50:	429a      	cmp	r2, r3
 800db52:	d12c      	bne.n	800dbae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800db54:	697b      	ldr	r3, [r7, #20]
 800db56:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db5e:	3b01      	subs	r3, #1
 800db60:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800db62:	429a      	cmp	r2, r3
 800db64:	d123      	bne.n	800dbae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800db66:	697b      	ldr	r3, [r7, #20]
 800db68:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db70:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800db72:	429a      	cmp	r2, r3
 800db74:	d11b      	bne.n	800dbae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800db76:	697b      	ldr	r3, [r7, #20]
 800db78:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db80:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800db82:	429a      	cmp	r2, r3
 800db84:	d113      	bne.n	800dbae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800db86:	697b      	ldr	r3, [r7, #20]
 800db88:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db90:	085b      	lsrs	r3, r3, #1
 800db92:	3b01      	subs	r3, #1
 800db94:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800db96:	429a      	cmp	r2, r3
 800db98:	d109      	bne.n	800dbae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800db9a:	697b      	ldr	r3, [r7, #20]
 800db9c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dba4:	085b      	lsrs	r3, r3, #1
 800dba6:	3b01      	subs	r3, #1
 800dba8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800dbaa:	429a      	cmp	r2, r3
 800dbac:	d001      	beq.n	800dbb2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800dbae:	2301      	movs	r3, #1
 800dbb0:	e000      	b.n	800dbb4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800dbb2:	2300      	movs	r3, #0
}
 800dbb4:	4618      	mov	r0, r3
 800dbb6:	3720      	adds	r7, #32
 800dbb8:	46bd      	mov	sp, r7
 800dbba:	bd80      	pop	{r7, pc}
 800dbbc:	40021000 	.word	0x40021000
 800dbc0:	019f800c 	.word	0x019f800c
 800dbc4:	feeefffc 	.word	0xfeeefffc

0800dbc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b086      	sub	sp, #24
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
 800dbd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d101      	bne.n	800dbe0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800dbdc:	2301      	movs	r3, #1
 800dbde:	e11e      	b.n	800de1e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800dbe0:	4b91      	ldr	r3, [pc, #580]	@ (800de28 <HAL_RCC_ClockConfig+0x260>)
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	f003 030f 	and.w	r3, r3, #15
 800dbe8:	683a      	ldr	r2, [r7, #0]
 800dbea:	429a      	cmp	r2, r3
 800dbec:	d910      	bls.n	800dc10 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dbee:	4b8e      	ldr	r3, [pc, #568]	@ (800de28 <HAL_RCC_ClockConfig+0x260>)
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	f023 020f 	bic.w	r2, r3, #15
 800dbf6:	498c      	ldr	r1, [pc, #560]	@ (800de28 <HAL_RCC_ClockConfig+0x260>)
 800dbf8:	683b      	ldr	r3, [r7, #0]
 800dbfa:	4313      	orrs	r3, r2
 800dbfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dbfe:	4b8a      	ldr	r3, [pc, #552]	@ (800de28 <HAL_RCC_ClockConfig+0x260>)
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	f003 030f 	and.w	r3, r3, #15
 800dc06:	683a      	ldr	r2, [r7, #0]
 800dc08:	429a      	cmp	r2, r3
 800dc0a:	d001      	beq.n	800dc10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800dc0c:	2301      	movs	r3, #1
 800dc0e:	e106      	b.n	800de1e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	f003 0301 	and.w	r3, r3, #1
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d073      	beq.n	800dd04 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	685b      	ldr	r3, [r3, #4]
 800dc20:	2b03      	cmp	r3, #3
 800dc22:	d129      	bne.n	800dc78 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dc24:	4b81      	ldr	r3, [pc, #516]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d101      	bne.n	800dc34 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800dc30:	2301      	movs	r3, #1
 800dc32:	e0f4      	b.n	800de1e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800dc34:	f000 f99e 	bl	800df74 <RCC_GetSysClockFreqFromPLLSource>
 800dc38:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800dc3a:	693b      	ldr	r3, [r7, #16]
 800dc3c:	4a7c      	ldr	r2, [pc, #496]	@ (800de30 <HAL_RCC_ClockConfig+0x268>)
 800dc3e:	4293      	cmp	r3, r2
 800dc40:	d93f      	bls.n	800dcc2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800dc42:	4b7a      	ldr	r3, [pc, #488]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dc44:	689b      	ldr	r3, [r3, #8]
 800dc46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d009      	beq.n	800dc62 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d033      	beq.n	800dcc2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d12f      	bne.n	800dcc2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800dc62:	4b72      	ldr	r3, [pc, #456]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dc64:	689b      	ldr	r3, [r3, #8]
 800dc66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dc6a:	4a70      	ldr	r2, [pc, #448]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dc6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc70:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800dc72:	2380      	movs	r3, #128	@ 0x80
 800dc74:	617b      	str	r3, [r7, #20]
 800dc76:	e024      	b.n	800dcc2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	685b      	ldr	r3, [r3, #4]
 800dc7c:	2b02      	cmp	r3, #2
 800dc7e:	d107      	bne.n	800dc90 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800dc80:	4b6a      	ldr	r3, [pc, #424]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d109      	bne.n	800dca0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800dc8c:	2301      	movs	r3, #1
 800dc8e:	e0c6      	b.n	800de1e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800dc90:	4b66      	ldr	r3, [pc, #408]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d101      	bne.n	800dca0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800dc9c:	2301      	movs	r3, #1
 800dc9e:	e0be      	b.n	800de1e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800dca0:	f000 f8ce 	bl	800de40 <HAL_RCC_GetSysClockFreq>
 800dca4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800dca6:	693b      	ldr	r3, [r7, #16]
 800dca8:	4a61      	ldr	r2, [pc, #388]	@ (800de30 <HAL_RCC_ClockConfig+0x268>)
 800dcaa:	4293      	cmp	r3, r2
 800dcac:	d909      	bls.n	800dcc2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800dcae:	4b5f      	ldr	r3, [pc, #380]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dcb0:	689b      	ldr	r3, [r3, #8]
 800dcb2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dcb6:	4a5d      	ldr	r2, [pc, #372]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dcb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dcbc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800dcbe:	2380      	movs	r3, #128	@ 0x80
 800dcc0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800dcc2:	4b5a      	ldr	r3, [pc, #360]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dcc4:	689b      	ldr	r3, [r3, #8]
 800dcc6:	f023 0203 	bic.w	r2, r3, #3
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	685b      	ldr	r3, [r3, #4]
 800dcce:	4957      	ldr	r1, [pc, #348]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dcd0:	4313      	orrs	r3, r2
 800dcd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dcd4:	f7fd f8e6 	bl	800aea4 <HAL_GetTick>
 800dcd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dcda:	e00a      	b.n	800dcf2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dcdc:	f7fd f8e2 	bl	800aea4 <HAL_GetTick>
 800dce0:	4602      	mov	r2, r0
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	1ad3      	subs	r3, r2, r3
 800dce6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dcea:	4293      	cmp	r3, r2
 800dcec:	d901      	bls.n	800dcf2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800dcee:	2303      	movs	r3, #3
 800dcf0:	e095      	b.n	800de1e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dcf2:	4b4e      	ldr	r3, [pc, #312]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dcf4:	689b      	ldr	r3, [r3, #8]
 800dcf6:	f003 020c 	and.w	r2, r3, #12
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	685b      	ldr	r3, [r3, #4]
 800dcfe:	009b      	lsls	r3, r3, #2
 800dd00:	429a      	cmp	r2, r3
 800dd02:	d1eb      	bne.n	800dcdc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	f003 0302 	and.w	r3, r3, #2
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d023      	beq.n	800dd58 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	f003 0304 	and.w	r3, r3, #4
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d005      	beq.n	800dd28 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800dd1c:	4b43      	ldr	r3, [pc, #268]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dd1e:	689b      	ldr	r3, [r3, #8]
 800dd20:	4a42      	ldr	r2, [pc, #264]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dd22:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800dd26:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	f003 0308 	and.w	r3, r3, #8
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d007      	beq.n	800dd44 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800dd34:	4b3d      	ldr	r3, [pc, #244]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dd36:	689b      	ldr	r3, [r3, #8]
 800dd38:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800dd3c:	4a3b      	ldr	r2, [pc, #236]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dd3e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800dd42:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800dd44:	4b39      	ldr	r3, [pc, #228]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dd46:	689b      	ldr	r3, [r3, #8]
 800dd48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	689b      	ldr	r3, [r3, #8]
 800dd50:	4936      	ldr	r1, [pc, #216]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dd52:	4313      	orrs	r3, r2
 800dd54:	608b      	str	r3, [r1, #8]
 800dd56:	e008      	b.n	800dd6a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800dd58:	697b      	ldr	r3, [r7, #20]
 800dd5a:	2b80      	cmp	r3, #128	@ 0x80
 800dd5c:	d105      	bne.n	800dd6a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800dd5e:	4b33      	ldr	r3, [pc, #204]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dd60:	689b      	ldr	r3, [r3, #8]
 800dd62:	4a32      	ldr	r2, [pc, #200]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dd64:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dd68:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800dd6a:	4b2f      	ldr	r3, [pc, #188]	@ (800de28 <HAL_RCC_ClockConfig+0x260>)
 800dd6c:	681b      	ldr	r3, [r3, #0]
 800dd6e:	f003 030f 	and.w	r3, r3, #15
 800dd72:	683a      	ldr	r2, [r7, #0]
 800dd74:	429a      	cmp	r2, r3
 800dd76:	d21d      	bcs.n	800ddb4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dd78:	4b2b      	ldr	r3, [pc, #172]	@ (800de28 <HAL_RCC_ClockConfig+0x260>)
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	f023 020f 	bic.w	r2, r3, #15
 800dd80:	4929      	ldr	r1, [pc, #164]	@ (800de28 <HAL_RCC_ClockConfig+0x260>)
 800dd82:	683b      	ldr	r3, [r7, #0]
 800dd84:	4313      	orrs	r3, r2
 800dd86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800dd88:	f7fd f88c 	bl	800aea4 <HAL_GetTick>
 800dd8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dd8e:	e00a      	b.n	800dda6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dd90:	f7fd f888 	bl	800aea4 <HAL_GetTick>
 800dd94:	4602      	mov	r2, r0
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	1ad3      	subs	r3, r2, r3
 800dd9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dd9e:	4293      	cmp	r3, r2
 800dda0:	d901      	bls.n	800dda6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800dda2:	2303      	movs	r3, #3
 800dda4:	e03b      	b.n	800de1e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dda6:	4b20      	ldr	r3, [pc, #128]	@ (800de28 <HAL_RCC_ClockConfig+0x260>)
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	f003 030f 	and.w	r3, r3, #15
 800ddae:	683a      	ldr	r2, [r7, #0]
 800ddb0:	429a      	cmp	r2, r3
 800ddb2:	d1ed      	bne.n	800dd90 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	f003 0304 	and.w	r3, r3, #4
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d008      	beq.n	800ddd2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ddc0:	4b1a      	ldr	r3, [pc, #104]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800ddc2:	689b      	ldr	r3, [r3, #8]
 800ddc4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	68db      	ldr	r3, [r3, #12]
 800ddcc:	4917      	ldr	r1, [pc, #92]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800ddce:	4313      	orrs	r3, r2
 800ddd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	f003 0308 	and.w	r3, r3, #8
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d009      	beq.n	800ddf2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ddde:	4b13      	ldr	r3, [pc, #76]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800dde0:	689b      	ldr	r3, [r3, #8]
 800dde2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	691b      	ldr	r3, [r3, #16]
 800ddea:	00db      	lsls	r3, r3, #3
 800ddec:	490f      	ldr	r1, [pc, #60]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800ddee:	4313      	orrs	r3, r2
 800ddf0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ddf2:	f000 f825 	bl	800de40 <HAL_RCC_GetSysClockFreq>
 800ddf6:	4602      	mov	r2, r0
 800ddf8:	4b0c      	ldr	r3, [pc, #48]	@ (800de2c <HAL_RCC_ClockConfig+0x264>)
 800ddfa:	689b      	ldr	r3, [r3, #8]
 800ddfc:	091b      	lsrs	r3, r3, #4
 800ddfe:	f003 030f 	and.w	r3, r3, #15
 800de02:	490c      	ldr	r1, [pc, #48]	@ (800de34 <HAL_RCC_ClockConfig+0x26c>)
 800de04:	5ccb      	ldrb	r3, [r1, r3]
 800de06:	f003 031f 	and.w	r3, r3, #31
 800de0a:	fa22 f303 	lsr.w	r3, r2, r3
 800de0e:	4a0a      	ldr	r2, [pc, #40]	@ (800de38 <HAL_RCC_ClockConfig+0x270>)
 800de10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800de12:	4b0a      	ldr	r3, [pc, #40]	@ (800de3c <HAL_RCC_ClockConfig+0x274>)
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	4618      	mov	r0, r3
 800de18:	f7fc fff8 	bl	800ae0c <HAL_InitTick>
 800de1c:	4603      	mov	r3, r0
}
 800de1e:	4618      	mov	r0, r3
 800de20:	3718      	adds	r7, #24
 800de22:	46bd      	mov	sp, r7
 800de24:	bd80      	pop	{r7, pc}
 800de26:	bf00      	nop
 800de28:	40022000 	.word	0x40022000
 800de2c:	40021000 	.word	0x40021000
 800de30:	04c4b400 	.word	0x04c4b400
 800de34:	08014f10 	.word	0x08014f10
 800de38:	200005bc 	.word	0x200005bc
 800de3c:	200005c0 	.word	0x200005c0

0800de40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800de40:	b480      	push	{r7}
 800de42:	b087      	sub	sp, #28
 800de44:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800de46:	4b2c      	ldr	r3, [pc, #176]	@ (800def8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800de48:	689b      	ldr	r3, [r3, #8]
 800de4a:	f003 030c 	and.w	r3, r3, #12
 800de4e:	2b04      	cmp	r3, #4
 800de50:	d102      	bne.n	800de58 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800de52:	4b2a      	ldr	r3, [pc, #168]	@ (800defc <HAL_RCC_GetSysClockFreq+0xbc>)
 800de54:	613b      	str	r3, [r7, #16]
 800de56:	e047      	b.n	800dee8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800de58:	4b27      	ldr	r3, [pc, #156]	@ (800def8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800de5a:	689b      	ldr	r3, [r3, #8]
 800de5c:	f003 030c 	and.w	r3, r3, #12
 800de60:	2b08      	cmp	r3, #8
 800de62:	d102      	bne.n	800de6a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800de64:	4b26      	ldr	r3, [pc, #152]	@ (800df00 <HAL_RCC_GetSysClockFreq+0xc0>)
 800de66:	613b      	str	r3, [r7, #16]
 800de68:	e03e      	b.n	800dee8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800de6a:	4b23      	ldr	r3, [pc, #140]	@ (800def8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800de6c:	689b      	ldr	r3, [r3, #8]
 800de6e:	f003 030c 	and.w	r3, r3, #12
 800de72:	2b0c      	cmp	r3, #12
 800de74:	d136      	bne.n	800dee4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800de76:	4b20      	ldr	r3, [pc, #128]	@ (800def8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800de78:	68db      	ldr	r3, [r3, #12]
 800de7a:	f003 0303 	and.w	r3, r3, #3
 800de7e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800de80:	4b1d      	ldr	r3, [pc, #116]	@ (800def8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800de82:	68db      	ldr	r3, [r3, #12]
 800de84:	091b      	lsrs	r3, r3, #4
 800de86:	f003 030f 	and.w	r3, r3, #15
 800de8a:	3301      	adds	r3, #1
 800de8c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	2b03      	cmp	r3, #3
 800de92:	d10c      	bne.n	800deae <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800de94:	4a1a      	ldr	r2, [pc, #104]	@ (800df00 <HAL_RCC_GetSysClockFreq+0xc0>)
 800de96:	68bb      	ldr	r3, [r7, #8]
 800de98:	fbb2 f3f3 	udiv	r3, r2, r3
 800de9c:	4a16      	ldr	r2, [pc, #88]	@ (800def8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800de9e:	68d2      	ldr	r2, [r2, #12]
 800dea0:	0a12      	lsrs	r2, r2, #8
 800dea2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dea6:	fb02 f303 	mul.w	r3, r2, r3
 800deaa:	617b      	str	r3, [r7, #20]
      break;
 800deac:	e00c      	b.n	800dec8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800deae:	4a13      	ldr	r2, [pc, #76]	@ (800defc <HAL_RCC_GetSysClockFreq+0xbc>)
 800deb0:	68bb      	ldr	r3, [r7, #8]
 800deb2:	fbb2 f3f3 	udiv	r3, r2, r3
 800deb6:	4a10      	ldr	r2, [pc, #64]	@ (800def8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800deb8:	68d2      	ldr	r2, [r2, #12]
 800deba:	0a12      	lsrs	r2, r2, #8
 800debc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dec0:	fb02 f303 	mul.w	r3, r2, r3
 800dec4:	617b      	str	r3, [r7, #20]
      break;
 800dec6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800dec8:	4b0b      	ldr	r3, [pc, #44]	@ (800def8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800deca:	68db      	ldr	r3, [r3, #12]
 800decc:	0e5b      	lsrs	r3, r3, #25
 800dece:	f003 0303 	and.w	r3, r3, #3
 800ded2:	3301      	adds	r3, #1
 800ded4:	005b      	lsls	r3, r3, #1
 800ded6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800ded8:	697a      	ldr	r2, [r7, #20]
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	fbb2 f3f3 	udiv	r3, r2, r3
 800dee0:	613b      	str	r3, [r7, #16]
 800dee2:	e001      	b.n	800dee8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800dee4:	2300      	movs	r3, #0
 800dee6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800dee8:	693b      	ldr	r3, [r7, #16]
}
 800deea:	4618      	mov	r0, r3
 800deec:	371c      	adds	r7, #28
 800deee:	46bd      	mov	sp, r7
 800def0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def4:	4770      	bx	lr
 800def6:	bf00      	nop
 800def8:	40021000 	.word	0x40021000
 800defc:	00f42400 	.word	0x00f42400
 800df00:	016e3600 	.word	0x016e3600

0800df04 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800df04:	b480      	push	{r7}
 800df06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800df08:	4b03      	ldr	r3, [pc, #12]	@ (800df18 <HAL_RCC_GetHCLKFreq+0x14>)
 800df0a:	681b      	ldr	r3, [r3, #0]
}
 800df0c:	4618      	mov	r0, r3
 800df0e:	46bd      	mov	sp, r7
 800df10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df14:	4770      	bx	lr
 800df16:	bf00      	nop
 800df18:	200005bc 	.word	0x200005bc

0800df1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800df20:	f7ff fff0 	bl	800df04 <HAL_RCC_GetHCLKFreq>
 800df24:	4602      	mov	r2, r0
 800df26:	4b06      	ldr	r3, [pc, #24]	@ (800df40 <HAL_RCC_GetPCLK1Freq+0x24>)
 800df28:	689b      	ldr	r3, [r3, #8]
 800df2a:	0a1b      	lsrs	r3, r3, #8
 800df2c:	f003 0307 	and.w	r3, r3, #7
 800df30:	4904      	ldr	r1, [pc, #16]	@ (800df44 <HAL_RCC_GetPCLK1Freq+0x28>)
 800df32:	5ccb      	ldrb	r3, [r1, r3]
 800df34:	f003 031f 	and.w	r3, r3, #31
 800df38:	fa22 f303 	lsr.w	r3, r2, r3
}
 800df3c:	4618      	mov	r0, r3
 800df3e:	bd80      	pop	{r7, pc}
 800df40:	40021000 	.word	0x40021000
 800df44:	08014f20 	.word	0x08014f20

0800df48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800df48:	b580      	push	{r7, lr}
 800df4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800df4c:	f7ff ffda 	bl	800df04 <HAL_RCC_GetHCLKFreq>
 800df50:	4602      	mov	r2, r0
 800df52:	4b06      	ldr	r3, [pc, #24]	@ (800df6c <HAL_RCC_GetPCLK2Freq+0x24>)
 800df54:	689b      	ldr	r3, [r3, #8]
 800df56:	0adb      	lsrs	r3, r3, #11
 800df58:	f003 0307 	and.w	r3, r3, #7
 800df5c:	4904      	ldr	r1, [pc, #16]	@ (800df70 <HAL_RCC_GetPCLK2Freq+0x28>)
 800df5e:	5ccb      	ldrb	r3, [r1, r3]
 800df60:	f003 031f 	and.w	r3, r3, #31
 800df64:	fa22 f303 	lsr.w	r3, r2, r3
}
 800df68:	4618      	mov	r0, r3
 800df6a:	bd80      	pop	{r7, pc}
 800df6c:	40021000 	.word	0x40021000
 800df70:	08014f20 	.word	0x08014f20

0800df74 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800df74:	b480      	push	{r7}
 800df76:	b087      	sub	sp, #28
 800df78:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800df7a:	4b1e      	ldr	r3, [pc, #120]	@ (800dff4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800df7c:	68db      	ldr	r3, [r3, #12]
 800df7e:	f003 0303 	and.w	r3, r3, #3
 800df82:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800df84:	4b1b      	ldr	r3, [pc, #108]	@ (800dff4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800df86:	68db      	ldr	r3, [r3, #12]
 800df88:	091b      	lsrs	r3, r3, #4
 800df8a:	f003 030f 	and.w	r3, r3, #15
 800df8e:	3301      	adds	r3, #1
 800df90:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800df92:	693b      	ldr	r3, [r7, #16]
 800df94:	2b03      	cmp	r3, #3
 800df96:	d10c      	bne.n	800dfb2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800df98:	4a17      	ldr	r2, [pc, #92]	@ (800dff8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	fbb2 f3f3 	udiv	r3, r2, r3
 800dfa0:	4a14      	ldr	r2, [pc, #80]	@ (800dff4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800dfa2:	68d2      	ldr	r2, [r2, #12]
 800dfa4:	0a12      	lsrs	r2, r2, #8
 800dfa6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dfaa:	fb02 f303 	mul.w	r3, r2, r3
 800dfae:	617b      	str	r3, [r7, #20]
    break;
 800dfb0:	e00c      	b.n	800dfcc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800dfb2:	4a12      	ldr	r2, [pc, #72]	@ (800dffc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	fbb2 f3f3 	udiv	r3, r2, r3
 800dfba:	4a0e      	ldr	r2, [pc, #56]	@ (800dff4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800dfbc:	68d2      	ldr	r2, [r2, #12]
 800dfbe:	0a12      	lsrs	r2, r2, #8
 800dfc0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dfc4:	fb02 f303 	mul.w	r3, r2, r3
 800dfc8:	617b      	str	r3, [r7, #20]
    break;
 800dfca:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800dfcc:	4b09      	ldr	r3, [pc, #36]	@ (800dff4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800dfce:	68db      	ldr	r3, [r3, #12]
 800dfd0:	0e5b      	lsrs	r3, r3, #25
 800dfd2:	f003 0303 	and.w	r3, r3, #3
 800dfd6:	3301      	adds	r3, #1
 800dfd8:	005b      	lsls	r3, r3, #1
 800dfda:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800dfdc:	697a      	ldr	r2, [r7, #20]
 800dfde:	68bb      	ldr	r3, [r7, #8]
 800dfe0:	fbb2 f3f3 	udiv	r3, r2, r3
 800dfe4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800dfe6:	687b      	ldr	r3, [r7, #4]
}
 800dfe8:	4618      	mov	r0, r3
 800dfea:	371c      	adds	r7, #28
 800dfec:	46bd      	mov	sp, r7
 800dfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff2:	4770      	bx	lr
 800dff4:	40021000 	.word	0x40021000
 800dff8:	016e3600 	.word	0x016e3600
 800dffc:	00f42400 	.word	0x00f42400

0800e000 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e000:	b580      	push	{r7, lr}
 800e002:	b086      	sub	sp, #24
 800e004:	af00      	add	r7, sp, #0
 800e006:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e008:	2300      	movs	r3, #0
 800e00a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e00c:	2300      	movs	r3, #0
 800e00e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e018:	2b00      	cmp	r3, #0
 800e01a:	f000 8098 	beq.w	800e14e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800e01e:	2300      	movs	r3, #0
 800e020:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800e022:	4b43      	ldr	r3, [pc, #268]	@ (800e130 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e026:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d10d      	bne.n	800e04a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800e02e:	4b40      	ldr	r3, [pc, #256]	@ (800e130 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e032:	4a3f      	ldr	r2, [pc, #252]	@ (800e130 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e034:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e038:	6593      	str	r3, [r2, #88]	@ 0x58
 800e03a:	4b3d      	ldr	r3, [pc, #244]	@ (800e130 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e03c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e03e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e042:	60bb      	str	r3, [r7, #8]
 800e044:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800e046:	2301      	movs	r3, #1
 800e048:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e04a:	4b3a      	ldr	r3, [pc, #232]	@ (800e134 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	4a39      	ldr	r2, [pc, #228]	@ (800e134 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e050:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e054:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e056:	f7fc ff25 	bl	800aea4 <HAL_GetTick>
 800e05a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e05c:	e009      	b.n	800e072 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e05e:	f7fc ff21 	bl	800aea4 <HAL_GetTick>
 800e062:	4602      	mov	r2, r0
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	1ad3      	subs	r3, r2, r3
 800e068:	2b02      	cmp	r3, #2
 800e06a:	d902      	bls.n	800e072 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800e06c:	2303      	movs	r3, #3
 800e06e:	74fb      	strb	r3, [r7, #19]
        break;
 800e070:	e005      	b.n	800e07e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e072:	4b30      	ldr	r3, [pc, #192]	@ (800e134 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d0ef      	beq.n	800e05e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800e07e:	7cfb      	ldrb	r3, [r7, #19]
 800e080:	2b00      	cmp	r3, #0
 800e082:	d159      	bne.n	800e138 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800e084:	4b2a      	ldr	r3, [pc, #168]	@ (800e130 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e08a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e08e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800e090:	697b      	ldr	r3, [r7, #20]
 800e092:	2b00      	cmp	r3, #0
 800e094:	d01e      	beq.n	800e0d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e09a:	697a      	ldr	r2, [r7, #20]
 800e09c:	429a      	cmp	r2, r3
 800e09e:	d019      	beq.n	800e0d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800e0a0:	4b23      	ldr	r3, [pc, #140]	@ (800e130 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e0a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e0a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e0aa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e0ac:	4b20      	ldr	r3, [pc, #128]	@ (800e130 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e0ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e0b2:	4a1f      	ldr	r2, [pc, #124]	@ (800e130 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e0b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e0b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e0bc:	4b1c      	ldr	r3, [pc, #112]	@ (800e130 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e0be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e0c2:	4a1b      	ldr	r2, [pc, #108]	@ (800e130 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e0c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e0c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800e0cc:	4a18      	ldr	r2, [pc, #96]	@ (800e130 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e0ce:	697b      	ldr	r3, [r7, #20]
 800e0d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800e0d4:	697b      	ldr	r3, [r7, #20]
 800e0d6:	f003 0301 	and.w	r3, r3, #1
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d016      	beq.n	800e10c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e0de:	f7fc fee1 	bl	800aea4 <HAL_GetTick>
 800e0e2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e0e4:	e00b      	b.n	800e0fe <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e0e6:	f7fc fedd 	bl	800aea4 <HAL_GetTick>
 800e0ea:	4602      	mov	r2, r0
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	1ad3      	subs	r3, r2, r3
 800e0f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e0f4:	4293      	cmp	r3, r2
 800e0f6:	d902      	bls.n	800e0fe <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800e0f8:	2303      	movs	r3, #3
 800e0fa:	74fb      	strb	r3, [r7, #19]
            break;
 800e0fc:	e006      	b.n	800e10c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e0fe:	4b0c      	ldr	r3, [pc, #48]	@ (800e130 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e100:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e104:	f003 0302 	and.w	r3, r3, #2
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d0ec      	beq.n	800e0e6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800e10c:	7cfb      	ldrb	r3, [r7, #19]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d10b      	bne.n	800e12a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e112:	4b07      	ldr	r3, [pc, #28]	@ (800e130 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e114:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e118:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e120:	4903      	ldr	r1, [pc, #12]	@ (800e130 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e122:	4313      	orrs	r3, r2
 800e124:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800e128:	e008      	b.n	800e13c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e12a:	7cfb      	ldrb	r3, [r7, #19]
 800e12c:	74bb      	strb	r3, [r7, #18]
 800e12e:	e005      	b.n	800e13c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800e130:	40021000 	.word	0x40021000
 800e134:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e138:	7cfb      	ldrb	r3, [r7, #19]
 800e13a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800e13c:	7c7b      	ldrb	r3, [r7, #17]
 800e13e:	2b01      	cmp	r3, #1
 800e140:	d105      	bne.n	800e14e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e142:	4ba7      	ldr	r3, [pc, #668]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e144:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e146:	4aa6      	ldr	r2, [pc, #664]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e148:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e14c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	f003 0301 	and.w	r3, r3, #1
 800e156:	2b00      	cmp	r3, #0
 800e158:	d00a      	beq.n	800e170 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e15a:	4ba1      	ldr	r3, [pc, #644]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e15c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e160:	f023 0203 	bic.w	r2, r3, #3
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	685b      	ldr	r3, [r3, #4]
 800e168:	499d      	ldr	r1, [pc, #628]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e16a:	4313      	orrs	r3, r2
 800e16c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	f003 0302 	and.w	r3, r3, #2
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d00a      	beq.n	800e192 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e17c:	4b98      	ldr	r3, [pc, #608]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e17e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e182:	f023 020c 	bic.w	r2, r3, #12
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	689b      	ldr	r3, [r3, #8]
 800e18a:	4995      	ldr	r1, [pc, #596]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e18c:	4313      	orrs	r3, r2
 800e18e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	f003 0304 	and.w	r3, r3, #4
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d00a      	beq.n	800e1b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e19e:	4b90      	ldr	r3, [pc, #576]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e1a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e1a4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	68db      	ldr	r3, [r3, #12]
 800e1ac:	498c      	ldr	r1, [pc, #560]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e1ae:	4313      	orrs	r3, r2
 800e1b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	f003 0308 	and.w	r3, r3, #8
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d00a      	beq.n	800e1d6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e1c0:	4b87      	ldr	r3, [pc, #540]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e1c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e1c6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	691b      	ldr	r3, [r3, #16]
 800e1ce:	4984      	ldr	r1, [pc, #528]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e1d0:	4313      	orrs	r3, r2
 800e1d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	f003 0310 	and.w	r3, r3, #16
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d00a      	beq.n	800e1f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800e1e2:	4b7f      	ldr	r3, [pc, #508]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e1e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e1e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	695b      	ldr	r3, [r3, #20]
 800e1f0:	497b      	ldr	r1, [pc, #492]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e1f2:	4313      	orrs	r3, r2
 800e1f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	f003 0320 	and.w	r3, r3, #32
 800e200:	2b00      	cmp	r3, #0
 800e202:	d00a      	beq.n	800e21a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e204:	4b76      	ldr	r3, [pc, #472]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e206:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e20a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	699b      	ldr	r3, [r3, #24]
 800e212:	4973      	ldr	r1, [pc, #460]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e214:	4313      	orrs	r3, r2
 800e216:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e222:	2b00      	cmp	r3, #0
 800e224:	d00a      	beq.n	800e23c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e226:	4b6e      	ldr	r3, [pc, #440]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e228:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e22c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	69db      	ldr	r3, [r3, #28]
 800e234:	496a      	ldr	r1, [pc, #424]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e236:	4313      	orrs	r3, r2
 800e238:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e244:	2b00      	cmp	r3, #0
 800e246:	d00a      	beq.n	800e25e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800e248:	4b65      	ldr	r3, [pc, #404]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e24a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e24e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	6a1b      	ldr	r3, [r3, #32]
 800e256:	4962      	ldr	r1, [pc, #392]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e258:	4313      	orrs	r3, r2
 800e25a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e266:	2b00      	cmp	r3, #0
 800e268:	d00a      	beq.n	800e280 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e26a:	4b5d      	ldr	r3, [pc, #372]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e26c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e270:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e278:	4959      	ldr	r1, [pc, #356]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e27a:	4313      	orrs	r3, r2
 800e27c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d00a      	beq.n	800e2a2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800e28c:	4b54      	ldr	r3, [pc, #336]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e28e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e292:	f023 0203 	bic.w	r2, r3, #3
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e29a:	4951      	ldr	r1, [pc, #324]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e29c:	4313      	orrs	r3, r2
 800e29e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	681b      	ldr	r3, [r3, #0]
 800e2a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d00a      	beq.n	800e2c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e2ae:	4b4c      	ldr	r3, [pc, #304]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e2b4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2bc:	4948      	ldr	r1, [pc, #288]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2be:	4313      	orrs	r3, r2
 800e2c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d015      	beq.n	800e2fc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e2d0:	4b43      	ldr	r3, [pc, #268]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e2d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2de:	4940      	ldr	r1, [pc, #256]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2e0:	4313      	orrs	r3, r2
 800e2e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e2ee:	d105      	bne.n	800e2fc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e2f0:	4b3b      	ldr	r3, [pc, #236]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2f2:	68db      	ldr	r3, [r3, #12]
 800e2f4:	4a3a      	ldr	r2, [pc, #232]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e2f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e2fa:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e304:	2b00      	cmp	r3, #0
 800e306:	d015      	beq.n	800e334 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800e308:	4b35      	ldr	r3, [pc, #212]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e30a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e30e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e316:	4932      	ldr	r1, [pc, #200]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e318:	4313      	orrs	r3, r2
 800e31a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e322:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e326:	d105      	bne.n	800e334 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e328:	4b2d      	ldr	r3, [pc, #180]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e32a:	68db      	ldr	r3, [r3, #12]
 800e32c:	4a2c      	ldr	r2, [pc, #176]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e32e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e332:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d015      	beq.n	800e36c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e340:	4b27      	ldr	r3, [pc, #156]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e346:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e34e:	4924      	ldr	r1, [pc, #144]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e350:	4313      	orrs	r3, r2
 800e352:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e35a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e35e:	d105      	bne.n	800e36c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e360:	4b1f      	ldr	r3, [pc, #124]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e362:	68db      	ldr	r3, [r3, #12]
 800e364:	4a1e      	ldr	r2, [pc, #120]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e366:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e36a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e374:	2b00      	cmp	r3, #0
 800e376:	d015      	beq.n	800e3a4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e378:	4b19      	ldr	r3, [pc, #100]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e37a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e37e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e386:	4916      	ldr	r1, [pc, #88]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e388:	4313      	orrs	r3, r2
 800e38a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e392:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e396:	d105      	bne.n	800e3a4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e398:	4b11      	ldr	r3, [pc, #68]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e39a:	68db      	ldr	r3, [r3, #12]
 800e39c:	4a10      	ldr	r2, [pc, #64]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e39e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e3a2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d019      	beq.n	800e3e4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800e3b0:	4b0b      	ldr	r3, [pc, #44]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e3be:	4908      	ldr	r1, [pc, #32]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3c0:	4313      	orrs	r3, r2
 800e3c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e3ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e3ce:	d109      	bne.n	800e3e4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e3d0:	4b03      	ldr	r3, [pc, #12]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3d2:	68db      	ldr	r3, [r3, #12]
 800e3d4:	4a02      	ldr	r2, [pc, #8]	@ (800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e3da:	60d3      	str	r3, [r2, #12]
 800e3dc:	e002      	b.n	800e3e4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800e3de:	bf00      	nop
 800e3e0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d015      	beq.n	800e41c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800e3f0:	4b29      	ldr	r3, [pc, #164]	@ (800e498 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e3f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3f6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e3fe:	4926      	ldr	r1, [pc, #152]	@ (800e498 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e400:	4313      	orrs	r3, r2
 800e402:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e40a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e40e:	d105      	bne.n	800e41c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e410:	4b21      	ldr	r3, [pc, #132]	@ (800e498 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e412:	68db      	ldr	r3, [r3, #12]
 800e414:	4a20      	ldr	r2, [pc, #128]	@ (800e498 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e416:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e41a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e424:	2b00      	cmp	r3, #0
 800e426:	d015      	beq.n	800e454 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800e428:	4b1b      	ldr	r3, [pc, #108]	@ (800e498 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e42a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e42e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e436:	4918      	ldr	r1, [pc, #96]	@ (800e498 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e438:	4313      	orrs	r3, r2
 800e43a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e442:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e446:	d105      	bne.n	800e454 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e448:	4b13      	ldr	r3, [pc, #76]	@ (800e498 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e44a:	68db      	ldr	r3, [r3, #12]
 800e44c:	4a12      	ldr	r2, [pc, #72]	@ (800e498 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e44e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e452:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d015      	beq.n	800e48c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800e460:	4b0d      	ldr	r3, [pc, #52]	@ (800e498 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e462:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e466:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e46e:	490a      	ldr	r1, [pc, #40]	@ (800e498 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e470:	4313      	orrs	r3, r2
 800e472:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e47a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e47e:	d105      	bne.n	800e48c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e480:	4b05      	ldr	r3, [pc, #20]	@ (800e498 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e482:	68db      	ldr	r3, [r3, #12]
 800e484:	4a04      	ldr	r2, [pc, #16]	@ (800e498 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e486:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e48a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800e48c:	7cbb      	ldrb	r3, [r7, #18]
}
 800e48e:	4618      	mov	r0, r3
 800e490:	3718      	adds	r7, #24
 800e492:	46bd      	mov	sp, r7
 800e494:	bd80      	pop	{r7, pc}
 800e496:	bf00      	nop
 800e498:	40021000 	.word	0x40021000

0800e49c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e49c:	b580      	push	{r7, lr}
 800e49e:	b082      	sub	sp, #8
 800e4a0:	af00      	add	r7, sp, #0
 800e4a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d101      	bne.n	800e4ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e4aa:	2301      	movs	r3, #1
 800e4ac:	e054      	b.n	800e558 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e4b4:	b2db      	uxtb	r3, r3
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d111      	bne.n	800e4de <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	2200      	movs	r2, #0
 800e4be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800e4c2:	6878      	ldr	r0, [r7, #4]
 800e4c4:	f001 fee2 	bl	801028c <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d102      	bne.n	800e4d6 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	4a23      	ldr	r2, [pc, #140]	@ (800e560 <HAL_TIM_Base_Init+0xc4>)
 800e4d4:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e4da:	6878      	ldr	r0, [r7, #4]
 800e4dc:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	2202      	movs	r2, #2
 800e4e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	681a      	ldr	r2, [r3, #0]
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	3304      	adds	r3, #4
 800e4ee:	4619      	mov	r1, r3
 800e4f0:	4610      	mov	r0, r2
 800e4f2:	f001 fa2b 	bl	800f94c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	2201      	movs	r2, #1
 800e4fa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	2201      	movs	r2, #1
 800e502:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	2201      	movs	r2, #1
 800e50a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	2201      	movs	r2, #1
 800e512:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	2201      	movs	r2, #1
 800e51a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	2201      	movs	r2, #1
 800e522:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	2201      	movs	r2, #1
 800e52a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	2201      	movs	r2, #1
 800e532:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	2201      	movs	r2, #1
 800e53a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	2201      	movs	r2, #1
 800e542:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	2201      	movs	r2, #1
 800e54a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	2201      	movs	r2, #1
 800e552:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e556:	2300      	movs	r3, #0
}
 800e558:	4618      	mov	r0, r3
 800e55a:	3708      	adds	r7, #8
 800e55c:	46bd      	mov	sp, r7
 800e55e:	bd80      	pop	{r7, pc}
 800e560:	0800a6cd 	.word	0x0800a6cd

0800e564 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800e564:	b480      	push	{r7}
 800e566:	b085      	sub	sp, #20
 800e568:	af00      	add	r7, sp, #0
 800e56a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e572:	b2db      	uxtb	r3, r3
 800e574:	2b01      	cmp	r3, #1
 800e576:	d001      	beq.n	800e57c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800e578:	2301      	movs	r3, #1
 800e57a:	e04c      	b.n	800e616 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	2202      	movs	r2, #2
 800e580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	4a26      	ldr	r2, [pc, #152]	@ (800e624 <HAL_TIM_Base_Start+0xc0>)
 800e58a:	4293      	cmp	r3, r2
 800e58c:	d022      	beq.n	800e5d4 <HAL_TIM_Base_Start+0x70>
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e596:	d01d      	beq.n	800e5d4 <HAL_TIM_Base_Start+0x70>
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	4a22      	ldr	r2, [pc, #136]	@ (800e628 <HAL_TIM_Base_Start+0xc4>)
 800e59e:	4293      	cmp	r3, r2
 800e5a0:	d018      	beq.n	800e5d4 <HAL_TIM_Base_Start+0x70>
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	4a21      	ldr	r2, [pc, #132]	@ (800e62c <HAL_TIM_Base_Start+0xc8>)
 800e5a8:	4293      	cmp	r3, r2
 800e5aa:	d013      	beq.n	800e5d4 <HAL_TIM_Base_Start+0x70>
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	4a1f      	ldr	r2, [pc, #124]	@ (800e630 <HAL_TIM_Base_Start+0xcc>)
 800e5b2:	4293      	cmp	r3, r2
 800e5b4:	d00e      	beq.n	800e5d4 <HAL_TIM_Base_Start+0x70>
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	4a1e      	ldr	r2, [pc, #120]	@ (800e634 <HAL_TIM_Base_Start+0xd0>)
 800e5bc:	4293      	cmp	r3, r2
 800e5be:	d009      	beq.n	800e5d4 <HAL_TIM_Base_Start+0x70>
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	4a1c      	ldr	r2, [pc, #112]	@ (800e638 <HAL_TIM_Base_Start+0xd4>)
 800e5c6:	4293      	cmp	r3, r2
 800e5c8:	d004      	beq.n	800e5d4 <HAL_TIM_Base_Start+0x70>
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	4a1b      	ldr	r2, [pc, #108]	@ (800e63c <HAL_TIM_Base_Start+0xd8>)
 800e5d0:	4293      	cmp	r3, r2
 800e5d2:	d115      	bne.n	800e600 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	689a      	ldr	r2, [r3, #8]
 800e5da:	4b19      	ldr	r3, [pc, #100]	@ (800e640 <HAL_TIM_Base_Start+0xdc>)
 800e5dc:	4013      	ands	r3, r2
 800e5de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	2b06      	cmp	r3, #6
 800e5e4:	d015      	beq.n	800e612 <HAL_TIM_Base_Start+0xae>
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e5ec:	d011      	beq.n	800e612 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	681a      	ldr	r2, [r3, #0]
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	f042 0201 	orr.w	r2, r2, #1
 800e5fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e5fe:	e008      	b.n	800e612 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	681a      	ldr	r2, [r3, #0]
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	f042 0201 	orr.w	r2, r2, #1
 800e60e:	601a      	str	r2, [r3, #0]
 800e610:	e000      	b.n	800e614 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e612:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e614:	2300      	movs	r3, #0
}
 800e616:	4618      	mov	r0, r3
 800e618:	3714      	adds	r7, #20
 800e61a:	46bd      	mov	sp, r7
 800e61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e620:	4770      	bx	lr
 800e622:	bf00      	nop
 800e624:	40012c00 	.word	0x40012c00
 800e628:	40000400 	.word	0x40000400
 800e62c:	40000800 	.word	0x40000800
 800e630:	40000c00 	.word	0x40000c00
 800e634:	40013400 	.word	0x40013400
 800e638:	40014000 	.word	0x40014000
 800e63c:	40015000 	.word	0x40015000
 800e640:	00010007 	.word	0x00010007

0800e644 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e644:	b480      	push	{r7}
 800e646:	b085      	sub	sp, #20
 800e648:	af00      	add	r7, sp, #0
 800e64a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e652:	b2db      	uxtb	r3, r3
 800e654:	2b01      	cmp	r3, #1
 800e656:	d001      	beq.n	800e65c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e658:	2301      	movs	r3, #1
 800e65a:	e054      	b.n	800e706 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	2202      	movs	r2, #2
 800e660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	68da      	ldr	r2, [r3, #12]
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	f042 0201 	orr.w	r2, r2, #1
 800e672:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	4a26      	ldr	r2, [pc, #152]	@ (800e714 <HAL_TIM_Base_Start_IT+0xd0>)
 800e67a:	4293      	cmp	r3, r2
 800e67c:	d022      	beq.n	800e6c4 <HAL_TIM_Base_Start_IT+0x80>
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e686:	d01d      	beq.n	800e6c4 <HAL_TIM_Base_Start_IT+0x80>
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	4a22      	ldr	r2, [pc, #136]	@ (800e718 <HAL_TIM_Base_Start_IT+0xd4>)
 800e68e:	4293      	cmp	r3, r2
 800e690:	d018      	beq.n	800e6c4 <HAL_TIM_Base_Start_IT+0x80>
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	4a21      	ldr	r2, [pc, #132]	@ (800e71c <HAL_TIM_Base_Start_IT+0xd8>)
 800e698:	4293      	cmp	r3, r2
 800e69a:	d013      	beq.n	800e6c4 <HAL_TIM_Base_Start_IT+0x80>
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	681b      	ldr	r3, [r3, #0]
 800e6a0:	4a1f      	ldr	r2, [pc, #124]	@ (800e720 <HAL_TIM_Base_Start_IT+0xdc>)
 800e6a2:	4293      	cmp	r3, r2
 800e6a4:	d00e      	beq.n	800e6c4 <HAL_TIM_Base_Start_IT+0x80>
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	4a1e      	ldr	r2, [pc, #120]	@ (800e724 <HAL_TIM_Base_Start_IT+0xe0>)
 800e6ac:	4293      	cmp	r3, r2
 800e6ae:	d009      	beq.n	800e6c4 <HAL_TIM_Base_Start_IT+0x80>
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	4a1c      	ldr	r2, [pc, #112]	@ (800e728 <HAL_TIM_Base_Start_IT+0xe4>)
 800e6b6:	4293      	cmp	r3, r2
 800e6b8:	d004      	beq.n	800e6c4 <HAL_TIM_Base_Start_IT+0x80>
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	4a1b      	ldr	r2, [pc, #108]	@ (800e72c <HAL_TIM_Base_Start_IT+0xe8>)
 800e6c0:	4293      	cmp	r3, r2
 800e6c2:	d115      	bne.n	800e6f0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	689a      	ldr	r2, [r3, #8]
 800e6ca:	4b19      	ldr	r3, [pc, #100]	@ (800e730 <HAL_TIM_Base_Start_IT+0xec>)
 800e6cc:	4013      	ands	r3, r2
 800e6ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	2b06      	cmp	r3, #6
 800e6d4:	d015      	beq.n	800e702 <HAL_TIM_Base_Start_IT+0xbe>
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e6dc:	d011      	beq.n	800e702 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	681a      	ldr	r2, [r3, #0]
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	f042 0201 	orr.w	r2, r2, #1
 800e6ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e6ee:	e008      	b.n	800e702 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	681a      	ldr	r2, [r3, #0]
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	f042 0201 	orr.w	r2, r2, #1
 800e6fe:	601a      	str	r2, [r3, #0]
 800e700:	e000      	b.n	800e704 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e702:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e704:	2300      	movs	r3, #0
}
 800e706:	4618      	mov	r0, r3
 800e708:	3714      	adds	r7, #20
 800e70a:	46bd      	mov	sp, r7
 800e70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e710:	4770      	bx	lr
 800e712:	bf00      	nop
 800e714:	40012c00 	.word	0x40012c00
 800e718:	40000400 	.word	0x40000400
 800e71c:	40000800 	.word	0x40000800
 800e720:	40000c00 	.word	0x40000c00
 800e724:	40013400 	.word	0x40013400
 800e728:	40014000 	.word	0x40014000
 800e72c:	40015000 	.word	0x40015000
 800e730:	00010007 	.word	0x00010007

0800e734 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e734:	b580      	push	{r7, lr}
 800e736:	b082      	sub	sp, #8
 800e738:	af00      	add	r7, sp, #0
 800e73a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d101      	bne.n	800e746 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e742:	2301      	movs	r3, #1
 800e744:	e054      	b.n	800e7f0 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e74c:	b2db      	uxtb	r3, r3
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d111      	bne.n	800e776 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	2200      	movs	r2, #0
 800e756:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800e75a:	6878      	ldr	r0, [r7, #4]
 800e75c:	f001 fd96 	bl	801028c <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e764:	2b00      	cmp	r3, #0
 800e766:	d102      	bne.n	800e76e <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	4a23      	ldr	r2, [pc, #140]	@ (800e7f8 <HAL_TIM_PWM_Init+0xc4>)
 800e76c:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e772:	6878      	ldr	r0, [r7, #4]
 800e774:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	2202      	movs	r2, #2
 800e77a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	681a      	ldr	r2, [r3, #0]
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	3304      	adds	r3, #4
 800e786:	4619      	mov	r1, r3
 800e788:	4610      	mov	r0, r2
 800e78a:	f001 f8df 	bl	800f94c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	2201      	movs	r2, #1
 800e792:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	2201      	movs	r2, #1
 800e79a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	2201      	movs	r2, #1
 800e7a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	2201      	movs	r2, #1
 800e7aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	2201      	movs	r2, #1
 800e7b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	2201      	movs	r2, #1
 800e7ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	2201      	movs	r2, #1
 800e7c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	2201      	movs	r2, #1
 800e7ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	2201      	movs	r2, #1
 800e7d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	2201      	movs	r2, #1
 800e7da:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	2201      	movs	r2, #1
 800e7e2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	2201      	movs	r2, #1
 800e7ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e7ee:	2300      	movs	r3, #0
}
 800e7f0:	4618      	mov	r0, r3
 800e7f2:	3708      	adds	r7, #8
 800e7f4:	46bd      	mov	sp, r7
 800e7f6:	bd80      	pop	{r7, pc}
 800e7f8:	0800a681 	.word	0x0800a681

0800e7fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e7fc:	b580      	push	{r7, lr}
 800e7fe:	b084      	sub	sp, #16
 800e800:	af00      	add	r7, sp, #0
 800e802:	6078      	str	r0, [r7, #4]
 800e804:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e806:	683b      	ldr	r3, [r7, #0]
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d109      	bne.n	800e820 <HAL_TIM_PWM_Start+0x24>
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800e812:	b2db      	uxtb	r3, r3
 800e814:	2b01      	cmp	r3, #1
 800e816:	bf14      	ite	ne
 800e818:	2301      	movne	r3, #1
 800e81a:	2300      	moveq	r3, #0
 800e81c:	b2db      	uxtb	r3, r3
 800e81e:	e03c      	b.n	800e89a <HAL_TIM_PWM_Start+0x9e>
 800e820:	683b      	ldr	r3, [r7, #0]
 800e822:	2b04      	cmp	r3, #4
 800e824:	d109      	bne.n	800e83a <HAL_TIM_PWM_Start+0x3e>
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800e82c:	b2db      	uxtb	r3, r3
 800e82e:	2b01      	cmp	r3, #1
 800e830:	bf14      	ite	ne
 800e832:	2301      	movne	r3, #1
 800e834:	2300      	moveq	r3, #0
 800e836:	b2db      	uxtb	r3, r3
 800e838:	e02f      	b.n	800e89a <HAL_TIM_PWM_Start+0x9e>
 800e83a:	683b      	ldr	r3, [r7, #0]
 800e83c:	2b08      	cmp	r3, #8
 800e83e:	d109      	bne.n	800e854 <HAL_TIM_PWM_Start+0x58>
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e846:	b2db      	uxtb	r3, r3
 800e848:	2b01      	cmp	r3, #1
 800e84a:	bf14      	ite	ne
 800e84c:	2301      	movne	r3, #1
 800e84e:	2300      	moveq	r3, #0
 800e850:	b2db      	uxtb	r3, r3
 800e852:	e022      	b.n	800e89a <HAL_TIM_PWM_Start+0x9e>
 800e854:	683b      	ldr	r3, [r7, #0]
 800e856:	2b0c      	cmp	r3, #12
 800e858:	d109      	bne.n	800e86e <HAL_TIM_PWM_Start+0x72>
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e860:	b2db      	uxtb	r3, r3
 800e862:	2b01      	cmp	r3, #1
 800e864:	bf14      	ite	ne
 800e866:	2301      	movne	r3, #1
 800e868:	2300      	moveq	r3, #0
 800e86a:	b2db      	uxtb	r3, r3
 800e86c:	e015      	b.n	800e89a <HAL_TIM_PWM_Start+0x9e>
 800e86e:	683b      	ldr	r3, [r7, #0]
 800e870:	2b10      	cmp	r3, #16
 800e872:	d109      	bne.n	800e888 <HAL_TIM_PWM_Start+0x8c>
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e87a:	b2db      	uxtb	r3, r3
 800e87c:	2b01      	cmp	r3, #1
 800e87e:	bf14      	ite	ne
 800e880:	2301      	movne	r3, #1
 800e882:	2300      	moveq	r3, #0
 800e884:	b2db      	uxtb	r3, r3
 800e886:	e008      	b.n	800e89a <HAL_TIM_PWM_Start+0x9e>
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800e88e:	b2db      	uxtb	r3, r3
 800e890:	2b01      	cmp	r3, #1
 800e892:	bf14      	ite	ne
 800e894:	2301      	movne	r3, #1
 800e896:	2300      	moveq	r3, #0
 800e898:	b2db      	uxtb	r3, r3
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d001      	beq.n	800e8a2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800e89e:	2301      	movs	r3, #1
 800e8a0:	e0a6      	b.n	800e9f0 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e8a2:	683b      	ldr	r3, [r7, #0]
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d104      	bne.n	800e8b2 <HAL_TIM_PWM_Start+0xb6>
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	2202      	movs	r2, #2
 800e8ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e8b0:	e023      	b.n	800e8fa <HAL_TIM_PWM_Start+0xfe>
 800e8b2:	683b      	ldr	r3, [r7, #0]
 800e8b4:	2b04      	cmp	r3, #4
 800e8b6:	d104      	bne.n	800e8c2 <HAL_TIM_PWM_Start+0xc6>
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	2202      	movs	r2, #2
 800e8bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e8c0:	e01b      	b.n	800e8fa <HAL_TIM_PWM_Start+0xfe>
 800e8c2:	683b      	ldr	r3, [r7, #0]
 800e8c4:	2b08      	cmp	r3, #8
 800e8c6:	d104      	bne.n	800e8d2 <HAL_TIM_PWM_Start+0xd6>
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	2202      	movs	r2, #2
 800e8cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e8d0:	e013      	b.n	800e8fa <HAL_TIM_PWM_Start+0xfe>
 800e8d2:	683b      	ldr	r3, [r7, #0]
 800e8d4:	2b0c      	cmp	r3, #12
 800e8d6:	d104      	bne.n	800e8e2 <HAL_TIM_PWM_Start+0xe6>
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	2202      	movs	r2, #2
 800e8dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e8e0:	e00b      	b.n	800e8fa <HAL_TIM_PWM_Start+0xfe>
 800e8e2:	683b      	ldr	r3, [r7, #0]
 800e8e4:	2b10      	cmp	r3, #16
 800e8e6:	d104      	bne.n	800e8f2 <HAL_TIM_PWM_Start+0xf6>
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	2202      	movs	r2, #2
 800e8ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e8f0:	e003      	b.n	800e8fa <HAL_TIM_PWM_Start+0xfe>
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	2202      	movs	r2, #2
 800e8f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	2201      	movs	r2, #1
 800e900:	6839      	ldr	r1, [r7, #0]
 800e902:	4618      	mov	r0, r3
 800e904:	f001 fc9c 	bl	8010240 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	4a3a      	ldr	r2, [pc, #232]	@ (800e9f8 <HAL_TIM_PWM_Start+0x1fc>)
 800e90e:	4293      	cmp	r3, r2
 800e910:	d018      	beq.n	800e944 <HAL_TIM_PWM_Start+0x148>
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	681b      	ldr	r3, [r3, #0]
 800e916:	4a39      	ldr	r2, [pc, #228]	@ (800e9fc <HAL_TIM_PWM_Start+0x200>)
 800e918:	4293      	cmp	r3, r2
 800e91a:	d013      	beq.n	800e944 <HAL_TIM_PWM_Start+0x148>
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	4a37      	ldr	r2, [pc, #220]	@ (800ea00 <HAL_TIM_PWM_Start+0x204>)
 800e922:	4293      	cmp	r3, r2
 800e924:	d00e      	beq.n	800e944 <HAL_TIM_PWM_Start+0x148>
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	681b      	ldr	r3, [r3, #0]
 800e92a:	4a36      	ldr	r2, [pc, #216]	@ (800ea04 <HAL_TIM_PWM_Start+0x208>)
 800e92c:	4293      	cmp	r3, r2
 800e92e:	d009      	beq.n	800e944 <HAL_TIM_PWM_Start+0x148>
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	4a34      	ldr	r2, [pc, #208]	@ (800ea08 <HAL_TIM_PWM_Start+0x20c>)
 800e936:	4293      	cmp	r3, r2
 800e938:	d004      	beq.n	800e944 <HAL_TIM_PWM_Start+0x148>
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	4a33      	ldr	r2, [pc, #204]	@ (800ea0c <HAL_TIM_PWM_Start+0x210>)
 800e940:	4293      	cmp	r3, r2
 800e942:	d101      	bne.n	800e948 <HAL_TIM_PWM_Start+0x14c>
 800e944:	2301      	movs	r3, #1
 800e946:	e000      	b.n	800e94a <HAL_TIM_PWM_Start+0x14e>
 800e948:	2300      	movs	r3, #0
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d007      	beq.n	800e95e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e95c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	4a25      	ldr	r2, [pc, #148]	@ (800e9f8 <HAL_TIM_PWM_Start+0x1fc>)
 800e964:	4293      	cmp	r3, r2
 800e966:	d022      	beq.n	800e9ae <HAL_TIM_PWM_Start+0x1b2>
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e970:	d01d      	beq.n	800e9ae <HAL_TIM_PWM_Start+0x1b2>
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	4a26      	ldr	r2, [pc, #152]	@ (800ea10 <HAL_TIM_PWM_Start+0x214>)
 800e978:	4293      	cmp	r3, r2
 800e97a:	d018      	beq.n	800e9ae <HAL_TIM_PWM_Start+0x1b2>
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	4a24      	ldr	r2, [pc, #144]	@ (800ea14 <HAL_TIM_PWM_Start+0x218>)
 800e982:	4293      	cmp	r3, r2
 800e984:	d013      	beq.n	800e9ae <HAL_TIM_PWM_Start+0x1b2>
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	4a23      	ldr	r2, [pc, #140]	@ (800ea18 <HAL_TIM_PWM_Start+0x21c>)
 800e98c:	4293      	cmp	r3, r2
 800e98e:	d00e      	beq.n	800e9ae <HAL_TIM_PWM_Start+0x1b2>
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	681b      	ldr	r3, [r3, #0]
 800e994:	4a19      	ldr	r2, [pc, #100]	@ (800e9fc <HAL_TIM_PWM_Start+0x200>)
 800e996:	4293      	cmp	r3, r2
 800e998:	d009      	beq.n	800e9ae <HAL_TIM_PWM_Start+0x1b2>
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	681b      	ldr	r3, [r3, #0]
 800e99e:	4a18      	ldr	r2, [pc, #96]	@ (800ea00 <HAL_TIM_PWM_Start+0x204>)
 800e9a0:	4293      	cmp	r3, r2
 800e9a2:	d004      	beq.n	800e9ae <HAL_TIM_PWM_Start+0x1b2>
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	4a18      	ldr	r2, [pc, #96]	@ (800ea0c <HAL_TIM_PWM_Start+0x210>)
 800e9aa:	4293      	cmp	r3, r2
 800e9ac:	d115      	bne.n	800e9da <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	689a      	ldr	r2, [r3, #8]
 800e9b4:	4b19      	ldr	r3, [pc, #100]	@ (800ea1c <HAL_TIM_PWM_Start+0x220>)
 800e9b6:	4013      	ands	r3, r2
 800e9b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	2b06      	cmp	r3, #6
 800e9be:	d015      	beq.n	800e9ec <HAL_TIM_PWM_Start+0x1f0>
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e9c6:	d011      	beq.n	800e9ec <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	681a      	ldr	r2, [r3, #0]
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	681b      	ldr	r3, [r3, #0]
 800e9d2:	f042 0201 	orr.w	r2, r2, #1
 800e9d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e9d8:	e008      	b.n	800e9ec <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	681a      	ldr	r2, [r3, #0]
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	f042 0201 	orr.w	r2, r2, #1
 800e9e8:	601a      	str	r2, [r3, #0]
 800e9ea:	e000      	b.n	800e9ee <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e9ec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e9ee:	2300      	movs	r3, #0
}
 800e9f0:	4618      	mov	r0, r3
 800e9f2:	3710      	adds	r7, #16
 800e9f4:	46bd      	mov	sp, r7
 800e9f6:	bd80      	pop	{r7, pc}
 800e9f8:	40012c00 	.word	0x40012c00
 800e9fc:	40013400 	.word	0x40013400
 800ea00:	40014000 	.word	0x40014000
 800ea04:	40014400 	.word	0x40014400
 800ea08:	40014800 	.word	0x40014800
 800ea0c:	40015000 	.word	0x40015000
 800ea10:	40000400 	.word	0x40000400
 800ea14:	40000800 	.word	0x40000800
 800ea18:	40000c00 	.word	0x40000c00
 800ea1c:	00010007 	.word	0x00010007

0800ea20 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800ea20:	b580      	push	{r7, lr}
 800ea22:	b082      	sub	sp, #8
 800ea24:	af00      	add	r7, sp, #0
 800ea26:	6078      	str	r0, [r7, #4]
 800ea28:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d101      	bne.n	800ea34 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800ea30:	2301      	movs	r3, #1
 800ea32:	e04c      	b.n	800eace <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ea3a:	b2db      	uxtb	r3, r3
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	d111      	bne.n	800ea64 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	2200      	movs	r2, #0
 800ea44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800ea48:	6878      	ldr	r0, [r7, #4]
 800ea4a:	f001 fc1f 	bl	801028c <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d102      	bne.n	800ea5c <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	4a1f      	ldr	r2, [pc, #124]	@ (800ead8 <HAL_TIM_OnePulse_Init+0xb8>)
 800ea5a:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ea60:	6878      	ldr	r0, [r7, #4]
 800ea62:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	2202      	movs	r2, #2
 800ea68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	681a      	ldr	r2, [r3, #0]
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	3304      	adds	r3, #4
 800ea74:	4619      	mov	r1, r3
 800ea76:	4610      	mov	r0, r2
 800ea78:	f000 ff68 	bl	800f94c <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	681b      	ldr	r3, [r3, #0]
 800ea80:	681a      	ldr	r2, [r3, #0]
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	f022 0208 	bic.w	r2, r2, #8
 800ea8a:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	6819      	ldr	r1, [r3, #0]
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	683a      	ldr	r2, [r7, #0]
 800ea98:	430a      	orrs	r2, r1
 800ea9a:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	2201      	movs	r2, #1
 800eaa0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	2201      	movs	r2, #1
 800eaa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	2201      	movs	r2, #1
 800eab0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	2201      	movs	r2, #1
 800eab8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	2201      	movs	r2, #1
 800eac0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	2201      	movs	r2, #1
 800eac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800eacc:	2300      	movs	r3, #0
}
 800eace:	4618      	mov	r0, r3
 800ead0:	3708      	adds	r7, #8
 800ead2:	46bd      	mov	sp, r7
 800ead4:	bd80      	pop	{r7, pc}
 800ead6:	bf00      	nop
 800ead8:	0800eadd 	.word	0x0800eadd

0800eadc <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800eadc:	b480      	push	{r7}
 800eade:	b083      	sub	sp, #12
 800eae0:	af00      	add	r7, sp, #0
 800eae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800eae4:	bf00      	nop
 800eae6:	370c      	adds	r7, #12
 800eae8:	46bd      	mov	sp, r7
 800eaea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaee:	4770      	bx	lr

0800eaf0 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800eaf0:	b580      	push	{r7, lr}
 800eaf2:	b084      	sub	sp, #16
 800eaf4:	af00      	add	r7, sp, #0
 800eaf6:	6078      	str	r0, [r7, #4]
 800eaf8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800eb00:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800eb08:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800eb10:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800eb18:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800eb1a:	7bfb      	ldrb	r3, [r7, #15]
 800eb1c:	2b01      	cmp	r3, #1
 800eb1e:	d108      	bne.n	800eb32 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800eb20:	7bbb      	ldrb	r3, [r7, #14]
 800eb22:	2b01      	cmp	r3, #1
 800eb24:	d105      	bne.n	800eb32 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800eb26:	7b7b      	ldrb	r3, [r7, #13]
 800eb28:	2b01      	cmp	r3, #1
 800eb2a:	d102      	bne.n	800eb32 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800eb2c:	7b3b      	ldrb	r3, [r7, #12]
 800eb2e:	2b01      	cmp	r3, #1
 800eb30:	d001      	beq.n	800eb36 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 800eb32:	2301      	movs	r3, #1
 800eb34:	e059      	b.n	800ebea <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	2202      	movs	r2, #2
 800eb3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	2202      	movs	r2, #2
 800eb42:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	2202      	movs	r2, #2
 800eb4a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	2202      	movs	r2, #2
 800eb52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	68da      	ldr	r2, [r3, #12]
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	f042 0202 	orr.w	r2, r2, #2
 800eb64:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	68da      	ldr	r2, [r3, #12]
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	f042 0204 	orr.w	r2, r2, #4
 800eb74:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	2201      	movs	r2, #1
 800eb7c:	2100      	movs	r1, #0
 800eb7e:	4618      	mov	r0, r3
 800eb80:	f001 fb5e 	bl	8010240 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	2201      	movs	r2, #1
 800eb8a:	2104      	movs	r1, #4
 800eb8c:	4618      	mov	r0, r3
 800eb8e:	f001 fb57 	bl	8010240 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	4a17      	ldr	r2, [pc, #92]	@ (800ebf4 <HAL_TIM_OnePulse_Start_IT+0x104>)
 800eb98:	4293      	cmp	r3, r2
 800eb9a:	d018      	beq.n	800ebce <HAL_TIM_OnePulse_Start_IT+0xde>
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	681b      	ldr	r3, [r3, #0]
 800eba0:	4a15      	ldr	r2, [pc, #84]	@ (800ebf8 <HAL_TIM_OnePulse_Start_IT+0x108>)
 800eba2:	4293      	cmp	r3, r2
 800eba4:	d013      	beq.n	800ebce <HAL_TIM_OnePulse_Start_IT+0xde>
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	4a14      	ldr	r2, [pc, #80]	@ (800ebfc <HAL_TIM_OnePulse_Start_IT+0x10c>)
 800ebac:	4293      	cmp	r3, r2
 800ebae:	d00e      	beq.n	800ebce <HAL_TIM_OnePulse_Start_IT+0xde>
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	681b      	ldr	r3, [r3, #0]
 800ebb4:	4a12      	ldr	r2, [pc, #72]	@ (800ec00 <HAL_TIM_OnePulse_Start_IT+0x110>)
 800ebb6:	4293      	cmp	r3, r2
 800ebb8:	d009      	beq.n	800ebce <HAL_TIM_OnePulse_Start_IT+0xde>
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	4a11      	ldr	r2, [pc, #68]	@ (800ec04 <HAL_TIM_OnePulse_Start_IT+0x114>)
 800ebc0:	4293      	cmp	r3, r2
 800ebc2:	d004      	beq.n	800ebce <HAL_TIM_OnePulse_Start_IT+0xde>
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	681b      	ldr	r3, [r3, #0]
 800ebc8:	4a0f      	ldr	r2, [pc, #60]	@ (800ec08 <HAL_TIM_OnePulse_Start_IT+0x118>)
 800ebca:	4293      	cmp	r3, r2
 800ebcc:	d101      	bne.n	800ebd2 <HAL_TIM_OnePulse_Start_IT+0xe2>
 800ebce:	2301      	movs	r3, #1
 800ebd0:	e000      	b.n	800ebd4 <HAL_TIM_OnePulse_Start_IT+0xe4>
 800ebd2:	2300      	movs	r3, #0
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d007      	beq.n	800ebe8 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	681b      	ldr	r3, [r3, #0]
 800ebe2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ebe6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800ebe8:	2300      	movs	r3, #0
}
 800ebea:	4618      	mov	r0, r3
 800ebec:	3710      	adds	r7, #16
 800ebee:	46bd      	mov	sp, r7
 800ebf0:	bd80      	pop	{r7, pc}
 800ebf2:	bf00      	nop
 800ebf4:	40012c00 	.word	0x40012c00
 800ebf8:	40013400 	.word	0x40013400
 800ebfc:	40014000 	.word	0x40014000
 800ec00:	40014400 	.word	0x40014400
 800ec04:	40014800 	.word	0x40014800
 800ec08:	40015000 	.word	0x40015000

0800ec0c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800ec0c:	b580      	push	{r7, lr}
 800ec0e:	b086      	sub	sp, #24
 800ec10:	af00      	add	r7, sp, #0
 800ec12:	6078      	str	r0, [r7, #4]
 800ec14:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d101      	bne.n	800ec20 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800ec1c:	2301      	movs	r3, #1
 800ec1e:	e0a2      	b.n	800ed66 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ec26:	b2db      	uxtb	r3, r3
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d111      	bne.n	800ec50 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	2200      	movs	r2, #0
 800ec30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800ec34:	6878      	ldr	r0, [r7, #4]
 800ec36:	f001 fb29 	bl	801028c <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d102      	bne.n	800ec48 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	4a4a      	ldr	r2, [pc, #296]	@ (800ed70 <HAL_TIM_Encoder_Init+0x164>)
 800ec46:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ec4c:	6878      	ldr	r0, [r7, #4]
 800ec4e:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	2202      	movs	r2, #2
 800ec54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	689b      	ldr	r3, [r3, #8]
 800ec5e:	687a      	ldr	r2, [r7, #4]
 800ec60:	6812      	ldr	r2, [r2, #0]
 800ec62:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800ec66:	f023 0307 	bic.w	r3, r3, #7
 800ec6a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	681a      	ldr	r2, [r3, #0]
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	3304      	adds	r3, #4
 800ec74:	4619      	mov	r1, r3
 800ec76:	4610      	mov	r0, r2
 800ec78:	f000 fe68 	bl	800f94c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	689b      	ldr	r3, [r3, #8]
 800ec82:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	699b      	ldr	r3, [r3, #24]
 800ec8a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	681b      	ldr	r3, [r3, #0]
 800ec90:	6a1b      	ldr	r3, [r3, #32]
 800ec92:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800ec94:	683b      	ldr	r3, [r7, #0]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	697a      	ldr	r2, [r7, #20]
 800ec9a:	4313      	orrs	r3, r2
 800ec9c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800ec9e:	693b      	ldr	r3, [r7, #16]
 800eca0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800eca4:	f023 0303 	bic.w	r3, r3, #3
 800eca8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800ecaa:	683b      	ldr	r3, [r7, #0]
 800ecac:	689a      	ldr	r2, [r3, #8]
 800ecae:	683b      	ldr	r3, [r7, #0]
 800ecb0:	699b      	ldr	r3, [r3, #24]
 800ecb2:	021b      	lsls	r3, r3, #8
 800ecb4:	4313      	orrs	r3, r2
 800ecb6:	693a      	ldr	r2, [r7, #16]
 800ecb8:	4313      	orrs	r3, r2
 800ecba:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800ecbc:	693b      	ldr	r3, [r7, #16]
 800ecbe:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800ecc2:	f023 030c 	bic.w	r3, r3, #12
 800ecc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800ecc8:	693b      	ldr	r3, [r7, #16]
 800ecca:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ecce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ecd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800ecd4:	683b      	ldr	r3, [r7, #0]
 800ecd6:	68da      	ldr	r2, [r3, #12]
 800ecd8:	683b      	ldr	r3, [r7, #0]
 800ecda:	69db      	ldr	r3, [r3, #28]
 800ecdc:	021b      	lsls	r3, r3, #8
 800ecde:	4313      	orrs	r3, r2
 800ece0:	693a      	ldr	r2, [r7, #16]
 800ece2:	4313      	orrs	r3, r2
 800ece4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800ece6:	683b      	ldr	r3, [r7, #0]
 800ece8:	691b      	ldr	r3, [r3, #16]
 800ecea:	011a      	lsls	r2, r3, #4
 800ecec:	683b      	ldr	r3, [r7, #0]
 800ecee:	6a1b      	ldr	r3, [r3, #32]
 800ecf0:	031b      	lsls	r3, r3, #12
 800ecf2:	4313      	orrs	r3, r2
 800ecf4:	693a      	ldr	r2, [r7, #16]
 800ecf6:	4313      	orrs	r3, r2
 800ecf8:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800ed00:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800ed02:	68fb      	ldr	r3, [r7, #12]
 800ed04:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800ed08:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800ed0a:	683b      	ldr	r3, [r7, #0]
 800ed0c:	685a      	ldr	r2, [r3, #4]
 800ed0e:	683b      	ldr	r3, [r7, #0]
 800ed10:	695b      	ldr	r3, [r3, #20]
 800ed12:	011b      	lsls	r3, r3, #4
 800ed14:	4313      	orrs	r3, r2
 800ed16:	68fa      	ldr	r2, [r7, #12]
 800ed18:	4313      	orrs	r3, r2
 800ed1a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	681b      	ldr	r3, [r3, #0]
 800ed20:	697a      	ldr	r2, [r7, #20]
 800ed22:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	693a      	ldr	r2, [r7, #16]
 800ed2a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	68fa      	ldr	r2, [r7, #12]
 800ed32:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	2201      	movs	r2, #1
 800ed38:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	2201      	movs	r2, #1
 800ed40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	2201      	movs	r2, #1
 800ed48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	2201      	movs	r2, #1
 800ed50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	2201      	movs	r2, #1
 800ed58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	2201      	movs	r2, #1
 800ed60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ed64:	2300      	movs	r3, #0
}
 800ed66:	4618      	mov	r0, r3
 800ed68:	3718      	adds	r7, #24
 800ed6a:	46bd      	mov	sp, r7
 800ed6c:	bd80      	pop	{r7, pc}
 800ed6e:	bf00      	nop
 800ed70:	0800a775 	.word	0x0800a775

0800ed74 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ed74:	b580      	push	{r7, lr}
 800ed76:	b084      	sub	sp, #16
 800ed78:	af00      	add	r7, sp, #0
 800ed7a:	6078      	str	r0, [r7, #4]
 800ed7c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ed84:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ed8c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ed94:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ed9c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800ed9e:	683b      	ldr	r3, [r7, #0]
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d110      	bne.n	800edc6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800eda4:	7bfb      	ldrb	r3, [r7, #15]
 800eda6:	2b01      	cmp	r3, #1
 800eda8:	d102      	bne.n	800edb0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800edaa:	7b7b      	ldrb	r3, [r7, #13]
 800edac:	2b01      	cmp	r3, #1
 800edae:	d001      	beq.n	800edb4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800edb0:	2301      	movs	r3, #1
 800edb2:	e069      	b.n	800ee88 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	2202      	movs	r2, #2
 800edb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	2202      	movs	r2, #2
 800edc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800edc4:	e031      	b.n	800ee2a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800edc6:	683b      	ldr	r3, [r7, #0]
 800edc8:	2b04      	cmp	r3, #4
 800edca:	d110      	bne.n	800edee <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800edcc:	7bbb      	ldrb	r3, [r7, #14]
 800edce:	2b01      	cmp	r3, #1
 800edd0:	d102      	bne.n	800edd8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800edd2:	7b3b      	ldrb	r3, [r7, #12]
 800edd4:	2b01      	cmp	r3, #1
 800edd6:	d001      	beq.n	800eddc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800edd8:	2301      	movs	r3, #1
 800edda:	e055      	b.n	800ee88 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	2202      	movs	r2, #2
 800ede0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	2202      	movs	r2, #2
 800ede8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800edec:	e01d      	b.n	800ee2a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800edee:	7bfb      	ldrb	r3, [r7, #15]
 800edf0:	2b01      	cmp	r3, #1
 800edf2:	d108      	bne.n	800ee06 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800edf4:	7bbb      	ldrb	r3, [r7, #14]
 800edf6:	2b01      	cmp	r3, #1
 800edf8:	d105      	bne.n	800ee06 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800edfa:	7b7b      	ldrb	r3, [r7, #13]
 800edfc:	2b01      	cmp	r3, #1
 800edfe:	d102      	bne.n	800ee06 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ee00:	7b3b      	ldrb	r3, [r7, #12]
 800ee02:	2b01      	cmp	r3, #1
 800ee04:	d001      	beq.n	800ee0a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800ee06:	2301      	movs	r3, #1
 800ee08:	e03e      	b.n	800ee88 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	2202      	movs	r2, #2
 800ee0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	2202      	movs	r2, #2
 800ee16:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	2202      	movs	r2, #2
 800ee1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	2202      	movs	r2, #2
 800ee26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800ee2a:	683b      	ldr	r3, [r7, #0]
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	d003      	beq.n	800ee38 <HAL_TIM_Encoder_Start+0xc4>
 800ee30:	683b      	ldr	r3, [r7, #0]
 800ee32:	2b04      	cmp	r3, #4
 800ee34:	d008      	beq.n	800ee48 <HAL_TIM_Encoder_Start+0xd4>
 800ee36:	e00f      	b.n	800ee58 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	2201      	movs	r2, #1
 800ee3e:	2100      	movs	r1, #0
 800ee40:	4618      	mov	r0, r3
 800ee42:	f001 f9fd 	bl	8010240 <TIM_CCxChannelCmd>
      break;
 800ee46:	e016      	b.n	800ee76 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	2201      	movs	r2, #1
 800ee4e:	2104      	movs	r1, #4
 800ee50:	4618      	mov	r0, r3
 800ee52:	f001 f9f5 	bl	8010240 <TIM_CCxChannelCmd>
      break;
 800ee56:	e00e      	b.n	800ee76 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	2201      	movs	r2, #1
 800ee5e:	2100      	movs	r1, #0
 800ee60:	4618      	mov	r0, r3
 800ee62:	f001 f9ed 	bl	8010240 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	2201      	movs	r2, #1
 800ee6c:	2104      	movs	r1, #4
 800ee6e:	4618      	mov	r0, r3
 800ee70:	f001 f9e6 	bl	8010240 <TIM_CCxChannelCmd>
      break;
 800ee74:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	681b      	ldr	r3, [r3, #0]
 800ee7a:	681a      	ldr	r2, [r3, #0]
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	681b      	ldr	r3, [r3, #0]
 800ee80:	f042 0201 	orr.w	r2, r2, #1
 800ee84:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ee86:	2300      	movs	r3, #0
}
 800ee88:	4618      	mov	r0, r3
 800ee8a:	3710      	adds	r7, #16
 800ee8c:	46bd      	mov	sp, r7
 800ee8e:	bd80      	pop	{r7, pc}

0800ee90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ee90:	b580      	push	{r7, lr}
 800ee92:	b084      	sub	sp, #16
 800ee94:	af00      	add	r7, sp, #0
 800ee96:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	68db      	ldr	r3, [r3, #12]
 800ee9e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	691b      	ldr	r3, [r3, #16]
 800eea6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800eea8:	68bb      	ldr	r3, [r7, #8]
 800eeaa:	f003 0302 	and.w	r3, r3, #2
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d026      	beq.n	800ef00 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	f003 0302 	and.w	r3, r3, #2
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d021      	beq.n	800ef00 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	681b      	ldr	r3, [r3, #0]
 800eec0:	f06f 0202 	mvn.w	r2, #2
 800eec4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	2201      	movs	r2, #1
 800eeca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	699b      	ldr	r3, [r3, #24]
 800eed2:	f003 0303 	and.w	r3, r3, #3
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d005      	beq.n	800eee6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800eee0:	6878      	ldr	r0, [r7, #4]
 800eee2:	4798      	blx	r3
 800eee4:	e009      	b.n	800eefa <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800eeec:	6878      	ldr	r0, [r7, #4]
 800eeee:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800eef6:	6878      	ldr	r0, [r7, #4]
 800eef8:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	2200      	movs	r2, #0
 800eefe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ef00:	68bb      	ldr	r3, [r7, #8]
 800ef02:	f003 0304 	and.w	r3, r3, #4
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d026      	beq.n	800ef58 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	f003 0304 	and.w	r3, r3, #4
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d021      	beq.n	800ef58 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	681b      	ldr	r3, [r3, #0]
 800ef18:	f06f 0204 	mvn.w	r2, #4
 800ef1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	2202      	movs	r2, #2
 800ef22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	699b      	ldr	r3, [r3, #24]
 800ef2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d005      	beq.n	800ef3e <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ef38:	6878      	ldr	r0, [r7, #4]
 800ef3a:	4798      	blx	r3
 800ef3c:	e009      	b.n	800ef52 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ef44:	6878      	ldr	r0, [r7, #4]
 800ef46:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ef4e:	6878      	ldr	r0, [r7, #4]
 800ef50:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	2200      	movs	r2, #0
 800ef56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ef58:	68bb      	ldr	r3, [r7, #8]
 800ef5a:	f003 0308 	and.w	r3, r3, #8
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d026      	beq.n	800efb0 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	f003 0308 	and.w	r3, r3, #8
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d021      	beq.n	800efb0 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	f06f 0208 	mvn.w	r2, #8
 800ef74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	2204      	movs	r2, #4
 800ef7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	681b      	ldr	r3, [r3, #0]
 800ef80:	69db      	ldr	r3, [r3, #28]
 800ef82:	f003 0303 	and.w	r3, r3, #3
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d005      	beq.n	800ef96 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ef90:	6878      	ldr	r0, [r7, #4]
 800ef92:	4798      	blx	r3
 800ef94:	e009      	b.n	800efaa <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ef9c:	6878      	ldr	r0, [r7, #4]
 800ef9e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800efa6:	6878      	ldr	r0, [r7, #4]
 800efa8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	2200      	movs	r2, #0
 800efae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800efb0:	68bb      	ldr	r3, [r7, #8]
 800efb2:	f003 0310 	and.w	r3, r3, #16
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d026      	beq.n	800f008 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	f003 0310 	and.w	r3, r3, #16
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d021      	beq.n	800f008 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	f06f 0210 	mvn.w	r2, #16
 800efcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	2208      	movs	r2, #8
 800efd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	69db      	ldr	r3, [r3, #28]
 800efda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d005      	beq.n	800efee <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800efe8:	6878      	ldr	r0, [r7, #4]
 800efea:	4798      	blx	r3
 800efec:	e009      	b.n	800f002 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800eff4:	6878      	ldr	r0, [r7, #4]
 800eff6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800effe:	6878      	ldr	r0, [r7, #4]
 800f000:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	2200      	movs	r2, #0
 800f006:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800f008:	68bb      	ldr	r3, [r7, #8]
 800f00a:	f003 0301 	and.w	r3, r3, #1
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d00e      	beq.n	800f030 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	f003 0301 	and.w	r3, r3, #1
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d009      	beq.n	800f030 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	f06f 0201 	mvn.w	r2, #1
 800f024:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f02c:	6878      	ldr	r0, [r7, #4]
 800f02e:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f030:	68bb      	ldr	r3, [r7, #8]
 800f032:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f036:	2b00      	cmp	r3, #0
 800f038:	d104      	bne.n	800f044 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800f03a:	68bb      	ldr	r3, [r7, #8]
 800f03c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f040:	2b00      	cmp	r3, #0
 800f042:	d00e      	beq.n	800f062 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d009      	beq.n	800f062 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800f056:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f05e:	6878      	ldr	r0, [r7, #4]
 800f060:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800f062:	68bb      	ldr	r3, [r7, #8]
 800f064:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d00e      	beq.n	800f08a <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f06c:	68fb      	ldr	r3, [r7, #12]
 800f06e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f072:	2b00      	cmp	r3, #0
 800f074:	d009      	beq.n	800f08a <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800f07e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800f086:	6878      	ldr	r0, [r7, #4]
 800f088:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f08a:	68bb      	ldr	r3, [r7, #8]
 800f08c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f090:	2b00      	cmp	r3, #0
 800f092:	d00e      	beq.n	800f0b2 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d009      	beq.n	800f0b2 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f0a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f0ae:	6878      	ldr	r0, [r7, #4]
 800f0b0:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f0b2:	68bb      	ldr	r3, [r7, #8]
 800f0b4:	f003 0320 	and.w	r3, r3, #32
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	d00e      	beq.n	800f0da <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	f003 0320 	and.w	r3, r3, #32
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d009      	beq.n	800f0da <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	f06f 0220 	mvn.w	r2, #32
 800f0ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800f0d6:	6878      	ldr	r0, [r7, #4]
 800f0d8:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800f0da:	68bb      	ldr	r3, [r7, #8]
 800f0dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	d00e      	beq.n	800f102 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d009      	beq.n	800f102 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800f0f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800f0fe:	6878      	ldr	r0, [r7, #4]
 800f100:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800f102:	68bb      	ldr	r3, [r7, #8]
 800f104:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d00e      	beq.n	800f12a <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800f112:	2b00      	cmp	r3, #0
 800f114:	d009      	beq.n	800f12a <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800f11e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800f126:	6878      	ldr	r0, [r7, #4]
 800f128:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800f12a:	68bb      	ldr	r3, [r7, #8]
 800f12c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f130:	2b00      	cmp	r3, #0
 800f132:	d00e      	beq.n	800f152 <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d009      	beq.n	800f152 <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800f146:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800f14e:	6878      	ldr	r0, [r7, #4]
 800f150:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800f152:	68bb      	ldr	r3, [r7, #8]
 800f154:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d00e      	beq.n	800f17a <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800f15c:	68fb      	ldr	r3, [r7, #12]
 800f15e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f162:	2b00      	cmp	r3, #0
 800f164:	d009      	beq.n	800f17a <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	681b      	ldr	r3, [r3, #0]
 800f16a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800f16e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800f176:	6878      	ldr	r0, [r7, #4]
 800f178:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f17a:	bf00      	nop
 800f17c:	3710      	adds	r7, #16
 800f17e:	46bd      	mov	sp, r7
 800f180:	bd80      	pop	{r7, pc}
	...

0800f184 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f184:	b580      	push	{r7, lr}
 800f186:	b086      	sub	sp, #24
 800f188:	af00      	add	r7, sp, #0
 800f18a:	60f8      	str	r0, [r7, #12]
 800f18c:	60b9      	str	r1, [r7, #8]
 800f18e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f190:	2300      	movs	r3, #0
 800f192:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f19a:	2b01      	cmp	r3, #1
 800f19c:	d101      	bne.n	800f1a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800f19e:	2302      	movs	r3, #2
 800f1a0:	e0ff      	b.n	800f3a2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800f1a2:	68fb      	ldr	r3, [r7, #12]
 800f1a4:	2201      	movs	r2, #1
 800f1a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	2b14      	cmp	r3, #20
 800f1ae:	f200 80f0 	bhi.w	800f392 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800f1b2:	a201      	add	r2, pc, #4	@ (adr r2, 800f1b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800f1b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1b8:	0800f20d 	.word	0x0800f20d
 800f1bc:	0800f393 	.word	0x0800f393
 800f1c0:	0800f393 	.word	0x0800f393
 800f1c4:	0800f393 	.word	0x0800f393
 800f1c8:	0800f24d 	.word	0x0800f24d
 800f1cc:	0800f393 	.word	0x0800f393
 800f1d0:	0800f393 	.word	0x0800f393
 800f1d4:	0800f393 	.word	0x0800f393
 800f1d8:	0800f28f 	.word	0x0800f28f
 800f1dc:	0800f393 	.word	0x0800f393
 800f1e0:	0800f393 	.word	0x0800f393
 800f1e4:	0800f393 	.word	0x0800f393
 800f1e8:	0800f2cf 	.word	0x0800f2cf
 800f1ec:	0800f393 	.word	0x0800f393
 800f1f0:	0800f393 	.word	0x0800f393
 800f1f4:	0800f393 	.word	0x0800f393
 800f1f8:	0800f311 	.word	0x0800f311
 800f1fc:	0800f393 	.word	0x0800f393
 800f200:	0800f393 	.word	0x0800f393
 800f204:	0800f393 	.word	0x0800f393
 800f208:	0800f351 	.word	0x0800f351
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	68b9      	ldr	r1, [r7, #8]
 800f212:	4618      	mov	r0, r3
 800f214:	f000 fc4e 	bl	800fab4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	699a      	ldr	r2, [r3, #24]
 800f21e:	68fb      	ldr	r3, [r7, #12]
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	f042 0208 	orr.w	r2, r2, #8
 800f226:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f228:	68fb      	ldr	r3, [r7, #12]
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	699a      	ldr	r2, [r3, #24]
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	f022 0204 	bic.w	r2, r2, #4
 800f236:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f238:	68fb      	ldr	r3, [r7, #12]
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	6999      	ldr	r1, [r3, #24]
 800f23e:	68bb      	ldr	r3, [r7, #8]
 800f240:	691a      	ldr	r2, [r3, #16]
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	430a      	orrs	r2, r1
 800f248:	619a      	str	r2, [r3, #24]
      break;
 800f24a:	e0a5      	b.n	800f398 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	68b9      	ldr	r1, [r7, #8]
 800f252:	4618      	mov	r0, r3
 800f254:	f000 fcc8 	bl	800fbe8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	699a      	ldr	r2, [r3, #24]
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f266:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	681b      	ldr	r3, [r3, #0]
 800f26c:	699a      	ldr	r2, [r3, #24]
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	681b      	ldr	r3, [r3, #0]
 800f272:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f276:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	6999      	ldr	r1, [r3, #24]
 800f27e:	68bb      	ldr	r3, [r7, #8]
 800f280:	691b      	ldr	r3, [r3, #16]
 800f282:	021a      	lsls	r2, r3, #8
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	681b      	ldr	r3, [r3, #0]
 800f288:	430a      	orrs	r2, r1
 800f28a:	619a      	str	r2, [r3, #24]
      break;
 800f28c:	e084      	b.n	800f398 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	681b      	ldr	r3, [r3, #0]
 800f292:	68b9      	ldr	r1, [r7, #8]
 800f294:	4618      	mov	r0, r3
 800f296:	f000 fd3b 	bl	800fd10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	681b      	ldr	r3, [r3, #0]
 800f29e:	69da      	ldr	r2, [r3, #28]
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	f042 0208 	orr.w	r2, r2, #8
 800f2a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	69da      	ldr	r2, [r3, #28]
 800f2b0:	68fb      	ldr	r3, [r7, #12]
 800f2b2:	681b      	ldr	r3, [r3, #0]
 800f2b4:	f022 0204 	bic.w	r2, r2, #4
 800f2b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f2ba:	68fb      	ldr	r3, [r7, #12]
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	69d9      	ldr	r1, [r3, #28]
 800f2c0:	68bb      	ldr	r3, [r7, #8]
 800f2c2:	691a      	ldr	r2, [r3, #16]
 800f2c4:	68fb      	ldr	r3, [r7, #12]
 800f2c6:	681b      	ldr	r3, [r3, #0]
 800f2c8:	430a      	orrs	r2, r1
 800f2ca:	61da      	str	r2, [r3, #28]
      break;
 800f2cc:	e064      	b.n	800f398 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	68b9      	ldr	r1, [r7, #8]
 800f2d4:	4618      	mov	r0, r3
 800f2d6:	f000 fdad 	bl	800fe34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	681b      	ldr	r3, [r3, #0]
 800f2de:	69da      	ldr	r2, [r3, #28]
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	681b      	ldr	r3, [r3, #0]
 800f2e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f2e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	681b      	ldr	r3, [r3, #0]
 800f2ee:	69da      	ldr	r2, [r3, #28]
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f2f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f2fa:	68fb      	ldr	r3, [r7, #12]
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	69d9      	ldr	r1, [r3, #28]
 800f300:	68bb      	ldr	r3, [r7, #8]
 800f302:	691b      	ldr	r3, [r3, #16]
 800f304:	021a      	lsls	r2, r3, #8
 800f306:	68fb      	ldr	r3, [r7, #12]
 800f308:	681b      	ldr	r3, [r3, #0]
 800f30a:	430a      	orrs	r2, r1
 800f30c:	61da      	str	r2, [r3, #28]
      break;
 800f30e:	e043      	b.n	800f398 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f310:	68fb      	ldr	r3, [r7, #12]
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	68b9      	ldr	r1, [r7, #8]
 800f316:	4618      	mov	r0, r3
 800f318:	f000 fe20 	bl	800ff5c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f31c:	68fb      	ldr	r3, [r7, #12]
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f322:	68fb      	ldr	r3, [r7, #12]
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	f042 0208 	orr.w	r2, r2, #8
 800f32a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f332:	68fb      	ldr	r3, [r7, #12]
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	f022 0204 	bic.w	r2, r2, #4
 800f33a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800f342:	68bb      	ldr	r3, [r7, #8]
 800f344:	691a      	ldr	r2, [r3, #16]
 800f346:	68fb      	ldr	r3, [r7, #12]
 800f348:	681b      	ldr	r3, [r3, #0]
 800f34a:	430a      	orrs	r2, r1
 800f34c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800f34e:	e023      	b.n	800f398 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	68b9      	ldr	r1, [r7, #8]
 800f356:	4618      	mov	r0, r3
 800f358:	f000 fe6a 	bl	8010030 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f362:	68fb      	ldr	r3, [r7, #12]
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f36a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	681b      	ldr	r3, [r3, #0]
 800f370:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f372:	68fb      	ldr	r3, [r7, #12]
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f37a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800f382:	68bb      	ldr	r3, [r7, #8]
 800f384:	691b      	ldr	r3, [r3, #16]
 800f386:	021a      	lsls	r2, r3, #8
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	430a      	orrs	r2, r1
 800f38e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800f390:	e002      	b.n	800f398 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800f392:	2301      	movs	r3, #1
 800f394:	75fb      	strb	r3, [r7, #23]
      break;
 800f396:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	2200      	movs	r2, #0
 800f39c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f3a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f3a2:	4618      	mov	r0, r3
 800f3a4:	3718      	adds	r7, #24
 800f3a6:	46bd      	mov	sp, r7
 800f3a8:	bd80      	pop	{r7, pc}
 800f3aa:	bf00      	nop

0800f3ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f3ac:	b580      	push	{r7, lr}
 800f3ae:	b084      	sub	sp, #16
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	6078      	str	r0, [r7, #4]
 800f3b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f3b6:	2300      	movs	r3, #0
 800f3b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f3c0:	2b01      	cmp	r3, #1
 800f3c2:	d101      	bne.n	800f3c8 <HAL_TIM_ConfigClockSource+0x1c>
 800f3c4:	2302      	movs	r3, #2
 800f3c6:	e0f6      	b.n	800f5b6 <HAL_TIM_ConfigClockSource+0x20a>
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	2201      	movs	r2, #1
 800f3cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	2202      	movs	r2, #2
 800f3d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	689b      	ldr	r3, [r3, #8]
 800f3de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f3e0:	68bb      	ldr	r3, [r7, #8]
 800f3e2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800f3e6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800f3ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f3ec:	68bb      	ldr	r3, [r7, #8]
 800f3ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f3f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	681b      	ldr	r3, [r3, #0]
 800f3f8:	68ba      	ldr	r2, [r7, #8]
 800f3fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f3fc:	683b      	ldr	r3, [r7, #0]
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	4a6f      	ldr	r2, [pc, #444]	@ (800f5c0 <HAL_TIM_ConfigClockSource+0x214>)
 800f402:	4293      	cmp	r3, r2
 800f404:	f000 80c1 	beq.w	800f58a <HAL_TIM_ConfigClockSource+0x1de>
 800f408:	4a6d      	ldr	r2, [pc, #436]	@ (800f5c0 <HAL_TIM_ConfigClockSource+0x214>)
 800f40a:	4293      	cmp	r3, r2
 800f40c:	f200 80c6 	bhi.w	800f59c <HAL_TIM_ConfigClockSource+0x1f0>
 800f410:	4a6c      	ldr	r2, [pc, #432]	@ (800f5c4 <HAL_TIM_ConfigClockSource+0x218>)
 800f412:	4293      	cmp	r3, r2
 800f414:	f000 80b9 	beq.w	800f58a <HAL_TIM_ConfigClockSource+0x1de>
 800f418:	4a6a      	ldr	r2, [pc, #424]	@ (800f5c4 <HAL_TIM_ConfigClockSource+0x218>)
 800f41a:	4293      	cmp	r3, r2
 800f41c:	f200 80be 	bhi.w	800f59c <HAL_TIM_ConfigClockSource+0x1f0>
 800f420:	4a69      	ldr	r2, [pc, #420]	@ (800f5c8 <HAL_TIM_ConfigClockSource+0x21c>)
 800f422:	4293      	cmp	r3, r2
 800f424:	f000 80b1 	beq.w	800f58a <HAL_TIM_ConfigClockSource+0x1de>
 800f428:	4a67      	ldr	r2, [pc, #412]	@ (800f5c8 <HAL_TIM_ConfigClockSource+0x21c>)
 800f42a:	4293      	cmp	r3, r2
 800f42c:	f200 80b6 	bhi.w	800f59c <HAL_TIM_ConfigClockSource+0x1f0>
 800f430:	4a66      	ldr	r2, [pc, #408]	@ (800f5cc <HAL_TIM_ConfigClockSource+0x220>)
 800f432:	4293      	cmp	r3, r2
 800f434:	f000 80a9 	beq.w	800f58a <HAL_TIM_ConfigClockSource+0x1de>
 800f438:	4a64      	ldr	r2, [pc, #400]	@ (800f5cc <HAL_TIM_ConfigClockSource+0x220>)
 800f43a:	4293      	cmp	r3, r2
 800f43c:	f200 80ae 	bhi.w	800f59c <HAL_TIM_ConfigClockSource+0x1f0>
 800f440:	4a63      	ldr	r2, [pc, #396]	@ (800f5d0 <HAL_TIM_ConfigClockSource+0x224>)
 800f442:	4293      	cmp	r3, r2
 800f444:	f000 80a1 	beq.w	800f58a <HAL_TIM_ConfigClockSource+0x1de>
 800f448:	4a61      	ldr	r2, [pc, #388]	@ (800f5d0 <HAL_TIM_ConfigClockSource+0x224>)
 800f44a:	4293      	cmp	r3, r2
 800f44c:	f200 80a6 	bhi.w	800f59c <HAL_TIM_ConfigClockSource+0x1f0>
 800f450:	4a60      	ldr	r2, [pc, #384]	@ (800f5d4 <HAL_TIM_ConfigClockSource+0x228>)
 800f452:	4293      	cmp	r3, r2
 800f454:	f000 8099 	beq.w	800f58a <HAL_TIM_ConfigClockSource+0x1de>
 800f458:	4a5e      	ldr	r2, [pc, #376]	@ (800f5d4 <HAL_TIM_ConfigClockSource+0x228>)
 800f45a:	4293      	cmp	r3, r2
 800f45c:	f200 809e 	bhi.w	800f59c <HAL_TIM_ConfigClockSource+0x1f0>
 800f460:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f464:	f000 8091 	beq.w	800f58a <HAL_TIM_ConfigClockSource+0x1de>
 800f468:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f46c:	f200 8096 	bhi.w	800f59c <HAL_TIM_ConfigClockSource+0x1f0>
 800f470:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f474:	f000 8089 	beq.w	800f58a <HAL_TIM_ConfigClockSource+0x1de>
 800f478:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f47c:	f200 808e 	bhi.w	800f59c <HAL_TIM_ConfigClockSource+0x1f0>
 800f480:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f484:	d03e      	beq.n	800f504 <HAL_TIM_ConfigClockSource+0x158>
 800f486:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f48a:	f200 8087 	bhi.w	800f59c <HAL_TIM_ConfigClockSource+0x1f0>
 800f48e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f492:	f000 8086 	beq.w	800f5a2 <HAL_TIM_ConfigClockSource+0x1f6>
 800f496:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f49a:	d87f      	bhi.n	800f59c <HAL_TIM_ConfigClockSource+0x1f0>
 800f49c:	2b70      	cmp	r3, #112	@ 0x70
 800f49e:	d01a      	beq.n	800f4d6 <HAL_TIM_ConfigClockSource+0x12a>
 800f4a0:	2b70      	cmp	r3, #112	@ 0x70
 800f4a2:	d87b      	bhi.n	800f59c <HAL_TIM_ConfigClockSource+0x1f0>
 800f4a4:	2b60      	cmp	r3, #96	@ 0x60
 800f4a6:	d050      	beq.n	800f54a <HAL_TIM_ConfigClockSource+0x19e>
 800f4a8:	2b60      	cmp	r3, #96	@ 0x60
 800f4aa:	d877      	bhi.n	800f59c <HAL_TIM_ConfigClockSource+0x1f0>
 800f4ac:	2b50      	cmp	r3, #80	@ 0x50
 800f4ae:	d03c      	beq.n	800f52a <HAL_TIM_ConfigClockSource+0x17e>
 800f4b0:	2b50      	cmp	r3, #80	@ 0x50
 800f4b2:	d873      	bhi.n	800f59c <HAL_TIM_ConfigClockSource+0x1f0>
 800f4b4:	2b40      	cmp	r3, #64	@ 0x40
 800f4b6:	d058      	beq.n	800f56a <HAL_TIM_ConfigClockSource+0x1be>
 800f4b8:	2b40      	cmp	r3, #64	@ 0x40
 800f4ba:	d86f      	bhi.n	800f59c <HAL_TIM_ConfigClockSource+0x1f0>
 800f4bc:	2b30      	cmp	r3, #48	@ 0x30
 800f4be:	d064      	beq.n	800f58a <HAL_TIM_ConfigClockSource+0x1de>
 800f4c0:	2b30      	cmp	r3, #48	@ 0x30
 800f4c2:	d86b      	bhi.n	800f59c <HAL_TIM_ConfigClockSource+0x1f0>
 800f4c4:	2b20      	cmp	r3, #32
 800f4c6:	d060      	beq.n	800f58a <HAL_TIM_ConfigClockSource+0x1de>
 800f4c8:	2b20      	cmp	r3, #32
 800f4ca:	d867      	bhi.n	800f59c <HAL_TIM_ConfigClockSource+0x1f0>
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d05c      	beq.n	800f58a <HAL_TIM_ConfigClockSource+0x1de>
 800f4d0:	2b10      	cmp	r3, #16
 800f4d2:	d05a      	beq.n	800f58a <HAL_TIM_ConfigClockSource+0x1de>
 800f4d4:	e062      	b.n	800f59c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f4da:	683b      	ldr	r3, [r7, #0]
 800f4dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f4de:	683b      	ldr	r3, [r7, #0]
 800f4e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f4e2:	683b      	ldr	r3, [r7, #0]
 800f4e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f4e6:	f000 fe8b 	bl	8010200 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	689b      	ldr	r3, [r3, #8]
 800f4f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f4f2:	68bb      	ldr	r3, [r7, #8]
 800f4f4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f4f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	681b      	ldr	r3, [r3, #0]
 800f4fe:	68ba      	ldr	r2, [r7, #8]
 800f500:	609a      	str	r2, [r3, #8]
      break;
 800f502:	e04f      	b.n	800f5a4 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f508:	683b      	ldr	r3, [r7, #0]
 800f50a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f50c:	683b      	ldr	r3, [r7, #0]
 800f50e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f510:	683b      	ldr	r3, [r7, #0]
 800f512:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f514:	f000 fe74 	bl	8010200 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	689a      	ldr	r2, [r3, #8]
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f526:	609a      	str	r2, [r3, #8]
      break;
 800f528:	e03c      	b.n	800f5a4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f52e:	683b      	ldr	r3, [r7, #0]
 800f530:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f532:	683b      	ldr	r3, [r7, #0]
 800f534:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f536:	461a      	mov	r2, r3
 800f538:	f000 fde6 	bl	8010108 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	2150      	movs	r1, #80	@ 0x50
 800f542:	4618      	mov	r0, r3
 800f544:	f000 fe3f 	bl	80101c6 <TIM_ITRx_SetConfig>
      break;
 800f548:	e02c      	b.n	800f5a4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f54e:	683b      	ldr	r3, [r7, #0]
 800f550:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f552:	683b      	ldr	r3, [r7, #0]
 800f554:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f556:	461a      	mov	r2, r3
 800f558:	f000 fe05 	bl	8010166 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	2160      	movs	r1, #96	@ 0x60
 800f562:	4618      	mov	r0, r3
 800f564:	f000 fe2f 	bl	80101c6 <TIM_ITRx_SetConfig>
      break;
 800f568:	e01c      	b.n	800f5a4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f56e:	683b      	ldr	r3, [r7, #0]
 800f570:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f572:	683b      	ldr	r3, [r7, #0]
 800f574:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f576:	461a      	mov	r2, r3
 800f578:	f000 fdc6 	bl	8010108 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	2140      	movs	r1, #64	@ 0x40
 800f582:	4618      	mov	r0, r3
 800f584:	f000 fe1f 	bl	80101c6 <TIM_ITRx_SetConfig>
      break;
 800f588:	e00c      	b.n	800f5a4 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	681a      	ldr	r2, [r3, #0]
 800f58e:	683b      	ldr	r3, [r7, #0]
 800f590:	681b      	ldr	r3, [r3, #0]
 800f592:	4619      	mov	r1, r3
 800f594:	4610      	mov	r0, r2
 800f596:	f000 fe16 	bl	80101c6 <TIM_ITRx_SetConfig>
      break;
 800f59a:	e003      	b.n	800f5a4 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800f59c:	2301      	movs	r3, #1
 800f59e:	73fb      	strb	r3, [r7, #15]
      break;
 800f5a0:	e000      	b.n	800f5a4 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800f5a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	2201      	movs	r2, #1
 800f5a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	2200      	movs	r2, #0
 800f5b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f5b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f5b6:	4618      	mov	r0, r3
 800f5b8:	3710      	adds	r7, #16
 800f5ba:	46bd      	mov	sp, r7
 800f5bc:	bd80      	pop	{r7, pc}
 800f5be:	bf00      	nop
 800f5c0:	00100070 	.word	0x00100070
 800f5c4:	00100060 	.word	0x00100060
 800f5c8:	00100050 	.word	0x00100050
 800f5cc:	00100040 	.word	0x00100040
 800f5d0:	00100030 	.word	0x00100030
 800f5d4:	00100020 	.word	0x00100020

0800f5d8 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800f5d8:	b480      	push	{r7}
 800f5da:	b083      	sub	sp, #12
 800f5dc:	af00      	add	r7, sp, #0
 800f5de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800f5e0:	bf00      	nop
 800f5e2:	370c      	adds	r7, #12
 800f5e4:	46bd      	mov	sp, r7
 800f5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ea:	4770      	bx	lr

0800f5ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f5ec:	b480      	push	{r7}
 800f5ee:	b083      	sub	sp, #12
 800f5f0:	af00      	add	r7, sp, #0
 800f5f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f5f4:	bf00      	nop
 800f5f6:	370c      	adds	r7, #12
 800f5f8:	46bd      	mov	sp, r7
 800f5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5fe:	4770      	bx	lr

0800f600 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f600:	b480      	push	{r7}
 800f602:	b083      	sub	sp, #12
 800f604:	af00      	add	r7, sp, #0
 800f606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f608:	bf00      	nop
 800f60a:	370c      	adds	r7, #12
 800f60c:	46bd      	mov	sp, r7
 800f60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f612:	4770      	bx	lr

0800f614 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800f614:	b480      	push	{r7}
 800f616:	b083      	sub	sp, #12
 800f618:	af00      	add	r7, sp, #0
 800f61a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800f61c:	bf00      	nop
 800f61e:	370c      	adds	r7, #12
 800f620:	46bd      	mov	sp, r7
 800f622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f626:	4770      	bx	lr

0800f628 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f628:	b480      	push	{r7}
 800f62a:	b083      	sub	sp, #12
 800f62c:	af00      	add	r7, sp, #0
 800f62e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f630:	bf00      	nop
 800f632:	370c      	adds	r7, #12
 800f634:	46bd      	mov	sp, r7
 800f636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f63a:	4770      	bx	lr

0800f63c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800f63c:	b480      	push	{r7}
 800f63e:	b083      	sub	sp, #12
 800f640:	af00      	add	r7, sp, #0
 800f642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800f644:	bf00      	nop
 800f646:	370c      	adds	r7, #12
 800f648:	46bd      	mov	sp, r7
 800f64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f64e:	4770      	bx	lr

0800f650 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f650:	b480      	push	{r7}
 800f652:	b083      	sub	sp, #12
 800f654:	af00      	add	r7, sp, #0
 800f656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f658:	bf00      	nop
 800f65a:	370c      	adds	r7, #12
 800f65c:	46bd      	mov	sp, r7
 800f65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f662:	4770      	bx	lr

0800f664 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800f664:	b480      	push	{r7}
 800f666:	b083      	sub	sp, #12
 800f668:	af00      	add	r7, sp, #0
 800f66a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800f66c:	bf00      	nop
 800f66e:	370c      	adds	r7, #12
 800f670:	46bd      	mov	sp, r7
 800f672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f676:	4770      	bx	lr

0800f678 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800f678:	b480      	push	{r7}
 800f67a:	b083      	sub	sp, #12
 800f67c:	af00      	add	r7, sp, #0
 800f67e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800f680:	bf00      	nop
 800f682:	370c      	adds	r7, #12
 800f684:	46bd      	mov	sp, r7
 800f686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f68a:	4770      	bx	lr

0800f68c <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800f68c:	b480      	push	{r7}
 800f68e:	b087      	sub	sp, #28
 800f690:	af00      	add	r7, sp, #0
 800f692:	60f8      	str	r0, [r7, #12]
 800f694:	460b      	mov	r3, r1
 800f696:	607a      	str	r2, [r7, #4]
 800f698:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800f69a:	2300      	movs	r3, #0
 800f69c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d101      	bne.n	800f6a8 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800f6a4:	2301      	movs	r3, #1
 800f6a6:	e14a      	b.n	800f93e <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 800f6a8:	68fb      	ldr	r3, [r7, #12]
 800f6aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f6ae:	b2db      	uxtb	r3, r3
 800f6b0:	2b01      	cmp	r3, #1
 800f6b2:	f040 80dd 	bne.w	800f870 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 800f6b6:	7afb      	ldrb	r3, [r7, #11]
 800f6b8:	2b1f      	cmp	r3, #31
 800f6ba:	f200 80d6 	bhi.w	800f86a <HAL_TIM_RegisterCallback+0x1de>
 800f6be:	a201      	add	r2, pc, #4	@ (adr r2, 800f6c4 <HAL_TIM_RegisterCallback+0x38>)
 800f6c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6c4:	0800f745 	.word	0x0800f745
 800f6c8:	0800f74d 	.word	0x0800f74d
 800f6cc:	0800f755 	.word	0x0800f755
 800f6d0:	0800f75d 	.word	0x0800f75d
 800f6d4:	0800f765 	.word	0x0800f765
 800f6d8:	0800f76d 	.word	0x0800f76d
 800f6dc:	0800f775 	.word	0x0800f775
 800f6e0:	0800f77d 	.word	0x0800f77d
 800f6e4:	0800f785 	.word	0x0800f785
 800f6e8:	0800f78d 	.word	0x0800f78d
 800f6ec:	0800f795 	.word	0x0800f795
 800f6f0:	0800f79d 	.word	0x0800f79d
 800f6f4:	0800f7a5 	.word	0x0800f7a5
 800f6f8:	0800f7ad 	.word	0x0800f7ad
 800f6fc:	0800f7b7 	.word	0x0800f7b7
 800f700:	0800f7c1 	.word	0x0800f7c1
 800f704:	0800f7cb 	.word	0x0800f7cb
 800f708:	0800f7d5 	.word	0x0800f7d5
 800f70c:	0800f7df 	.word	0x0800f7df
 800f710:	0800f7e9 	.word	0x0800f7e9
 800f714:	0800f7f3 	.word	0x0800f7f3
 800f718:	0800f7fd 	.word	0x0800f7fd
 800f71c:	0800f807 	.word	0x0800f807
 800f720:	0800f811 	.word	0x0800f811
 800f724:	0800f81b 	.word	0x0800f81b
 800f728:	0800f825 	.word	0x0800f825
 800f72c:	0800f82f 	.word	0x0800f82f
 800f730:	0800f839 	.word	0x0800f839
 800f734:	0800f843 	.word	0x0800f843
 800f738:	0800f84d 	.word	0x0800f84d
 800f73c:	0800f857 	.word	0x0800f857
 800f740:	0800f861 	.word	0x0800f861
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800f744:	68fb      	ldr	r3, [r7, #12]
 800f746:	687a      	ldr	r2, [r7, #4]
 800f748:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800f74a:	e0f7      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	687a      	ldr	r2, [r7, #4]
 800f750:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800f752:	e0f3      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800f754:	68fb      	ldr	r3, [r7, #12]
 800f756:	687a      	ldr	r2, [r7, #4]
 800f758:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800f75a:	e0ef      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	687a      	ldr	r2, [r7, #4]
 800f760:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800f762:	e0eb      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	687a      	ldr	r2, [r7, #4]
 800f768:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800f76a:	e0e7      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	687a      	ldr	r2, [r7, #4]
 800f770:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800f772:	e0e3      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800f774:	68fb      	ldr	r3, [r7, #12]
 800f776:	687a      	ldr	r2, [r7, #4]
 800f778:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800f77a:	e0df      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800f77c:	68fb      	ldr	r3, [r7, #12]
 800f77e:	687a      	ldr	r2, [r7, #4]
 800f780:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800f782:	e0db      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	687a      	ldr	r2, [r7, #4]
 800f788:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800f78a:	e0d7      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800f78c:	68fb      	ldr	r3, [r7, #12]
 800f78e:	687a      	ldr	r2, [r7, #4]
 800f790:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800f792:	e0d3      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800f794:	68fb      	ldr	r3, [r7, #12]
 800f796:	687a      	ldr	r2, [r7, #4]
 800f798:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800f79a:	e0cf      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	687a      	ldr	r2, [r7, #4]
 800f7a0:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800f7a2:	e0cb      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	687a      	ldr	r2, [r7, #4]
 800f7a8:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800f7aa:	e0c7      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800f7ac:	68fb      	ldr	r3, [r7, #12]
 800f7ae:	687a      	ldr	r2, [r7, #4]
 800f7b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800f7b4:	e0c2      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	687a      	ldr	r2, [r7, #4]
 800f7ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800f7be:	e0bd      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	687a      	ldr	r2, [r7, #4]
 800f7c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800f7c8:	e0b8      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800f7ca:	68fb      	ldr	r3, [r7, #12]
 800f7cc:	687a      	ldr	r2, [r7, #4]
 800f7ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 800f7d2:	e0b3      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800f7d4:	68fb      	ldr	r3, [r7, #12]
 800f7d6:	687a      	ldr	r2, [r7, #4]
 800f7d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 800f7dc:	e0ae      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800f7de:	68fb      	ldr	r3, [r7, #12]
 800f7e0:	687a      	ldr	r2, [r7, #4]
 800f7e2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800f7e6:	e0a9      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	687a      	ldr	r2, [r7, #4]
 800f7ec:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800f7f0:	e0a4      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800f7f2:	68fb      	ldr	r3, [r7, #12]
 800f7f4:	687a      	ldr	r2, [r7, #4]
 800f7f6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800f7fa:	e09f      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800f7fc:	68fb      	ldr	r3, [r7, #12]
 800f7fe:	687a      	ldr	r2, [r7, #4]
 800f800:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800f804:	e09a      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800f806:	68fb      	ldr	r3, [r7, #12]
 800f808:	687a      	ldr	r2, [r7, #4]
 800f80a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800f80e:	e095      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800f810:	68fb      	ldr	r3, [r7, #12]
 800f812:	687a      	ldr	r2, [r7, #4]
 800f814:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800f818:	e090      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	687a      	ldr	r2, [r7, #4]
 800f81e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800f822:	e08b      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	687a      	ldr	r2, [r7, #4]
 800f828:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800f82c:	e086      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800f82e:	68fb      	ldr	r3, [r7, #12]
 800f830:	687a      	ldr	r2, [r7, #4]
 800f832:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800f836:	e081      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	687a      	ldr	r2, [r7, #4]
 800f83c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800f840:	e07c      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 800f842:	68fb      	ldr	r3, [r7, #12]
 800f844:	687a      	ldr	r2, [r7, #4]
 800f846:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800f84a:	e077      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 800f84c:	68fb      	ldr	r3, [r7, #12]
 800f84e:	687a      	ldr	r2, [r7, #4]
 800f850:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 800f854:	e072      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 800f856:	68fb      	ldr	r3, [r7, #12]
 800f858:	687a      	ldr	r2, [r7, #4]
 800f85a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800f85e:	e06d      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	687a      	ldr	r2, [r7, #4]
 800f864:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800f868:	e068      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800f86a:	2301      	movs	r3, #1
 800f86c:	75fb      	strb	r3, [r7, #23]
        break;
 800f86e:	e065      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f876:	b2db      	uxtb	r3, r3
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d15d      	bne.n	800f938 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 800f87c:	7afb      	ldrb	r3, [r7, #11]
 800f87e:	2b0d      	cmp	r3, #13
 800f880:	d857      	bhi.n	800f932 <HAL_TIM_RegisterCallback+0x2a6>
 800f882:	a201      	add	r2, pc, #4	@ (adr r2, 800f888 <HAL_TIM_RegisterCallback+0x1fc>)
 800f884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f888:	0800f8c1 	.word	0x0800f8c1
 800f88c:	0800f8c9 	.word	0x0800f8c9
 800f890:	0800f8d1 	.word	0x0800f8d1
 800f894:	0800f8d9 	.word	0x0800f8d9
 800f898:	0800f8e1 	.word	0x0800f8e1
 800f89c:	0800f8e9 	.word	0x0800f8e9
 800f8a0:	0800f8f1 	.word	0x0800f8f1
 800f8a4:	0800f8f9 	.word	0x0800f8f9
 800f8a8:	0800f901 	.word	0x0800f901
 800f8ac:	0800f909 	.word	0x0800f909
 800f8b0:	0800f911 	.word	0x0800f911
 800f8b4:	0800f919 	.word	0x0800f919
 800f8b8:	0800f921 	.word	0x0800f921
 800f8bc:	0800f929 	.word	0x0800f929
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800f8c0:	68fb      	ldr	r3, [r7, #12]
 800f8c2:	687a      	ldr	r2, [r7, #4]
 800f8c4:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800f8c6:	e039      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	687a      	ldr	r2, [r7, #4]
 800f8cc:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800f8ce:	e035      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	687a      	ldr	r2, [r7, #4]
 800f8d4:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800f8d6:	e031      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800f8d8:	68fb      	ldr	r3, [r7, #12]
 800f8da:	687a      	ldr	r2, [r7, #4]
 800f8dc:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800f8de:	e02d      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	687a      	ldr	r2, [r7, #4]
 800f8e4:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800f8e6:	e029      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800f8e8:	68fb      	ldr	r3, [r7, #12]
 800f8ea:	687a      	ldr	r2, [r7, #4]
 800f8ec:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800f8ee:	e025      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	687a      	ldr	r2, [r7, #4]
 800f8f4:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800f8f6:	e021      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800f8f8:	68fb      	ldr	r3, [r7, #12]
 800f8fa:	687a      	ldr	r2, [r7, #4]
 800f8fc:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800f8fe:	e01d      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	687a      	ldr	r2, [r7, #4]
 800f904:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800f906:	e019      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800f908:	68fb      	ldr	r3, [r7, #12]
 800f90a:	687a      	ldr	r2, [r7, #4]
 800f90c:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800f90e:	e015      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800f910:	68fb      	ldr	r3, [r7, #12]
 800f912:	687a      	ldr	r2, [r7, #4]
 800f914:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800f916:	e011      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	687a      	ldr	r2, [r7, #4]
 800f91c:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800f91e:	e00d      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800f920:	68fb      	ldr	r3, [r7, #12]
 800f922:	687a      	ldr	r2, [r7, #4]
 800f924:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800f926:	e009      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	687a      	ldr	r2, [r7, #4]
 800f92c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800f930:	e004      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800f932:	2301      	movs	r3, #1
 800f934:	75fb      	strb	r3, [r7, #23]
        break;
 800f936:	e001      	b.n	800f93c <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800f938:	2301      	movs	r3, #1
 800f93a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800f93c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f93e:	4618      	mov	r0, r3
 800f940:	371c      	adds	r7, #28
 800f942:	46bd      	mov	sp, r7
 800f944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f948:	4770      	bx	lr
 800f94a:	bf00      	nop

0800f94c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f94c:	b480      	push	{r7}
 800f94e:	b085      	sub	sp, #20
 800f950:	af00      	add	r7, sp, #0
 800f952:	6078      	str	r0, [r7, #4]
 800f954:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	681b      	ldr	r3, [r3, #0]
 800f95a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	4a4c      	ldr	r2, [pc, #304]	@ (800fa90 <TIM_Base_SetConfig+0x144>)
 800f960:	4293      	cmp	r3, r2
 800f962:	d017      	beq.n	800f994 <TIM_Base_SetConfig+0x48>
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f96a:	d013      	beq.n	800f994 <TIM_Base_SetConfig+0x48>
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	4a49      	ldr	r2, [pc, #292]	@ (800fa94 <TIM_Base_SetConfig+0x148>)
 800f970:	4293      	cmp	r3, r2
 800f972:	d00f      	beq.n	800f994 <TIM_Base_SetConfig+0x48>
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	4a48      	ldr	r2, [pc, #288]	@ (800fa98 <TIM_Base_SetConfig+0x14c>)
 800f978:	4293      	cmp	r3, r2
 800f97a:	d00b      	beq.n	800f994 <TIM_Base_SetConfig+0x48>
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	4a47      	ldr	r2, [pc, #284]	@ (800fa9c <TIM_Base_SetConfig+0x150>)
 800f980:	4293      	cmp	r3, r2
 800f982:	d007      	beq.n	800f994 <TIM_Base_SetConfig+0x48>
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	4a46      	ldr	r2, [pc, #280]	@ (800faa0 <TIM_Base_SetConfig+0x154>)
 800f988:	4293      	cmp	r3, r2
 800f98a:	d003      	beq.n	800f994 <TIM_Base_SetConfig+0x48>
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	4a45      	ldr	r2, [pc, #276]	@ (800faa4 <TIM_Base_SetConfig+0x158>)
 800f990:	4293      	cmp	r3, r2
 800f992:	d108      	bne.n	800f9a6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f99a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f99c:	683b      	ldr	r3, [r7, #0]
 800f99e:	685b      	ldr	r3, [r3, #4]
 800f9a0:	68fa      	ldr	r2, [r7, #12]
 800f9a2:	4313      	orrs	r3, r2
 800f9a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	4a39      	ldr	r2, [pc, #228]	@ (800fa90 <TIM_Base_SetConfig+0x144>)
 800f9aa:	4293      	cmp	r3, r2
 800f9ac:	d023      	beq.n	800f9f6 <TIM_Base_SetConfig+0xaa>
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f9b4:	d01f      	beq.n	800f9f6 <TIM_Base_SetConfig+0xaa>
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	4a36      	ldr	r2, [pc, #216]	@ (800fa94 <TIM_Base_SetConfig+0x148>)
 800f9ba:	4293      	cmp	r3, r2
 800f9bc:	d01b      	beq.n	800f9f6 <TIM_Base_SetConfig+0xaa>
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	4a35      	ldr	r2, [pc, #212]	@ (800fa98 <TIM_Base_SetConfig+0x14c>)
 800f9c2:	4293      	cmp	r3, r2
 800f9c4:	d017      	beq.n	800f9f6 <TIM_Base_SetConfig+0xaa>
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	4a34      	ldr	r2, [pc, #208]	@ (800fa9c <TIM_Base_SetConfig+0x150>)
 800f9ca:	4293      	cmp	r3, r2
 800f9cc:	d013      	beq.n	800f9f6 <TIM_Base_SetConfig+0xaa>
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	4a33      	ldr	r2, [pc, #204]	@ (800faa0 <TIM_Base_SetConfig+0x154>)
 800f9d2:	4293      	cmp	r3, r2
 800f9d4:	d00f      	beq.n	800f9f6 <TIM_Base_SetConfig+0xaa>
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	4a33      	ldr	r2, [pc, #204]	@ (800faa8 <TIM_Base_SetConfig+0x15c>)
 800f9da:	4293      	cmp	r3, r2
 800f9dc:	d00b      	beq.n	800f9f6 <TIM_Base_SetConfig+0xaa>
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	4a32      	ldr	r2, [pc, #200]	@ (800faac <TIM_Base_SetConfig+0x160>)
 800f9e2:	4293      	cmp	r3, r2
 800f9e4:	d007      	beq.n	800f9f6 <TIM_Base_SetConfig+0xaa>
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	4a31      	ldr	r2, [pc, #196]	@ (800fab0 <TIM_Base_SetConfig+0x164>)
 800f9ea:	4293      	cmp	r3, r2
 800f9ec:	d003      	beq.n	800f9f6 <TIM_Base_SetConfig+0xaa>
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	4a2c      	ldr	r2, [pc, #176]	@ (800faa4 <TIM_Base_SetConfig+0x158>)
 800f9f2:	4293      	cmp	r3, r2
 800f9f4:	d108      	bne.n	800fa08 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f9f6:	68fb      	ldr	r3, [r7, #12]
 800f9f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f9fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f9fe:	683b      	ldr	r3, [r7, #0]
 800fa00:	68db      	ldr	r3, [r3, #12]
 800fa02:	68fa      	ldr	r2, [r7, #12]
 800fa04:	4313      	orrs	r3, r2
 800fa06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800fa08:	68fb      	ldr	r3, [r7, #12]
 800fa0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800fa0e:	683b      	ldr	r3, [r7, #0]
 800fa10:	695b      	ldr	r3, [r3, #20]
 800fa12:	4313      	orrs	r3, r2
 800fa14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	68fa      	ldr	r2, [r7, #12]
 800fa1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800fa1c:	683b      	ldr	r3, [r7, #0]
 800fa1e:	689a      	ldr	r2, [r3, #8]
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fa24:	683b      	ldr	r3, [r7, #0]
 800fa26:	681a      	ldr	r2, [r3, #0]
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	4a18      	ldr	r2, [pc, #96]	@ (800fa90 <TIM_Base_SetConfig+0x144>)
 800fa30:	4293      	cmp	r3, r2
 800fa32:	d013      	beq.n	800fa5c <TIM_Base_SetConfig+0x110>
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	4a1a      	ldr	r2, [pc, #104]	@ (800faa0 <TIM_Base_SetConfig+0x154>)
 800fa38:	4293      	cmp	r3, r2
 800fa3a:	d00f      	beq.n	800fa5c <TIM_Base_SetConfig+0x110>
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	4a1a      	ldr	r2, [pc, #104]	@ (800faa8 <TIM_Base_SetConfig+0x15c>)
 800fa40:	4293      	cmp	r3, r2
 800fa42:	d00b      	beq.n	800fa5c <TIM_Base_SetConfig+0x110>
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	4a19      	ldr	r2, [pc, #100]	@ (800faac <TIM_Base_SetConfig+0x160>)
 800fa48:	4293      	cmp	r3, r2
 800fa4a:	d007      	beq.n	800fa5c <TIM_Base_SetConfig+0x110>
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	4a18      	ldr	r2, [pc, #96]	@ (800fab0 <TIM_Base_SetConfig+0x164>)
 800fa50:	4293      	cmp	r3, r2
 800fa52:	d003      	beq.n	800fa5c <TIM_Base_SetConfig+0x110>
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	4a13      	ldr	r2, [pc, #76]	@ (800faa4 <TIM_Base_SetConfig+0x158>)
 800fa58:	4293      	cmp	r3, r2
 800fa5a:	d103      	bne.n	800fa64 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800fa5c:	683b      	ldr	r3, [r7, #0]
 800fa5e:	691a      	ldr	r2, [r3, #16]
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	2201      	movs	r2, #1
 800fa68:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	691b      	ldr	r3, [r3, #16]
 800fa6e:	f003 0301 	and.w	r3, r3, #1
 800fa72:	2b01      	cmp	r3, #1
 800fa74:	d105      	bne.n	800fa82 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	691b      	ldr	r3, [r3, #16]
 800fa7a:	f023 0201 	bic.w	r2, r3, #1
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	611a      	str	r2, [r3, #16]
  }
}
 800fa82:	bf00      	nop
 800fa84:	3714      	adds	r7, #20
 800fa86:	46bd      	mov	sp, r7
 800fa88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa8c:	4770      	bx	lr
 800fa8e:	bf00      	nop
 800fa90:	40012c00 	.word	0x40012c00
 800fa94:	40000400 	.word	0x40000400
 800fa98:	40000800 	.word	0x40000800
 800fa9c:	40000c00 	.word	0x40000c00
 800faa0:	40013400 	.word	0x40013400
 800faa4:	40015000 	.word	0x40015000
 800faa8:	40014000 	.word	0x40014000
 800faac:	40014400 	.word	0x40014400
 800fab0:	40014800 	.word	0x40014800

0800fab4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fab4:	b480      	push	{r7}
 800fab6:	b087      	sub	sp, #28
 800fab8:	af00      	add	r7, sp, #0
 800faba:	6078      	str	r0, [r7, #4]
 800fabc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	6a1b      	ldr	r3, [r3, #32]
 800fac2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	6a1b      	ldr	r3, [r3, #32]
 800fac8:	f023 0201 	bic.w	r2, r3, #1
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	685b      	ldr	r3, [r3, #4]
 800fad4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	699b      	ldr	r3, [r3, #24]
 800fada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fae2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fae6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	f023 0303 	bic.w	r3, r3, #3
 800faee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800faf0:	683b      	ldr	r3, [r7, #0]
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	68fa      	ldr	r2, [r7, #12]
 800faf6:	4313      	orrs	r3, r2
 800faf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800fafa:	697b      	ldr	r3, [r7, #20]
 800fafc:	f023 0302 	bic.w	r3, r3, #2
 800fb00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800fb02:	683b      	ldr	r3, [r7, #0]
 800fb04:	689b      	ldr	r3, [r3, #8]
 800fb06:	697a      	ldr	r2, [r7, #20]
 800fb08:	4313      	orrs	r3, r2
 800fb0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	4a30      	ldr	r2, [pc, #192]	@ (800fbd0 <TIM_OC1_SetConfig+0x11c>)
 800fb10:	4293      	cmp	r3, r2
 800fb12:	d013      	beq.n	800fb3c <TIM_OC1_SetConfig+0x88>
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	4a2f      	ldr	r2, [pc, #188]	@ (800fbd4 <TIM_OC1_SetConfig+0x120>)
 800fb18:	4293      	cmp	r3, r2
 800fb1a:	d00f      	beq.n	800fb3c <TIM_OC1_SetConfig+0x88>
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	4a2e      	ldr	r2, [pc, #184]	@ (800fbd8 <TIM_OC1_SetConfig+0x124>)
 800fb20:	4293      	cmp	r3, r2
 800fb22:	d00b      	beq.n	800fb3c <TIM_OC1_SetConfig+0x88>
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	4a2d      	ldr	r2, [pc, #180]	@ (800fbdc <TIM_OC1_SetConfig+0x128>)
 800fb28:	4293      	cmp	r3, r2
 800fb2a:	d007      	beq.n	800fb3c <TIM_OC1_SetConfig+0x88>
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	4a2c      	ldr	r2, [pc, #176]	@ (800fbe0 <TIM_OC1_SetConfig+0x12c>)
 800fb30:	4293      	cmp	r3, r2
 800fb32:	d003      	beq.n	800fb3c <TIM_OC1_SetConfig+0x88>
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	4a2b      	ldr	r2, [pc, #172]	@ (800fbe4 <TIM_OC1_SetConfig+0x130>)
 800fb38:	4293      	cmp	r3, r2
 800fb3a:	d10c      	bne.n	800fb56 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800fb3c:	697b      	ldr	r3, [r7, #20]
 800fb3e:	f023 0308 	bic.w	r3, r3, #8
 800fb42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800fb44:	683b      	ldr	r3, [r7, #0]
 800fb46:	68db      	ldr	r3, [r3, #12]
 800fb48:	697a      	ldr	r2, [r7, #20]
 800fb4a:	4313      	orrs	r3, r2
 800fb4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800fb4e:	697b      	ldr	r3, [r7, #20]
 800fb50:	f023 0304 	bic.w	r3, r3, #4
 800fb54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	4a1d      	ldr	r2, [pc, #116]	@ (800fbd0 <TIM_OC1_SetConfig+0x11c>)
 800fb5a:	4293      	cmp	r3, r2
 800fb5c:	d013      	beq.n	800fb86 <TIM_OC1_SetConfig+0xd2>
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	4a1c      	ldr	r2, [pc, #112]	@ (800fbd4 <TIM_OC1_SetConfig+0x120>)
 800fb62:	4293      	cmp	r3, r2
 800fb64:	d00f      	beq.n	800fb86 <TIM_OC1_SetConfig+0xd2>
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	4a1b      	ldr	r2, [pc, #108]	@ (800fbd8 <TIM_OC1_SetConfig+0x124>)
 800fb6a:	4293      	cmp	r3, r2
 800fb6c:	d00b      	beq.n	800fb86 <TIM_OC1_SetConfig+0xd2>
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	4a1a      	ldr	r2, [pc, #104]	@ (800fbdc <TIM_OC1_SetConfig+0x128>)
 800fb72:	4293      	cmp	r3, r2
 800fb74:	d007      	beq.n	800fb86 <TIM_OC1_SetConfig+0xd2>
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	4a19      	ldr	r2, [pc, #100]	@ (800fbe0 <TIM_OC1_SetConfig+0x12c>)
 800fb7a:	4293      	cmp	r3, r2
 800fb7c:	d003      	beq.n	800fb86 <TIM_OC1_SetConfig+0xd2>
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	4a18      	ldr	r2, [pc, #96]	@ (800fbe4 <TIM_OC1_SetConfig+0x130>)
 800fb82:	4293      	cmp	r3, r2
 800fb84:	d111      	bne.n	800fbaa <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800fb86:	693b      	ldr	r3, [r7, #16]
 800fb88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fb8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800fb8e:	693b      	ldr	r3, [r7, #16]
 800fb90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800fb94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800fb96:	683b      	ldr	r3, [r7, #0]
 800fb98:	695b      	ldr	r3, [r3, #20]
 800fb9a:	693a      	ldr	r2, [r7, #16]
 800fb9c:	4313      	orrs	r3, r2
 800fb9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800fba0:	683b      	ldr	r3, [r7, #0]
 800fba2:	699b      	ldr	r3, [r3, #24]
 800fba4:	693a      	ldr	r2, [r7, #16]
 800fba6:	4313      	orrs	r3, r2
 800fba8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	693a      	ldr	r2, [r7, #16]
 800fbae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	68fa      	ldr	r2, [r7, #12]
 800fbb4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800fbb6:	683b      	ldr	r3, [r7, #0]
 800fbb8:	685a      	ldr	r2, [r3, #4]
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	697a      	ldr	r2, [r7, #20]
 800fbc2:	621a      	str	r2, [r3, #32]
}
 800fbc4:	bf00      	nop
 800fbc6:	371c      	adds	r7, #28
 800fbc8:	46bd      	mov	sp, r7
 800fbca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbce:	4770      	bx	lr
 800fbd0:	40012c00 	.word	0x40012c00
 800fbd4:	40013400 	.word	0x40013400
 800fbd8:	40014000 	.word	0x40014000
 800fbdc:	40014400 	.word	0x40014400
 800fbe0:	40014800 	.word	0x40014800
 800fbe4:	40015000 	.word	0x40015000

0800fbe8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fbe8:	b480      	push	{r7}
 800fbea:	b087      	sub	sp, #28
 800fbec:	af00      	add	r7, sp, #0
 800fbee:	6078      	str	r0, [r7, #4]
 800fbf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	6a1b      	ldr	r3, [r3, #32]
 800fbf6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	6a1b      	ldr	r3, [r3, #32]
 800fbfc:	f023 0210 	bic.w	r2, r3, #16
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	685b      	ldr	r3, [r3, #4]
 800fc08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	699b      	ldr	r3, [r3, #24]
 800fc0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800fc16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fc1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800fc1c:	68fb      	ldr	r3, [r7, #12]
 800fc1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fc22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fc24:	683b      	ldr	r3, [r7, #0]
 800fc26:	681b      	ldr	r3, [r3, #0]
 800fc28:	021b      	lsls	r3, r3, #8
 800fc2a:	68fa      	ldr	r2, [r7, #12]
 800fc2c:	4313      	orrs	r3, r2
 800fc2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800fc30:	697b      	ldr	r3, [r7, #20]
 800fc32:	f023 0320 	bic.w	r3, r3, #32
 800fc36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800fc38:	683b      	ldr	r3, [r7, #0]
 800fc3a:	689b      	ldr	r3, [r3, #8]
 800fc3c:	011b      	lsls	r3, r3, #4
 800fc3e:	697a      	ldr	r2, [r7, #20]
 800fc40:	4313      	orrs	r3, r2
 800fc42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	4a2c      	ldr	r2, [pc, #176]	@ (800fcf8 <TIM_OC2_SetConfig+0x110>)
 800fc48:	4293      	cmp	r3, r2
 800fc4a:	d007      	beq.n	800fc5c <TIM_OC2_SetConfig+0x74>
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	4a2b      	ldr	r2, [pc, #172]	@ (800fcfc <TIM_OC2_SetConfig+0x114>)
 800fc50:	4293      	cmp	r3, r2
 800fc52:	d003      	beq.n	800fc5c <TIM_OC2_SetConfig+0x74>
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	4a2a      	ldr	r2, [pc, #168]	@ (800fd00 <TIM_OC2_SetConfig+0x118>)
 800fc58:	4293      	cmp	r3, r2
 800fc5a:	d10d      	bne.n	800fc78 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800fc5c:	697b      	ldr	r3, [r7, #20]
 800fc5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fc62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800fc64:	683b      	ldr	r3, [r7, #0]
 800fc66:	68db      	ldr	r3, [r3, #12]
 800fc68:	011b      	lsls	r3, r3, #4
 800fc6a:	697a      	ldr	r2, [r7, #20]
 800fc6c:	4313      	orrs	r3, r2
 800fc6e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800fc70:	697b      	ldr	r3, [r7, #20]
 800fc72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fc76:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	4a1f      	ldr	r2, [pc, #124]	@ (800fcf8 <TIM_OC2_SetConfig+0x110>)
 800fc7c:	4293      	cmp	r3, r2
 800fc7e:	d013      	beq.n	800fca8 <TIM_OC2_SetConfig+0xc0>
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	4a1e      	ldr	r2, [pc, #120]	@ (800fcfc <TIM_OC2_SetConfig+0x114>)
 800fc84:	4293      	cmp	r3, r2
 800fc86:	d00f      	beq.n	800fca8 <TIM_OC2_SetConfig+0xc0>
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	4a1e      	ldr	r2, [pc, #120]	@ (800fd04 <TIM_OC2_SetConfig+0x11c>)
 800fc8c:	4293      	cmp	r3, r2
 800fc8e:	d00b      	beq.n	800fca8 <TIM_OC2_SetConfig+0xc0>
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	4a1d      	ldr	r2, [pc, #116]	@ (800fd08 <TIM_OC2_SetConfig+0x120>)
 800fc94:	4293      	cmp	r3, r2
 800fc96:	d007      	beq.n	800fca8 <TIM_OC2_SetConfig+0xc0>
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	4a1c      	ldr	r2, [pc, #112]	@ (800fd0c <TIM_OC2_SetConfig+0x124>)
 800fc9c:	4293      	cmp	r3, r2
 800fc9e:	d003      	beq.n	800fca8 <TIM_OC2_SetConfig+0xc0>
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	4a17      	ldr	r2, [pc, #92]	@ (800fd00 <TIM_OC2_SetConfig+0x118>)
 800fca4:	4293      	cmp	r3, r2
 800fca6:	d113      	bne.n	800fcd0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800fca8:	693b      	ldr	r3, [r7, #16]
 800fcaa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800fcae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800fcb0:	693b      	ldr	r3, [r7, #16]
 800fcb2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800fcb6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800fcb8:	683b      	ldr	r3, [r7, #0]
 800fcba:	695b      	ldr	r3, [r3, #20]
 800fcbc:	009b      	lsls	r3, r3, #2
 800fcbe:	693a      	ldr	r2, [r7, #16]
 800fcc0:	4313      	orrs	r3, r2
 800fcc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800fcc4:	683b      	ldr	r3, [r7, #0]
 800fcc6:	699b      	ldr	r3, [r3, #24]
 800fcc8:	009b      	lsls	r3, r3, #2
 800fcca:	693a      	ldr	r2, [r7, #16]
 800fccc:	4313      	orrs	r3, r2
 800fcce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	693a      	ldr	r2, [r7, #16]
 800fcd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	68fa      	ldr	r2, [r7, #12]
 800fcda:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800fcdc:	683b      	ldr	r3, [r7, #0]
 800fcde:	685a      	ldr	r2, [r3, #4]
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	697a      	ldr	r2, [r7, #20]
 800fce8:	621a      	str	r2, [r3, #32]
}
 800fcea:	bf00      	nop
 800fcec:	371c      	adds	r7, #28
 800fcee:	46bd      	mov	sp, r7
 800fcf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcf4:	4770      	bx	lr
 800fcf6:	bf00      	nop
 800fcf8:	40012c00 	.word	0x40012c00
 800fcfc:	40013400 	.word	0x40013400
 800fd00:	40015000 	.word	0x40015000
 800fd04:	40014000 	.word	0x40014000
 800fd08:	40014400 	.word	0x40014400
 800fd0c:	40014800 	.word	0x40014800

0800fd10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fd10:	b480      	push	{r7}
 800fd12:	b087      	sub	sp, #28
 800fd14:	af00      	add	r7, sp, #0
 800fd16:	6078      	str	r0, [r7, #4]
 800fd18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	6a1b      	ldr	r3, [r3, #32]
 800fd1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	6a1b      	ldr	r3, [r3, #32]
 800fd24:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	685b      	ldr	r3, [r3, #4]
 800fd30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	69db      	ldr	r3, [r3, #28]
 800fd36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800fd38:	68fb      	ldr	r3, [r7, #12]
 800fd3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fd3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fd42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800fd44:	68fb      	ldr	r3, [r7, #12]
 800fd46:	f023 0303 	bic.w	r3, r3, #3
 800fd4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fd4c:	683b      	ldr	r3, [r7, #0]
 800fd4e:	681b      	ldr	r3, [r3, #0]
 800fd50:	68fa      	ldr	r2, [r7, #12]
 800fd52:	4313      	orrs	r3, r2
 800fd54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800fd56:	697b      	ldr	r3, [r7, #20]
 800fd58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800fd5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800fd5e:	683b      	ldr	r3, [r7, #0]
 800fd60:	689b      	ldr	r3, [r3, #8]
 800fd62:	021b      	lsls	r3, r3, #8
 800fd64:	697a      	ldr	r2, [r7, #20]
 800fd66:	4313      	orrs	r3, r2
 800fd68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	4a2b      	ldr	r2, [pc, #172]	@ (800fe1c <TIM_OC3_SetConfig+0x10c>)
 800fd6e:	4293      	cmp	r3, r2
 800fd70:	d007      	beq.n	800fd82 <TIM_OC3_SetConfig+0x72>
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	4a2a      	ldr	r2, [pc, #168]	@ (800fe20 <TIM_OC3_SetConfig+0x110>)
 800fd76:	4293      	cmp	r3, r2
 800fd78:	d003      	beq.n	800fd82 <TIM_OC3_SetConfig+0x72>
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	4a29      	ldr	r2, [pc, #164]	@ (800fe24 <TIM_OC3_SetConfig+0x114>)
 800fd7e:	4293      	cmp	r3, r2
 800fd80:	d10d      	bne.n	800fd9e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800fd82:	697b      	ldr	r3, [r7, #20]
 800fd84:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800fd88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800fd8a:	683b      	ldr	r3, [r7, #0]
 800fd8c:	68db      	ldr	r3, [r3, #12]
 800fd8e:	021b      	lsls	r3, r3, #8
 800fd90:	697a      	ldr	r2, [r7, #20]
 800fd92:	4313      	orrs	r3, r2
 800fd94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800fd96:	697b      	ldr	r3, [r7, #20]
 800fd98:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800fd9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	4a1e      	ldr	r2, [pc, #120]	@ (800fe1c <TIM_OC3_SetConfig+0x10c>)
 800fda2:	4293      	cmp	r3, r2
 800fda4:	d013      	beq.n	800fdce <TIM_OC3_SetConfig+0xbe>
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	4a1d      	ldr	r2, [pc, #116]	@ (800fe20 <TIM_OC3_SetConfig+0x110>)
 800fdaa:	4293      	cmp	r3, r2
 800fdac:	d00f      	beq.n	800fdce <TIM_OC3_SetConfig+0xbe>
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	4a1d      	ldr	r2, [pc, #116]	@ (800fe28 <TIM_OC3_SetConfig+0x118>)
 800fdb2:	4293      	cmp	r3, r2
 800fdb4:	d00b      	beq.n	800fdce <TIM_OC3_SetConfig+0xbe>
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	4a1c      	ldr	r2, [pc, #112]	@ (800fe2c <TIM_OC3_SetConfig+0x11c>)
 800fdba:	4293      	cmp	r3, r2
 800fdbc:	d007      	beq.n	800fdce <TIM_OC3_SetConfig+0xbe>
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	4a1b      	ldr	r2, [pc, #108]	@ (800fe30 <TIM_OC3_SetConfig+0x120>)
 800fdc2:	4293      	cmp	r3, r2
 800fdc4:	d003      	beq.n	800fdce <TIM_OC3_SetConfig+0xbe>
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	4a16      	ldr	r2, [pc, #88]	@ (800fe24 <TIM_OC3_SetConfig+0x114>)
 800fdca:	4293      	cmp	r3, r2
 800fdcc:	d113      	bne.n	800fdf6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800fdce:	693b      	ldr	r3, [r7, #16]
 800fdd0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fdd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800fdd6:	693b      	ldr	r3, [r7, #16]
 800fdd8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800fddc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800fdde:	683b      	ldr	r3, [r7, #0]
 800fde0:	695b      	ldr	r3, [r3, #20]
 800fde2:	011b      	lsls	r3, r3, #4
 800fde4:	693a      	ldr	r2, [r7, #16]
 800fde6:	4313      	orrs	r3, r2
 800fde8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800fdea:	683b      	ldr	r3, [r7, #0]
 800fdec:	699b      	ldr	r3, [r3, #24]
 800fdee:	011b      	lsls	r3, r3, #4
 800fdf0:	693a      	ldr	r2, [r7, #16]
 800fdf2:	4313      	orrs	r3, r2
 800fdf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	693a      	ldr	r2, [r7, #16]
 800fdfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	68fa      	ldr	r2, [r7, #12]
 800fe00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800fe02:	683b      	ldr	r3, [r7, #0]
 800fe04:	685a      	ldr	r2, [r3, #4]
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	697a      	ldr	r2, [r7, #20]
 800fe0e:	621a      	str	r2, [r3, #32]
}
 800fe10:	bf00      	nop
 800fe12:	371c      	adds	r7, #28
 800fe14:	46bd      	mov	sp, r7
 800fe16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe1a:	4770      	bx	lr
 800fe1c:	40012c00 	.word	0x40012c00
 800fe20:	40013400 	.word	0x40013400
 800fe24:	40015000 	.word	0x40015000
 800fe28:	40014000 	.word	0x40014000
 800fe2c:	40014400 	.word	0x40014400
 800fe30:	40014800 	.word	0x40014800

0800fe34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fe34:	b480      	push	{r7}
 800fe36:	b087      	sub	sp, #28
 800fe38:	af00      	add	r7, sp, #0
 800fe3a:	6078      	str	r0, [r7, #4]
 800fe3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	6a1b      	ldr	r3, [r3, #32]
 800fe42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	6a1b      	ldr	r3, [r3, #32]
 800fe48:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	685b      	ldr	r3, [r3, #4]
 800fe54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	69db      	ldr	r3, [r3, #28]
 800fe5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800fe5c:	68fb      	ldr	r3, [r7, #12]
 800fe5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800fe62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fe66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fe6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fe70:	683b      	ldr	r3, [r7, #0]
 800fe72:	681b      	ldr	r3, [r3, #0]
 800fe74:	021b      	lsls	r3, r3, #8
 800fe76:	68fa      	ldr	r2, [r7, #12]
 800fe78:	4313      	orrs	r3, r2
 800fe7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800fe7c:	697b      	ldr	r3, [r7, #20]
 800fe7e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800fe82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800fe84:	683b      	ldr	r3, [r7, #0]
 800fe86:	689b      	ldr	r3, [r3, #8]
 800fe88:	031b      	lsls	r3, r3, #12
 800fe8a:	697a      	ldr	r2, [r7, #20]
 800fe8c:	4313      	orrs	r3, r2
 800fe8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	4a2c      	ldr	r2, [pc, #176]	@ (800ff44 <TIM_OC4_SetConfig+0x110>)
 800fe94:	4293      	cmp	r3, r2
 800fe96:	d007      	beq.n	800fea8 <TIM_OC4_SetConfig+0x74>
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	4a2b      	ldr	r2, [pc, #172]	@ (800ff48 <TIM_OC4_SetConfig+0x114>)
 800fe9c:	4293      	cmp	r3, r2
 800fe9e:	d003      	beq.n	800fea8 <TIM_OC4_SetConfig+0x74>
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	4a2a      	ldr	r2, [pc, #168]	@ (800ff4c <TIM_OC4_SetConfig+0x118>)
 800fea4:	4293      	cmp	r3, r2
 800fea6:	d10d      	bne.n	800fec4 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800fea8:	697b      	ldr	r3, [r7, #20]
 800feaa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800feae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800feb0:	683b      	ldr	r3, [r7, #0]
 800feb2:	68db      	ldr	r3, [r3, #12]
 800feb4:	031b      	lsls	r3, r3, #12
 800feb6:	697a      	ldr	r2, [r7, #20]
 800feb8:	4313      	orrs	r3, r2
 800feba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800febc:	697b      	ldr	r3, [r7, #20]
 800febe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800fec2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	4a1f      	ldr	r2, [pc, #124]	@ (800ff44 <TIM_OC4_SetConfig+0x110>)
 800fec8:	4293      	cmp	r3, r2
 800feca:	d013      	beq.n	800fef4 <TIM_OC4_SetConfig+0xc0>
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	4a1e      	ldr	r2, [pc, #120]	@ (800ff48 <TIM_OC4_SetConfig+0x114>)
 800fed0:	4293      	cmp	r3, r2
 800fed2:	d00f      	beq.n	800fef4 <TIM_OC4_SetConfig+0xc0>
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	4a1e      	ldr	r2, [pc, #120]	@ (800ff50 <TIM_OC4_SetConfig+0x11c>)
 800fed8:	4293      	cmp	r3, r2
 800feda:	d00b      	beq.n	800fef4 <TIM_OC4_SetConfig+0xc0>
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	4a1d      	ldr	r2, [pc, #116]	@ (800ff54 <TIM_OC4_SetConfig+0x120>)
 800fee0:	4293      	cmp	r3, r2
 800fee2:	d007      	beq.n	800fef4 <TIM_OC4_SetConfig+0xc0>
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	4a1c      	ldr	r2, [pc, #112]	@ (800ff58 <TIM_OC4_SetConfig+0x124>)
 800fee8:	4293      	cmp	r3, r2
 800feea:	d003      	beq.n	800fef4 <TIM_OC4_SetConfig+0xc0>
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	4a17      	ldr	r2, [pc, #92]	@ (800ff4c <TIM_OC4_SetConfig+0x118>)
 800fef0:	4293      	cmp	r3, r2
 800fef2:	d113      	bne.n	800ff1c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800fef4:	693b      	ldr	r3, [r7, #16]
 800fef6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800fefa:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800fefc:	693b      	ldr	r3, [r7, #16]
 800fefe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ff02:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ff04:	683b      	ldr	r3, [r7, #0]
 800ff06:	695b      	ldr	r3, [r3, #20]
 800ff08:	019b      	lsls	r3, r3, #6
 800ff0a:	693a      	ldr	r2, [r7, #16]
 800ff0c:	4313      	orrs	r3, r2
 800ff0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800ff10:	683b      	ldr	r3, [r7, #0]
 800ff12:	699b      	ldr	r3, [r3, #24]
 800ff14:	019b      	lsls	r3, r3, #6
 800ff16:	693a      	ldr	r2, [r7, #16]
 800ff18:	4313      	orrs	r3, r2
 800ff1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	693a      	ldr	r2, [r7, #16]
 800ff20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	68fa      	ldr	r2, [r7, #12]
 800ff26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ff28:	683b      	ldr	r3, [r7, #0]
 800ff2a:	685a      	ldr	r2, [r3, #4]
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	697a      	ldr	r2, [r7, #20]
 800ff34:	621a      	str	r2, [r3, #32]
}
 800ff36:	bf00      	nop
 800ff38:	371c      	adds	r7, #28
 800ff3a:	46bd      	mov	sp, r7
 800ff3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff40:	4770      	bx	lr
 800ff42:	bf00      	nop
 800ff44:	40012c00 	.word	0x40012c00
 800ff48:	40013400 	.word	0x40013400
 800ff4c:	40015000 	.word	0x40015000
 800ff50:	40014000 	.word	0x40014000
 800ff54:	40014400 	.word	0x40014400
 800ff58:	40014800 	.word	0x40014800

0800ff5c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ff5c:	b480      	push	{r7}
 800ff5e:	b087      	sub	sp, #28
 800ff60:	af00      	add	r7, sp, #0
 800ff62:	6078      	str	r0, [r7, #4]
 800ff64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	6a1b      	ldr	r3, [r3, #32]
 800ff6a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	6a1b      	ldr	r3, [r3, #32]
 800ff70:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	685b      	ldr	r3, [r3, #4]
 800ff7c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ff7e:	687b      	ldr	r3, [r7, #4]
 800ff80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ff82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ff84:	68fb      	ldr	r3, [r7, #12]
 800ff86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ff8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ff8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ff90:	683b      	ldr	r3, [r7, #0]
 800ff92:	681b      	ldr	r3, [r3, #0]
 800ff94:	68fa      	ldr	r2, [r7, #12]
 800ff96:	4313      	orrs	r3, r2
 800ff98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ff9a:	693b      	ldr	r3, [r7, #16]
 800ff9c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ffa0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ffa2:	683b      	ldr	r3, [r7, #0]
 800ffa4:	689b      	ldr	r3, [r3, #8]
 800ffa6:	041b      	lsls	r3, r3, #16
 800ffa8:	693a      	ldr	r2, [r7, #16]
 800ffaa:	4313      	orrs	r3, r2
 800ffac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	4a19      	ldr	r2, [pc, #100]	@ (8010018 <TIM_OC5_SetConfig+0xbc>)
 800ffb2:	4293      	cmp	r3, r2
 800ffb4:	d013      	beq.n	800ffde <TIM_OC5_SetConfig+0x82>
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	4a18      	ldr	r2, [pc, #96]	@ (801001c <TIM_OC5_SetConfig+0xc0>)
 800ffba:	4293      	cmp	r3, r2
 800ffbc:	d00f      	beq.n	800ffde <TIM_OC5_SetConfig+0x82>
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	4a17      	ldr	r2, [pc, #92]	@ (8010020 <TIM_OC5_SetConfig+0xc4>)
 800ffc2:	4293      	cmp	r3, r2
 800ffc4:	d00b      	beq.n	800ffde <TIM_OC5_SetConfig+0x82>
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	4a16      	ldr	r2, [pc, #88]	@ (8010024 <TIM_OC5_SetConfig+0xc8>)
 800ffca:	4293      	cmp	r3, r2
 800ffcc:	d007      	beq.n	800ffde <TIM_OC5_SetConfig+0x82>
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	4a15      	ldr	r2, [pc, #84]	@ (8010028 <TIM_OC5_SetConfig+0xcc>)
 800ffd2:	4293      	cmp	r3, r2
 800ffd4:	d003      	beq.n	800ffde <TIM_OC5_SetConfig+0x82>
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	4a14      	ldr	r2, [pc, #80]	@ (801002c <TIM_OC5_SetConfig+0xd0>)
 800ffda:	4293      	cmp	r3, r2
 800ffdc:	d109      	bne.n	800fff2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ffde:	697b      	ldr	r3, [r7, #20]
 800ffe0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ffe4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ffe6:	683b      	ldr	r3, [r7, #0]
 800ffe8:	695b      	ldr	r3, [r3, #20]
 800ffea:	021b      	lsls	r3, r3, #8
 800ffec:	697a      	ldr	r2, [r7, #20]
 800ffee:	4313      	orrs	r3, r2
 800fff0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	697a      	ldr	r2, [r7, #20]
 800fff6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	68fa      	ldr	r2, [r7, #12]
 800fffc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800fffe:	683b      	ldr	r3, [r7, #0]
 8010000:	685a      	ldr	r2, [r3, #4]
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	693a      	ldr	r2, [r7, #16]
 801000a:	621a      	str	r2, [r3, #32]
}
 801000c:	bf00      	nop
 801000e:	371c      	adds	r7, #28
 8010010:	46bd      	mov	sp, r7
 8010012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010016:	4770      	bx	lr
 8010018:	40012c00 	.word	0x40012c00
 801001c:	40013400 	.word	0x40013400
 8010020:	40014000 	.word	0x40014000
 8010024:	40014400 	.word	0x40014400
 8010028:	40014800 	.word	0x40014800
 801002c:	40015000 	.word	0x40015000

08010030 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8010030:	b480      	push	{r7}
 8010032:	b087      	sub	sp, #28
 8010034:	af00      	add	r7, sp, #0
 8010036:	6078      	str	r0, [r7, #4]
 8010038:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	6a1b      	ldr	r3, [r3, #32]
 801003e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	6a1b      	ldr	r3, [r3, #32]
 8010044:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	685b      	ldr	r3, [r3, #4]
 8010050:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801005e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010062:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010064:	683b      	ldr	r3, [r7, #0]
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	021b      	lsls	r3, r3, #8
 801006a:	68fa      	ldr	r2, [r7, #12]
 801006c:	4313      	orrs	r3, r2
 801006e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8010070:	693b      	ldr	r3, [r7, #16]
 8010072:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8010076:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8010078:	683b      	ldr	r3, [r7, #0]
 801007a:	689b      	ldr	r3, [r3, #8]
 801007c:	051b      	lsls	r3, r3, #20
 801007e:	693a      	ldr	r2, [r7, #16]
 8010080:	4313      	orrs	r3, r2
 8010082:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	4a1a      	ldr	r2, [pc, #104]	@ (80100f0 <TIM_OC6_SetConfig+0xc0>)
 8010088:	4293      	cmp	r3, r2
 801008a:	d013      	beq.n	80100b4 <TIM_OC6_SetConfig+0x84>
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	4a19      	ldr	r2, [pc, #100]	@ (80100f4 <TIM_OC6_SetConfig+0xc4>)
 8010090:	4293      	cmp	r3, r2
 8010092:	d00f      	beq.n	80100b4 <TIM_OC6_SetConfig+0x84>
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	4a18      	ldr	r2, [pc, #96]	@ (80100f8 <TIM_OC6_SetConfig+0xc8>)
 8010098:	4293      	cmp	r3, r2
 801009a:	d00b      	beq.n	80100b4 <TIM_OC6_SetConfig+0x84>
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	4a17      	ldr	r2, [pc, #92]	@ (80100fc <TIM_OC6_SetConfig+0xcc>)
 80100a0:	4293      	cmp	r3, r2
 80100a2:	d007      	beq.n	80100b4 <TIM_OC6_SetConfig+0x84>
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	4a16      	ldr	r2, [pc, #88]	@ (8010100 <TIM_OC6_SetConfig+0xd0>)
 80100a8:	4293      	cmp	r3, r2
 80100aa:	d003      	beq.n	80100b4 <TIM_OC6_SetConfig+0x84>
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	4a15      	ldr	r2, [pc, #84]	@ (8010104 <TIM_OC6_SetConfig+0xd4>)
 80100b0:	4293      	cmp	r3, r2
 80100b2:	d109      	bne.n	80100c8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80100b4:	697b      	ldr	r3, [r7, #20]
 80100b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80100ba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80100bc:	683b      	ldr	r3, [r7, #0]
 80100be:	695b      	ldr	r3, [r3, #20]
 80100c0:	029b      	lsls	r3, r3, #10
 80100c2:	697a      	ldr	r2, [r7, #20]
 80100c4:	4313      	orrs	r3, r2
 80100c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	697a      	ldr	r2, [r7, #20]
 80100cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	68fa      	ldr	r2, [r7, #12]
 80100d2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80100d4:	683b      	ldr	r3, [r7, #0]
 80100d6:	685a      	ldr	r2, [r3, #4]
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	693a      	ldr	r2, [r7, #16]
 80100e0:	621a      	str	r2, [r3, #32]
}
 80100e2:	bf00      	nop
 80100e4:	371c      	adds	r7, #28
 80100e6:	46bd      	mov	sp, r7
 80100e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ec:	4770      	bx	lr
 80100ee:	bf00      	nop
 80100f0:	40012c00 	.word	0x40012c00
 80100f4:	40013400 	.word	0x40013400
 80100f8:	40014000 	.word	0x40014000
 80100fc:	40014400 	.word	0x40014400
 8010100:	40014800 	.word	0x40014800
 8010104:	40015000 	.word	0x40015000

08010108 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010108:	b480      	push	{r7}
 801010a:	b087      	sub	sp, #28
 801010c:	af00      	add	r7, sp, #0
 801010e:	60f8      	str	r0, [r7, #12]
 8010110:	60b9      	str	r1, [r7, #8]
 8010112:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010114:	68fb      	ldr	r3, [r7, #12]
 8010116:	6a1b      	ldr	r3, [r3, #32]
 8010118:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	6a1b      	ldr	r3, [r3, #32]
 801011e:	f023 0201 	bic.w	r2, r3, #1
 8010122:	68fb      	ldr	r3, [r7, #12]
 8010124:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	699b      	ldr	r3, [r3, #24]
 801012a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801012c:	693b      	ldr	r3, [r7, #16]
 801012e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8010132:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	011b      	lsls	r3, r3, #4
 8010138:	693a      	ldr	r2, [r7, #16]
 801013a:	4313      	orrs	r3, r2
 801013c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801013e:	697b      	ldr	r3, [r7, #20]
 8010140:	f023 030a 	bic.w	r3, r3, #10
 8010144:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8010146:	697a      	ldr	r2, [r7, #20]
 8010148:	68bb      	ldr	r3, [r7, #8]
 801014a:	4313      	orrs	r3, r2
 801014c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	693a      	ldr	r2, [r7, #16]
 8010152:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010154:	68fb      	ldr	r3, [r7, #12]
 8010156:	697a      	ldr	r2, [r7, #20]
 8010158:	621a      	str	r2, [r3, #32]
}
 801015a:	bf00      	nop
 801015c:	371c      	adds	r7, #28
 801015e:	46bd      	mov	sp, r7
 8010160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010164:	4770      	bx	lr

08010166 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010166:	b480      	push	{r7}
 8010168:	b087      	sub	sp, #28
 801016a:	af00      	add	r7, sp, #0
 801016c:	60f8      	str	r0, [r7, #12]
 801016e:	60b9      	str	r1, [r7, #8]
 8010170:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	6a1b      	ldr	r3, [r3, #32]
 8010176:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010178:	68fb      	ldr	r3, [r7, #12]
 801017a:	6a1b      	ldr	r3, [r3, #32]
 801017c:	f023 0210 	bic.w	r2, r3, #16
 8010180:	68fb      	ldr	r3, [r7, #12]
 8010182:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010184:	68fb      	ldr	r3, [r7, #12]
 8010186:	699b      	ldr	r3, [r3, #24]
 8010188:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801018a:	693b      	ldr	r3, [r7, #16]
 801018c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8010190:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	031b      	lsls	r3, r3, #12
 8010196:	693a      	ldr	r2, [r7, #16]
 8010198:	4313      	orrs	r3, r2
 801019a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 801019c:	697b      	ldr	r3, [r7, #20]
 801019e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80101a2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80101a4:	68bb      	ldr	r3, [r7, #8]
 80101a6:	011b      	lsls	r3, r3, #4
 80101a8:	697a      	ldr	r2, [r7, #20]
 80101aa:	4313      	orrs	r3, r2
 80101ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80101ae:	68fb      	ldr	r3, [r7, #12]
 80101b0:	693a      	ldr	r2, [r7, #16]
 80101b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80101b4:	68fb      	ldr	r3, [r7, #12]
 80101b6:	697a      	ldr	r2, [r7, #20]
 80101b8:	621a      	str	r2, [r3, #32]
}
 80101ba:	bf00      	nop
 80101bc:	371c      	adds	r7, #28
 80101be:	46bd      	mov	sp, r7
 80101c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101c4:	4770      	bx	lr

080101c6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80101c6:	b480      	push	{r7}
 80101c8:	b085      	sub	sp, #20
 80101ca:	af00      	add	r7, sp, #0
 80101cc:	6078      	str	r0, [r7, #4]
 80101ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	689b      	ldr	r3, [r3, #8]
 80101d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80101d6:	68fb      	ldr	r3, [r7, #12]
 80101d8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80101dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80101e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80101e2:	683a      	ldr	r2, [r7, #0]
 80101e4:	68fb      	ldr	r3, [r7, #12]
 80101e6:	4313      	orrs	r3, r2
 80101e8:	f043 0307 	orr.w	r3, r3, #7
 80101ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	68fa      	ldr	r2, [r7, #12]
 80101f2:	609a      	str	r2, [r3, #8]
}
 80101f4:	bf00      	nop
 80101f6:	3714      	adds	r7, #20
 80101f8:	46bd      	mov	sp, r7
 80101fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101fe:	4770      	bx	lr

08010200 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010200:	b480      	push	{r7}
 8010202:	b087      	sub	sp, #28
 8010204:	af00      	add	r7, sp, #0
 8010206:	60f8      	str	r0, [r7, #12]
 8010208:	60b9      	str	r1, [r7, #8]
 801020a:	607a      	str	r2, [r7, #4]
 801020c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801020e:	68fb      	ldr	r3, [r7, #12]
 8010210:	689b      	ldr	r3, [r3, #8]
 8010212:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010214:	697b      	ldr	r3, [r7, #20]
 8010216:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801021a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801021c:	683b      	ldr	r3, [r7, #0]
 801021e:	021a      	lsls	r2, r3, #8
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	431a      	orrs	r2, r3
 8010224:	68bb      	ldr	r3, [r7, #8]
 8010226:	4313      	orrs	r3, r2
 8010228:	697a      	ldr	r2, [r7, #20]
 801022a:	4313      	orrs	r3, r2
 801022c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	697a      	ldr	r2, [r7, #20]
 8010232:	609a      	str	r2, [r3, #8]
}
 8010234:	bf00      	nop
 8010236:	371c      	adds	r7, #28
 8010238:	46bd      	mov	sp, r7
 801023a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801023e:	4770      	bx	lr

08010240 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8010240:	b480      	push	{r7}
 8010242:	b087      	sub	sp, #28
 8010244:	af00      	add	r7, sp, #0
 8010246:	60f8      	str	r0, [r7, #12]
 8010248:	60b9      	str	r1, [r7, #8]
 801024a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801024c:	68bb      	ldr	r3, [r7, #8]
 801024e:	f003 031f 	and.w	r3, r3, #31
 8010252:	2201      	movs	r2, #1
 8010254:	fa02 f303 	lsl.w	r3, r2, r3
 8010258:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801025a:	68fb      	ldr	r3, [r7, #12]
 801025c:	6a1a      	ldr	r2, [r3, #32]
 801025e:	697b      	ldr	r3, [r7, #20]
 8010260:	43db      	mvns	r3, r3
 8010262:	401a      	ands	r2, r3
 8010264:	68fb      	ldr	r3, [r7, #12]
 8010266:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	6a1a      	ldr	r2, [r3, #32]
 801026c:	68bb      	ldr	r3, [r7, #8]
 801026e:	f003 031f 	and.w	r3, r3, #31
 8010272:	6879      	ldr	r1, [r7, #4]
 8010274:	fa01 f303 	lsl.w	r3, r1, r3
 8010278:	431a      	orrs	r2, r3
 801027a:	68fb      	ldr	r3, [r7, #12]
 801027c:	621a      	str	r2, [r3, #32]
}
 801027e:	bf00      	nop
 8010280:	371c      	adds	r7, #28
 8010282:	46bd      	mov	sp, r7
 8010284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010288:	4770      	bx	lr
	...

0801028c <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 801028c:	b480      	push	{r7}
 801028e:	b083      	sub	sp, #12
 8010290:	af00      	add	r7, sp, #0
 8010292:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	4a26      	ldr	r2, [pc, #152]	@ (8010330 <TIM_ResetCallback+0xa4>)
 8010298:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	4a25      	ldr	r2, [pc, #148]	@ (8010334 <TIM_ResetCallback+0xa8>)
 80102a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	4a24      	ldr	r2, [pc, #144]	@ (8010338 <TIM_ResetCallback+0xac>)
 80102a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	4a23      	ldr	r2, [pc, #140]	@ (801033c <TIM_ResetCallback+0xb0>)
 80102b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	4a22      	ldr	r2, [pc, #136]	@ (8010340 <TIM_ResetCallback+0xb4>)
 80102b8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	4a21      	ldr	r2, [pc, #132]	@ (8010344 <TIM_ResetCallback+0xb8>)
 80102c0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	4a20      	ldr	r2, [pc, #128]	@ (8010348 <TIM_ResetCallback+0xbc>)
 80102c8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	4a1f      	ldr	r2, [pc, #124]	@ (801034c <TIM_ResetCallback+0xc0>)
 80102d0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	4a1e      	ldr	r2, [pc, #120]	@ (8010350 <TIM_ResetCallback+0xc4>)
 80102d8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	4a1d      	ldr	r2, [pc, #116]	@ (8010354 <TIM_ResetCallback+0xc8>)
 80102e0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	4a1c      	ldr	r2, [pc, #112]	@ (8010358 <TIM_ResetCallback+0xcc>)
 80102e8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	4a1b      	ldr	r2, [pc, #108]	@ (801035c <TIM_ResetCallback+0xd0>)
 80102f0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	4a1a      	ldr	r2, [pc, #104]	@ (8010360 <TIM_ResetCallback+0xd4>)
 80102f8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 80102fc:	687b      	ldr	r3, [r7, #4]
 80102fe:	4a19      	ldr	r2, [pc, #100]	@ (8010364 <TIM_ResetCallback+0xd8>)
 8010300:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	4a18      	ldr	r2, [pc, #96]	@ (8010368 <TIM_ResetCallback+0xdc>)
 8010308:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	4a17      	ldr	r2, [pc, #92]	@ (801036c <TIM_ResetCallback+0xe0>)
 8010310:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	4a16      	ldr	r2, [pc, #88]	@ (8010370 <TIM_ResetCallback+0xe4>)
 8010318:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	4a15      	ldr	r2, [pc, #84]	@ (8010374 <TIM_ResetCallback+0xe8>)
 8010320:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8010324:	bf00      	nop
 8010326:	370c      	adds	r7, #12
 8010328:	46bd      	mov	sp, r7
 801032a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801032e:	4770      	bx	lr
 8010330:	08008985 	.word	0x08008985
 8010334:	0800f5d9 	.word	0x0800f5d9
 8010338:	0800f651 	.word	0x0800f651
 801033c:	0800f665 	.word	0x0800f665
 8010340:	0800f601 	.word	0x0800f601
 8010344:	0800f615 	.word	0x0800f615
 8010348:	0800f5ed 	.word	0x0800f5ed
 801034c:	0800f629 	.word	0x0800f629
 8010350:	0800f63d 	.word	0x0800f63d
 8010354:	0800f679 	.word	0x0800f679
 8010358:	080105cd 	.word	0x080105cd
 801035c:	080105e1 	.word	0x080105e1
 8010360:	080105f5 	.word	0x080105f5
 8010364:	08010609 	.word	0x08010609
 8010368:	0801061d 	.word	0x0801061d
 801036c:	08010631 	.word	0x08010631
 8010370:	08010645 	.word	0x08010645
 8010374:	08010659 	.word	0x08010659

08010378 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010378:	b480      	push	{r7}
 801037a:	b085      	sub	sp, #20
 801037c:	af00      	add	r7, sp, #0
 801037e:	6078      	str	r0, [r7, #4]
 8010380:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010388:	2b01      	cmp	r3, #1
 801038a:	d101      	bne.n	8010390 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 801038c:	2302      	movs	r3, #2
 801038e:	e074      	b.n	801047a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	2201      	movs	r2, #1
 8010394:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	2202      	movs	r2, #2
 801039c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	685b      	ldr	r3, [r3, #4]
 80103a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	681b      	ldr	r3, [r3, #0]
 80103ac:	689b      	ldr	r3, [r3, #8]
 80103ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	4a34      	ldr	r2, [pc, #208]	@ (8010488 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80103b6:	4293      	cmp	r3, r2
 80103b8:	d009      	beq.n	80103ce <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	681b      	ldr	r3, [r3, #0]
 80103be:	4a33      	ldr	r2, [pc, #204]	@ (801048c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80103c0:	4293      	cmp	r3, r2
 80103c2:	d004      	beq.n	80103ce <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	681b      	ldr	r3, [r3, #0]
 80103c8:	4a31      	ldr	r2, [pc, #196]	@ (8010490 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80103ca:	4293      	cmp	r3, r2
 80103cc:	d108      	bne.n	80103e0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80103d4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80103d6:	683b      	ldr	r3, [r7, #0]
 80103d8:	685b      	ldr	r3, [r3, #4]
 80103da:	68fa      	ldr	r2, [r7, #12]
 80103dc:	4313      	orrs	r3, r2
 80103de:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80103e0:	68fb      	ldr	r3, [r7, #12]
 80103e2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80103e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80103ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80103ec:	683b      	ldr	r3, [r7, #0]
 80103ee:	681b      	ldr	r3, [r3, #0]
 80103f0:	68fa      	ldr	r2, [r7, #12]
 80103f2:	4313      	orrs	r3, r2
 80103f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	681b      	ldr	r3, [r3, #0]
 80103fa:	68fa      	ldr	r2, [r7, #12]
 80103fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	681b      	ldr	r3, [r3, #0]
 8010402:	4a21      	ldr	r2, [pc, #132]	@ (8010488 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8010404:	4293      	cmp	r3, r2
 8010406:	d022      	beq.n	801044e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	681b      	ldr	r3, [r3, #0]
 801040c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010410:	d01d      	beq.n	801044e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	4a1f      	ldr	r2, [pc, #124]	@ (8010494 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8010418:	4293      	cmp	r3, r2
 801041a:	d018      	beq.n	801044e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	681b      	ldr	r3, [r3, #0]
 8010420:	4a1d      	ldr	r2, [pc, #116]	@ (8010498 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8010422:	4293      	cmp	r3, r2
 8010424:	d013      	beq.n	801044e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	4a1c      	ldr	r2, [pc, #112]	@ (801049c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 801042c:	4293      	cmp	r3, r2
 801042e:	d00e      	beq.n	801044e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	4a15      	ldr	r2, [pc, #84]	@ (801048c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8010436:	4293      	cmp	r3, r2
 8010438:	d009      	beq.n	801044e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	681b      	ldr	r3, [r3, #0]
 801043e:	4a18      	ldr	r2, [pc, #96]	@ (80104a0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8010440:	4293      	cmp	r3, r2
 8010442:	d004      	beq.n	801044e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	681b      	ldr	r3, [r3, #0]
 8010448:	4a11      	ldr	r2, [pc, #68]	@ (8010490 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 801044a:	4293      	cmp	r3, r2
 801044c:	d10c      	bne.n	8010468 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 801044e:	68bb      	ldr	r3, [r7, #8]
 8010450:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010454:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010456:	683b      	ldr	r3, [r7, #0]
 8010458:	689b      	ldr	r3, [r3, #8]
 801045a:	68ba      	ldr	r2, [r7, #8]
 801045c:	4313      	orrs	r3, r2
 801045e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	681b      	ldr	r3, [r3, #0]
 8010464:	68ba      	ldr	r2, [r7, #8]
 8010466:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	2201      	movs	r2, #1
 801046c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	2200      	movs	r2, #0
 8010474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010478:	2300      	movs	r3, #0
}
 801047a:	4618      	mov	r0, r3
 801047c:	3714      	adds	r7, #20
 801047e:	46bd      	mov	sp, r7
 8010480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010484:	4770      	bx	lr
 8010486:	bf00      	nop
 8010488:	40012c00 	.word	0x40012c00
 801048c:	40013400 	.word	0x40013400
 8010490:	40015000 	.word	0x40015000
 8010494:	40000400 	.word	0x40000400
 8010498:	40000800 	.word	0x40000800
 801049c:	40000c00 	.word	0x40000c00
 80104a0:	40014000 	.word	0x40014000

080104a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80104a4:	b480      	push	{r7}
 80104a6:	b085      	sub	sp, #20
 80104a8:	af00      	add	r7, sp, #0
 80104aa:	6078      	str	r0, [r7, #4]
 80104ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80104ae:	2300      	movs	r3, #0
 80104b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80104b8:	2b01      	cmp	r3, #1
 80104ba:	d101      	bne.n	80104c0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80104bc:	2302      	movs	r3, #2
 80104be:	e078      	b.n	80105b2 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	2201      	movs	r2, #1
 80104c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80104c8:	68fb      	ldr	r3, [r7, #12]
 80104ca:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80104ce:	683b      	ldr	r3, [r7, #0]
 80104d0:	68db      	ldr	r3, [r3, #12]
 80104d2:	4313      	orrs	r3, r2
 80104d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80104d6:	68fb      	ldr	r3, [r7, #12]
 80104d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80104dc:	683b      	ldr	r3, [r7, #0]
 80104de:	689b      	ldr	r3, [r3, #8]
 80104e0:	4313      	orrs	r3, r2
 80104e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80104e4:	68fb      	ldr	r3, [r7, #12]
 80104e6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80104ea:	683b      	ldr	r3, [r7, #0]
 80104ec:	685b      	ldr	r3, [r3, #4]
 80104ee:	4313      	orrs	r3, r2
 80104f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80104f8:	683b      	ldr	r3, [r7, #0]
 80104fa:	681b      	ldr	r3, [r3, #0]
 80104fc:	4313      	orrs	r3, r2
 80104fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8010506:	683b      	ldr	r3, [r7, #0]
 8010508:	691b      	ldr	r3, [r3, #16]
 801050a:	4313      	orrs	r3, r2
 801050c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 801050e:	68fb      	ldr	r3, [r7, #12]
 8010510:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8010514:	683b      	ldr	r3, [r7, #0]
 8010516:	695b      	ldr	r3, [r3, #20]
 8010518:	4313      	orrs	r3, r2
 801051a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8010522:	683b      	ldr	r3, [r7, #0]
 8010524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010526:	4313      	orrs	r3, r2
 8010528:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 801052a:	68fb      	ldr	r3, [r7, #12]
 801052c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8010530:	683b      	ldr	r3, [r7, #0]
 8010532:	699b      	ldr	r3, [r3, #24]
 8010534:	041b      	lsls	r3, r3, #16
 8010536:	4313      	orrs	r3, r2
 8010538:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 801053a:	68fb      	ldr	r3, [r7, #12]
 801053c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8010540:	683b      	ldr	r3, [r7, #0]
 8010542:	69db      	ldr	r3, [r3, #28]
 8010544:	4313      	orrs	r3, r2
 8010546:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	681b      	ldr	r3, [r3, #0]
 801054c:	4a1c      	ldr	r2, [pc, #112]	@ (80105c0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 801054e:	4293      	cmp	r3, r2
 8010550:	d009      	beq.n	8010566 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	681b      	ldr	r3, [r3, #0]
 8010556:	4a1b      	ldr	r2, [pc, #108]	@ (80105c4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8010558:	4293      	cmp	r3, r2
 801055a:	d004      	beq.n	8010566 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	4a19      	ldr	r2, [pc, #100]	@ (80105c8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8010562:	4293      	cmp	r3, r2
 8010564:	d11c      	bne.n	80105a0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8010566:	68fb      	ldr	r3, [r7, #12]
 8010568:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 801056c:	683b      	ldr	r3, [r7, #0]
 801056e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010570:	051b      	lsls	r3, r3, #20
 8010572:	4313      	orrs	r3, r2
 8010574:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8010576:	68fb      	ldr	r3, [r7, #12]
 8010578:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 801057c:	683b      	ldr	r3, [r7, #0]
 801057e:	6a1b      	ldr	r3, [r3, #32]
 8010580:	4313      	orrs	r3, r2
 8010582:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8010584:	68fb      	ldr	r3, [r7, #12]
 8010586:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 801058a:	683b      	ldr	r3, [r7, #0]
 801058c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801058e:	4313      	orrs	r3, r2
 8010590:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8010592:	68fb      	ldr	r3, [r7, #12]
 8010594:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8010598:	683b      	ldr	r3, [r7, #0]
 801059a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801059c:	4313      	orrs	r3, r2
 801059e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	68fa      	ldr	r2, [r7, #12]
 80105a6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	2200      	movs	r2, #0
 80105ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80105b0:	2300      	movs	r3, #0
}
 80105b2:	4618      	mov	r0, r3
 80105b4:	3714      	adds	r7, #20
 80105b6:	46bd      	mov	sp, r7
 80105b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105bc:	4770      	bx	lr
 80105be:	bf00      	nop
 80105c0:	40012c00 	.word	0x40012c00
 80105c4:	40013400 	.word	0x40013400
 80105c8:	40015000 	.word	0x40015000

080105cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80105cc:	b480      	push	{r7}
 80105ce:	b083      	sub	sp, #12
 80105d0:	af00      	add	r7, sp, #0
 80105d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80105d4:	bf00      	nop
 80105d6:	370c      	adds	r7, #12
 80105d8:	46bd      	mov	sp, r7
 80105da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105de:	4770      	bx	lr

080105e0 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80105e0:	b480      	push	{r7}
 80105e2:	b083      	sub	sp, #12
 80105e4:	af00      	add	r7, sp, #0
 80105e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 80105e8:	bf00      	nop
 80105ea:	370c      	adds	r7, #12
 80105ec:	46bd      	mov	sp, r7
 80105ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105f2:	4770      	bx	lr

080105f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80105f4:	b480      	push	{r7}
 80105f6:	b083      	sub	sp, #12
 80105f8:	af00      	add	r7, sp, #0
 80105fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80105fc:	bf00      	nop
 80105fe:	370c      	adds	r7, #12
 8010600:	46bd      	mov	sp, r7
 8010602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010606:	4770      	bx	lr

08010608 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8010608:	b480      	push	{r7}
 801060a:	b083      	sub	sp, #12
 801060c:	af00      	add	r7, sp, #0
 801060e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8010610:	bf00      	nop
 8010612:	370c      	adds	r7, #12
 8010614:	46bd      	mov	sp, r7
 8010616:	f85d 7b04 	ldr.w	r7, [sp], #4
 801061a:	4770      	bx	lr

0801061c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 801061c:	b480      	push	{r7}
 801061e:	b083      	sub	sp, #12
 8010620:	af00      	add	r7, sp, #0
 8010622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8010624:	bf00      	nop
 8010626:	370c      	adds	r7, #12
 8010628:	46bd      	mov	sp, r7
 801062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801062e:	4770      	bx	lr

08010630 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8010630:	b480      	push	{r7}
 8010632:	b083      	sub	sp, #12
 8010634:	af00      	add	r7, sp, #0
 8010636:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8010638:	bf00      	nop
 801063a:	370c      	adds	r7, #12
 801063c:	46bd      	mov	sp, r7
 801063e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010642:	4770      	bx	lr

08010644 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8010644:	b480      	push	{r7}
 8010646:	b083      	sub	sp, #12
 8010648:	af00      	add	r7, sp, #0
 801064a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 801064c:	bf00      	nop
 801064e:	370c      	adds	r7, #12
 8010650:	46bd      	mov	sp, r7
 8010652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010656:	4770      	bx	lr

08010658 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8010658:	b480      	push	{r7}
 801065a:	b083      	sub	sp, #12
 801065c:	af00      	add	r7, sp, #0
 801065e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8010660:	bf00      	nop
 8010662:	370c      	adds	r7, #12
 8010664:	46bd      	mov	sp, r7
 8010666:	f85d 7b04 	ldr.w	r7, [sp], #4
 801066a:	4770      	bx	lr

0801066c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801066c:	b580      	push	{r7, lr}
 801066e:	b082      	sub	sp, #8
 8010670:	af00      	add	r7, sp, #0
 8010672:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	2b00      	cmp	r3, #0
 8010678:	d101      	bne.n	801067e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801067a:	2301      	movs	r3, #1
 801067c:	e050      	b.n	8010720 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010684:	2b00      	cmp	r3, #0
 8010686:	d114      	bne.n	80106b2 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	2200      	movs	r2, #0
 801068c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8010690:	6878      	ldr	r0, [r7, #4]
 8010692:	f000 fde5 	bl	8011260 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 801069c:	2b00      	cmp	r3, #0
 801069e:	d103      	bne.n	80106a8 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	4a21      	ldr	r2, [pc, #132]	@ (8010728 <HAL_UART_Init+0xbc>)
 80106a4:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80106ae:	6878      	ldr	r0, [r7, #4]
 80106b0:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	2224      	movs	r2, #36	@ 0x24
 80106b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	681a      	ldr	r2, [r3, #0]
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	f022 0201 	bic.w	r2, r2, #1
 80106c8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	d002      	beq.n	80106d8 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 80106d2:	6878      	ldr	r0, [r7, #4]
 80106d4:	f001 f912 	bl	80118fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80106d8:	6878      	ldr	r0, [r7, #4]
 80106da:	f000 fe13 	bl	8011304 <UART_SetConfig>
 80106de:	4603      	mov	r3, r0
 80106e0:	2b01      	cmp	r3, #1
 80106e2:	d101      	bne.n	80106e8 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 80106e4:	2301      	movs	r3, #1
 80106e6:	e01b      	b.n	8010720 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	681b      	ldr	r3, [r3, #0]
 80106ec:	685a      	ldr	r2, [r3, #4]
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80106f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	689a      	ldr	r2, [r3, #8]
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8010706:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	681a      	ldr	r2, [r3, #0]
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	f042 0201 	orr.w	r2, r2, #1
 8010716:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8010718:	6878      	ldr	r0, [r7, #4]
 801071a:	f001 f991 	bl	8011a40 <UART_CheckIdleState>
 801071e:	4603      	mov	r3, r0
}
 8010720:	4618      	mov	r0, r3
 8010722:	3708      	adds	r7, #8
 8010724:	46bd      	mov	sp, r7
 8010726:	bd80      	pop	{r7, pc}
 8010728:	0800aac9 	.word	0x0800aac9

0801072c <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 801072c:	b480      	push	{r7}
 801072e:	b087      	sub	sp, #28
 8010730:	af00      	add	r7, sp, #0
 8010732:	60f8      	str	r0, [r7, #12]
 8010734:	460b      	mov	r3, r1
 8010736:	607a      	str	r2, [r7, #4]
 8010738:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 801073a:	2300      	movs	r3, #0
 801073c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	2b00      	cmp	r3, #0
 8010742:	d109      	bne.n	8010758 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8010744:	68fb      	ldr	r3, [r7, #12]
 8010746:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801074a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801074e:	68fb      	ldr	r3, [r7, #12]
 8010750:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 8010754:	2301      	movs	r3, #1
 8010756:	e09c      	b.n	8010892 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8010758:	68fb      	ldr	r3, [r7, #12]
 801075a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801075e:	2b20      	cmp	r3, #32
 8010760:	d16c      	bne.n	801083c <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8010762:	7afb      	ldrb	r3, [r7, #11]
 8010764:	2b0c      	cmp	r3, #12
 8010766:	d85e      	bhi.n	8010826 <HAL_UART_RegisterCallback+0xfa>
 8010768:	a201      	add	r2, pc, #4	@ (adr r2, 8010770 <HAL_UART_RegisterCallback+0x44>)
 801076a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801076e:	bf00      	nop
 8010770:	080107a5 	.word	0x080107a5
 8010774:	080107af 	.word	0x080107af
 8010778:	080107b9 	.word	0x080107b9
 801077c:	080107c3 	.word	0x080107c3
 8010780:	080107cd 	.word	0x080107cd
 8010784:	080107d7 	.word	0x080107d7
 8010788:	080107e1 	.word	0x080107e1
 801078c:	080107eb 	.word	0x080107eb
 8010790:	080107f5 	.word	0x080107f5
 8010794:	080107ff 	.word	0x080107ff
 8010798:	08010809 	.word	0x08010809
 801079c:	08010813 	.word	0x08010813
 80107a0:	0801081d 	.word	0x0801081d
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 80107a4:	68fb      	ldr	r3, [r7, #12]
 80107a6:	687a      	ldr	r2, [r7, #4]
 80107a8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 80107ac:	e070      	b.n	8010890 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 80107ae:	68fb      	ldr	r3, [r7, #12]
 80107b0:	687a      	ldr	r2, [r7, #4]
 80107b2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 80107b6:	e06b      	b.n	8010890 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 80107b8:	68fb      	ldr	r3, [r7, #12]
 80107ba:	687a      	ldr	r2, [r7, #4]
 80107bc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 80107c0:	e066      	b.n	8010890 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 80107c2:	68fb      	ldr	r3, [r7, #12]
 80107c4:	687a      	ldr	r2, [r7, #4]
 80107c6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 80107ca:	e061      	b.n	8010890 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 80107cc:	68fb      	ldr	r3, [r7, #12]
 80107ce:	687a      	ldr	r2, [r7, #4]
 80107d0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 80107d4:	e05c      	b.n	8010890 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 80107d6:	68fb      	ldr	r3, [r7, #12]
 80107d8:	687a      	ldr	r2, [r7, #4]
 80107da:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 80107de:	e057      	b.n	8010890 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 80107e0:	68fb      	ldr	r3, [r7, #12]
 80107e2:	687a      	ldr	r2, [r7, #4]
 80107e4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 80107e8:	e052      	b.n	8010890 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 80107ea:	68fb      	ldr	r3, [r7, #12]
 80107ec:	687a      	ldr	r2, [r7, #4]
 80107ee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 80107f2:	e04d      	b.n	8010890 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 80107f4:	68fb      	ldr	r3, [r7, #12]
 80107f6:	687a      	ldr	r2, [r7, #4]
 80107f8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 80107fc:	e048      	b.n	8010890 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 80107fe:	68fb      	ldr	r3, [r7, #12]
 8010800:	687a      	ldr	r2, [r7, #4]
 8010802:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8010806:	e043      	b.n	8010890 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 8010808:	68fb      	ldr	r3, [r7, #12]
 801080a:	687a      	ldr	r2, [r7, #4]
 801080c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8010810:	e03e      	b.n	8010890 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8010812:	68fb      	ldr	r3, [r7, #12]
 8010814:	687a      	ldr	r2, [r7, #4]
 8010816:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 801081a:	e039      	b.n	8010890 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	687a      	ldr	r2, [r7, #4]
 8010820:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8010824:	e034      	b.n	8010890 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801082c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010830:	68fb      	ldr	r3, [r7, #12]
 8010832:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8010836:	2301      	movs	r3, #1
 8010838:	75fb      	strb	r3, [r7, #23]
        break;
 801083a:	e029      	b.n	8010890 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 801083c:	68fb      	ldr	r3, [r7, #12]
 801083e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010842:	2b00      	cmp	r3, #0
 8010844:	d11a      	bne.n	801087c <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 8010846:	7afb      	ldrb	r3, [r7, #11]
 8010848:	2b0b      	cmp	r3, #11
 801084a:	d002      	beq.n	8010852 <HAL_UART_RegisterCallback+0x126>
 801084c:	2b0c      	cmp	r3, #12
 801084e:	d005      	beq.n	801085c <HAL_UART_RegisterCallback+0x130>
 8010850:	e009      	b.n	8010866 <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	687a      	ldr	r2, [r7, #4]
 8010856:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 801085a:	e019      	b.n	8010890 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 801085c:	68fb      	ldr	r3, [r7, #12]
 801085e:	687a      	ldr	r2, [r7, #4]
 8010860:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8010864:	e014      	b.n	8010890 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8010866:	68fb      	ldr	r3, [r7, #12]
 8010868:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801086c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010870:	68fb      	ldr	r3, [r7, #12]
 8010872:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8010876:	2301      	movs	r3, #1
 8010878:	75fb      	strb	r3, [r7, #23]
        break;
 801087a:	e009      	b.n	8010890 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 801087c:	68fb      	ldr	r3, [r7, #12]
 801087e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010882:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010886:	68fb      	ldr	r3, [r7, #12]
 8010888:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 801088c:	2301      	movs	r3, #1
 801088e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8010890:	7dfb      	ldrb	r3, [r7, #23]
}
 8010892:	4618      	mov	r0, r3
 8010894:	371c      	adds	r7, #28
 8010896:	46bd      	mov	sp, r7
 8010898:	f85d 7b04 	ldr.w	r7, [sp], #4
 801089c:	4770      	bx	lr
 801089e:	bf00      	nop

080108a0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80108a0:	b580      	push	{r7, lr}
 80108a2:	b08a      	sub	sp, #40	@ 0x28
 80108a4:	af00      	add	r7, sp, #0
 80108a6:	60f8      	str	r0, [r7, #12]
 80108a8:	60b9      	str	r1, [r7, #8]
 80108aa:	4613      	mov	r3, r2
 80108ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80108ae:	68fb      	ldr	r3, [r7, #12]
 80108b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80108b4:	2b20      	cmp	r3, #32
 80108b6:	d167      	bne.n	8010988 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80108b8:	68bb      	ldr	r3, [r7, #8]
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	d002      	beq.n	80108c4 <HAL_UART_Transmit_DMA+0x24>
 80108be:	88fb      	ldrh	r3, [r7, #6]
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d101      	bne.n	80108c8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80108c4:	2301      	movs	r3, #1
 80108c6:	e060      	b.n	801098a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80108c8:	68fb      	ldr	r3, [r7, #12]
 80108ca:	68ba      	ldr	r2, [r7, #8]
 80108cc:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80108ce:	68fb      	ldr	r3, [r7, #12]
 80108d0:	88fa      	ldrh	r2, [r7, #6]
 80108d2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80108d6:	68fb      	ldr	r3, [r7, #12]
 80108d8:	88fa      	ldrh	r2, [r7, #6]
 80108da:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80108de:	68fb      	ldr	r3, [r7, #12]
 80108e0:	2200      	movs	r2, #0
 80108e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80108e6:	68fb      	ldr	r3, [r7, #12]
 80108e8:	2221      	movs	r2, #33	@ 0x21
 80108ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80108ee:	68fb      	ldr	r3, [r7, #12]
 80108f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d028      	beq.n	8010948 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80108f6:	68fb      	ldr	r3, [r7, #12]
 80108f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80108fa:	4a26      	ldr	r2, [pc, #152]	@ (8010994 <HAL_UART_Transmit_DMA+0xf4>)
 80108fc:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80108fe:	68fb      	ldr	r3, [r7, #12]
 8010900:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010902:	4a25      	ldr	r2, [pc, #148]	@ (8010998 <HAL_UART_Transmit_DMA+0xf8>)
 8010904:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8010906:	68fb      	ldr	r3, [r7, #12]
 8010908:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801090a:	4a24      	ldr	r2, [pc, #144]	@ (801099c <HAL_UART_Transmit_DMA+0xfc>)
 801090c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 801090e:	68fb      	ldr	r3, [r7, #12]
 8010910:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010912:	2200      	movs	r2, #0
 8010914:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8010916:	68fb      	ldr	r3, [r7, #12]
 8010918:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801091e:	4619      	mov	r1, r3
 8010920:	68fb      	ldr	r3, [r7, #12]
 8010922:	681b      	ldr	r3, [r3, #0]
 8010924:	3328      	adds	r3, #40	@ 0x28
 8010926:	461a      	mov	r2, r3
 8010928:	88fb      	ldrh	r3, [r7, #6]
 801092a:	f7fc f919 	bl	800cb60 <HAL_DMA_Start_IT>
 801092e:	4603      	mov	r3, r0
 8010930:	2b00      	cmp	r3, #0
 8010932:	d009      	beq.n	8010948 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010934:	68fb      	ldr	r3, [r7, #12]
 8010936:	2210      	movs	r2, #16
 8010938:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 801093c:	68fb      	ldr	r3, [r7, #12]
 801093e:	2220      	movs	r2, #32
 8010940:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8010944:	2301      	movs	r3, #1
 8010946:	e020      	b.n	801098a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8010948:	68fb      	ldr	r3, [r7, #12]
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	2240      	movs	r2, #64	@ 0x40
 801094e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010950:	68fb      	ldr	r3, [r7, #12]
 8010952:	681b      	ldr	r3, [r3, #0]
 8010954:	3308      	adds	r3, #8
 8010956:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010958:	697b      	ldr	r3, [r7, #20]
 801095a:	e853 3f00 	ldrex	r3, [r3]
 801095e:	613b      	str	r3, [r7, #16]
   return(result);
 8010960:	693b      	ldr	r3, [r7, #16]
 8010962:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010966:	627b      	str	r3, [r7, #36]	@ 0x24
 8010968:	68fb      	ldr	r3, [r7, #12]
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	3308      	adds	r3, #8
 801096e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010970:	623a      	str	r2, [r7, #32]
 8010972:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010974:	69f9      	ldr	r1, [r7, #28]
 8010976:	6a3a      	ldr	r2, [r7, #32]
 8010978:	e841 2300 	strex	r3, r2, [r1]
 801097c:	61bb      	str	r3, [r7, #24]
   return(result);
 801097e:	69bb      	ldr	r3, [r7, #24]
 8010980:	2b00      	cmp	r3, #0
 8010982:	d1e5      	bne.n	8010950 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8010984:	2300      	movs	r3, #0
 8010986:	e000      	b.n	801098a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8010988:	2302      	movs	r3, #2
  }
}
 801098a:	4618      	mov	r0, r3
 801098c:	3728      	adds	r7, #40	@ 0x28
 801098e:	46bd      	mov	sp, r7
 8010990:	bd80      	pop	{r7, pc}
 8010992:	bf00      	nop
 8010994:	08011f0b 	.word	0x08011f0b
 8010998:	08011fa9 	.word	0x08011fa9
 801099c:	08012143 	.word	0x08012143

080109a0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80109a0:	b580      	push	{r7, lr}
 80109a2:	b08a      	sub	sp, #40	@ 0x28
 80109a4:	af00      	add	r7, sp, #0
 80109a6:	60f8      	str	r0, [r7, #12]
 80109a8:	60b9      	str	r1, [r7, #8]
 80109aa:	4613      	mov	r3, r2
 80109ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80109ae:	68fb      	ldr	r3, [r7, #12]
 80109b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80109b4:	2b20      	cmp	r3, #32
 80109b6:	d137      	bne.n	8010a28 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80109b8:	68bb      	ldr	r3, [r7, #8]
 80109ba:	2b00      	cmp	r3, #0
 80109bc:	d002      	beq.n	80109c4 <HAL_UART_Receive_DMA+0x24>
 80109be:	88fb      	ldrh	r3, [r7, #6]
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d101      	bne.n	80109c8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80109c4:	2301      	movs	r3, #1
 80109c6:	e030      	b.n	8010a2a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	2200      	movs	r2, #0
 80109cc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80109ce:	68fb      	ldr	r3, [r7, #12]
 80109d0:	681b      	ldr	r3, [r3, #0]
 80109d2:	4a18      	ldr	r2, [pc, #96]	@ (8010a34 <HAL_UART_Receive_DMA+0x94>)
 80109d4:	4293      	cmp	r3, r2
 80109d6:	d01f      	beq.n	8010a18 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	681b      	ldr	r3, [r3, #0]
 80109dc:	685b      	ldr	r3, [r3, #4]
 80109de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80109e2:	2b00      	cmp	r3, #0
 80109e4:	d018      	beq.n	8010a18 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80109e6:	68fb      	ldr	r3, [r7, #12]
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109ec:	697b      	ldr	r3, [r7, #20]
 80109ee:	e853 3f00 	ldrex	r3, [r3]
 80109f2:	613b      	str	r3, [r7, #16]
   return(result);
 80109f4:	693b      	ldr	r3, [r7, #16]
 80109f6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80109fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80109fc:	68fb      	ldr	r3, [r7, #12]
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	461a      	mov	r2, r3
 8010a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a04:	623b      	str	r3, [r7, #32]
 8010a06:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a08:	69f9      	ldr	r1, [r7, #28]
 8010a0a:	6a3a      	ldr	r2, [r7, #32]
 8010a0c:	e841 2300 	strex	r3, r2, [r1]
 8010a10:	61bb      	str	r3, [r7, #24]
   return(result);
 8010a12:	69bb      	ldr	r3, [r7, #24]
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	d1e6      	bne.n	80109e6 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8010a18:	88fb      	ldrh	r3, [r7, #6]
 8010a1a:	461a      	mov	r2, r3
 8010a1c:	68b9      	ldr	r1, [r7, #8]
 8010a1e:	68f8      	ldr	r0, [r7, #12]
 8010a20:	f001 f926 	bl	8011c70 <UART_Start_Receive_DMA>
 8010a24:	4603      	mov	r3, r0
 8010a26:	e000      	b.n	8010a2a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8010a28:	2302      	movs	r3, #2
  }
}
 8010a2a:	4618      	mov	r0, r3
 8010a2c:	3728      	adds	r7, #40	@ 0x28
 8010a2e:	46bd      	mov	sp, r7
 8010a30:	bd80      	pop	{r7, pc}
 8010a32:	bf00      	nop
 8010a34:	40008000 	.word	0x40008000

08010a38 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8010a38:	b580      	push	{r7, lr}
 8010a3a:	b0ba      	sub	sp, #232	@ 0xe8
 8010a3c:	af00      	add	r7, sp, #0
 8010a3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	69db      	ldr	r3, [r3, #28]
 8010a46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	681b      	ldr	r3, [r3, #0]
 8010a4e:	681b      	ldr	r3, [r3, #0]
 8010a50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	681b      	ldr	r3, [r3, #0]
 8010a58:	689b      	ldr	r3, [r3, #8]
 8010a5a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8010a5e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8010a62:	f640 030f 	movw	r3, #2063	@ 0x80f
 8010a66:	4013      	ands	r3, r2
 8010a68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8010a6c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d11b      	bne.n	8010aac <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010a74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010a78:	f003 0320 	and.w	r3, r3, #32
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	d015      	beq.n	8010aac <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010a80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010a84:	f003 0320 	and.w	r3, r3, #32
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d105      	bne.n	8010a98 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010a8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010a90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d009      	beq.n	8010aac <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	f000 8312 	beq.w	80110c6 <HAL_UART_IRQHandler+0x68e>
      {
        huart->RxISR(huart);
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010aa6:	6878      	ldr	r0, [r7, #4]
 8010aa8:	4798      	blx	r3
      }
      return;
 8010aaa:	e30c      	b.n	80110c6 <HAL_UART_IRQHandler+0x68e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8010aac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	f000 8129 	beq.w	8010d08 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8010ab6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010aba:	4b90      	ldr	r3, [pc, #576]	@ (8010cfc <HAL_UART_IRQHandler+0x2c4>)
 8010abc:	4013      	ands	r3, r2
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d106      	bne.n	8010ad0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8010ac2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8010ac6:	4b8e      	ldr	r3, [pc, #568]	@ (8010d00 <HAL_UART_IRQHandler+0x2c8>)
 8010ac8:	4013      	ands	r3, r2
 8010aca:	2b00      	cmp	r3, #0
 8010acc:	f000 811c 	beq.w	8010d08 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010ad0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010ad4:	f003 0301 	and.w	r3, r3, #1
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	d011      	beq.n	8010b00 <HAL_UART_IRQHandler+0xc8>
 8010adc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010ae0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d00b      	beq.n	8010b00 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	681b      	ldr	r3, [r3, #0]
 8010aec:	2201      	movs	r2, #1
 8010aee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010af0:	687b      	ldr	r3, [r7, #4]
 8010af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010af6:	f043 0201 	orr.w	r2, r3, #1
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010b00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010b04:	f003 0302 	and.w	r3, r3, #2
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d011      	beq.n	8010b30 <HAL_UART_IRQHandler+0xf8>
 8010b0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010b10:	f003 0301 	and.w	r3, r3, #1
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	d00b      	beq.n	8010b30 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	681b      	ldr	r3, [r3, #0]
 8010b1c:	2202      	movs	r2, #2
 8010b1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010b26:	f043 0204 	orr.w	r2, r3, #4
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010b30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010b34:	f003 0304 	and.w	r3, r3, #4
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	d011      	beq.n	8010b60 <HAL_UART_IRQHandler+0x128>
 8010b3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010b40:	f003 0301 	and.w	r3, r3, #1
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d00b      	beq.n	8010b60 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	681b      	ldr	r3, [r3, #0]
 8010b4c:	2204      	movs	r2, #4
 8010b4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010b56:	f043 0202 	orr.w	r2, r3, #2
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8010b60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010b64:	f003 0308 	and.w	r3, r3, #8
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d017      	beq.n	8010b9c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010b6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010b70:	f003 0320 	and.w	r3, r3, #32
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d105      	bne.n	8010b84 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8010b78:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010b7c:	4b5f      	ldr	r3, [pc, #380]	@ (8010cfc <HAL_UART_IRQHandler+0x2c4>)
 8010b7e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	d00b      	beq.n	8010b9c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	681b      	ldr	r3, [r3, #0]
 8010b88:	2208      	movs	r2, #8
 8010b8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010b92:	f043 0208 	orr.w	r2, r3, #8
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8010b9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010ba0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	d012      	beq.n	8010bce <HAL_UART_IRQHandler+0x196>
 8010ba8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010bac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010bb0:	2b00      	cmp	r3, #0
 8010bb2:	d00c      	beq.n	8010bce <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	681b      	ldr	r3, [r3, #0]
 8010bb8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010bbc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010bc4:	f043 0220 	orr.w	r2, r3, #32
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010bd4:	2b00      	cmp	r3, #0
 8010bd6:	f000 8278 	beq.w	80110ca <HAL_UART_IRQHandler+0x692>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010bda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010bde:	f003 0320 	and.w	r3, r3, #32
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d013      	beq.n	8010c0e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010be6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010bea:	f003 0320 	and.w	r3, r3, #32
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	d105      	bne.n	8010bfe <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010bf2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010bf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	d007      	beq.n	8010c0e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010c02:	2b00      	cmp	r3, #0
 8010c04:	d003      	beq.n	8010c0e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010c0a:	6878      	ldr	r0, [r7, #4]
 8010c0c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010c14:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	681b      	ldr	r3, [r3, #0]
 8010c1c:	689b      	ldr	r3, [r3, #8]
 8010c1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010c22:	2b40      	cmp	r3, #64	@ 0x40
 8010c24:	d005      	beq.n	8010c32 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8010c26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8010c2a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d058      	beq.n	8010ce4 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010c32:	6878      	ldr	r0, [r7, #4]
 8010c34:	f001 f903 	bl	8011e3e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	681b      	ldr	r3, [r3, #0]
 8010c3c:	689b      	ldr	r3, [r3, #8]
 8010c3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010c42:	2b40      	cmp	r3, #64	@ 0x40
 8010c44:	d148      	bne.n	8010cd8 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	3308      	adds	r3, #8
 8010c4c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c50:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010c54:	e853 3f00 	ldrex	r3, [r3]
 8010c58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8010c5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010c60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010c64:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	681b      	ldr	r3, [r3, #0]
 8010c6c:	3308      	adds	r3, #8
 8010c6e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8010c72:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8010c76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c7a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8010c7e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8010c82:	e841 2300 	strex	r3, r2, [r1]
 8010c86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8010c8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	d1d9      	bne.n	8010c46 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d017      	beq.n	8010ccc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010c9c:	687b      	ldr	r3, [r7, #4]
 8010c9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010ca2:	4a18      	ldr	r2, [pc, #96]	@ (8010d04 <HAL_UART_IRQHandler+0x2cc>)
 8010ca4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010cac:	4618      	mov	r0, r3
 8010cae:	f7fc f82b 	bl	800cd08 <HAL_DMA_Abort_IT>
 8010cb2:	4603      	mov	r3, r0
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	d01f      	beq.n	8010cf8 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010cc0:	687a      	ldr	r2, [r7, #4]
 8010cc2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8010cc6:	4610      	mov	r0, r2
 8010cc8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010cca:	e015      	b.n	8010cf8 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010cd2:	6878      	ldr	r0, [r7, #4]
 8010cd4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010cd6:	e00f      	b.n	8010cf8 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010cde:	6878      	ldr	r0, [r7, #4]
 8010ce0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010ce2:	e009      	b.n	8010cf8 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8010ce4:	687b      	ldr	r3, [r7, #4]
 8010ce6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010cea:	6878      	ldr	r0, [r7, #4]
 8010cec:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	2200      	movs	r2, #0
 8010cf2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8010cf6:	e1e8      	b.n	80110ca <HAL_UART_IRQHandler+0x692>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010cf8:	bf00      	nop
    return;
 8010cfa:	e1e6      	b.n	80110ca <HAL_UART_IRQHandler+0x692>
 8010cfc:	10000001 	.word	0x10000001
 8010d00:	04000120 	.word	0x04000120
 8010d04:	080121c7 	.word	0x080121c7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010d0c:	2b01      	cmp	r3, #1
 8010d0e:	f040 8176 	bne.w	8010ffe <HAL_UART_IRQHandler+0x5c6>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8010d12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010d16:	f003 0310 	and.w	r3, r3, #16
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	f000 816f 	beq.w	8010ffe <HAL_UART_IRQHandler+0x5c6>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8010d20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010d24:	f003 0310 	and.w	r3, r3, #16
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	f000 8168 	beq.w	8010ffe <HAL_UART_IRQHandler+0x5c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	681b      	ldr	r3, [r3, #0]
 8010d32:	2210      	movs	r2, #16
 8010d34:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	681b      	ldr	r3, [r3, #0]
 8010d3a:	689b      	ldr	r3, [r3, #8]
 8010d3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010d40:	2b40      	cmp	r3, #64	@ 0x40
 8010d42:	f040 80dc 	bne.w	8010efe <HAL_UART_IRQHandler+0x4c6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8010d46:	687b      	ldr	r3, [r7, #4]
 8010d48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010d4c:	681b      	ldr	r3, [r3, #0]
 8010d4e:	685b      	ldr	r3, [r3, #4]
 8010d50:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8010d54:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	f000 80b1 	beq.w	8010ec0 <HAL_UART_IRQHandler+0x488>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010d64:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010d68:	429a      	cmp	r2, r3
 8010d6a:	f080 80a9 	bcs.w	8010ec0 <HAL_UART_IRQHandler+0x488>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010d74:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	681b      	ldr	r3, [r3, #0]
 8010d82:	f003 0320 	and.w	r3, r3, #32
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	f040 8087 	bne.w	8010e9a <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	681b      	ldr	r3, [r3, #0]
 8010d90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d94:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010d98:	e853 3f00 	ldrex	r3, [r3]
 8010d9c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8010da0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010da4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010da8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	461a      	mov	r2, r3
 8010db2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010db6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010dba:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010dbe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8010dc2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8010dc6:	e841 2300 	strex	r3, r2, [r1]
 8010dca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8010dce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d1da      	bne.n	8010d8c <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	681b      	ldr	r3, [r3, #0]
 8010dda:	3308      	adds	r3, #8
 8010ddc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010dde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010de0:	e853 3f00 	ldrex	r3, [r3]
 8010de4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8010de6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010de8:	f023 0301 	bic.w	r3, r3, #1
 8010dec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	681b      	ldr	r3, [r3, #0]
 8010df4:	3308      	adds	r3, #8
 8010df6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8010dfa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8010dfe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e00:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8010e02:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8010e06:	e841 2300 	strex	r3, r2, [r1]
 8010e0a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8010e0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010e0e:	2b00      	cmp	r3, #0
 8010e10:	d1e1      	bne.n	8010dd6 <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010e12:	687b      	ldr	r3, [r7, #4]
 8010e14:	681b      	ldr	r3, [r3, #0]
 8010e16:	3308      	adds	r3, #8
 8010e18:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010e1c:	e853 3f00 	ldrex	r3, [r3]
 8010e20:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8010e22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010e24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010e28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	681b      	ldr	r3, [r3, #0]
 8010e30:	3308      	adds	r3, #8
 8010e32:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8010e36:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8010e38:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e3a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8010e3c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010e3e:	e841 2300 	strex	r3, r2, [r1]
 8010e42:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8010e44:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	d1e3      	bne.n	8010e12 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	2220      	movs	r2, #32
 8010e4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	2200      	movs	r2, #0
 8010e56:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	681b      	ldr	r3, [r3, #0]
 8010e5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010e60:	e853 3f00 	ldrex	r3, [r3]
 8010e64:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010e66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010e68:	f023 0310 	bic.w	r3, r3, #16
 8010e6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	681b      	ldr	r3, [r3, #0]
 8010e74:	461a      	mov	r2, r3
 8010e76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010e7a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010e7c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e7e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010e80:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010e82:	e841 2300 	strex	r3, r2, [r1]
 8010e86:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010e88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010e8a:	2b00      	cmp	r3, #0
 8010e8c:	d1e4      	bne.n	8010e58 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010e94:	4618      	mov	r0, r3
 8010e96:	f7fb fede 	bl	800cc56 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	2202      	movs	r2, #2
 8010e9e:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8010ea6:	687a      	ldr	r2, [r7, #4]
 8010ea8:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 8010eac:	687a      	ldr	r2, [r7, #4]
 8010eae:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 8010eb2:	b292      	uxth	r2, r2
 8010eb4:	1a8a      	subs	r2, r1, r2
 8010eb6:	b292      	uxth	r2, r2
 8010eb8:	4611      	mov	r1, r2
 8010eba:	6878      	ldr	r0, [r7, #4]
 8010ebc:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8010ebe:	e106      	b.n	80110ce <HAL_UART_IRQHandler+0x696>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010ec6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010eca:	429a      	cmp	r2, r3
 8010ecc:	f040 80ff 	bne.w	80110ce <HAL_UART_IRQHandler+0x696>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010ed6:	681b      	ldr	r3, [r3, #0]
 8010ed8:	681b      	ldr	r3, [r3, #0]
 8010eda:	f003 0320 	and.w	r3, r3, #32
 8010ede:	2b20      	cmp	r3, #32
 8010ee0:	f040 80f5 	bne.w	80110ce <HAL_UART_IRQHandler+0x696>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	2202      	movs	r2, #2
 8010ee8:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8010ef0:	687a      	ldr	r2, [r7, #4]
 8010ef2:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8010ef6:	4611      	mov	r1, r2
 8010ef8:	6878      	ldr	r0, [r7, #4]
 8010efa:	4798      	blx	r3
      return;
 8010efc:	e0e7      	b.n	80110ce <HAL_UART_IRQHandler+0x696>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010f0a:	b29b      	uxth	r3, r3
 8010f0c:	1ad3      	subs	r3, r2, r3
 8010f0e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8010f12:	687b      	ldr	r3, [r7, #4]
 8010f14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010f18:	b29b      	uxth	r3, r3
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	f000 80d9 	beq.w	80110d2 <HAL_UART_IRQHandler+0x69a>
          && (nb_rx_data > 0U))
 8010f20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8010f24:	2b00      	cmp	r3, #0
 8010f26:	f000 80d4 	beq.w	80110d2 <HAL_UART_IRQHandler+0x69a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	681b      	ldr	r3, [r3, #0]
 8010f2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f32:	e853 3f00 	ldrex	r3, [r3]
 8010f36:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010f38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f3a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010f3e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8010f42:	687b      	ldr	r3, [r7, #4]
 8010f44:	681b      	ldr	r3, [r3, #0]
 8010f46:	461a      	mov	r2, r3
 8010f48:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8010f4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8010f4e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f50:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010f52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010f54:	e841 2300 	strex	r3, r2, [r1]
 8010f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010f5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f5c:	2b00      	cmp	r3, #0
 8010f5e:	d1e4      	bne.n	8010f2a <HAL_UART_IRQHandler+0x4f2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010f60:	687b      	ldr	r3, [r7, #4]
 8010f62:	681b      	ldr	r3, [r3, #0]
 8010f64:	3308      	adds	r3, #8
 8010f66:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f6a:	e853 3f00 	ldrex	r3, [r3]
 8010f6e:	623b      	str	r3, [r7, #32]
   return(result);
 8010f70:	6a3b      	ldr	r3, [r7, #32]
 8010f72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010f76:	f023 0301 	bic.w	r3, r3, #1
 8010f7a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	681b      	ldr	r3, [r3, #0]
 8010f82:	3308      	adds	r3, #8
 8010f84:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8010f88:	633a      	str	r2, [r7, #48]	@ 0x30
 8010f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010f8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010f90:	e841 2300 	strex	r3, r2, [r1]
 8010f94:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f98:	2b00      	cmp	r3, #0
 8010f9a:	d1e1      	bne.n	8010f60 <HAL_UART_IRQHandler+0x528>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	2220      	movs	r2, #32
 8010fa0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	2200      	movs	r2, #0
 8010fa8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	2200      	movs	r2, #0
 8010fae:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	681b      	ldr	r3, [r3, #0]
 8010fb4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fb6:	693b      	ldr	r3, [r7, #16]
 8010fb8:	e853 3f00 	ldrex	r3, [r3]
 8010fbc:	60fb      	str	r3, [r7, #12]
   return(result);
 8010fbe:	68fb      	ldr	r3, [r7, #12]
 8010fc0:	f023 0310 	bic.w	r3, r3, #16
 8010fc4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8010fc8:	687b      	ldr	r3, [r7, #4]
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	461a      	mov	r2, r3
 8010fce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8010fd2:	61fb      	str	r3, [r7, #28]
 8010fd4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fd6:	69b9      	ldr	r1, [r7, #24]
 8010fd8:	69fa      	ldr	r2, [r7, #28]
 8010fda:	e841 2300 	strex	r3, r2, [r1]
 8010fde:	617b      	str	r3, [r7, #20]
   return(result);
 8010fe0:	697b      	ldr	r3, [r7, #20]
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	d1e4      	bne.n	8010fb0 <HAL_UART_IRQHandler+0x578>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	2202      	movs	r2, #2
 8010fea:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8010fec:	687b      	ldr	r3, [r7, #4]
 8010fee:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8010ff2:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8010ff6:	4611      	mov	r1, r2
 8010ff8:	6878      	ldr	r0, [r7, #4]
 8010ffa:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8010ffc:	e069      	b.n	80110d2 <HAL_UART_IRQHandler+0x69a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8010ffe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011002:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8011006:	2b00      	cmp	r3, #0
 8011008:	d010      	beq.n	801102c <HAL_UART_IRQHandler+0x5f4>
 801100a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801100e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011012:	2b00      	cmp	r3, #0
 8011014:	d00a      	beq.n	801102c <HAL_UART_IRQHandler+0x5f4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	681b      	ldr	r3, [r3, #0]
 801101a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 801101e:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8011026:	6878      	ldr	r0, [r7, #4]
 8011028:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801102a:	e055      	b.n	80110d8 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 801102c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011030:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011034:	2b00      	cmp	r3, #0
 8011036:	d014      	beq.n	8011062 <HAL_UART_IRQHandler+0x62a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8011038:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801103c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011040:	2b00      	cmp	r3, #0
 8011042:	d105      	bne.n	8011050 <HAL_UART_IRQHandler+0x618>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8011044:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011048:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801104c:	2b00      	cmp	r3, #0
 801104e:	d008      	beq.n	8011062 <HAL_UART_IRQHandler+0x62a>
  {
    if (huart->TxISR != NULL)
 8011050:	687b      	ldr	r3, [r7, #4]
 8011052:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011054:	2b00      	cmp	r3, #0
 8011056:	d03e      	beq.n	80110d6 <HAL_UART_IRQHandler+0x69e>
    {
      huart->TxISR(huart);
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801105c:	6878      	ldr	r0, [r7, #4]
 801105e:	4798      	blx	r3
    }
    return;
 8011060:	e039      	b.n	80110d6 <HAL_UART_IRQHandler+0x69e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8011062:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011066:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801106a:	2b00      	cmp	r3, #0
 801106c:	d009      	beq.n	8011082 <HAL_UART_IRQHandler+0x64a>
 801106e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011072:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011076:	2b00      	cmp	r3, #0
 8011078:	d003      	beq.n	8011082 <HAL_UART_IRQHandler+0x64a>
  {
    UART_EndTransmit_IT(huart);
 801107a:	6878      	ldr	r0, [r7, #4]
 801107c:	f001 f8b7 	bl	80121ee <UART_EndTransmit_IT>
    return;
 8011080:	e02a      	b.n	80110d8 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8011082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011086:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801108a:	2b00      	cmp	r3, #0
 801108c:	d00b      	beq.n	80110a6 <HAL_UART_IRQHandler+0x66e>
 801108e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011092:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8011096:	2b00      	cmp	r3, #0
 8011098:	d005      	beq.n	80110a6 <HAL_UART_IRQHandler+0x66e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80110a0:	6878      	ldr	r0, [r7, #4]
 80110a2:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80110a4:	e018      	b.n	80110d8 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80110a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80110aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d012      	beq.n	80110d8 <HAL_UART_IRQHandler+0x6a0>
 80110b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	da0e      	bge.n	80110d8 <HAL_UART_IRQHandler+0x6a0>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80110c0:	6878      	ldr	r0, [r7, #4]
 80110c2:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80110c4:	e008      	b.n	80110d8 <HAL_UART_IRQHandler+0x6a0>
      return;
 80110c6:	bf00      	nop
 80110c8:	e006      	b.n	80110d8 <HAL_UART_IRQHandler+0x6a0>
    return;
 80110ca:	bf00      	nop
 80110cc:	e004      	b.n	80110d8 <HAL_UART_IRQHandler+0x6a0>
      return;
 80110ce:	bf00      	nop
 80110d0:	e002      	b.n	80110d8 <HAL_UART_IRQHandler+0x6a0>
      return;
 80110d2:	bf00      	nop
 80110d4:	e000      	b.n	80110d8 <HAL_UART_IRQHandler+0x6a0>
    return;
 80110d6:	bf00      	nop
  }
}
 80110d8:	37e8      	adds	r7, #232	@ 0xe8
 80110da:	46bd      	mov	sp, r7
 80110dc:	bd80      	pop	{r7, pc}
 80110de:	bf00      	nop

080110e0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80110e0:	b480      	push	{r7}
 80110e2:	b083      	sub	sp, #12
 80110e4:	af00      	add	r7, sp, #0
 80110e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80110e8:	bf00      	nop
 80110ea:	370c      	adds	r7, #12
 80110ec:	46bd      	mov	sp, r7
 80110ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110f2:	4770      	bx	lr

080110f4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80110f4:	b480      	push	{r7}
 80110f6:	b083      	sub	sp, #12
 80110f8:	af00      	add	r7, sp, #0
 80110fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80110fc:	bf00      	nop
 80110fe:	370c      	adds	r7, #12
 8011100:	46bd      	mov	sp, r7
 8011102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011106:	4770      	bx	lr

08011108 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8011108:	b480      	push	{r7}
 801110a:	b083      	sub	sp, #12
 801110c:	af00      	add	r7, sp, #0
 801110e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8011110:	bf00      	nop
 8011112:	370c      	adds	r7, #12
 8011114:	46bd      	mov	sp, r7
 8011116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801111a:	4770      	bx	lr

0801111c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 801111c:	b480      	push	{r7}
 801111e:	b083      	sub	sp, #12
 8011120:	af00      	add	r7, sp, #0
 8011122:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8011124:	bf00      	nop
 8011126:	370c      	adds	r7, #12
 8011128:	46bd      	mov	sp, r7
 801112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801112e:	4770      	bx	lr

08011130 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8011130:	b480      	push	{r7}
 8011132:	b083      	sub	sp, #12
 8011134:	af00      	add	r7, sp, #0
 8011136:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8011138:	bf00      	nop
 801113a:	370c      	adds	r7, #12
 801113c:	46bd      	mov	sp, r7
 801113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011142:	4770      	bx	lr

08011144 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8011144:	b480      	push	{r7}
 8011146:	b083      	sub	sp, #12
 8011148:	af00      	add	r7, sp, #0
 801114a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 801114c:	bf00      	nop
 801114e:	370c      	adds	r7, #12
 8011150:	46bd      	mov	sp, r7
 8011152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011156:	4770      	bx	lr

08011158 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8011158:	b480      	push	{r7}
 801115a:	b083      	sub	sp, #12
 801115c:	af00      	add	r7, sp, #0
 801115e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8011160:	bf00      	nop
 8011162:	370c      	adds	r7, #12
 8011164:	46bd      	mov	sp, r7
 8011166:	f85d 7b04 	ldr.w	r7, [sp], #4
 801116a:	4770      	bx	lr

0801116c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 801116c:	b480      	push	{r7}
 801116e:	b083      	sub	sp, #12
 8011170:	af00      	add	r7, sp, #0
 8011172:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8011174:	bf00      	nop
 8011176:	370c      	adds	r7, #12
 8011178:	46bd      	mov	sp, r7
 801117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801117e:	4770      	bx	lr

08011180 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8011180:	b480      	push	{r7}
 8011182:	b083      	sub	sp, #12
 8011184:	af00      	add	r7, sp, #0
 8011186:	6078      	str	r0, [r7, #4]
 8011188:	460b      	mov	r3, r1
 801118a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 801118c:	bf00      	nop
 801118e:	370c      	adds	r7, #12
 8011190:	46bd      	mov	sp, r7
 8011192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011196:	4770      	bx	lr

08011198 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 8011198:	b480      	push	{r7}
 801119a:	b083      	sub	sp, #12
 801119c:	af00      	add	r7, sp, #0
 801119e:	6078      	str	r0, [r7, #4]
 80111a0:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	681b      	ldr	r3, [r3, #0]
 80111a6:	4a09      	ldr	r2, [pc, #36]	@ (80111cc <HAL_UART_ReceiverTimeout_Config+0x34>)
 80111a8:	4293      	cmp	r3, r2
 80111aa:	d009      	beq.n	80111c0 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	681b      	ldr	r3, [r3, #0]
 80111b0:	695b      	ldr	r3, [r3, #20]
 80111b2:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	681b      	ldr	r3, [r3, #0]
 80111ba:	683a      	ldr	r2, [r7, #0]
 80111bc:	430a      	orrs	r2, r1
 80111be:	615a      	str	r2, [r3, #20]
  }
}
 80111c0:	bf00      	nop
 80111c2:	370c      	adds	r7, #12
 80111c4:	46bd      	mov	sp, r7
 80111c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111ca:	4770      	bx	lr
 80111cc:	40008000 	.word	0x40008000

080111d0 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 80111d0:	b480      	push	{r7}
 80111d2:	b083      	sub	sp, #12
 80111d4:	af00      	add	r7, sp, #0
 80111d6:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	681b      	ldr	r3, [r3, #0]
 80111dc:	4a18      	ldr	r2, [pc, #96]	@ (8011240 <HAL_UART_EnableReceiverTimeout+0x70>)
 80111de:	4293      	cmp	r3, r2
 80111e0:	d027      	beq.n	8011232 <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80111e8:	2b20      	cmp	r3, #32
 80111ea:	d120      	bne.n	801122e <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80111f2:	2b01      	cmp	r3, #1
 80111f4:	d101      	bne.n	80111fa <HAL_UART_EnableReceiverTimeout+0x2a>
 80111f6:	2302      	movs	r3, #2
 80111f8:	e01c      	b.n	8011234 <HAL_UART_EnableReceiverTimeout+0x64>
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	2201      	movs	r2, #1
 80111fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	2224      	movs	r2, #36	@ 0x24
 8011206:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	681b      	ldr	r3, [r3, #0]
 801120e:	685a      	ldr	r2, [r3, #4]
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	681b      	ldr	r3, [r3, #0]
 8011214:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8011218:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	2220      	movs	r2, #32
 801121e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	2200      	movs	r2, #0
 8011226:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 801122a:	2300      	movs	r3, #0
 801122c:	e002      	b.n	8011234 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 801122e:	2302      	movs	r3, #2
 8011230:	e000      	b.n	8011234 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 8011232:	2301      	movs	r3, #1
  }
}
 8011234:	4618      	mov	r0, r3
 8011236:	370c      	adds	r7, #12
 8011238:	46bd      	mov	sp, r7
 801123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801123e:	4770      	bx	lr
 8011240:	40008000 	.word	0x40008000

08011244 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 8011244:	b480      	push	{r7}
 8011246:	b083      	sub	sp, #12
 8011248:	af00      	add	r7, sp, #0
 801124a:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 8011252:	4618      	mov	r0, r3
 8011254:	370c      	adds	r7, #12
 8011256:	46bd      	mov	sp, r7
 8011258:	f85d 7b04 	ldr.w	r7, [sp], #4
 801125c:	4770      	bx	lr
	...

08011260 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8011260:	b480      	push	{r7}
 8011262:	b083      	sub	sp, #12
 8011264:	af00      	add	r7, sp, #0
 8011266:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	4a1a      	ldr	r2, [pc, #104]	@ (80112d4 <UART_InitCallbacksToDefault+0x74>)
 801126c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	4a19      	ldr	r2, [pc, #100]	@ (80112d8 <UART_InitCallbacksToDefault+0x78>)
 8011274:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	4a18      	ldr	r2, [pc, #96]	@ (80112dc <UART_InitCallbacksToDefault+0x7c>)
 801127c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	4a17      	ldr	r2, [pc, #92]	@ (80112e0 <UART_InitCallbacksToDefault+0x80>)
 8011284:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	4a16      	ldr	r2, [pc, #88]	@ (80112e4 <UART_InitCallbacksToDefault+0x84>)
 801128c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	4a15      	ldr	r2, [pc, #84]	@ (80112e8 <UART_InitCallbacksToDefault+0x88>)
 8011294:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8011298:	687b      	ldr	r3, [r7, #4]
 801129a:	4a14      	ldr	r2, [pc, #80]	@ (80112ec <UART_InitCallbacksToDefault+0x8c>)
 801129c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	4a13      	ldr	r2, [pc, #76]	@ (80112f0 <UART_InitCallbacksToDefault+0x90>)
 80112a4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	4a12      	ldr	r2, [pc, #72]	@ (80112f4 <UART_InitCallbacksToDefault+0x94>)
 80112ac:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	4a11      	ldr	r2, [pc, #68]	@ (80112f8 <UART_InitCallbacksToDefault+0x98>)
 80112b4:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	4a10      	ldr	r2, [pc, #64]	@ (80112fc <UART_InitCallbacksToDefault+0x9c>)
 80112bc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	4a0f      	ldr	r2, [pc, #60]	@ (8011300 <UART_InitCallbacksToDefault+0xa0>)
 80112c4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 80112c8:	bf00      	nop
 80112ca:	370c      	adds	r7, #12
 80112cc:	46bd      	mov	sp, r7
 80112ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112d2:	4770      	bx	lr
 80112d4:	080110f5 	.word	0x080110f5
 80112d8:	080110e1 	.word	0x080110e1
 80112dc:	0801111d 	.word	0x0801111d
 80112e0:	08011109 	.word	0x08011109
 80112e4:	08011131 	.word	0x08011131
 80112e8:	08011145 	.word	0x08011145
 80112ec:	08011159 	.word	0x08011159
 80112f0:	0801116d 	.word	0x0801116d
 80112f4:	08012249 	.word	0x08012249
 80112f8:	0801225d 	.word	0x0801225d
 80112fc:	08012271 	.word	0x08012271
 8011300:	08011181 	.word	0x08011181

08011304 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011304:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011308:	b08c      	sub	sp, #48	@ 0x30
 801130a:	af00      	add	r7, sp, #0
 801130c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801130e:	2300      	movs	r3, #0
 8011310:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011314:	697b      	ldr	r3, [r7, #20]
 8011316:	689a      	ldr	r2, [r3, #8]
 8011318:	697b      	ldr	r3, [r7, #20]
 801131a:	691b      	ldr	r3, [r3, #16]
 801131c:	431a      	orrs	r2, r3
 801131e:	697b      	ldr	r3, [r7, #20]
 8011320:	695b      	ldr	r3, [r3, #20]
 8011322:	431a      	orrs	r2, r3
 8011324:	697b      	ldr	r3, [r7, #20]
 8011326:	69db      	ldr	r3, [r3, #28]
 8011328:	4313      	orrs	r3, r2
 801132a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801132c:	697b      	ldr	r3, [r7, #20]
 801132e:	681b      	ldr	r3, [r3, #0]
 8011330:	681a      	ldr	r2, [r3, #0]
 8011332:	4baa      	ldr	r3, [pc, #680]	@ (80115dc <UART_SetConfig+0x2d8>)
 8011334:	4013      	ands	r3, r2
 8011336:	697a      	ldr	r2, [r7, #20]
 8011338:	6812      	ldr	r2, [r2, #0]
 801133a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801133c:	430b      	orrs	r3, r1
 801133e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011340:	697b      	ldr	r3, [r7, #20]
 8011342:	681b      	ldr	r3, [r3, #0]
 8011344:	685b      	ldr	r3, [r3, #4]
 8011346:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801134a:	697b      	ldr	r3, [r7, #20]
 801134c:	68da      	ldr	r2, [r3, #12]
 801134e:	697b      	ldr	r3, [r7, #20]
 8011350:	681b      	ldr	r3, [r3, #0]
 8011352:	430a      	orrs	r2, r1
 8011354:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8011356:	697b      	ldr	r3, [r7, #20]
 8011358:	699b      	ldr	r3, [r3, #24]
 801135a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 801135c:	697b      	ldr	r3, [r7, #20]
 801135e:	681b      	ldr	r3, [r3, #0]
 8011360:	4a9f      	ldr	r2, [pc, #636]	@ (80115e0 <UART_SetConfig+0x2dc>)
 8011362:	4293      	cmp	r3, r2
 8011364:	d004      	beq.n	8011370 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8011366:	697b      	ldr	r3, [r7, #20]
 8011368:	6a1b      	ldr	r3, [r3, #32]
 801136a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801136c:	4313      	orrs	r3, r2
 801136e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011370:	697b      	ldr	r3, [r7, #20]
 8011372:	681b      	ldr	r3, [r3, #0]
 8011374:	689b      	ldr	r3, [r3, #8]
 8011376:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 801137a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 801137e:	697a      	ldr	r2, [r7, #20]
 8011380:	6812      	ldr	r2, [r2, #0]
 8011382:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011384:	430b      	orrs	r3, r1
 8011386:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011388:	697b      	ldr	r3, [r7, #20]
 801138a:	681b      	ldr	r3, [r3, #0]
 801138c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801138e:	f023 010f 	bic.w	r1, r3, #15
 8011392:	697b      	ldr	r3, [r7, #20]
 8011394:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011396:	697b      	ldr	r3, [r7, #20]
 8011398:	681b      	ldr	r3, [r3, #0]
 801139a:	430a      	orrs	r2, r1
 801139c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801139e:	697b      	ldr	r3, [r7, #20]
 80113a0:	681b      	ldr	r3, [r3, #0]
 80113a2:	4a90      	ldr	r2, [pc, #576]	@ (80115e4 <UART_SetConfig+0x2e0>)
 80113a4:	4293      	cmp	r3, r2
 80113a6:	d125      	bne.n	80113f4 <UART_SetConfig+0xf0>
 80113a8:	4b8f      	ldr	r3, [pc, #572]	@ (80115e8 <UART_SetConfig+0x2e4>)
 80113aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80113ae:	f003 0303 	and.w	r3, r3, #3
 80113b2:	2b03      	cmp	r3, #3
 80113b4:	d81a      	bhi.n	80113ec <UART_SetConfig+0xe8>
 80113b6:	a201      	add	r2, pc, #4	@ (adr r2, 80113bc <UART_SetConfig+0xb8>)
 80113b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80113bc:	080113cd 	.word	0x080113cd
 80113c0:	080113dd 	.word	0x080113dd
 80113c4:	080113d5 	.word	0x080113d5
 80113c8:	080113e5 	.word	0x080113e5
 80113cc:	2301      	movs	r3, #1
 80113ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80113d2:	e116      	b.n	8011602 <UART_SetConfig+0x2fe>
 80113d4:	2302      	movs	r3, #2
 80113d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80113da:	e112      	b.n	8011602 <UART_SetConfig+0x2fe>
 80113dc:	2304      	movs	r3, #4
 80113de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80113e2:	e10e      	b.n	8011602 <UART_SetConfig+0x2fe>
 80113e4:	2308      	movs	r3, #8
 80113e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80113ea:	e10a      	b.n	8011602 <UART_SetConfig+0x2fe>
 80113ec:	2310      	movs	r3, #16
 80113ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80113f2:	e106      	b.n	8011602 <UART_SetConfig+0x2fe>
 80113f4:	697b      	ldr	r3, [r7, #20]
 80113f6:	681b      	ldr	r3, [r3, #0]
 80113f8:	4a7c      	ldr	r2, [pc, #496]	@ (80115ec <UART_SetConfig+0x2e8>)
 80113fa:	4293      	cmp	r3, r2
 80113fc:	d138      	bne.n	8011470 <UART_SetConfig+0x16c>
 80113fe:	4b7a      	ldr	r3, [pc, #488]	@ (80115e8 <UART_SetConfig+0x2e4>)
 8011400:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011404:	f003 030c 	and.w	r3, r3, #12
 8011408:	2b0c      	cmp	r3, #12
 801140a:	d82d      	bhi.n	8011468 <UART_SetConfig+0x164>
 801140c:	a201      	add	r2, pc, #4	@ (adr r2, 8011414 <UART_SetConfig+0x110>)
 801140e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011412:	bf00      	nop
 8011414:	08011449 	.word	0x08011449
 8011418:	08011469 	.word	0x08011469
 801141c:	08011469 	.word	0x08011469
 8011420:	08011469 	.word	0x08011469
 8011424:	08011459 	.word	0x08011459
 8011428:	08011469 	.word	0x08011469
 801142c:	08011469 	.word	0x08011469
 8011430:	08011469 	.word	0x08011469
 8011434:	08011451 	.word	0x08011451
 8011438:	08011469 	.word	0x08011469
 801143c:	08011469 	.word	0x08011469
 8011440:	08011469 	.word	0x08011469
 8011444:	08011461 	.word	0x08011461
 8011448:	2300      	movs	r3, #0
 801144a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801144e:	e0d8      	b.n	8011602 <UART_SetConfig+0x2fe>
 8011450:	2302      	movs	r3, #2
 8011452:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011456:	e0d4      	b.n	8011602 <UART_SetConfig+0x2fe>
 8011458:	2304      	movs	r3, #4
 801145a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801145e:	e0d0      	b.n	8011602 <UART_SetConfig+0x2fe>
 8011460:	2308      	movs	r3, #8
 8011462:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011466:	e0cc      	b.n	8011602 <UART_SetConfig+0x2fe>
 8011468:	2310      	movs	r3, #16
 801146a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801146e:	e0c8      	b.n	8011602 <UART_SetConfig+0x2fe>
 8011470:	697b      	ldr	r3, [r7, #20]
 8011472:	681b      	ldr	r3, [r3, #0]
 8011474:	4a5e      	ldr	r2, [pc, #376]	@ (80115f0 <UART_SetConfig+0x2ec>)
 8011476:	4293      	cmp	r3, r2
 8011478:	d125      	bne.n	80114c6 <UART_SetConfig+0x1c2>
 801147a:	4b5b      	ldr	r3, [pc, #364]	@ (80115e8 <UART_SetConfig+0x2e4>)
 801147c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011480:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8011484:	2b30      	cmp	r3, #48	@ 0x30
 8011486:	d016      	beq.n	80114b6 <UART_SetConfig+0x1b2>
 8011488:	2b30      	cmp	r3, #48	@ 0x30
 801148a:	d818      	bhi.n	80114be <UART_SetConfig+0x1ba>
 801148c:	2b20      	cmp	r3, #32
 801148e:	d00a      	beq.n	80114a6 <UART_SetConfig+0x1a2>
 8011490:	2b20      	cmp	r3, #32
 8011492:	d814      	bhi.n	80114be <UART_SetConfig+0x1ba>
 8011494:	2b00      	cmp	r3, #0
 8011496:	d002      	beq.n	801149e <UART_SetConfig+0x19a>
 8011498:	2b10      	cmp	r3, #16
 801149a:	d008      	beq.n	80114ae <UART_SetConfig+0x1aa>
 801149c:	e00f      	b.n	80114be <UART_SetConfig+0x1ba>
 801149e:	2300      	movs	r3, #0
 80114a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80114a4:	e0ad      	b.n	8011602 <UART_SetConfig+0x2fe>
 80114a6:	2302      	movs	r3, #2
 80114a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80114ac:	e0a9      	b.n	8011602 <UART_SetConfig+0x2fe>
 80114ae:	2304      	movs	r3, #4
 80114b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80114b4:	e0a5      	b.n	8011602 <UART_SetConfig+0x2fe>
 80114b6:	2308      	movs	r3, #8
 80114b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80114bc:	e0a1      	b.n	8011602 <UART_SetConfig+0x2fe>
 80114be:	2310      	movs	r3, #16
 80114c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80114c4:	e09d      	b.n	8011602 <UART_SetConfig+0x2fe>
 80114c6:	697b      	ldr	r3, [r7, #20]
 80114c8:	681b      	ldr	r3, [r3, #0]
 80114ca:	4a4a      	ldr	r2, [pc, #296]	@ (80115f4 <UART_SetConfig+0x2f0>)
 80114cc:	4293      	cmp	r3, r2
 80114ce:	d125      	bne.n	801151c <UART_SetConfig+0x218>
 80114d0:	4b45      	ldr	r3, [pc, #276]	@ (80115e8 <UART_SetConfig+0x2e4>)
 80114d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80114d6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80114da:	2bc0      	cmp	r3, #192	@ 0xc0
 80114dc:	d016      	beq.n	801150c <UART_SetConfig+0x208>
 80114de:	2bc0      	cmp	r3, #192	@ 0xc0
 80114e0:	d818      	bhi.n	8011514 <UART_SetConfig+0x210>
 80114e2:	2b80      	cmp	r3, #128	@ 0x80
 80114e4:	d00a      	beq.n	80114fc <UART_SetConfig+0x1f8>
 80114e6:	2b80      	cmp	r3, #128	@ 0x80
 80114e8:	d814      	bhi.n	8011514 <UART_SetConfig+0x210>
 80114ea:	2b00      	cmp	r3, #0
 80114ec:	d002      	beq.n	80114f4 <UART_SetConfig+0x1f0>
 80114ee:	2b40      	cmp	r3, #64	@ 0x40
 80114f0:	d008      	beq.n	8011504 <UART_SetConfig+0x200>
 80114f2:	e00f      	b.n	8011514 <UART_SetConfig+0x210>
 80114f4:	2300      	movs	r3, #0
 80114f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80114fa:	e082      	b.n	8011602 <UART_SetConfig+0x2fe>
 80114fc:	2302      	movs	r3, #2
 80114fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011502:	e07e      	b.n	8011602 <UART_SetConfig+0x2fe>
 8011504:	2304      	movs	r3, #4
 8011506:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801150a:	e07a      	b.n	8011602 <UART_SetConfig+0x2fe>
 801150c:	2308      	movs	r3, #8
 801150e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011512:	e076      	b.n	8011602 <UART_SetConfig+0x2fe>
 8011514:	2310      	movs	r3, #16
 8011516:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801151a:	e072      	b.n	8011602 <UART_SetConfig+0x2fe>
 801151c:	697b      	ldr	r3, [r7, #20]
 801151e:	681b      	ldr	r3, [r3, #0]
 8011520:	4a35      	ldr	r2, [pc, #212]	@ (80115f8 <UART_SetConfig+0x2f4>)
 8011522:	4293      	cmp	r3, r2
 8011524:	d12a      	bne.n	801157c <UART_SetConfig+0x278>
 8011526:	4b30      	ldr	r3, [pc, #192]	@ (80115e8 <UART_SetConfig+0x2e4>)
 8011528:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801152c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8011530:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8011534:	d01a      	beq.n	801156c <UART_SetConfig+0x268>
 8011536:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801153a:	d81b      	bhi.n	8011574 <UART_SetConfig+0x270>
 801153c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011540:	d00c      	beq.n	801155c <UART_SetConfig+0x258>
 8011542:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011546:	d815      	bhi.n	8011574 <UART_SetConfig+0x270>
 8011548:	2b00      	cmp	r3, #0
 801154a:	d003      	beq.n	8011554 <UART_SetConfig+0x250>
 801154c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011550:	d008      	beq.n	8011564 <UART_SetConfig+0x260>
 8011552:	e00f      	b.n	8011574 <UART_SetConfig+0x270>
 8011554:	2300      	movs	r3, #0
 8011556:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801155a:	e052      	b.n	8011602 <UART_SetConfig+0x2fe>
 801155c:	2302      	movs	r3, #2
 801155e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011562:	e04e      	b.n	8011602 <UART_SetConfig+0x2fe>
 8011564:	2304      	movs	r3, #4
 8011566:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801156a:	e04a      	b.n	8011602 <UART_SetConfig+0x2fe>
 801156c:	2308      	movs	r3, #8
 801156e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8011572:	e046      	b.n	8011602 <UART_SetConfig+0x2fe>
 8011574:	2310      	movs	r3, #16
 8011576:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801157a:	e042      	b.n	8011602 <UART_SetConfig+0x2fe>
 801157c:	697b      	ldr	r3, [r7, #20]
 801157e:	681b      	ldr	r3, [r3, #0]
 8011580:	4a17      	ldr	r2, [pc, #92]	@ (80115e0 <UART_SetConfig+0x2dc>)
 8011582:	4293      	cmp	r3, r2
 8011584:	d13a      	bne.n	80115fc <UART_SetConfig+0x2f8>
 8011586:	4b18      	ldr	r3, [pc, #96]	@ (80115e8 <UART_SetConfig+0x2e4>)
 8011588:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801158c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8011590:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8011594:	d01a      	beq.n	80115cc <UART_SetConfig+0x2c8>
 8011596:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801159a:	d81b      	bhi.n	80115d4 <UART_SetConfig+0x2d0>
 801159c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80115a0:	d00c      	beq.n	80115bc <UART_SetConfig+0x2b8>
 80115a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80115a6:	d815      	bhi.n	80115d4 <UART_SetConfig+0x2d0>
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	d003      	beq.n	80115b4 <UART_SetConfig+0x2b0>
 80115ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80115b0:	d008      	beq.n	80115c4 <UART_SetConfig+0x2c0>
 80115b2:	e00f      	b.n	80115d4 <UART_SetConfig+0x2d0>
 80115b4:	2300      	movs	r3, #0
 80115b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80115ba:	e022      	b.n	8011602 <UART_SetConfig+0x2fe>
 80115bc:	2302      	movs	r3, #2
 80115be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80115c2:	e01e      	b.n	8011602 <UART_SetConfig+0x2fe>
 80115c4:	2304      	movs	r3, #4
 80115c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80115ca:	e01a      	b.n	8011602 <UART_SetConfig+0x2fe>
 80115cc:	2308      	movs	r3, #8
 80115ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80115d2:	e016      	b.n	8011602 <UART_SetConfig+0x2fe>
 80115d4:	2310      	movs	r3, #16
 80115d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80115da:	e012      	b.n	8011602 <UART_SetConfig+0x2fe>
 80115dc:	cfff69f3 	.word	0xcfff69f3
 80115e0:	40008000 	.word	0x40008000
 80115e4:	40013800 	.word	0x40013800
 80115e8:	40021000 	.word	0x40021000
 80115ec:	40004400 	.word	0x40004400
 80115f0:	40004800 	.word	0x40004800
 80115f4:	40004c00 	.word	0x40004c00
 80115f8:	40005000 	.word	0x40005000
 80115fc:	2310      	movs	r3, #16
 80115fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8011602:	697b      	ldr	r3, [r7, #20]
 8011604:	681b      	ldr	r3, [r3, #0]
 8011606:	4aae      	ldr	r2, [pc, #696]	@ (80118c0 <UART_SetConfig+0x5bc>)
 8011608:	4293      	cmp	r3, r2
 801160a:	f040 8097 	bne.w	801173c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801160e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8011612:	2b08      	cmp	r3, #8
 8011614:	d823      	bhi.n	801165e <UART_SetConfig+0x35a>
 8011616:	a201      	add	r2, pc, #4	@ (adr r2, 801161c <UART_SetConfig+0x318>)
 8011618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801161c:	08011641 	.word	0x08011641
 8011620:	0801165f 	.word	0x0801165f
 8011624:	08011649 	.word	0x08011649
 8011628:	0801165f 	.word	0x0801165f
 801162c:	0801164f 	.word	0x0801164f
 8011630:	0801165f 	.word	0x0801165f
 8011634:	0801165f 	.word	0x0801165f
 8011638:	0801165f 	.word	0x0801165f
 801163c:	08011657 	.word	0x08011657
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011640:	f7fc fc6c 	bl	800df1c <HAL_RCC_GetPCLK1Freq>
 8011644:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8011646:	e010      	b.n	801166a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8011648:	4b9e      	ldr	r3, [pc, #632]	@ (80118c4 <UART_SetConfig+0x5c0>)
 801164a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801164c:	e00d      	b.n	801166a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801164e:	f7fc fbf7 	bl	800de40 <HAL_RCC_GetSysClockFreq>
 8011652:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8011654:	e009      	b.n	801166a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011656:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801165a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801165c:	e005      	b.n	801166a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 801165e:	2300      	movs	r3, #0
 8011660:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8011662:	2301      	movs	r3, #1
 8011664:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8011668:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801166a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801166c:	2b00      	cmp	r3, #0
 801166e:	f000 8130 	beq.w	80118d2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8011672:	697b      	ldr	r3, [r7, #20]
 8011674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011676:	4a94      	ldr	r2, [pc, #592]	@ (80118c8 <UART_SetConfig+0x5c4>)
 8011678:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801167c:	461a      	mov	r2, r3
 801167e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011680:	fbb3 f3f2 	udiv	r3, r3, r2
 8011684:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011686:	697b      	ldr	r3, [r7, #20]
 8011688:	685a      	ldr	r2, [r3, #4]
 801168a:	4613      	mov	r3, r2
 801168c:	005b      	lsls	r3, r3, #1
 801168e:	4413      	add	r3, r2
 8011690:	69ba      	ldr	r2, [r7, #24]
 8011692:	429a      	cmp	r2, r3
 8011694:	d305      	bcc.n	80116a2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8011696:	697b      	ldr	r3, [r7, #20]
 8011698:	685b      	ldr	r3, [r3, #4]
 801169a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801169c:	69ba      	ldr	r2, [r7, #24]
 801169e:	429a      	cmp	r2, r3
 80116a0:	d903      	bls.n	80116aa <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80116a2:	2301      	movs	r3, #1
 80116a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80116a8:	e113      	b.n	80118d2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80116aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116ac:	2200      	movs	r2, #0
 80116ae:	60bb      	str	r3, [r7, #8]
 80116b0:	60fa      	str	r2, [r7, #12]
 80116b2:	697b      	ldr	r3, [r7, #20]
 80116b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80116b6:	4a84      	ldr	r2, [pc, #528]	@ (80118c8 <UART_SetConfig+0x5c4>)
 80116b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80116bc:	b29b      	uxth	r3, r3
 80116be:	2200      	movs	r2, #0
 80116c0:	603b      	str	r3, [r7, #0]
 80116c2:	607a      	str	r2, [r7, #4]
 80116c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80116c8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80116cc:	f7ef fa92 	bl	8000bf4 <__aeabi_uldivmod>
 80116d0:	4602      	mov	r2, r0
 80116d2:	460b      	mov	r3, r1
 80116d4:	4610      	mov	r0, r2
 80116d6:	4619      	mov	r1, r3
 80116d8:	f04f 0200 	mov.w	r2, #0
 80116dc:	f04f 0300 	mov.w	r3, #0
 80116e0:	020b      	lsls	r3, r1, #8
 80116e2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80116e6:	0202      	lsls	r2, r0, #8
 80116e8:	6979      	ldr	r1, [r7, #20]
 80116ea:	6849      	ldr	r1, [r1, #4]
 80116ec:	0849      	lsrs	r1, r1, #1
 80116ee:	2000      	movs	r0, #0
 80116f0:	460c      	mov	r4, r1
 80116f2:	4605      	mov	r5, r0
 80116f4:	eb12 0804 	adds.w	r8, r2, r4
 80116f8:	eb43 0905 	adc.w	r9, r3, r5
 80116fc:	697b      	ldr	r3, [r7, #20]
 80116fe:	685b      	ldr	r3, [r3, #4]
 8011700:	2200      	movs	r2, #0
 8011702:	469a      	mov	sl, r3
 8011704:	4693      	mov	fp, r2
 8011706:	4652      	mov	r2, sl
 8011708:	465b      	mov	r3, fp
 801170a:	4640      	mov	r0, r8
 801170c:	4649      	mov	r1, r9
 801170e:	f7ef fa71 	bl	8000bf4 <__aeabi_uldivmod>
 8011712:	4602      	mov	r2, r0
 8011714:	460b      	mov	r3, r1
 8011716:	4613      	mov	r3, r2
 8011718:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801171a:	6a3b      	ldr	r3, [r7, #32]
 801171c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8011720:	d308      	bcc.n	8011734 <UART_SetConfig+0x430>
 8011722:	6a3b      	ldr	r3, [r7, #32]
 8011724:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011728:	d204      	bcs.n	8011734 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 801172a:	697b      	ldr	r3, [r7, #20]
 801172c:	681b      	ldr	r3, [r3, #0]
 801172e:	6a3a      	ldr	r2, [r7, #32]
 8011730:	60da      	str	r2, [r3, #12]
 8011732:	e0ce      	b.n	80118d2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8011734:	2301      	movs	r3, #1
 8011736:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 801173a:	e0ca      	b.n	80118d2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801173c:	697b      	ldr	r3, [r7, #20]
 801173e:	69db      	ldr	r3, [r3, #28]
 8011740:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8011744:	d166      	bne.n	8011814 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8011746:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801174a:	2b08      	cmp	r3, #8
 801174c:	d827      	bhi.n	801179e <UART_SetConfig+0x49a>
 801174e:	a201      	add	r2, pc, #4	@ (adr r2, 8011754 <UART_SetConfig+0x450>)
 8011750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011754:	08011779 	.word	0x08011779
 8011758:	08011781 	.word	0x08011781
 801175c:	08011789 	.word	0x08011789
 8011760:	0801179f 	.word	0x0801179f
 8011764:	0801178f 	.word	0x0801178f
 8011768:	0801179f 	.word	0x0801179f
 801176c:	0801179f 	.word	0x0801179f
 8011770:	0801179f 	.word	0x0801179f
 8011774:	08011797 	.word	0x08011797
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011778:	f7fc fbd0 	bl	800df1c <HAL_RCC_GetPCLK1Freq>
 801177c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801177e:	e014      	b.n	80117aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011780:	f7fc fbe2 	bl	800df48 <HAL_RCC_GetPCLK2Freq>
 8011784:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8011786:	e010      	b.n	80117aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8011788:	4b4e      	ldr	r3, [pc, #312]	@ (80118c4 <UART_SetConfig+0x5c0>)
 801178a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801178c:	e00d      	b.n	80117aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801178e:	f7fc fb57 	bl	800de40 <HAL_RCC_GetSysClockFreq>
 8011792:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8011794:	e009      	b.n	80117aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011796:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801179a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801179c:	e005      	b.n	80117aa <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 801179e:	2300      	movs	r3, #0
 80117a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80117a2:	2301      	movs	r3, #1
 80117a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80117a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80117aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	f000 8090 	beq.w	80118d2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80117b2:	697b      	ldr	r3, [r7, #20]
 80117b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80117b6:	4a44      	ldr	r2, [pc, #272]	@ (80118c8 <UART_SetConfig+0x5c4>)
 80117b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80117bc:	461a      	mov	r2, r3
 80117be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80117c4:	005a      	lsls	r2, r3, #1
 80117c6:	697b      	ldr	r3, [r7, #20]
 80117c8:	685b      	ldr	r3, [r3, #4]
 80117ca:	085b      	lsrs	r3, r3, #1
 80117cc:	441a      	add	r2, r3
 80117ce:	697b      	ldr	r3, [r7, #20]
 80117d0:	685b      	ldr	r3, [r3, #4]
 80117d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80117d6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80117d8:	6a3b      	ldr	r3, [r7, #32]
 80117da:	2b0f      	cmp	r3, #15
 80117dc:	d916      	bls.n	801180c <UART_SetConfig+0x508>
 80117de:	6a3b      	ldr	r3, [r7, #32]
 80117e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80117e4:	d212      	bcs.n	801180c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80117e6:	6a3b      	ldr	r3, [r7, #32]
 80117e8:	b29b      	uxth	r3, r3
 80117ea:	f023 030f 	bic.w	r3, r3, #15
 80117ee:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80117f0:	6a3b      	ldr	r3, [r7, #32]
 80117f2:	085b      	lsrs	r3, r3, #1
 80117f4:	b29b      	uxth	r3, r3
 80117f6:	f003 0307 	and.w	r3, r3, #7
 80117fa:	b29a      	uxth	r2, r3
 80117fc:	8bfb      	ldrh	r3, [r7, #30]
 80117fe:	4313      	orrs	r3, r2
 8011800:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8011802:	697b      	ldr	r3, [r7, #20]
 8011804:	681b      	ldr	r3, [r3, #0]
 8011806:	8bfa      	ldrh	r2, [r7, #30]
 8011808:	60da      	str	r2, [r3, #12]
 801180a:	e062      	b.n	80118d2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 801180c:	2301      	movs	r3, #1
 801180e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8011812:	e05e      	b.n	80118d2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8011814:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8011818:	2b08      	cmp	r3, #8
 801181a:	d828      	bhi.n	801186e <UART_SetConfig+0x56a>
 801181c:	a201      	add	r2, pc, #4	@ (adr r2, 8011824 <UART_SetConfig+0x520>)
 801181e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011822:	bf00      	nop
 8011824:	08011849 	.word	0x08011849
 8011828:	08011851 	.word	0x08011851
 801182c:	08011859 	.word	0x08011859
 8011830:	0801186f 	.word	0x0801186f
 8011834:	0801185f 	.word	0x0801185f
 8011838:	0801186f 	.word	0x0801186f
 801183c:	0801186f 	.word	0x0801186f
 8011840:	0801186f 	.word	0x0801186f
 8011844:	08011867 	.word	0x08011867
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011848:	f7fc fb68 	bl	800df1c <HAL_RCC_GetPCLK1Freq>
 801184c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801184e:	e014      	b.n	801187a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011850:	f7fc fb7a 	bl	800df48 <HAL_RCC_GetPCLK2Freq>
 8011854:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8011856:	e010      	b.n	801187a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8011858:	4b1a      	ldr	r3, [pc, #104]	@ (80118c4 <UART_SetConfig+0x5c0>)
 801185a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801185c:	e00d      	b.n	801187a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801185e:	f7fc faef 	bl	800de40 <HAL_RCC_GetSysClockFreq>
 8011862:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8011864:	e009      	b.n	801187a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011866:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801186a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801186c:	e005      	b.n	801187a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 801186e:	2300      	movs	r3, #0
 8011870:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8011872:	2301      	movs	r3, #1
 8011874:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8011878:	bf00      	nop
    }

    if (pclk != 0U)
 801187a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801187c:	2b00      	cmp	r3, #0
 801187e:	d028      	beq.n	80118d2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011880:	697b      	ldr	r3, [r7, #20]
 8011882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011884:	4a10      	ldr	r2, [pc, #64]	@ (80118c8 <UART_SetConfig+0x5c4>)
 8011886:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801188a:	461a      	mov	r2, r3
 801188c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801188e:	fbb3 f2f2 	udiv	r2, r3, r2
 8011892:	697b      	ldr	r3, [r7, #20]
 8011894:	685b      	ldr	r3, [r3, #4]
 8011896:	085b      	lsrs	r3, r3, #1
 8011898:	441a      	add	r2, r3
 801189a:	697b      	ldr	r3, [r7, #20]
 801189c:	685b      	ldr	r3, [r3, #4]
 801189e:	fbb2 f3f3 	udiv	r3, r2, r3
 80118a2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80118a4:	6a3b      	ldr	r3, [r7, #32]
 80118a6:	2b0f      	cmp	r3, #15
 80118a8:	d910      	bls.n	80118cc <UART_SetConfig+0x5c8>
 80118aa:	6a3b      	ldr	r3, [r7, #32]
 80118ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80118b0:	d20c      	bcs.n	80118cc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80118b2:	6a3b      	ldr	r3, [r7, #32]
 80118b4:	b29a      	uxth	r2, r3
 80118b6:	697b      	ldr	r3, [r7, #20]
 80118b8:	681b      	ldr	r3, [r3, #0]
 80118ba:	60da      	str	r2, [r3, #12]
 80118bc:	e009      	b.n	80118d2 <UART_SetConfig+0x5ce>
 80118be:	bf00      	nop
 80118c0:	40008000 	.word	0x40008000
 80118c4:	00f42400 	.word	0x00f42400
 80118c8:	08014f28 	.word	0x08014f28
      }
      else
      {
        ret = HAL_ERROR;
 80118cc:	2301      	movs	r3, #1
 80118ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80118d2:	697b      	ldr	r3, [r7, #20]
 80118d4:	2201      	movs	r2, #1
 80118d6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80118da:	697b      	ldr	r3, [r7, #20]
 80118dc:	2201      	movs	r2, #1
 80118de:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80118e2:	697b      	ldr	r3, [r7, #20]
 80118e4:	2200      	movs	r2, #0
 80118e6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80118e8:	697b      	ldr	r3, [r7, #20]
 80118ea:	2200      	movs	r2, #0
 80118ec:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80118ee:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80118f2:	4618      	mov	r0, r3
 80118f4:	3730      	adds	r7, #48	@ 0x30
 80118f6:	46bd      	mov	sp, r7
 80118f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080118fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80118fc:	b480      	push	{r7}
 80118fe:	b083      	sub	sp, #12
 8011900:	af00      	add	r7, sp, #0
 8011902:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011908:	f003 0308 	and.w	r3, r3, #8
 801190c:	2b00      	cmp	r3, #0
 801190e:	d00a      	beq.n	8011926 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	681b      	ldr	r3, [r3, #0]
 8011914:	685b      	ldr	r3, [r3, #4]
 8011916:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	681b      	ldr	r3, [r3, #0]
 8011922:	430a      	orrs	r2, r1
 8011924:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011926:	687b      	ldr	r3, [r7, #4]
 8011928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801192a:	f003 0301 	and.w	r3, r3, #1
 801192e:	2b00      	cmp	r3, #0
 8011930:	d00a      	beq.n	8011948 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	681b      	ldr	r3, [r3, #0]
 8011936:	685b      	ldr	r3, [r3, #4]
 8011938:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	681b      	ldr	r3, [r3, #0]
 8011944:	430a      	orrs	r2, r1
 8011946:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801194c:	f003 0302 	and.w	r3, r3, #2
 8011950:	2b00      	cmp	r3, #0
 8011952:	d00a      	beq.n	801196a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	681b      	ldr	r3, [r3, #0]
 8011958:	685b      	ldr	r3, [r3, #4]
 801195a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801195e:	687b      	ldr	r3, [r7, #4]
 8011960:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	681b      	ldr	r3, [r3, #0]
 8011966:	430a      	orrs	r2, r1
 8011968:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801196e:	f003 0304 	and.w	r3, r3, #4
 8011972:	2b00      	cmp	r3, #0
 8011974:	d00a      	beq.n	801198c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	681b      	ldr	r3, [r3, #0]
 801197a:	685b      	ldr	r3, [r3, #4]
 801197c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	681b      	ldr	r3, [r3, #0]
 8011988:	430a      	orrs	r2, r1
 801198a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011990:	f003 0310 	and.w	r3, r3, #16
 8011994:	2b00      	cmp	r3, #0
 8011996:	d00a      	beq.n	80119ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	681b      	ldr	r3, [r3, #0]
 801199c:	689b      	ldr	r3, [r3, #8]
 801199e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80119a2:	687b      	ldr	r3, [r7, #4]
 80119a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	681b      	ldr	r3, [r3, #0]
 80119aa:	430a      	orrs	r2, r1
 80119ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80119ae:	687b      	ldr	r3, [r7, #4]
 80119b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80119b2:	f003 0320 	and.w	r3, r3, #32
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d00a      	beq.n	80119d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	681b      	ldr	r3, [r3, #0]
 80119be:	689b      	ldr	r3, [r3, #8]
 80119c0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	681b      	ldr	r3, [r3, #0]
 80119cc:	430a      	orrs	r2, r1
 80119ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80119d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d01a      	beq.n	8011a12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	681b      	ldr	r3, [r3, #0]
 80119e0:	685b      	ldr	r3, [r3, #4]
 80119e2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	681b      	ldr	r3, [r3, #0]
 80119ee:	430a      	orrs	r2, r1
 80119f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80119f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80119fa:	d10a      	bne.n	8011a12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	681b      	ldr	r3, [r3, #0]
 8011a00:	685b      	ldr	r3, [r3, #4]
 8011a02:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	681b      	ldr	r3, [r3, #0]
 8011a0e:	430a      	orrs	r2, r1
 8011a10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d00a      	beq.n	8011a34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	685b      	ldr	r3, [r3, #4]
 8011a24:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	681b      	ldr	r3, [r3, #0]
 8011a30:	430a      	orrs	r2, r1
 8011a32:	605a      	str	r2, [r3, #4]
  }
}
 8011a34:	bf00      	nop
 8011a36:	370c      	adds	r7, #12
 8011a38:	46bd      	mov	sp, r7
 8011a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a3e:	4770      	bx	lr

08011a40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8011a40:	b580      	push	{r7, lr}
 8011a42:	b098      	sub	sp, #96	@ 0x60
 8011a44:	af02      	add	r7, sp, #8
 8011a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	2200      	movs	r2, #0
 8011a4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8011a50:	f7f9 fa28 	bl	800aea4 <HAL_GetTick>
 8011a54:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8011a56:	687b      	ldr	r3, [r7, #4]
 8011a58:	681b      	ldr	r3, [r3, #0]
 8011a5a:	681b      	ldr	r3, [r3, #0]
 8011a5c:	f003 0308 	and.w	r3, r3, #8
 8011a60:	2b08      	cmp	r3, #8
 8011a62:	d12f      	bne.n	8011ac4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011a64:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011a68:	9300      	str	r3, [sp, #0]
 8011a6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011a6c:	2200      	movs	r2, #0
 8011a6e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8011a72:	6878      	ldr	r0, [r7, #4]
 8011a74:	f000 f88e 	bl	8011b94 <UART_WaitOnFlagUntilTimeout>
 8011a78:	4603      	mov	r3, r0
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	d022      	beq.n	8011ac4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8011a7e:	687b      	ldr	r3, [r7, #4]
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011a86:	e853 3f00 	ldrex	r3, [r3]
 8011a8a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011a92:	653b      	str	r3, [r7, #80]	@ 0x50
 8011a94:	687b      	ldr	r3, [r7, #4]
 8011a96:	681b      	ldr	r3, [r3, #0]
 8011a98:	461a      	mov	r2, r3
 8011a9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011a9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8011a9e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011aa0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011aa2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011aa4:	e841 2300 	strex	r3, r2, [r1]
 8011aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011aaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d1e6      	bne.n	8011a7e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	2220      	movs	r2, #32
 8011ab4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	2200      	movs	r2, #0
 8011abc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011ac0:	2303      	movs	r3, #3
 8011ac2:	e063      	b.n	8011b8c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	681b      	ldr	r3, [r3, #0]
 8011ac8:	681b      	ldr	r3, [r3, #0]
 8011aca:	f003 0304 	and.w	r3, r3, #4
 8011ace:	2b04      	cmp	r3, #4
 8011ad0:	d149      	bne.n	8011b66 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011ad2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011ad6:	9300      	str	r3, [sp, #0]
 8011ad8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011ada:	2200      	movs	r2, #0
 8011adc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8011ae0:	6878      	ldr	r0, [r7, #4]
 8011ae2:	f000 f857 	bl	8011b94 <UART_WaitOnFlagUntilTimeout>
 8011ae6:	4603      	mov	r3, r0
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	d03c      	beq.n	8011b66 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	681b      	ldr	r3, [r3, #0]
 8011af0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011af4:	e853 3f00 	ldrex	r3, [r3]
 8011af8:	623b      	str	r3, [r7, #32]
   return(result);
 8011afa:	6a3b      	ldr	r3, [r7, #32]
 8011afc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011b00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	681b      	ldr	r3, [r3, #0]
 8011b06:	461a      	mov	r2, r3
 8011b08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011b0a:	633b      	str	r3, [r7, #48]	@ 0x30
 8011b0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011b10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011b12:	e841 2300 	strex	r3, r2, [r1]
 8011b16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b1a:	2b00      	cmp	r3, #0
 8011b1c:	d1e6      	bne.n	8011aec <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	681b      	ldr	r3, [r3, #0]
 8011b22:	3308      	adds	r3, #8
 8011b24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b26:	693b      	ldr	r3, [r7, #16]
 8011b28:	e853 3f00 	ldrex	r3, [r3]
 8011b2c:	60fb      	str	r3, [r7, #12]
   return(result);
 8011b2e:	68fb      	ldr	r3, [r7, #12]
 8011b30:	f023 0301 	bic.w	r3, r3, #1
 8011b34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	681b      	ldr	r3, [r3, #0]
 8011b3a:	3308      	adds	r3, #8
 8011b3c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011b3e:	61fa      	str	r2, [r7, #28]
 8011b40:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b42:	69b9      	ldr	r1, [r7, #24]
 8011b44:	69fa      	ldr	r2, [r7, #28]
 8011b46:	e841 2300 	strex	r3, r2, [r1]
 8011b4a:	617b      	str	r3, [r7, #20]
   return(result);
 8011b4c:	697b      	ldr	r3, [r7, #20]
 8011b4e:	2b00      	cmp	r3, #0
 8011b50:	d1e5      	bne.n	8011b1e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	2220      	movs	r2, #32
 8011b56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	2200      	movs	r2, #0
 8011b5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011b62:	2303      	movs	r3, #3
 8011b64:	e012      	b.n	8011b8c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	2220      	movs	r2, #32
 8011b6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	2220      	movs	r2, #32
 8011b72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	2200      	movs	r2, #0
 8011b7a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	2200      	movs	r2, #0
 8011b80:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	2200      	movs	r2, #0
 8011b86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011b8a:	2300      	movs	r3, #0
}
 8011b8c:	4618      	mov	r0, r3
 8011b8e:	3758      	adds	r7, #88	@ 0x58
 8011b90:	46bd      	mov	sp, r7
 8011b92:	bd80      	pop	{r7, pc}

08011b94 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011b94:	b580      	push	{r7, lr}
 8011b96:	b084      	sub	sp, #16
 8011b98:	af00      	add	r7, sp, #0
 8011b9a:	60f8      	str	r0, [r7, #12]
 8011b9c:	60b9      	str	r1, [r7, #8]
 8011b9e:	603b      	str	r3, [r7, #0]
 8011ba0:	4613      	mov	r3, r2
 8011ba2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011ba4:	e04f      	b.n	8011c46 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011ba6:	69bb      	ldr	r3, [r7, #24]
 8011ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011bac:	d04b      	beq.n	8011c46 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011bae:	f7f9 f979 	bl	800aea4 <HAL_GetTick>
 8011bb2:	4602      	mov	r2, r0
 8011bb4:	683b      	ldr	r3, [r7, #0]
 8011bb6:	1ad3      	subs	r3, r2, r3
 8011bb8:	69ba      	ldr	r2, [r7, #24]
 8011bba:	429a      	cmp	r2, r3
 8011bbc:	d302      	bcc.n	8011bc4 <UART_WaitOnFlagUntilTimeout+0x30>
 8011bbe:	69bb      	ldr	r3, [r7, #24]
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	d101      	bne.n	8011bc8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8011bc4:	2303      	movs	r3, #3
 8011bc6:	e04e      	b.n	8011c66 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8011bc8:	68fb      	ldr	r3, [r7, #12]
 8011bca:	681b      	ldr	r3, [r3, #0]
 8011bcc:	681b      	ldr	r3, [r3, #0]
 8011bce:	f003 0304 	and.w	r3, r3, #4
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d037      	beq.n	8011c46 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011bd6:	68bb      	ldr	r3, [r7, #8]
 8011bd8:	2b80      	cmp	r3, #128	@ 0x80
 8011bda:	d034      	beq.n	8011c46 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011bdc:	68bb      	ldr	r3, [r7, #8]
 8011bde:	2b40      	cmp	r3, #64	@ 0x40
 8011be0:	d031      	beq.n	8011c46 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8011be2:	68fb      	ldr	r3, [r7, #12]
 8011be4:	681b      	ldr	r3, [r3, #0]
 8011be6:	69db      	ldr	r3, [r3, #28]
 8011be8:	f003 0308 	and.w	r3, r3, #8
 8011bec:	2b08      	cmp	r3, #8
 8011bee:	d110      	bne.n	8011c12 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011bf0:	68fb      	ldr	r3, [r7, #12]
 8011bf2:	681b      	ldr	r3, [r3, #0]
 8011bf4:	2208      	movs	r2, #8
 8011bf6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011bf8:	68f8      	ldr	r0, [r7, #12]
 8011bfa:	f000 f920 	bl	8011e3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8011bfe:	68fb      	ldr	r3, [r7, #12]
 8011c00:	2208      	movs	r2, #8
 8011c02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011c06:	68fb      	ldr	r3, [r7, #12]
 8011c08:	2200      	movs	r2, #0
 8011c0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8011c0e:	2301      	movs	r3, #1
 8011c10:	e029      	b.n	8011c66 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8011c12:	68fb      	ldr	r3, [r7, #12]
 8011c14:	681b      	ldr	r3, [r3, #0]
 8011c16:	69db      	ldr	r3, [r3, #28]
 8011c18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011c1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011c20:	d111      	bne.n	8011c46 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011c22:	68fb      	ldr	r3, [r7, #12]
 8011c24:	681b      	ldr	r3, [r3, #0]
 8011c26:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011c2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011c2c:	68f8      	ldr	r0, [r7, #12]
 8011c2e:	f000 f906 	bl	8011e3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8011c32:	68fb      	ldr	r3, [r7, #12]
 8011c34:	2220      	movs	r2, #32
 8011c36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011c3a:	68fb      	ldr	r3, [r7, #12]
 8011c3c:	2200      	movs	r2, #0
 8011c3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8011c42:	2303      	movs	r3, #3
 8011c44:	e00f      	b.n	8011c66 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011c46:	68fb      	ldr	r3, [r7, #12]
 8011c48:	681b      	ldr	r3, [r3, #0]
 8011c4a:	69da      	ldr	r2, [r3, #28]
 8011c4c:	68bb      	ldr	r3, [r7, #8]
 8011c4e:	4013      	ands	r3, r2
 8011c50:	68ba      	ldr	r2, [r7, #8]
 8011c52:	429a      	cmp	r2, r3
 8011c54:	bf0c      	ite	eq
 8011c56:	2301      	moveq	r3, #1
 8011c58:	2300      	movne	r3, #0
 8011c5a:	b2db      	uxtb	r3, r3
 8011c5c:	461a      	mov	r2, r3
 8011c5e:	79fb      	ldrb	r3, [r7, #7]
 8011c60:	429a      	cmp	r2, r3
 8011c62:	d0a0      	beq.n	8011ba6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011c64:	2300      	movs	r3, #0
}
 8011c66:	4618      	mov	r0, r3
 8011c68:	3710      	adds	r7, #16
 8011c6a:	46bd      	mov	sp, r7
 8011c6c:	bd80      	pop	{r7, pc}
	...

08011c70 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011c70:	b580      	push	{r7, lr}
 8011c72:	b096      	sub	sp, #88	@ 0x58
 8011c74:	af00      	add	r7, sp, #0
 8011c76:	60f8      	str	r0, [r7, #12]
 8011c78:	60b9      	str	r1, [r7, #8]
 8011c7a:	4613      	mov	r3, r2
 8011c7c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8011c7e:	68fb      	ldr	r3, [r7, #12]
 8011c80:	68ba      	ldr	r2, [r7, #8]
 8011c82:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	88fa      	ldrh	r2, [r7, #6]
 8011c88:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011c8c:	68fb      	ldr	r3, [r7, #12]
 8011c8e:	2200      	movs	r2, #0
 8011c90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8011c94:	68fb      	ldr	r3, [r7, #12]
 8011c96:	2222      	movs	r2, #34	@ 0x22
 8011c98:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8011c9c:	68fb      	ldr	r3, [r7, #12]
 8011c9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011ca2:	2b00      	cmp	r3, #0
 8011ca4:	d02d      	beq.n	8011d02 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8011ca6:	68fb      	ldr	r3, [r7, #12]
 8011ca8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011cac:	4a40      	ldr	r2, [pc, #256]	@ (8011db0 <UART_Start_Receive_DMA+0x140>)
 8011cae:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8011cb0:	68fb      	ldr	r3, [r7, #12]
 8011cb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011cb6:	4a3f      	ldr	r2, [pc, #252]	@ (8011db4 <UART_Start_Receive_DMA+0x144>)
 8011cb8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8011cba:	68fb      	ldr	r3, [r7, #12]
 8011cbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011cc0:	4a3d      	ldr	r2, [pc, #244]	@ (8011db8 <UART_Start_Receive_DMA+0x148>)
 8011cc2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8011cc4:	68fb      	ldr	r3, [r7, #12]
 8011cc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011cca:	2200      	movs	r2, #0
 8011ccc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8011cce:	68fb      	ldr	r3, [r7, #12]
 8011cd0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8011cd4:	68fb      	ldr	r3, [r7, #12]
 8011cd6:	681b      	ldr	r3, [r3, #0]
 8011cd8:	3324      	adds	r3, #36	@ 0x24
 8011cda:	4619      	mov	r1, r3
 8011cdc:	68fb      	ldr	r3, [r7, #12]
 8011cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011ce0:	461a      	mov	r2, r3
 8011ce2:	88fb      	ldrh	r3, [r7, #6]
 8011ce4:	f7fa ff3c 	bl	800cb60 <HAL_DMA_Start_IT>
 8011ce8:	4603      	mov	r3, r0
 8011cea:	2b00      	cmp	r3, #0
 8011cec:	d009      	beq.n	8011d02 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8011cee:	68fb      	ldr	r3, [r7, #12]
 8011cf0:	2210      	movs	r2, #16
 8011cf2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011cf6:	68fb      	ldr	r3, [r7, #12]
 8011cf8:	2220      	movs	r2, #32
 8011cfa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8011cfe:	2301      	movs	r3, #1
 8011d00:	e051      	b.n	8011da6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8011d02:	68fb      	ldr	r3, [r7, #12]
 8011d04:	691b      	ldr	r3, [r3, #16]
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	d018      	beq.n	8011d3c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011d0a:	68fb      	ldr	r3, [r7, #12]
 8011d0c:	681b      	ldr	r3, [r3, #0]
 8011d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011d12:	e853 3f00 	ldrex	r3, [r3]
 8011d16:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011d1e:	657b      	str	r3, [r7, #84]	@ 0x54
 8011d20:	68fb      	ldr	r3, [r7, #12]
 8011d22:	681b      	ldr	r3, [r3, #0]
 8011d24:	461a      	mov	r2, r3
 8011d26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011d28:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011d2a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d2c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011d2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011d30:	e841 2300 	strex	r3, r2, [r1]
 8011d34:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8011d36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d1e6      	bne.n	8011d0a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011d3c:	68fb      	ldr	r3, [r7, #12]
 8011d3e:	681b      	ldr	r3, [r3, #0]
 8011d40:	3308      	adds	r3, #8
 8011d42:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d46:	e853 3f00 	ldrex	r3, [r3]
 8011d4a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d4e:	f043 0301 	orr.w	r3, r3, #1
 8011d52:	653b      	str	r3, [r7, #80]	@ 0x50
 8011d54:	68fb      	ldr	r3, [r7, #12]
 8011d56:	681b      	ldr	r3, [r3, #0]
 8011d58:	3308      	adds	r3, #8
 8011d5a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011d5c:	637a      	str	r2, [r7, #52]	@ 0x34
 8011d5e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d60:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8011d62:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011d64:	e841 2300 	strex	r3, r2, [r1]
 8011d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8011d6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d6c:	2b00      	cmp	r3, #0
 8011d6e:	d1e5      	bne.n	8011d3c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011d70:	68fb      	ldr	r3, [r7, #12]
 8011d72:	681b      	ldr	r3, [r3, #0]
 8011d74:	3308      	adds	r3, #8
 8011d76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d78:	697b      	ldr	r3, [r7, #20]
 8011d7a:	e853 3f00 	ldrex	r3, [r3]
 8011d7e:	613b      	str	r3, [r7, #16]
   return(result);
 8011d80:	693b      	ldr	r3, [r7, #16]
 8011d82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011d86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011d88:	68fb      	ldr	r3, [r7, #12]
 8011d8a:	681b      	ldr	r3, [r3, #0]
 8011d8c:	3308      	adds	r3, #8
 8011d8e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011d90:	623a      	str	r2, [r7, #32]
 8011d92:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d94:	69f9      	ldr	r1, [r7, #28]
 8011d96:	6a3a      	ldr	r2, [r7, #32]
 8011d98:	e841 2300 	strex	r3, r2, [r1]
 8011d9c:	61bb      	str	r3, [r7, #24]
   return(result);
 8011d9e:	69bb      	ldr	r3, [r7, #24]
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	d1e5      	bne.n	8011d70 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8011da4:	2300      	movs	r3, #0
}
 8011da6:	4618      	mov	r0, r3
 8011da8:	3758      	adds	r7, #88	@ 0x58
 8011daa:	46bd      	mov	sp, r7
 8011dac:	bd80      	pop	{r7, pc}
 8011dae:	bf00      	nop
 8011db0:	08011fc9 	.word	0x08011fc9
 8011db4:	080120fd 	.word	0x080120fd
 8011db8:	08012143 	.word	0x08012143

08011dbc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8011dbc:	b480      	push	{r7}
 8011dbe:	b08f      	sub	sp, #60	@ 0x3c
 8011dc0:	af00      	add	r7, sp, #0
 8011dc2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	681b      	ldr	r3, [r3, #0]
 8011dc8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011dca:	6a3b      	ldr	r3, [r7, #32]
 8011dcc:	e853 3f00 	ldrex	r3, [r3]
 8011dd0:	61fb      	str	r3, [r7, #28]
   return(result);
 8011dd2:	69fb      	ldr	r3, [r7, #28]
 8011dd4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8011dd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8011dda:	687b      	ldr	r3, [r7, #4]
 8011ddc:	681b      	ldr	r3, [r3, #0]
 8011dde:	461a      	mov	r2, r3
 8011de0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011de4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011de6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011de8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011dea:	e841 2300 	strex	r3, r2, [r1]
 8011dee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011df2:	2b00      	cmp	r3, #0
 8011df4:	d1e6      	bne.n	8011dc4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8011df6:	687b      	ldr	r3, [r7, #4]
 8011df8:	681b      	ldr	r3, [r3, #0]
 8011dfa:	3308      	adds	r3, #8
 8011dfc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011dfe:	68fb      	ldr	r3, [r7, #12]
 8011e00:	e853 3f00 	ldrex	r3, [r3]
 8011e04:	60bb      	str	r3, [r7, #8]
   return(result);
 8011e06:	68bb      	ldr	r3, [r7, #8]
 8011e08:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8011e0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	681b      	ldr	r3, [r3, #0]
 8011e12:	3308      	adds	r3, #8
 8011e14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011e16:	61ba      	str	r2, [r7, #24]
 8011e18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e1a:	6979      	ldr	r1, [r7, #20]
 8011e1c:	69ba      	ldr	r2, [r7, #24]
 8011e1e:	e841 2300 	strex	r3, r2, [r1]
 8011e22:	613b      	str	r3, [r7, #16]
   return(result);
 8011e24:	693b      	ldr	r3, [r7, #16]
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	d1e5      	bne.n	8011df6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	2220      	movs	r2, #32
 8011e2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8011e32:	bf00      	nop
 8011e34:	373c      	adds	r7, #60	@ 0x3c
 8011e36:	46bd      	mov	sp, r7
 8011e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e3c:	4770      	bx	lr

08011e3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011e3e:	b480      	push	{r7}
 8011e40:	b095      	sub	sp, #84	@ 0x54
 8011e42:	af00      	add	r7, sp, #0
 8011e44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	681b      	ldr	r3, [r3, #0]
 8011e4a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e4e:	e853 3f00 	ldrex	r3, [r3]
 8011e52:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011e5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011e5c:	687b      	ldr	r3, [r7, #4]
 8011e5e:	681b      	ldr	r3, [r3, #0]
 8011e60:	461a      	mov	r2, r3
 8011e62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011e64:	643b      	str	r3, [r7, #64]	@ 0x40
 8011e66:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e68:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011e6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011e6c:	e841 2300 	strex	r3, r2, [r1]
 8011e70:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e74:	2b00      	cmp	r3, #0
 8011e76:	d1e6      	bne.n	8011e46 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	681b      	ldr	r3, [r3, #0]
 8011e7c:	3308      	adds	r3, #8
 8011e7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e80:	6a3b      	ldr	r3, [r7, #32]
 8011e82:	e853 3f00 	ldrex	r3, [r3]
 8011e86:	61fb      	str	r3, [r7, #28]
   return(result);
 8011e88:	69fb      	ldr	r3, [r7, #28]
 8011e8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011e8e:	f023 0301 	bic.w	r3, r3, #1
 8011e92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	681b      	ldr	r3, [r3, #0]
 8011e98:	3308      	adds	r3, #8
 8011e9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011e9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ea0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011ea2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011ea4:	e841 2300 	strex	r3, r2, [r1]
 8011ea8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	d1e3      	bne.n	8011e78 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011eb0:	687b      	ldr	r3, [r7, #4]
 8011eb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011eb4:	2b01      	cmp	r3, #1
 8011eb6:	d118      	bne.n	8011eea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	681b      	ldr	r3, [r3, #0]
 8011ebc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ebe:	68fb      	ldr	r3, [r7, #12]
 8011ec0:	e853 3f00 	ldrex	r3, [r3]
 8011ec4:	60bb      	str	r3, [r7, #8]
   return(result);
 8011ec6:	68bb      	ldr	r3, [r7, #8]
 8011ec8:	f023 0310 	bic.w	r3, r3, #16
 8011ecc:	647b      	str	r3, [r7, #68]	@ 0x44
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	681b      	ldr	r3, [r3, #0]
 8011ed2:	461a      	mov	r2, r3
 8011ed4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011ed6:	61bb      	str	r3, [r7, #24]
 8011ed8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011eda:	6979      	ldr	r1, [r7, #20]
 8011edc:	69ba      	ldr	r2, [r7, #24]
 8011ede:	e841 2300 	strex	r3, r2, [r1]
 8011ee2:	613b      	str	r3, [r7, #16]
   return(result);
 8011ee4:	693b      	ldr	r3, [r7, #16]
 8011ee6:	2b00      	cmp	r3, #0
 8011ee8:	d1e6      	bne.n	8011eb8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	2220      	movs	r2, #32
 8011eee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011ef2:	687b      	ldr	r3, [r7, #4]
 8011ef4:	2200      	movs	r2, #0
 8011ef6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	2200      	movs	r2, #0
 8011efc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8011efe:	bf00      	nop
 8011f00:	3754      	adds	r7, #84	@ 0x54
 8011f02:	46bd      	mov	sp, r7
 8011f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f08:	4770      	bx	lr

08011f0a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8011f0a:	b580      	push	{r7, lr}
 8011f0c:	b090      	sub	sp, #64	@ 0x40
 8011f0e:	af00      	add	r7, sp, #0
 8011f10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011f12:	687b      	ldr	r3, [r7, #4]
 8011f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f16:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	681b      	ldr	r3, [r3, #0]
 8011f1c:	681b      	ldr	r3, [r3, #0]
 8011f1e:	f003 0320 	and.w	r3, r3, #32
 8011f22:	2b00      	cmp	r3, #0
 8011f24:	d137      	bne.n	8011f96 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8011f26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011f28:	2200      	movs	r2, #0
 8011f2a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011f2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011f30:	681b      	ldr	r3, [r3, #0]
 8011f32:	3308      	adds	r3, #8
 8011f34:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f38:	e853 3f00 	ldrex	r3, [r3]
 8011f3c:	623b      	str	r3, [r7, #32]
   return(result);
 8011f3e:	6a3b      	ldr	r3, [r7, #32]
 8011f40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011f44:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011f46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011f48:	681b      	ldr	r3, [r3, #0]
 8011f4a:	3308      	adds	r3, #8
 8011f4c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011f4e:	633a      	str	r2, [r7, #48]	@ 0x30
 8011f50:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011f54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011f56:	e841 2300 	strex	r3, r2, [r1]
 8011f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f5e:	2b00      	cmp	r3, #0
 8011f60:	d1e5      	bne.n	8011f2e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011f62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011f64:	681b      	ldr	r3, [r3, #0]
 8011f66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f68:	693b      	ldr	r3, [r7, #16]
 8011f6a:	e853 3f00 	ldrex	r3, [r3]
 8011f6e:	60fb      	str	r3, [r7, #12]
   return(result);
 8011f70:	68fb      	ldr	r3, [r7, #12]
 8011f72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011f76:	637b      	str	r3, [r7, #52]	@ 0x34
 8011f78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011f7a:	681b      	ldr	r3, [r3, #0]
 8011f7c:	461a      	mov	r2, r3
 8011f7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f80:	61fb      	str	r3, [r7, #28]
 8011f82:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f84:	69b9      	ldr	r1, [r7, #24]
 8011f86:	69fa      	ldr	r2, [r7, #28]
 8011f88:	e841 2300 	strex	r3, r2, [r1]
 8011f8c:	617b      	str	r3, [r7, #20]
   return(result);
 8011f8e:	697b      	ldr	r3, [r7, #20]
 8011f90:	2b00      	cmp	r3, #0
 8011f92:	d1e6      	bne.n	8011f62 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011f94:	e004      	b.n	8011fa0 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 8011f96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011f98:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8011f9c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8011f9e:	4798      	blx	r3
}
 8011fa0:	bf00      	nop
 8011fa2:	3740      	adds	r7, #64	@ 0x40
 8011fa4:	46bd      	mov	sp, r7
 8011fa6:	bd80      	pop	{r7, pc}

08011fa8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8011fa8:	b580      	push	{r7, lr}
 8011faa:	b084      	sub	sp, #16
 8011fac:	af00      	add	r7, sp, #0
 8011fae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011fb4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 8011fb6:	68fb      	ldr	r3, [r7, #12]
 8011fb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8011fbc:	68f8      	ldr	r0, [r7, #12]
 8011fbe:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011fc0:	bf00      	nop
 8011fc2:	3710      	adds	r7, #16
 8011fc4:	46bd      	mov	sp, r7
 8011fc6:	bd80      	pop	{r7, pc}

08011fc8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8011fc8:	b580      	push	{r7, lr}
 8011fca:	b09c      	sub	sp, #112	@ 0x70
 8011fcc:	af00      	add	r7, sp, #0
 8011fce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011fd4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	681b      	ldr	r3, [r3, #0]
 8011fda:	681b      	ldr	r3, [r3, #0]
 8011fdc:	f003 0320 	and.w	r3, r3, #32
 8011fe0:	2b00      	cmp	r3, #0
 8011fe2:	d171      	bne.n	80120c8 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8011fe4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011fe6:	2200      	movs	r2, #0
 8011fe8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011fec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011fee:	681b      	ldr	r3, [r3, #0]
 8011ff0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ff2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011ff4:	e853 3f00 	ldrex	r3, [r3]
 8011ff8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011ffa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011ffc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012000:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012002:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012004:	681b      	ldr	r3, [r3, #0]
 8012006:	461a      	mov	r2, r3
 8012008:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801200a:	65bb      	str	r3, [r7, #88]	@ 0x58
 801200c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801200e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8012010:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8012012:	e841 2300 	strex	r3, r2, [r1]
 8012016:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8012018:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801201a:	2b00      	cmp	r3, #0
 801201c:	d1e6      	bne.n	8011fec <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801201e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012020:	681b      	ldr	r3, [r3, #0]
 8012022:	3308      	adds	r3, #8
 8012024:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012028:	e853 3f00 	ldrex	r3, [r3]
 801202c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801202e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012030:	f023 0301 	bic.w	r3, r3, #1
 8012034:	667b      	str	r3, [r7, #100]	@ 0x64
 8012036:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012038:	681b      	ldr	r3, [r3, #0]
 801203a:	3308      	adds	r3, #8
 801203c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801203e:	647a      	str	r2, [r7, #68]	@ 0x44
 8012040:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012042:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8012044:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012046:	e841 2300 	strex	r3, r2, [r1]
 801204a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801204c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801204e:	2b00      	cmp	r3, #0
 8012050:	d1e5      	bne.n	801201e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012052:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012054:	681b      	ldr	r3, [r3, #0]
 8012056:	3308      	adds	r3, #8
 8012058:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801205a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801205c:	e853 3f00 	ldrex	r3, [r3]
 8012060:	623b      	str	r3, [r7, #32]
   return(result);
 8012062:	6a3b      	ldr	r3, [r7, #32]
 8012064:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012068:	663b      	str	r3, [r7, #96]	@ 0x60
 801206a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801206c:	681b      	ldr	r3, [r3, #0]
 801206e:	3308      	adds	r3, #8
 8012070:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8012072:	633a      	str	r2, [r7, #48]	@ 0x30
 8012074:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012076:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012078:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801207a:	e841 2300 	strex	r3, r2, [r1]
 801207e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8012080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012082:	2b00      	cmp	r3, #0
 8012084:	d1e5      	bne.n	8012052 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8012086:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012088:	2220      	movs	r2, #32
 801208a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801208e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012090:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012092:	2b01      	cmp	r3, #1
 8012094:	d118      	bne.n	80120c8 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012096:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012098:	681b      	ldr	r3, [r3, #0]
 801209a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801209c:	693b      	ldr	r3, [r7, #16]
 801209e:	e853 3f00 	ldrex	r3, [r3]
 80120a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80120a4:	68fb      	ldr	r3, [r7, #12]
 80120a6:	f023 0310 	bic.w	r3, r3, #16
 80120aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80120ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80120ae:	681b      	ldr	r3, [r3, #0]
 80120b0:	461a      	mov	r2, r3
 80120b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80120b4:	61fb      	str	r3, [r7, #28]
 80120b6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80120b8:	69b9      	ldr	r1, [r7, #24]
 80120ba:	69fa      	ldr	r2, [r7, #28]
 80120bc:	e841 2300 	strex	r3, r2, [r1]
 80120c0:	617b      	str	r3, [r7, #20]
   return(result);
 80120c2:	697b      	ldr	r3, [r7, #20]
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d1e6      	bne.n	8012096 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80120c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80120ca:	2200      	movs	r2, #0
 80120cc:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80120ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80120d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80120d2:	2b01      	cmp	r3, #1
 80120d4:	d109      	bne.n	80120ea <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 80120d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80120d8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80120dc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80120de:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 80120e2:	4611      	mov	r1, r2
 80120e4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80120e6:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80120e8:	e004      	b.n	80120f4 <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 80120ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80120ec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80120f0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80120f2:	4798      	blx	r3
}
 80120f4:	bf00      	nop
 80120f6:	3770      	adds	r7, #112	@ 0x70
 80120f8:	46bd      	mov	sp, r7
 80120fa:	bd80      	pop	{r7, pc}

080120fc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80120fc:	b580      	push	{r7, lr}
 80120fe:	b084      	sub	sp, #16
 8012100:	af00      	add	r7, sp, #0
 8012102:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012108:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 801210a:	68fb      	ldr	r3, [r7, #12]
 801210c:	2201      	movs	r2, #1
 801210e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012110:	68fb      	ldr	r3, [r7, #12]
 8012112:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012114:	2b01      	cmp	r3, #1
 8012116:	d10b      	bne.n	8012130 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 8012118:	68fb      	ldr	r3, [r7, #12]
 801211a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 801211e:	68fa      	ldr	r2, [r7, #12]
 8012120:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8012124:	0852      	lsrs	r2, r2, #1
 8012126:	b292      	uxth	r2, r2
 8012128:	4611      	mov	r1, r2
 801212a:	68f8      	ldr	r0, [r7, #12]
 801212c:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801212e:	e004      	b.n	801213a <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 8012130:	68fb      	ldr	r3, [r7, #12]
 8012132:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8012136:	68f8      	ldr	r0, [r7, #12]
 8012138:	4798      	blx	r3
}
 801213a:	bf00      	nop
 801213c:	3710      	adds	r7, #16
 801213e:	46bd      	mov	sp, r7
 8012140:	bd80      	pop	{r7, pc}

08012142 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8012142:	b580      	push	{r7, lr}
 8012144:	b086      	sub	sp, #24
 8012146:	af00      	add	r7, sp, #0
 8012148:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801214e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8012150:	697b      	ldr	r3, [r7, #20]
 8012152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012156:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8012158:	697b      	ldr	r3, [r7, #20]
 801215a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801215e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8012160:	697b      	ldr	r3, [r7, #20]
 8012162:	681b      	ldr	r3, [r3, #0]
 8012164:	689b      	ldr	r3, [r3, #8]
 8012166:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801216a:	2b80      	cmp	r3, #128	@ 0x80
 801216c:	d109      	bne.n	8012182 <UART_DMAError+0x40>
 801216e:	693b      	ldr	r3, [r7, #16]
 8012170:	2b21      	cmp	r3, #33	@ 0x21
 8012172:	d106      	bne.n	8012182 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8012174:	697b      	ldr	r3, [r7, #20]
 8012176:	2200      	movs	r2, #0
 8012178:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 801217c:	6978      	ldr	r0, [r7, #20]
 801217e:	f7ff fe1d 	bl	8011dbc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8012182:	697b      	ldr	r3, [r7, #20]
 8012184:	681b      	ldr	r3, [r3, #0]
 8012186:	689b      	ldr	r3, [r3, #8]
 8012188:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801218c:	2b40      	cmp	r3, #64	@ 0x40
 801218e:	d109      	bne.n	80121a4 <UART_DMAError+0x62>
 8012190:	68fb      	ldr	r3, [r7, #12]
 8012192:	2b22      	cmp	r3, #34	@ 0x22
 8012194:	d106      	bne.n	80121a4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8012196:	697b      	ldr	r3, [r7, #20]
 8012198:	2200      	movs	r2, #0
 801219a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 801219e:	6978      	ldr	r0, [r7, #20]
 80121a0:	f7ff fe4d 	bl	8011e3e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80121a4:	697b      	ldr	r3, [r7, #20]
 80121a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80121aa:	f043 0210 	orr.w	r2, r3, #16
 80121ae:	697b      	ldr	r3, [r7, #20]
 80121b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80121b4:	697b      	ldr	r3, [r7, #20]
 80121b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80121ba:	6978      	ldr	r0, [r7, #20]
 80121bc:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80121be:	bf00      	nop
 80121c0:	3718      	adds	r7, #24
 80121c2:	46bd      	mov	sp, r7
 80121c4:	bd80      	pop	{r7, pc}

080121c6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80121c6:	b580      	push	{r7, lr}
 80121c8:	b084      	sub	sp, #16
 80121ca:	af00      	add	r7, sp, #0
 80121cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80121d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80121d4:	68fb      	ldr	r3, [r7, #12]
 80121d6:	2200      	movs	r2, #0
 80121d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80121dc:	68fb      	ldr	r3, [r7, #12]
 80121de:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80121e2:	68f8      	ldr	r0, [r7, #12]
 80121e4:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80121e6:	bf00      	nop
 80121e8:	3710      	adds	r7, #16
 80121ea:	46bd      	mov	sp, r7
 80121ec:	bd80      	pop	{r7, pc}

080121ee <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80121ee:	b580      	push	{r7, lr}
 80121f0:	b088      	sub	sp, #32
 80121f2:	af00      	add	r7, sp, #0
 80121f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	681b      	ldr	r3, [r3, #0]
 80121fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80121fc:	68fb      	ldr	r3, [r7, #12]
 80121fe:	e853 3f00 	ldrex	r3, [r3]
 8012202:	60bb      	str	r3, [r7, #8]
   return(result);
 8012204:	68bb      	ldr	r3, [r7, #8]
 8012206:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801220a:	61fb      	str	r3, [r7, #28]
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	681b      	ldr	r3, [r3, #0]
 8012210:	461a      	mov	r2, r3
 8012212:	69fb      	ldr	r3, [r7, #28]
 8012214:	61bb      	str	r3, [r7, #24]
 8012216:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012218:	6979      	ldr	r1, [r7, #20]
 801221a:	69ba      	ldr	r2, [r7, #24]
 801221c:	e841 2300 	strex	r3, r2, [r1]
 8012220:	613b      	str	r3, [r7, #16]
   return(result);
 8012222:	693b      	ldr	r3, [r7, #16]
 8012224:	2b00      	cmp	r3, #0
 8012226:	d1e6      	bne.n	80121f6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	2220      	movs	r2, #32
 801222c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	2200      	movs	r2, #0
 8012234:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8012236:	687b      	ldr	r3, [r7, #4]
 8012238:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801223c:	6878      	ldr	r0, [r7, #4]
 801223e:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8012240:	bf00      	nop
 8012242:	3720      	adds	r7, #32
 8012244:	46bd      	mov	sp, r7
 8012246:	bd80      	pop	{r7, pc}

08012248 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8012248:	b480      	push	{r7}
 801224a:	b083      	sub	sp, #12
 801224c:	af00      	add	r7, sp, #0
 801224e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8012250:	bf00      	nop
 8012252:	370c      	adds	r7, #12
 8012254:	46bd      	mov	sp, r7
 8012256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801225a:	4770      	bx	lr

0801225c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801225c:	b480      	push	{r7}
 801225e:	b083      	sub	sp, #12
 8012260:	af00      	add	r7, sp, #0
 8012262:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8012264:	bf00      	nop
 8012266:	370c      	adds	r7, #12
 8012268:	46bd      	mov	sp, r7
 801226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801226e:	4770      	bx	lr

08012270 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8012270:	b480      	push	{r7}
 8012272:	b083      	sub	sp, #12
 8012274:	af00      	add	r7, sp, #0
 8012276:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8012278:	bf00      	nop
 801227a:	370c      	adds	r7, #12
 801227c:	46bd      	mov	sp, r7
 801227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012282:	4770      	bx	lr

08012284 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8012284:	b480      	push	{r7}
 8012286:	b085      	sub	sp, #20
 8012288:	af00      	add	r7, sp, #0
 801228a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012292:	2b01      	cmp	r3, #1
 8012294:	d101      	bne.n	801229a <HAL_UARTEx_DisableFifoMode+0x16>
 8012296:	2302      	movs	r3, #2
 8012298:	e027      	b.n	80122ea <HAL_UARTEx_DisableFifoMode+0x66>
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	2201      	movs	r2, #1
 801229e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	2224      	movs	r2, #36	@ 0x24
 80122a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	681b      	ldr	r3, [r3, #0]
 80122ae:	681b      	ldr	r3, [r3, #0]
 80122b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	681b      	ldr	r3, [r3, #0]
 80122b6:	681a      	ldr	r2, [r3, #0]
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	681b      	ldr	r3, [r3, #0]
 80122bc:	f022 0201 	bic.w	r2, r2, #1
 80122c0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80122c2:	68fb      	ldr	r3, [r7, #12]
 80122c4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80122c8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	2200      	movs	r2, #0
 80122ce:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	681b      	ldr	r3, [r3, #0]
 80122d4:	68fa      	ldr	r2, [r7, #12]
 80122d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	2220      	movs	r2, #32
 80122dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	2200      	movs	r2, #0
 80122e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80122e8:	2300      	movs	r3, #0
}
 80122ea:	4618      	mov	r0, r3
 80122ec:	3714      	adds	r7, #20
 80122ee:	46bd      	mov	sp, r7
 80122f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122f4:	4770      	bx	lr

080122f6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80122f6:	b580      	push	{r7, lr}
 80122f8:	b084      	sub	sp, #16
 80122fa:	af00      	add	r7, sp, #0
 80122fc:	6078      	str	r0, [r7, #4]
 80122fe:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012306:	2b01      	cmp	r3, #1
 8012308:	d101      	bne.n	801230e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801230a:	2302      	movs	r3, #2
 801230c:	e02d      	b.n	801236a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	2201      	movs	r2, #1
 8012312:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	2224      	movs	r2, #36	@ 0x24
 801231a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	681b      	ldr	r3, [r3, #0]
 8012322:	681b      	ldr	r3, [r3, #0]
 8012324:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	681a      	ldr	r2, [r3, #0]
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	681b      	ldr	r3, [r3, #0]
 8012330:	f022 0201 	bic.w	r2, r2, #1
 8012334:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	681b      	ldr	r3, [r3, #0]
 801233a:	689b      	ldr	r3, [r3, #8]
 801233c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	681b      	ldr	r3, [r3, #0]
 8012344:	683a      	ldr	r2, [r7, #0]
 8012346:	430a      	orrs	r2, r1
 8012348:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801234a:	6878      	ldr	r0, [r7, #4]
 801234c:	f000 f850 	bl	80123f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012350:	687b      	ldr	r3, [r7, #4]
 8012352:	681b      	ldr	r3, [r3, #0]
 8012354:	68fa      	ldr	r2, [r7, #12]
 8012356:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	2220      	movs	r2, #32
 801235c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	2200      	movs	r2, #0
 8012364:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012368:	2300      	movs	r3, #0
}
 801236a:	4618      	mov	r0, r3
 801236c:	3710      	adds	r7, #16
 801236e:	46bd      	mov	sp, r7
 8012370:	bd80      	pop	{r7, pc}

08012372 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012372:	b580      	push	{r7, lr}
 8012374:	b084      	sub	sp, #16
 8012376:	af00      	add	r7, sp, #0
 8012378:	6078      	str	r0, [r7, #4]
 801237a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012382:	2b01      	cmp	r3, #1
 8012384:	d101      	bne.n	801238a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8012386:	2302      	movs	r3, #2
 8012388:	e02d      	b.n	80123e6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801238a:	687b      	ldr	r3, [r7, #4]
 801238c:	2201      	movs	r2, #1
 801238e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	2224      	movs	r2, #36	@ 0x24
 8012396:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	681b      	ldr	r3, [r3, #0]
 801239e:	681b      	ldr	r3, [r3, #0]
 80123a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	681b      	ldr	r3, [r3, #0]
 80123a6:	681a      	ldr	r2, [r3, #0]
 80123a8:	687b      	ldr	r3, [r7, #4]
 80123aa:	681b      	ldr	r3, [r3, #0]
 80123ac:	f022 0201 	bic.w	r2, r2, #1
 80123b0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	681b      	ldr	r3, [r3, #0]
 80123b6:	689b      	ldr	r3, [r3, #8]
 80123b8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	681b      	ldr	r3, [r3, #0]
 80123c0:	683a      	ldr	r2, [r7, #0]
 80123c2:	430a      	orrs	r2, r1
 80123c4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80123c6:	6878      	ldr	r0, [r7, #4]
 80123c8:	f000 f812 	bl	80123f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80123cc:	687b      	ldr	r3, [r7, #4]
 80123ce:	681b      	ldr	r3, [r3, #0]
 80123d0:	68fa      	ldr	r2, [r7, #12]
 80123d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80123d4:	687b      	ldr	r3, [r7, #4]
 80123d6:	2220      	movs	r2, #32
 80123d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	2200      	movs	r2, #0
 80123e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80123e4:	2300      	movs	r3, #0
}
 80123e6:	4618      	mov	r0, r3
 80123e8:	3710      	adds	r7, #16
 80123ea:	46bd      	mov	sp, r7
 80123ec:	bd80      	pop	{r7, pc}
	...

080123f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80123f0:	b480      	push	{r7}
 80123f2:	b085      	sub	sp, #20
 80123f4:	af00      	add	r7, sp, #0
 80123f6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80123f8:	687b      	ldr	r3, [r7, #4]
 80123fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80123fc:	2b00      	cmp	r3, #0
 80123fe:	d108      	bne.n	8012412 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	2201      	movs	r2, #1
 8012404:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8012408:	687b      	ldr	r3, [r7, #4]
 801240a:	2201      	movs	r2, #1
 801240c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8012410:	e031      	b.n	8012476 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8012412:	2308      	movs	r3, #8
 8012414:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8012416:	2308      	movs	r3, #8
 8012418:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	681b      	ldr	r3, [r3, #0]
 801241e:	689b      	ldr	r3, [r3, #8]
 8012420:	0e5b      	lsrs	r3, r3, #25
 8012422:	b2db      	uxtb	r3, r3
 8012424:	f003 0307 	and.w	r3, r3, #7
 8012428:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	689b      	ldr	r3, [r3, #8]
 8012430:	0f5b      	lsrs	r3, r3, #29
 8012432:	b2db      	uxtb	r3, r3
 8012434:	f003 0307 	and.w	r3, r3, #7
 8012438:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801243a:	7bbb      	ldrb	r3, [r7, #14]
 801243c:	7b3a      	ldrb	r2, [r7, #12]
 801243e:	4911      	ldr	r1, [pc, #68]	@ (8012484 <UARTEx_SetNbDataToProcess+0x94>)
 8012440:	5c8a      	ldrb	r2, [r1, r2]
 8012442:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8012446:	7b3a      	ldrb	r2, [r7, #12]
 8012448:	490f      	ldr	r1, [pc, #60]	@ (8012488 <UARTEx_SetNbDataToProcess+0x98>)
 801244a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801244c:	fb93 f3f2 	sdiv	r3, r3, r2
 8012450:	b29a      	uxth	r2, r3
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012458:	7bfb      	ldrb	r3, [r7, #15]
 801245a:	7b7a      	ldrb	r2, [r7, #13]
 801245c:	4909      	ldr	r1, [pc, #36]	@ (8012484 <UARTEx_SetNbDataToProcess+0x94>)
 801245e:	5c8a      	ldrb	r2, [r1, r2]
 8012460:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8012464:	7b7a      	ldrb	r2, [r7, #13]
 8012466:	4908      	ldr	r1, [pc, #32]	@ (8012488 <UARTEx_SetNbDataToProcess+0x98>)
 8012468:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801246a:	fb93 f3f2 	sdiv	r3, r3, r2
 801246e:	b29a      	uxth	r2, r3
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8012476:	bf00      	nop
 8012478:	3714      	adds	r7, #20
 801247a:	46bd      	mov	sp, r7
 801247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012480:	4770      	bx	lr
 8012482:	bf00      	nop
 8012484:	08014f40 	.word	0x08014f40
 8012488:	08014f48 	.word	0x08014f48

0801248c <arm_mat_add_f32>:
#else
arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 801248c:	b480      	push	{r7}
 801248e:	b08b      	sub	sp, #44	@ 0x2c
 8012490:	af00      	add	r7, sp, #0
 8012492:	60f8      	str	r0, [r7, #12]
 8012494:	60b9      	str	r1, [r7, #8]
 8012496:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 8012498:	68fb      	ldr	r3, [r7, #12]
 801249a:	685b      	ldr	r3, [r3, #4]
 801249c:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 801249e:	68bb      	ldr	r3, [r7, #8]
 80124a0:	685b      	ldr	r3, [r3, #4]
 80124a2:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 80124a4:	687b      	ldr	r3, [r7, #4]
 80124a6:	685b      	ldr	r3, [r3, #4]
 80124a8:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 80124aa:	68fb      	ldr	r3, [r7, #12]
 80124ac:	881b      	ldrh	r3, [r3, #0]
 80124ae:	461a      	mov	r2, r3
 80124b0:	68fb      	ldr	r3, [r7, #12]
 80124b2:	885b      	ldrh	r3, [r3, #2]
 80124b4:	fb02 f303 	mul.w	r3, r2, r3
 80124b8:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 80124ba:	697b      	ldr	r3, [r7, #20]
 80124bc:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 80124be:	e013      	b.n	80124e8 <arm_mat_add_f32+0x5c>
    {
      /* C(m,n) = A(m,n) + B(m,n) */

      /* Add and store result in destination buffer. */
      *pOut++ = *pInA++ + *pInB++;
 80124c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124c2:	1d1a      	adds	r2, r3, #4
 80124c4:	627a      	str	r2, [r7, #36]	@ 0x24
 80124c6:	ed93 7a00 	vldr	s14, [r3]
 80124ca:	6a3b      	ldr	r3, [r7, #32]
 80124cc:	1d1a      	adds	r2, r3, #4
 80124ce:	623a      	str	r2, [r7, #32]
 80124d0:	edd3 7a00 	vldr	s15, [r3]
 80124d4:	69fb      	ldr	r3, [r7, #28]
 80124d6:	1d1a      	adds	r2, r3, #4
 80124d8:	61fa      	str	r2, [r7, #28]
 80124da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80124de:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 80124e2:	69bb      	ldr	r3, [r7, #24]
 80124e4:	3b01      	subs	r3, #1
 80124e6:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 80124e8:	69bb      	ldr	r3, [r7, #24]
 80124ea:	2b00      	cmp	r3, #0
 80124ec:	d1e8      	bne.n	80124c0 <arm_mat_add_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 80124ee:	2300      	movs	r3, #0
 80124f0:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 80124f2:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 80124f6:	4618      	mov	r0, r3
 80124f8:	372c      	adds	r7, #44	@ 0x2c
 80124fa:	46bd      	mov	sp, r7
 80124fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012500:	4770      	bx	lr

08012502 <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 8012502:	b480      	push	{r7}
 8012504:	b085      	sub	sp, #20
 8012506:	af00      	add	r7, sp, #0
 8012508:	60f8      	str	r0, [r7, #12]
 801250a:	607b      	str	r3, [r7, #4]
 801250c:	460b      	mov	r3, r1
 801250e:	817b      	strh	r3, [r7, #10]
 8012510:	4613      	mov	r3, r2
 8012512:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 8012514:	68fb      	ldr	r3, [r7, #12]
 8012516:	897a      	ldrh	r2, [r7, #10]
 8012518:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 801251a:	68fb      	ldr	r3, [r7, #12]
 801251c:	893a      	ldrh	r2, [r7, #8]
 801251e:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 8012520:	68fb      	ldr	r3, [r7, #12]
 8012522:	687a      	ldr	r2, [r7, #4]
 8012524:	605a      	str	r2, [r3, #4]
}
 8012526:	bf00      	nop
 8012528:	3714      	adds	r7, #20
 801252a:	46bd      	mov	sp, r7
 801252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012530:	4770      	bx	lr

08012532 <arm_mat_inverse_f32>:
                   - \ref ARM_MATH_SINGULAR      : Input matrix is found to be singular (non-invertible)
 */
arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 8012532:	b480      	push	{r7}
 8012534:	b0bb      	sub	sp, #236	@ 0xec
 8012536:	af00      	add	r7, sp, #0
 8012538:	6078      	str	r0, [r7, #4]
 801253a:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 801253c:	687b      	ldr	r3, [r7, #4]
 801253e:	685b      	ldr	r3, [r3, #4]
 8012540:	667b      	str	r3, [r7, #100]	@ 0x64
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8012542:	683b      	ldr	r3, [r7, #0]
 8012544:	685b      	ldr	r3, [r3, #4]
 8012546:	663b      	str	r3, [r7, #96]	@ 0x60
  
  float32_t *pTmp;
  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 8012548:	687b      	ldr	r3, [r7, #4]
 801254a:	881b      	ldrh	r3, [r3, #0]
 801254c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	885b      	ldrh	r3, [r3, #2]
 8012552:	65bb      	str	r3, [r7, #88]	@ 0x58


  float32_t pivot = 0.0f, newPivot=0.0f;                /* Temporary input values  */
 8012554:	f04f 0300 	mov.w	r3, #0
 8012558:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 801255c:	f04f 0300 	mov.w	r3, #0
 8012560:	657b      	str	r3, [r7, #84]	@ 0x54
  uint32_t selectedRow,pivotRow,i, rowNb, rowCnt, flag = 0U, j,column;      /* loop counters */
 8012562:	2300      	movs	r3, #0
 8012564:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
     *      8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).
     *         Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).
     *----------------------------------------------------------------------------------------------------------------*/

    /* Working pointer for destination matrix */
    pTmp = pOut;
 8012568:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801256a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

    /* Loop over the number of rows */
    rowCnt = numRows;
 801256e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012570:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Making the destination matrix as identity matrix */
    while (rowCnt > 0U)
 8012574:	e03b      	b.n	80125ee <arm_mat_inverse_f32+0xbc>
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
 8012576:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8012578:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 801257c:	1ad3      	subs	r3, r2, r3
 801257e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 8012582:	e00c      	b.n	801259e <arm_mat_inverse_f32+0x6c>
      {
        *pTmp++ = 0.0f;
 8012584:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012588:	1d1a      	adds	r2, r3, #4
 801258a:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 801258e:	f04f 0200 	mov.w	r2, #0
 8012592:	601a      	str	r2, [r3, #0]
        j--;
 8012594:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8012598:	3b01      	subs	r3, #1
 801259a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 801259e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80125a2:	2b00      	cmp	r3, #0
 80125a4:	d1ee      	bne.n	8012584 <arm_mat_inverse_f32+0x52>
      }

      /* Writing all ones in the diagonal of the destination matrix */
      *pTmp++ = 1.0f;
 80125a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80125aa:	1d1a      	adds	r2, r3, #4
 80125ac:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 80125b0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80125b4:	601a      	str	r2, [r3, #0]

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1U;
 80125b6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80125ba:	3b01      	subs	r3, #1
 80125bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 80125c0:	e00c      	b.n	80125dc <arm_mat_inverse_f32+0xaa>
      {
        *pTmp++ = 0.0f;
 80125c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80125c6:	1d1a      	adds	r2, r3, #4
 80125c8:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 80125cc:	f04f 0200 	mov.w	r2, #0
 80125d0:	601a      	str	r2, [r3, #0]
        j--;
 80125d2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80125d6:	3b01      	subs	r3, #1
 80125d8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 80125dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80125e0:	2b00      	cmp	r3, #0
 80125e2:	d1ee      	bne.n	80125c2 <arm_mat_inverse_f32+0x90>
      }

      /* Decrement loop counter */
      rowCnt--;
 80125e4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80125e8:	3b01      	subs	r3, #1
 80125ea:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    while (rowCnt > 0U)
 80125ee:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	d1bf      	bne.n	8012576 <arm_mat_inverse_f32+0x44>

    /* Loop over the number of columns of the input matrix.
       All the elements in each column are processed by the row operations */

    /* Index modifier to navigate through the columns */
    for(column = 0U; column < numCols; column++)
 80125f6:	2300      	movs	r3, #0
 80125f8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80125fc:	e2c7      	b.n	8012b8e <arm_mat_inverse_f32+0x65c>
      /* Check if the pivot element is zero..
       * If it is zero then interchange the row with non zero row below.
       * If there is no non zero element to replace in the rows below,
       * then the matrix is Singular. */

      pivotRow = column;
 80125fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012602:	653b      	str	r3, [r7, #80]	@ 0x50

      /* Temporary variable to hold the pivot value */
      pTmp = ELEM(pSrc,column,column) ;
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	685a      	ldr	r2, [r3, #4]
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	885b      	ldrh	r3, [r3, #2]
 801260c:	3301      	adds	r3, #1
 801260e:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 8012612:	fb01 f303 	mul.w	r3, r1, r3
 8012616:	009b      	lsls	r3, r3, #2
 8012618:	4413      	add	r3, r2
 801261a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
      pivot = *pTmp;
 801261e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012622:	681b      	ldr	r3, [r3, #0]
 8012624:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      selectedRow = column;
 8012628:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 801262c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      /* Find maximum pivot in column */
      
        /* Loop over the number rows present below */

      for (rowNb = column+1; rowNb < numRows; rowNb++)
 8012630:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012634:	3301      	adds	r3, #1
 8012636:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 801263a:	e02c      	b.n	8012696 <arm_mat_inverse_f32+0x164>
      {
          /* Update the input and destination pointers */
          pTmp = ELEM(pSrc,rowNb,column);
 801263c:	687b      	ldr	r3, [r7, #4]
 801263e:	685a      	ldr	r2, [r3, #4]
 8012640:	687b      	ldr	r3, [r7, #4]
 8012642:	885b      	ldrh	r3, [r3, #2]
 8012644:	4619      	mov	r1, r3
 8012646:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801264a:	fb03 f101 	mul.w	r1, r3, r1
 801264e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012652:	440b      	add	r3, r1
 8012654:	009b      	lsls	r3, r3, #2
 8012656:	4413      	add	r3, r2
 8012658:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
          newPivot = *pTmp;
 801265c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012660:	681b      	ldr	r3, [r3, #0]
 8012662:	657b      	str	r3, [r7, #84]	@ 0x54
          if (fabsf(newPivot) > fabsf(pivot))
 8012664:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8012668:	eeb0 7ae7 	vabs.f32	s14, s15
 801266c:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8012670:	eef0 7ae7 	vabs.f32	s15, s15
 8012674:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801267c:	dd06      	ble.n	801268c <arm_mat_inverse_f32+0x15a>
          {
            selectedRow = rowNb; 
 801267e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8012682:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
            pivot = newPivot;
 8012686:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012688:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      for (rowNb = column+1; rowNb < numRows; rowNb++)
 801268c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8012690:	3301      	adds	r3, #1
 8012692:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8012696:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 801269a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801269c:	429a      	cmp	r2, r3
 801269e:	d3cd      	bcc.n	801263c <arm_mat_inverse_f32+0x10a>
          }
      }
        
      /* Check if there is a non zero pivot element to
       * replace in the rows below */
      if ((pivot != 0.0f) && (selectedRow != column))
 80126a0:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 80126a4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80126a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80126ac:	f000 809b 	beq.w	80127e6 <arm_mat_inverse_f32+0x2b4>
 80126b0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80126b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80126b8:	429a      	cmp	r2, r3
 80126ba:	f000 8094 	beq.w	80127e6 <arm_mat_inverse_f32+0x2b4>
      {
            
            SWAP_ROWS_F32(pSrc,column, pivotRow,selectedRow);
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	685b      	ldr	r3, [r3, #4]
 80126c2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	685b      	ldr	r3, [r3, #4]
 80126ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	885b      	ldrh	r3, [r3, #2]
 80126d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80126d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80126d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80126da:	1ad3      	subs	r3, r2, r3
 80126dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80126de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80126e0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80126e2:	fb03 f202 	mul.w	r2, r3, r2
 80126e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80126ea:	4413      	add	r3, r2
 80126ec:	009b      	lsls	r3, r3, #2
 80126ee:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80126f2:	4413      	add	r3, r2
 80126f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80126f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80126fa:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80126fe:	fb03 f202 	mul.w	r2, r3, r2
 8012702:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012706:	4413      	add	r3, r2
 8012708:	009b      	lsls	r3, r3, #2
 801270a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 801270e:	4413      	add	r3, r2
 8012710:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8012714:	2300      	movs	r3, #0
 8012716:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 801271a:	e018      	b.n	801274e <arm_mat_inverse_f32+0x21c>
 801271c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012720:	681b      	ldr	r3, [r3, #0]
 8012722:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012724:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012728:	1d1a      	adds	r2, r3, #4
 801272a:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 801272e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8012732:	6812      	ldr	r2, [r2, #0]
 8012734:	601a      	str	r2, [r3, #0]
 8012736:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801273a:	1d1a      	adds	r2, r3, #4
 801273c:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8012740:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012742:	601a      	str	r2, [r3, #0]
 8012744:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8012748:	3301      	adds	r3, #1
 801274a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 801274e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8012752:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012754:	429a      	cmp	r2, r3
 8012756:	dbe1      	blt.n	801271c <arm_mat_inverse_f32+0x1ea>
            SWAP_ROWS_F32(pDst,0, pivotRow,selectedRow);
 8012758:	683b      	ldr	r3, [r7, #0]
 801275a:	685b      	ldr	r3, [r3, #4]
 801275c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8012760:	683b      	ldr	r3, [r7, #0]
 8012762:	685b      	ldr	r3, [r3, #4]
 8012764:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012768:	683b      	ldr	r3, [r7, #0]
 801276a:	885b      	ldrh	r3, [r3, #2]
 801276c:	647b      	str	r3, [r7, #68]	@ 0x44
 801276e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012770:	643b      	str	r3, [r7, #64]	@ 0x40
 8012772:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012774:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012776:	fb02 f303 	mul.w	r3, r2, r3
 801277a:	009b      	lsls	r3, r3, #2
 801277c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8012780:	4413      	add	r3, r2
 8012782:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8012786:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012788:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 801278c:	fb02 f303 	mul.w	r3, r2, r3
 8012790:	009b      	lsls	r3, r3, #2
 8012792:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8012796:	4413      	add	r3, r2
 8012798:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801279c:	2300      	movs	r3, #0
 801279e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80127a2:	e018      	b.n	80127d6 <arm_mat_inverse_f32+0x2a4>
 80127a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80127a8:	681b      	ldr	r3, [r3, #0]
 80127aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80127ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80127b0:	1d1a      	adds	r2, r3, #4
 80127b2:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80127b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80127ba:	6812      	ldr	r2, [r2, #0]
 80127bc:	601a      	str	r2, [r3, #0]
 80127be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80127c2:	1d1a      	adds	r2, r3, #4
 80127c4:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80127c8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80127ca:	601a      	str	r2, [r3, #0]
 80127cc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80127d0:	3301      	adds	r3, #1
 80127d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80127d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80127da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80127dc:	429a      	cmp	r2, r3
 80127de:	dbe1      	blt.n	80127a4 <arm_mat_inverse_f32+0x272>

    
            /* Flag to indicate whether exchange is done or not */
            flag = 1U;
 80127e0:	2301      	movs	r3, #1
 80127e2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc

      
      

      /* Update the status if the matrix is singular */
      if ((flag != 1U) && (pivot == 0.0f))
 80127e6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80127ea:	2b01      	cmp	r3, #1
 80127ec:	d009      	beq.n	8012802 <arm_mat_inverse_f32+0x2d0>
 80127ee:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 80127f2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80127f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127fa:	d102      	bne.n	8012802 <arm_mat_inverse_f32+0x2d0>
      {
        return ARM_MATH_SINGULAR;
 80127fc:	f06f 0304 	mvn.w	r3, #4
 8012800:	e208      	b.n	8012c14 <arm_mat_inverse_f32+0x6e2>
      }

     
      /* Pivot element of the row */
      pivot = 1.0f / pivot;
 8012802:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8012806:	ed97 7a38 	vldr	s14, [r7, #224]	@ 0xe0
 801280a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801280e:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0

      SCALE_ROW_F32(pSrc,column,pivot,pivotRow);
 8012812:	687b      	ldr	r3, [r7, #4]
 8012814:	685b      	ldr	r3, [r3, #4]
 8012816:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801281a:	687b      	ldr	r3, [r7, #4]
 801281c:	885b      	ldrh	r3, [r3, #2]
 801281e:	637b      	str	r3, [r7, #52]	@ 0x34
 8012820:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012822:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012826:	1ad3      	subs	r3, r2, r3
 8012828:	633b      	str	r3, [r7, #48]	@ 0x30
 801282a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801282c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801282e:	fb03 f202 	mul.w	r2, r3, r2
 8012832:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012836:	4413      	add	r3, r2
 8012838:	009b      	lsls	r3, r3, #2
 801283a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 801283e:	4413      	add	r3, r2
 8012840:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012844:	2300      	movs	r3, #0
 8012846:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 801284a:	e011      	b.n	8012870 <arm_mat_inverse_f32+0x33e>
 801284c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012850:	1d1a      	adds	r2, r3, #4
 8012852:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 8012856:	ed93 7a00 	vldr	s14, [r3]
 801285a:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 801285e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012862:	edc3 7a00 	vstr	s15, [r3]
 8012866:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801286a:	3301      	adds	r3, #1
 801286c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8012870:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8012874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012876:	429a      	cmp	r2, r3
 8012878:	dbe8      	blt.n	801284c <arm_mat_inverse_f32+0x31a>
      SCALE_ROW_F32(pDst,0,pivot,pivotRow);
 801287a:	683b      	ldr	r3, [r7, #0]
 801287c:	685b      	ldr	r3, [r3, #4]
 801287e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012882:	683b      	ldr	r3, [r7, #0]
 8012884:	885b      	ldrh	r3, [r3, #2]
 8012886:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801288a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801288c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801288e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012890:	fb02 f303 	mul.w	r3, r2, r3
 8012894:	009b      	lsls	r3, r3, #2
 8012896:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 801289a:	4413      	add	r3, r2
 801289c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80128a0:	2300      	movs	r3, #0
 80128a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80128a6:	e011      	b.n	80128cc <arm_mat_inverse_f32+0x39a>
 80128a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80128ac:	1d1a      	adds	r2, r3, #4
 80128ae:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 80128b2:	ed93 7a00 	vldr	s14, [r3]
 80128b6:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 80128ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80128be:	edc3 7a00 	vstr	s15, [r3]
 80128c2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80128c6:	3301      	adds	r3, #1
 80128c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80128cc:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80128d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80128d2:	429a      	cmp	r2, r3
 80128d4:	dbe8      	blt.n	80128a8 <arm_mat_inverse_f32+0x376>

      
      /* Replace the rows with the sum of that row and a multiple of row i
       * so that each new element in column i above row i is zero.*/

      rowNb = 0;
 80128d6:	2300      	movs	r3, #0
 80128d8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      for (;rowNb < pivotRow; rowNb++)
 80128dc:	e0ae      	b.n	8012a3c <arm_mat_inverse_f32+0x50a>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	685a      	ldr	r2, [r3, #4]
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	885b      	ldrh	r3, [r3, #2]
 80128e6:	4619      	mov	r1, r3
 80128e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80128ec:	fb03 f101 	mul.w	r1, r3, r1
 80128f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80128f4:	440b      	add	r3, r1
 80128f6:	009b      	lsls	r3, r3, #2
 80128f8:	4413      	add	r3, r2
 80128fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
           pivot = *pTmp;
 80128fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012902:	681b      	ldr	r3, [r3, #0]
 8012904:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 8012908:	687b      	ldr	r3, [r7, #4]
 801290a:	685b      	ldr	r3, [r3, #4]
 801290c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	685b      	ldr	r3, [r3, #4]
 8012914:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	885b      	ldrh	r3, [r3, #2]
 801291c:	617b      	str	r3, [r7, #20]
 801291e:	697a      	ldr	r2, [r7, #20]
 8012920:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012924:	1ad3      	subs	r3, r2, r3
 8012926:	613b      	str	r3, [r7, #16]
 8012928:	697b      	ldr	r3, [r7, #20]
 801292a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 801292e:	fb03 f202 	mul.w	r2, r3, r2
 8012932:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012936:	4413      	add	r3, r2
 8012938:	009b      	lsls	r3, r3, #2
 801293a:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 801293e:	4413      	add	r3, r2
 8012940:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8012944:	697b      	ldr	r3, [r7, #20]
 8012946:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012948:	fb03 f202 	mul.w	r2, r3, r2
 801294c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012950:	4413      	add	r3, r2
 8012952:	009b      	lsls	r3, r3, #2
 8012954:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8012958:	4413      	add	r3, r2
 801295a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801295e:	2300      	movs	r3, #0
 8012960:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012964:	e01a      	b.n	801299c <arm_mat_inverse_f32+0x46a>
 8012966:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801296a:	1d1a      	adds	r2, r3, #4
 801296c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8012970:	ed93 7a00 	vldr	s14, [r3]
 8012974:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8012978:	ee67 7a27 	vmul.f32	s15, s14, s15
 801297c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8012980:	1d1a      	adds	r2, r3, #4
 8012982:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8012986:	ed93 7a00 	vldr	s14, [r3]
 801298a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801298e:	edc3 7a00 	vstr	s15, [r3]
 8012992:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012996:	3301      	adds	r3, #1
 8012998:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801299c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80129a0:	693b      	ldr	r3, [r7, #16]
 80129a2:	429a      	cmp	r2, r3
 80129a4:	dbdf      	blt.n	8012966 <arm_mat_inverse_f32+0x434>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 80129a6:	683b      	ldr	r3, [r7, #0]
 80129a8:	685b      	ldr	r3, [r3, #4]
 80129aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80129ae:	683b      	ldr	r3, [r7, #0]
 80129b0:	685b      	ldr	r3, [r3, #4]
 80129b2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80129b6:	683b      	ldr	r3, [r7, #0]
 80129b8:	885b      	ldrh	r3, [r3, #2]
 80129ba:	60fb      	str	r3, [r7, #12]
 80129bc:	68fb      	ldr	r3, [r7, #12]
 80129be:	60bb      	str	r3, [r7, #8]
 80129c0:	68fb      	ldr	r3, [r7, #12]
 80129c2:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80129c6:	fb02 f303 	mul.w	r3, r2, r3
 80129ca:	009b      	lsls	r3, r3, #2
 80129cc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80129d0:	4413      	add	r3, r2
 80129d2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80129d6:	68fb      	ldr	r3, [r7, #12]
 80129d8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80129da:	fb02 f303 	mul.w	r3, r2, r3
 80129de:	009b      	lsls	r3, r3, #2
 80129e0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80129e4:	4413      	add	r3, r2
 80129e6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80129ea:	2300      	movs	r3, #0
 80129ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80129f0:	e01a      	b.n	8012a28 <arm_mat_inverse_f32+0x4f6>
 80129f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80129f6:	1d1a      	adds	r2, r3, #4
 80129f8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80129fc:	ed93 7a00 	vldr	s14, [r3]
 8012a00:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8012a04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012a08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012a0c:	1d1a      	adds	r2, r3, #4
 8012a0e:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8012a12:	ed93 7a00 	vldr	s14, [r3]
 8012a16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012a1a:	edc3 7a00 	vstr	s15, [r3]
 8012a1e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8012a22:	3301      	adds	r3, #1
 8012a24:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8012a28:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8012a2c:	68bb      	ldr	r3, [r7, #8]
 8012a2e:	429a      	cmp	r2, r3
 8012a30:	dbdf      	blt.n	80129f2 <arm_mat_inverse_f32+0x4c0>
      for (;rowNb < pivotRow; rowNb++)
 8012a32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8012a36:	3301      	adds	r3, #1
 8012a38:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8012a3c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8012a40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012a42:	429a      	cmp	r2, r3
 8012a44:	f4ff af4b 	bcc.w	80128de <arm_mat_inverse_f32+0x3ac>


      }

      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 8012a48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012a4a:	3301      	adds	r3, #1
 8012a4c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8012a50:	e092      	b.n	8012b78 <arm_mat_inverse_f32+0x646>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 8012a52:	687b      	ldr	r3, [r7, #4]
 8012a54:	685a      	ldr	r2, [r3, #4]
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	885b      	ldrh	r3, [r3, #2]
 8012a5a:	4619      	mov	r1, r3
 8012a5c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8012a60:	fb03 f101 	mul.w	r1, r3, r1
 8012a64:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012a68:	440b      	add	r3, r1
 8012a6a:	009b      	lsls	r3, r3, #2
 8012a6c:	4413      	add	r3, r2
 8012a6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
           pivot = *pTmp;
 8012a72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012a76:	681b      	ldr	r3, [r3, #0]
 8012a78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	685b      	ldr	r3, [r3, #4]
 8012a80:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	685b      	ldr	r3, [r3, #4]
 8012a86:	677b      	str	r3, [r7, #116]	@ 0x74
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	885b      	ldrh	r3, [r3, #2]
 8012a8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8012a8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012a90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012a94:	1ad3      	subs	r3, r2, r3
 8012a96:	623b      	str	r3, [r7, #32]
 8012a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a9a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8012a9e:	fb03 f202 	mul.w	r2, r3, r2
 8012aa2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012aa6:	4413      	add	r3, r2
 8012aa8:	009b      	lsls	r3, r3, #2
 8012aaa:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8012aac:	4413      	add	r3, r2
 8012aae:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ab2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012ab4:	fb03 f202 	mul.w	r2, r3, r2
 8012ab8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012abc:	4413      	add	r3, r2
 8012abe:	009b      	lsls	r3, r3, #2
 8012ac0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8012ac2:	4413      	add	r3, r2
 8012ac4:	677b      	str	r3, [r7, #116]	@ 0x74
 8012ac6:	2300      	movs	r3, #0
 8012ac8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012aca:	e014      	b.n	8012af6 <arm_mat_inverse_f32+0x5c4>
 8012acc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012ace:	1d1a      	adds	r2, r3, #4
 8012ad0:	677a      	str	r2, [r7, #116]	@ 0x74
 8012ad2:	ed93 7a00 	vldr	s14, [r3]
 8012ad6:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8012ada:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012ade:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012ae0:	1d1a      	adds	r2, r3, #4
 8012ae2:	67ba      	str	r2, [r7, #120]	@ 0x78
 8012ae4:	ed93 7a00 	vldr	s14, [r3]
 8012ae8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012aec:	edc3 7a00 	vstr	s15, [r3]
 8012af0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012af2:	3301      	adds	r3, #1
 8012af4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8012af6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8012af8:	6a3b      	ldr	r3, [r7, #32]
 8012afa:	429a      	cmp	r2, r3
 8012afc:	dbe6      	blt.n	8012acc <arm_mat_inverse_f32+0x59a>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 8012afe:	683b      	ldr	r3, [r7, #0]
 8012b00:	685b      	ldr	r3, [r3, #4]
 8012b02:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012b04:	683b      	ldr	r3, [r7, #0]
 8012b06:	685b      	ldr	r3, [r3, #4]
 8012b08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012b0a:	683b      	ldr	r3, [r7, #0]
 8012b0c:	885b      	ldrh	r3, [r3, #2]
 8012b0e:	61fb      	str	r3, [r7, #28]
 8012b10:	69fb      	ldr	r3, [r7, #28]
 8012b12:	61bb      	str	r3, [r7, #24]
 8012b14:	69fb      	ldr	r3, [r7, #28]
 8012b16:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8012b1a:	fb02 f303 	mul.w	r3, r2, r3
 8012b1e:	009b      	lsls	r3, r3, #2
 8012b20:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8012b22:	4413      	add	r3, r2
 8012b24:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012b26:	69fb      	ldr	r3, [r7, #28]
 8012b28:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012b2a:	fb02 f303 	mul.w	r3, r2, r3
 8012b2e:	009b      	lsls	r3, r3, #2
 8012b30:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012b32:	4413      	add	r3, r2
 8012b34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012b36:	2300      	movs	r3, #0
 8012b38:	673b      	str	r3, [r7, #112]	@ 0x70
 8012b3a:	e014      	b.n	8012b66 <arm_mat_inverse_f32+0x634>
 8012b3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012b3e:	1d1a      	adds	r2, r3, #4
 8012b40:	66ba      	str	r2, [r7, #104]	@ 0x68
 8012b42:	ed93 7a00 	vldr	s14, [r3]
 8012b46:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8012b4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012b4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012b50:	1d1a      	adds	r2, r3, #4
 8012b52:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8012b54:	ed93 7a00 	vldr	s14, [r3]
 8012b58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012b5c:	edc3 7a00 	vstr	s15, [r3]
 8012b60:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012b62:	3301      	adds	r3, #1
 8012b64:	673b      	str	r3, [r7, #112]	@ 0x70
 8012b66:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8012b68:	69bb      	ldr	r3, [r7, #24]
 8012b6a:	429a      	cmp	r2, r3
 8012b6c:	dbe6      	blt.n	8012b3c <arm_mat_inverse_f32+0x60a>
      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 8012b6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8012b72:	3301      	adds	r3, #1
 8012b74:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8012b78:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8012b7c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012b7e:	429a      	cmp	r2, r3
 8012b80:	f4ff af67 	bcc.w	8012a52 <arm_mat_inverse_f32+0x520>
    for(column = 0U; column < numCols; column++)
 8012b84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012b88:	3301      	adds	r3, #1
 8012b8a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8012b8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8012b92:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012b94:	429a      	cmp	r2, r3
 8012b96:	f4ff ad32 	bcc.w	80125fe <arm_mat_inverse_f32+0xcc>
      }

    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8012b9a:	2300      	movs	r3, #0
 8012b9c:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

    if ((flag != 1U) && (pivot == 0.0f))
 8012ba0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8012ba4:	2b01      	cmp	r3, #1
 8012ba6:	d033      	beq.n	8012c10 <arm_mat_inverse_f32+0x6de>
 8012ba8:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8012bac:	eef5 7a40 	vcmp.f32	s15, #0.0
 8012bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bb4:	d12c      	bne.n	8012c10 <arm_mat_inverse_f32+0x6de>
    {
      pIn = pSrc->pData;
 8012bb6:	687b      	ldr	r3, [r7, #4]
 8012bb8:	685b      	ldr	r3, [r3, #4]
 8012bba:	667b      	str	r3, [r7, #100]	@ 0x64
      for (i = 0; i < numRows * numCols; i++)
 8012bbc:	2300      	movs	r3, #0
 8012bbe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8012bc2:	e010      	b.n	8012be6 <arm_mat_inverse_f32+0x6b4>
      {
        if (pIn[i] != 0.0f)
 8012bc4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8012bc8:	009b      	lsls	r3, r3, #2
 8012bca:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012bcc:	4413      	add	r3, r2
 8012bce:	edd3 7a00 	vldr	s15, [r3]
 8012bd2:	eef5 7a40 	vcmp.f32	s15, #0.0
 8012bd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bda:	d10d      	bne.n	8012bf8 <arm_mat_inverse_f32+0x6c6>
      for (i = 0; i < numRows * numCols; i++)
 8012bdc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8012be0:	3301      	adds	r3, #1
 8012be2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8012be6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012be8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8012bea:	fb02 f303 	mul.w	r3, r2, r3
 8012bee:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 8012bf2:	429a      	cmp	r2, r3
 8012bf4:	d3e6      	bcc.n	8012bc4 <arm_mat_inverse_f32+0x692>
 8012bf6:	e000      	b.n	8012bfa <arm_mat_inverse_f32+0x6c8>
            break;
 8012bf8:	bf00      	nop
      }

      if (i == numRows * numCols)
 8012bfa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012bfc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8012bfe:	fb02 f303 	mul.w	r3, r2, r3
 8012c02:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 8012c06:	429a      	cmp	r2, r3
 8012c08:	d102      	bne.n	8012c10 <arm_mat_inverse_f32+0x6de>
        status = ARM_MATH_SINGULAR;
 8012c0a:	23fb      	movs	r3, #251	@ 0xfb
 8012c0c:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
    }
  }

  /* Return to application */
  return (status);
 8012c10:	f997 30c3 	ldrsb.w	r3, [r7, #195]	@ 0xc3
}
 8012c14:	4618      	mov	r0, r3
 8012c16:	37ec      	adds	r7, #236	@ 0xec
 8012c18:	46bd      	mov	sp, r7
 8012c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c1e:	4770      	bx	lr

08012c20 <arm_mat_mult_f32>:
 */
arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 8012c20:	b480      	push	{r7}
 8012c22:	b093      	sub	sp, #76	@ 0x4c
 8012c24:	af00      	add	r7, sp, #0
 8012c26:	60f8      	str	r0, [r7, #12]
 8012c28:	60b9      	str	r1, [r7, #8]
 8012c2a:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 8012c2c:	68fb      	ldr	r3, [r7, #12]
 8012c2e:	685b      	ldr	r3, [r3, #4]
 8012c30:	647b      	str	r3, [r7, #68]	@ 0x44
  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 8012c32:	68bb      	ldr	r3, [r7, #8]
 8012c34:	685b      	ldr	r3, [r3, #4]
 8012c36:	643b      	str	r3, [r7, #64]	@ 0x40
  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 8012c38:	68fb      	ldr	r3, [r7, #12]
 8012c3a:	685b      	ldr	r3, [r3, #4]
 8012c3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 8012c3e:	68bb      	ldr	r3, [r7, #8]
 8012c40:	685b      	ldr	r3, [r3, #4]
 8012c42:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 8012c44:	687b      	ldr	r3, [r7, #4]
 8012c46:	685b      	ldr	r3, [r3, #4]
 8012c48:	61fb      	str	r3, [r7, #28]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 8012c4a:	68fb      	ldr	r3, [r7, #12]
 8012c4c:	881b      	ldrh	r3, [r3, #0]
 8012c4e:	837b      	strh	r3, [r7, #26]
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 8012c50:	68bb      	ldr	r3, [r7, #8]
 8012c52:	885b      	ldrh	r3, [r3, #2]
 8012c54:	833b      	strh	r3, [r7, #24]
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 8012c56:	68fb      	ldr	r3, [r7, #12]
 8012c58:	885b      	ldrh	r3, [r3, #2]
 8012c5a:	82fb      	strh	r3, [r7, #22]
  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 8012c5c:	2300      	movs	r3, #0
 8012c5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012c60:	8b7b      	ldrh	r3, [r7, #26]
 8012c62:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of row being processed */
      px = pOut + i;
 8012c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c66:	009b      	lsls	r3, r3, #2
 8012c68:	69fa      	ldr	r2, [r7, #28]
 8012c6a:	4413      	add	r3, r2
 8012c6c:	63bb      	str	r3, [r7, #56]	@ 0x38

      /* For every row wise process, column loop counter is to be initiated */
      col = numColsB;
 8012c6e:	8b3b      	ldrh	r3, [r7, #24]
 8012c70:	633b      	str	r3, [r7, #48]	@ 0x30

      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
      pIn2 = pSrcB->pData;
 8012c72:	68bb      	ldr	r3, [r7, #8]
 8012c74:	685b      	ldr	r3, [r3, #4]
 8012c76:	643b      	str	r3, [r7, #64]	@ 0x40

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 8012c78:	f04f 0300 	mov.w	r3, #0
 8012c7c:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Initialize pointer pIn1 to point to starting address of column being processed */
        pIn1 = pInA;
 8012c7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012c80:	647b      	str	r3, [r7, #68]	@ 0x44
        colCnt = numColsA % 0x4U;

#else

        /* Initialize cntCnt with number of columns */
        colCnt = numColsA;
 8012c82:	8afb      	ldrh	r3, [r7, #22]
 8012c84:	627b      	str	r3, [r7, #36]	@ 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

        while (colCnt > 0U)
 8012c86:	e017      	b.n	8012cb8 <arm_mat_mult_f32+0x98>
        {
          /* c(m,p) = a(m,1) * b(1,p) + a(m,2) * b(2,p) + .... + a(m,n) * b(n,p) */

          /* Perform the multiply-accumulates */
          sum += *pIn1++ * *pIn2;
 8012c88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012c8a:	1d1a      	adds	r2, r3, #4
 8012c8c:	647a      	str	r2, [r7, #68]	@ 0x44
 8012c8e:	ed93 7a00 	vldr	s14, [r3]
 8012c92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012c94:	edd3 7a00 	vldr	s15, [r3]
 8012c98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012c9c:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8012ca0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012ca4:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
          pIn2 += numColsB;
 8012ca8:	8b3b      	ldrh	r3, [r7, #24]
 8012caa:	009b      	lsls	r3, r3, #2
 8012cac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012cae:	4413      	add	r3, r2
 8012cb0:	643b      	str	r3, [r7, #64]	@ 0x40

          /* Decrement loop counter */
          colCnt--;
 8012cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cb4:	3b01      	subs	r3, #1
 8012cb6:	627b      	str	r3, [r7, #36]	@ 0x24
        while (colCnt > 0U)
 8012cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cba:	2b00      	cmp	r3, #0
 8012cbc:	d1e4      	bne.n	8012c88 <arm_mat_mult_f32+0x68>
        }

        /* Store result in destination buffer */
        *px++ = sum;
 8012cbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012cc0:	1d1a      	adds	r2, r3, #4
 8012cc2:	63ba      	str	r2, [r7, #56]	@ 0x38
 8012cc4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012cc6:	601a      	str	r2, [r3, #0]

        /* Decrement column loop counter */
        col--;
 8012cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012cca:	3b01      	subs	r3, #1
 8012ccc:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Update pointer pIn2 to point to starting address of next column */
        pIn2 = pInB + (numColsB - col);
 8012cce:	8b3a      	ldrh	r2, [r7, #24]
 8012cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012cd2:	1ad3      	subs	r3, r2, r3
 8012cd4:	009b      	lsls	r3, r3, #2
 8012cd6:	6a3a      	ldr	r2, [r7, #32]
 8012cd8:	4413      	add	r3, r2
 8012cda:	643b      	str	r3, [r7, #64]	@ 0x40

      } while (col > 0U);
 8012cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	d1ca      	bne.n	8012c78 <arm_mat_mult_f32+0x58>

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
 8012ce2:	8b3b      	ldrh	r3, [r7, #24]
 8012ce4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012ce6:	4413      	add	r3, r2
 8012ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pInA = pInA + numColsA;
 8012cea:	8afb      	ldrh	r3, [r7, #22]
 8012cec:	009b      	lsls	r3, r3, #2
 8012cee:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012cf0:	4413      	add	r3, r2
 8012cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Decrement row loop counter */
      row--;
 8012cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012cf6:	3b01      	subs	r3, #1
 8012cf8:	62bb      	str	r3, [r7, #40]	@ 0x28

    } while (row > 0U);
 8012cfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012cfc:	2b00      	cmp	r3, #0
 8012cfe:	d1b1      	bne.n	8012c64 <arm_mat_mult_f32+0x44>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8012d00:	2300      	movs	r3, #0
 8012d02:	757b      	strb	r3, [r7, #21]
  }

  /* Return to application */
  return (status);
 8012d04:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 8012d08:	4618      	mov	r0, r3
 8012d0a:	374c      	adds	r7, #76	@ 0x4c
 8012d0c:	46bd      	mov	sp, r7
 8012d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d12:	4770      	bx	lr

08012d14 <arm_mat_scale_f32>:
#else
arm_status arm_mat_scale_f32(
  const arm_matrix_instance_f32 * pSrc,
        float32_t                 scale,
        arm_matrix_instance_f32 * pDst)
{
 8012d14:	b480      	push	{r7}
 8012d16:	b08b      	sub	sp, #44	@ 0x2c
 8012d18:	af00      	add	r7, sp, #0
 8012d1a:	60f8      	str	r0, [r7, #12]
 8012d1c:	ed87 0a02 	vstr	s0, [r7, #8]
 8012d20:	6079      	str	r1, [r7, #4]
  float32_t *pIn = pSrc->pData;                  /* Input data matrix pointer */
 8012d22:	68fb      	ldr	r3, [r7, #12]
 8012d24:	685b      	ldr	r3, [r3, #4]
 8012d26:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 8012d28:	687b      	ldr	r3, [r7, #4]
 8012d2a:	685b      	ldr	r3, [r3, #4]
 8012d2c:	623b      	str	r3, [r7, #32]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
 8012d2e:	68fb      	ldr	r3, [r7, #12]
 8012d30:	881b      	ldrh	r3, [r3, #0]
 8012d32:	461a      	mov	r2, r3
 8012d34:	68fb      	ldr	r3, [r7, #12]
 8012d36:	885b      	ldrh	r3, [r3, #2]
 8012d38:	fb02 f303 	mul.w	r3, r2, r3
 8012d3c:	61bb      	str	r3, [r7, #24]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 8012d3e:	69bb      	ldr	r3, [r7, #24]
 8012d40:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 8012d42:	e010      	b.n	8012d66 <arm_mat_scale_f32+0x52>
    {
      /* C(m,n) = A(m,n) * scale */

      /* Scale and store result in destination buffer. */
      *pOut++ = (*pIn++) * scale;
 8012d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d46:	1d1a      	adds	r2, r3, #4
 8012d48:	627a      	str	r2, [r7, #36]	@ 0x24
 8012d4a:	ed93 7a00 	vldr	s14, [r3]
 8012d4e:	6a3b      	ldr	r3, [r7, #32]
 8012d50:	1d1a      	adds	r2, r3, #4
 8012d52:	623a      	str	r2, [r7, #32]
 8012d54:	edd7 7a02 	vldr	s15, [r7, #8]
 8012d58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012d5c:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 8012d60:	69fb      	ldr	r3, [r7, #28]
 8012d62:	3b01      	subs	r3, #1
 8012d64:	61fb      	str	r3, [r7, #28]
    while (blkCnt > 0U)
 8012d66:	69fb      	ldr	r3, [r7, #28]
 8012d68:	2b00      	cmp	r3, #0
 8012d6a:	d1eb      	bne.n	8012d44 <arm_mat_scale_f32+0x30>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8012d6c:	2300      	movs	r3, #0
 8012d6e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return to application */
  return (status);
 8012d70:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012d74:	4618      	mov	r0, r3
 8012d76:	372c      	adds	r7, #44	@ 0x2c
 8012d78:	46bd      	mov	sp, r7
 8012d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d7e:	4770      	bx	lr

08012d80 <arm_mat_sub_f32>:
#else
arm_status arm_mat_sub_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 8012d80:	b480      	push	{r7}
 8012d82:	b08b      	sub	sp, #44	@ 0x2c
 8012d84:	af00      	add	r7, sp, #0
 8012d86:	60f8      	str	r0, [r7, #12]
 8012d88:	60b9      	str	r1, [r7, #8]
 8012d8a:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 8012d8c:	68fb      	ldr	r3, [r7, #12]
 8012d8e:	685b      	ldr	r3, [r3, #4]
 8012d90:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 8012d92:	68bb      	ldr	r3, [r7, #8]
 8012d94:	685b      	ldr	r3, [r3, #4]
 8012d96:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	685b      	ldr	r3, [r3, #4]
 8012d9c:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 8012d9e:	68fb      	ldr	r3, [r7, #12]
 8012da0:	881b      	ldrh	r3, [r3, #0]
 8012da2:	461a      	mov	r2, r3
 8012da4:	68fb      	ldr	r3, [r7, #12]
 8012da6:	885b      	ldrh	r3, [r3, #2]
 8012da8:	fb02 f303 	mul.w	r3, r2, r3
 8012dac:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 8012dae:	697b      	ldr	r3, [r7, #20]
 8012db0:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 8012db2:	e013      	b.n	8012ddc <arm_mat_sub_f32+0x5c>
    {
      /* C(m,n) = A(m,n) - B(m,n) */

      /* Subtract and store result in destination buffer. */
      *pOut++ = (*pInA++) - (*pInB++);
 8012db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012db6:	1d1a      	adds	r2, r3, #4
 8012db8:	627a      	str	r2, [r7, #36]	@ 0x24
 8012dba:	ed93 7a00 	vldr	s14, [r3]
 8012dbe:	6a3b      	ldr	r3, [r7, #32]
 8012dc0:	1d1a      	adds	r2, r3, #4
 8012dc2:	623a      	str	r2, [r7, #32]
 8012dc4:	edd3 7a00 	vldr	s15, [r3]
 8012dc8:	69fb      	ldr	r3, [r7, #28]
 8012dca:	1d1a      	adds	r2, r3, #4
 8012dcc:	61fa      	str	r2, [r7, #28]
 8012dce:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012dd2:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 8012dd6:	69bb      	ldr	r3, [r7, #24]
 8012dd8:	3b01      	subs	r3, #1
 8012dda:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 8012ddc:	69bb      	ldr	r3, [r7, #24]
 8012dde:	2b00      	cmp	r3, #0
 8012de0:	d1e8      	bne.n	8012db4 <arm_mat_sub_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8012de2:	2300      	movs	r3, #0
 8012de4:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 8012de6:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8012dea:	4618      	mov	r0, r3
 8012dec:	372c      	adds	r7, #44	@ 0x2c
 8012dee:	46bd      	mov	sp, r7
 8012df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012df4:	4770      	bx	lr

08012df6 <arm_mat_trans_f32>:
}
#else
arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 8012df6:	b480      	push	{r7}
 8012df8:	b08b      	sub	sp, #44	@ 0x2c
 8012dfa:	af00      	add	r7, sp, #0
 8012dfc:	6078      	str	r0, [r7, #4]
 8012dfe:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	685b      	ldr	r3, [r3, #4]
 8012e04:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8012e06:	683b      	ldr	r3, [r7, #0]
 8012e08:	685b      	ldr	r3, [r3, #4]
 8012e0a:	613b      	str	r3, [r7, #16]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	881b      	ldrh	r3, [r3, #0]
 8012e10:	81fb      	strh	r3, [r7, #14]
  uint16_t nCols = pSrc->numCols;                /* number of columns */
 8012e12:	687b      	ldr	r3, [r7, #4]
 8012e14:	885b      	ldrh	r3, [r3, #2]
 8012e16:	81bb      	strh	r3, [r7, #12]
  uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 8012e18:	89fb      	ldrh	r3, [r7, #14]
 8012e1a:	61bb      	str	r3, [r7, #24]
 8012e1c:	2300      	movs	r3, #0
 8012e1e:	617b      	str	r3, [r7, #20]
    /* Matrix transpose by exchanging the rows with columns */
    /* row loop */
    do
    {
      /* Pointer px is set to starting address of column being processed */
      px = pOut + i;
 8012e20:	697b      	ldr	r3, [r7, #20]
 8012e22:	009b      	lsls	r3, r3, #2
 8012e24:	693a      	ldr	r2, [r7, #16]
 8012e26:	4413      	add	r3, r2
 8012e28:	623b      	str	r3, [r7, #32]
      col = nCols % 0x4U;

#else

      /* Initialize col with number of samples */
      col = nCols;
 8012e2a:	89bb      	ldrh	r3, [r7, #12]
 8012e2c:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

      while (col > 0U)
 8012e2e:	e00d      	b.n	8012e4c <arm_mat_trans_f32+0x56>
      {
        /* Read and store input element in destination */
        *px = *pIn++;
 8012e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e32:	1d1a      	adds	r2, r3, #4
 8012e34:	627a      	str	r2, [r7, #36]	@ 0x24
 8012e36:	681a      	ldr	r2, [r3, #0]
 8012e38:	6a3b      	ldr	r3, [r7, #32]
 8012e3a:	601a      	str	r2, [r3, #0]

        /* Update pointer px to point to next row of transposed matrix */
        px += nRows;
 8012e3c:	89fb      	ldrh	r3, [r7, #14]
 8012e3e:	009b      	lsls	r3, r3, #2
 8012e40:	6a3a      	ldr	r2, [r7, #32]
 8012e42:	4413      	add	r3, r2
 8012e44:	623b      	str	r3, [r7, #32]

        /* Decrement column loop counter */
        col--;
 8012e46:	69fb      	ldr	r3, [r7, #28]
 8012e48:	3b01      	subs	r3, #1
 8012e4a:	61fb      	str	r3, [r7, #28]
      while (col > 0U)
 8012e4c:	69fb      	ldr	r3, [r7, #28]
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	d1ee      	bne.n	8012e30 <arm_mat_trans_f32+0x3a>
      }

      i++;
 8012e52:	697b      	ldr	r3, [r7, #20]
 8012e54:	3301      	adds	r3, #1
 8012e56:	617b      	str	r3, [r7, #20]

      /* Decrement row loop counter */
      row--;
 8012e58:	69bb      	ldr	r3, [r7, #24]
 8012e5a:	3b01      	subs	r3, #1
 8012e5c:	61bb      	str	r3, [r7, #24]

    } while (row > 0U);          /* row loop end */
 8012e5e:	69bb      	ldr	r3, [r7, #24]
 8012e60:	2b00      	cmp	r3, #0
 8012e62:	d1dd      	bne.n	8012e20 <arm_mat_trans_f32+0x2a>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8012e64:	2300      	movs	r3, #0
 8012e66:	72fb      	strb	r3, [r7, #11]
  }

  /* Return to application */
  return (status);
 8012e68:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8012e6c:	4618      	mov	r0, r3
 8012e6e:	372c      	adds	r7, #44	@ 0x2c
 8012e70:	46bd      	mov	sp, r7
 8012e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e76:	4770      	bx	lr

08012e78 <malloc>:
 8012e78:	4b02      	ldr	r3, [pc, #8]	@ (8012e84 <malloc+0xc>)
 8012e7a:	4601      	mov	r1, r0
 8012e7c:	6818      	ldr	r0, [r3, #0]
 8012e7e:	f000 b825 	b.w	8012ecc <_malloc_r>
 8012e82:	bf00      	nop
 8012e84:	200005c8 	.word	0x200005c8

08012e88 <sbrk_aligned>:
 8012e88:	b570      	push	{r4, r5, r6, lr}
 8012e8a:	4e0f      	ldr	r6, [pc, #60]	@ (8012ec8 <sbrk_aligned+0x40>)
 8012e8c:	460c      	mov	r4, r1
 8012e8e:	6831      	ldr	r1, [r6, #0]
 8012e90:	4605      	mov	r5, r0
 8012e92:	b911      	cbnz	r1, 8012e9a <sbrk_aligned+0x12>
 8012e94:	f000 f8ae 	bl	8012ff4 <_sbrk_r>
 8012e98:	6030      	str	r0, [r6, #0]
 8012e9a:	4621      	mov	r1, r4
 8012e9c:	4628      	mov	r0, r5
 8012e9e:	f000 f8a9 	bl	8012ff4 <_sbrk_r>
 8012ea2:	1c43      	adds	r3, r0, #1
 8012ea4:	d103      	bne.n	8012eae <sbrk_aligned+0x26>
 8012ea6:	f04f 34ff 	mov.w	r4, #4294967295
 8012eaa:	4620      	mov	r0, r4
 8012eac:	bd70      	pop	{r4, r5, r6, pc}
 8012eae:	1cc4      	adds	r4, r0, #3
 8012eb0:	f024 0403 	bic.w	r4, r4, #3
 8012eb4:	42a0      	cmp	r0, r4
 8012eb6:	d0f8      	beq.n	8012eaa <sbrk_aligned+0x22>
 8012eb8:	1a21      	subs	r1, r4, r0
 8012eba:	4628      	mov	r0, r5
 8012ebc:	f000 f89a 	bl	8012ff4 <_sbrk_r>
 8012ec0:	3001      	adds	r0, #1
 8012ec2:	d1f2      	bne.n	8012eaa <sbrk_aligned+0x22>
 8012ec4:	e7ef      	b.n	8012ea6 <sbrk_aligned+0x1e>
 8012ec6:	bf00      	nop
 8012ec8:	20002740 	.word	0x20002740

08012ecc <_malloc_r>:
 8012ecc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012ed0:	1ccd      	adds	r5, r1, #3
 8012ed2:	f025 0503 	bic.w	r5, r5, #3
 8012ed6:	3508      	adds	r5, #8
 8012ed8:	2d0c      	cmp	r5, #12
 8012eda:	bf38      	it	cc
 8012edc:	250c      	movcc	r5, #12
 8012ede:	2d00      	cmp	r5, #0
 8012ee0:	4606      	mov	r6, r0
 8012ee2:	db01      	blt.n	8012ee8 <_malloc_r+0x1c>
 8012ee4:	42a9      	cmp	r1, r5
 8012ee6:	d904      	bls.n	8012ef2 <_malloc_r+0x26>
 8012ee8:	230c      	movs	r3, #12
 8012eea:	6033      	str	r3, [r6, #0]
 8012eec:	2000      	movs	r0, #0
 8012eee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012ef2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012fc8 <_malloc_r+0xfc>
 8012ef6:	f000 f869 	bl	8012fcc <__malloc_lock>
 8012efa:	f8d8 3000 	ldr.w	r3, [r8]
 8012efe:	461c      	mov	r4, r3
 8012f00:	bb44      	cbnz	r4, 8012f54 <_malloc_r+0x88>
 8012f02:	4629      	mov	r1, r5
 8012f04:	4630      	mov	r0, r6
 8012f06:	f7ff ffbf 	bl	8012e88 <sbrk_aligned>
 8012f0a:	1c43      	adds	r3, r0, #1
 8012f0c:	4604      	mov	r4, r0
 8012f0e:	d158      	bne.n	8012fc2 <_malloc_r+0xf6>
 8012f10:	f8d8 4000 	ldr.w	r4, [r8]
 8012f14:	4627      	mov	r7, r4
 8012f16:	2f00      	cmp	r7, #0
 8012f18:	d143      	bne.n	8012fa2 <_malloc_r+0xd6>
 8012f1a:	2c00      	cmp	r4, #0
 8012f1c:	d04b      	beq.n	8012fb6 <_malloc_r+0xea>
 8012f1e:	6823      	ldr	r3, [r4, #0]
 8012f20:	4639      	mov	r1, r7
 8012f22:	4630      	mov	r0, r6
 8012f24:	eb04 0903 	add.w	r9, r4, r3
 8012f28:	f000 f864 	bl	8012ff4 <_sbrk_r>
 8012f2c:	4581      	cmp	r9, r0
 8012f2e:	d142      	bne.n	8012fb6 <_malloc_r+0xea>
 8012f30:	6821      	ldr	r1, [r4, #0]
 8012f32:	1a6d      	subs	r5, r5, r1
 8012f34:	4629      	mov	r1, r5
 8012f36:	4630      	mov	r0, r6
 8012f38:	f7ff ffa6 	bl	8012e88 <sbrk_aligned>
 8012f3c:	3001      	adds	r0, #1
 8012f3e:	d03a      	beq.n	8012fb6 <_malloc_r+0xea>
 8012f40:	6823      	ldr	r3, [r4, #0]
 8012f42:	442b      	add	r3, r5
 8012f44:	6023      	str	r3, [r4, #0]
 8012f46:	f8d8 3000 	ldr.w	r3, [r8]
 8012f4a:	685a      	ldr	r2, [r3, #4]
 8012f4c:	bb62      	cbnz	r2, 8012fa8 <_malloc_r+0xdc>
 8012f4e:	f8c8 7000 	str.w	r7, [r8]
 8012f52:	e00f      	b.n	8012f74 <_malloc_r+0xa8>
 8012f54:	6822      	ldr	r2, [r4, #0]
 8012f56:	1b52      	subs	r2, r2, r5
 8012f58:	d420      	bmi.n	8012f9c <_malloc_r+0xd0>
 8012f5a:	2a0b      	cmp	r2, #11
 8012f5c:	d917      	bls.n	8012f8e <_malloc_r+0xc2>
 8012f5e:	1961      	adds	r1, r4, r5
 8012f60:	42a3      	cmp	r3, r4
 8012f62:	6025      	str	r5, [r4, #0]
 8012f64:	bf18      	it	ne
 8012f66:	6059      	strne	r1, [r3, #4]
 8012f68:	6863      	ldr	r3, [r4, #4]
 8012f6a:	bf08      	it	eq
 8012f6c:	f8c8 1000 	streq.w	r1, [r8]
 8012f70:	5162      	str	r2, [r4, r5]
 8012f72:	604b      	str	r3, [r1, #4]
 8012f74:	4630      	mov	r0, r6
 8012f76:	f000 f82f 	bl	8012fd8 <__malloc_unlock>
 8012f7a:	f104 000b 	add.w	r0, r4, #11
 8012f7e:	1d23      	adds	r3, r4, #4
 8012f80:	f020 0007 	bic.w	r0, r0, #7
 8012f84:	1ac2      	subs	r2, r0, r3
 8012f86:	bf1c      	itt	ne
 8012f88:	1a1b      	subne	r3, r3, r0
 8012f8a:	50a3      	strne	r3, [r4, r2]
 8012f8c:	e7af      	b.n	8012eee <_malloc_r+0x22>
 8012f8e:	6862      	ldr	r2, [r4, #4]
 8012f90:	42a3      	cmp	r3, r4
 8012f92:	bf0c      	ite	eq
 8012f94:	f8c8 2000 	streq.w	r2, [r8]
 8012f98:	605a      	strne	r2, [r3, #4]
 8012f9a:	e7eb      	b.n	8012f74 <_malloc_r+0xa8>
 8012f9c:	4623      	mov	r3, r4
 8012f9e:	6864      	ldr	r4, [r4, #4]
 8012fa0:	e7ae      	b.n	8012f00 <_malloc_r+0x34>
 8012fa2:	463c      	mov	r4, r7
 8012fa4:	687f      	ldr	r7, [r7, #4]
 8012fa6:	e7b6      	b.n	8012f16 <_malloc_r+0x4a>
 8012fa8:	461a      	mov	r2, r3
 8012faa:	685b      	ldr	r3, [r3, #4]
 8012fac:	42a3      	cmp	r3, r4
 8012fae:	d1fb      	bne.n	8012fa8 <_malloc_r+0xdc>
 8012fb0:	2300      	movs	r3, #0
 8012fb2:	6053      	str	r3, [r2, #4]
 8012fb4:	e7de      	b.n	8012f74 <_malloc_r+0xa8>
 8012fb6:	230c      	movs	r3, #12
 8012fb8:	6033      	str	r3, [r6, #0]
 8012fba:	4630      	mov	r0, r6
 8012fbc:	f000 f80c 	bl	8012fd8 <__malloc_unlock>
 8012fc0:	e794      	b.n	8012eec <_malloc_r+0x20>
 8012fc2:	6005      	str	r5, [r0, #0]
 8012fc4:	e7d6      	b.n	8012f74 <_malloc_r+0xa8>
 8012fc6:	bf00      	nop
 8012fc8:	20002744 	.word	0x20002744

08012fcc <__malloc_lock>:
 8012fcc:	4801      	ldr	r0, [pc, #4]	@ (8012fd4 <__malloc_lock+0x8>)
 8012fce:	f000 b84b 	b.w	8013068 <__retarget_lock_acquire_recursive>
 8012fd2:	bf00      	nop
 8012fd4:	20002884 	.word	0x20002884

08012fd8 <__malloc_unlock>:
 8012fd8:	4801      	ldr	r0, [pc, #4]	@ (8012fe0 <__malloc_unlock+0x8>)
 8012fda:	f000 b846 	b.w	801306a <__retarget_lock_release_recursive>
 8012fde:	bf00      	nop
 8012fe0:	20002884 	.word	0x20002884

08012fe4 <memset>:
 8012fe4:	4402      	add	r2, r0
 8012fe6:	4603      	mov	r3, r0
 8012fe8:	4293      	cmp	r3, r2
 8012fea:	d100      	bne.n	8012fee <memset+0xa>
 8012fec:	4770      	bx	lr
 8012fee:	f803 1b01 	strb.w	r1, [r3], #1
 8012ff2:	e7f9      	b.n	8012fe8 <memset+0x4>

08012ff4 <_sbrk_r>:
 8012ff4:	b538      	push	{r3, r4, r5, lr}
 8012ff6:	4d06      	ldr	r5, [pc, #24]	@ (8013010 <_sbrk_r+0x1c>)
 8012ff8:	2300      	movs	r3, #0
 8012ffa:	4604      	mov	r4, r0
 8012ffc:	4608      	mov	r0, r1
 8012ffe:	602b      	str	r3, [r5, #0]
 8013000:	f7f7 f824 	bl	800a04c <_sbrk>
 8013004:	1c43      	adds	r3, r0, #1
 8013006:	d102      	bne.n	801300e <_sbrk_r+0x1a>
 8013008:	682b      	ldr	r3, [r5, #0]
 801300a:	b103      	cbz	r3, 801300e <_sbrk_r+0x1a>
 801300c:	6023      	str	r3, [r4, #0]
 801300e:	bd38      	pop	{r3, r4, r5, pc}
 8013010:	20002880 	.word	0x20002880

08013014 <__errno>:
 8013014:	4b01      	ldr	r3, [pc, #4]	@ (801301c <__errno+0x8>)
 8013016:	6818      	ldr	r0, [r3, #0]
 8013018:	4770      	bx	lr
 801301a:	bf00      	nop
 801301c:	200005c8 	.word	0x200005c8

08013020 <__libc_init_array>:
 8013020:	b570      	push	{r4, r5, r6, lr}
 8013022:	4d0d      	ldr	r5, [pc, #52]	@ (8013058 <__libc_init_array+0x38>)
 8013024:	4c0d      	ldr	r4, [pc, #52]	@ (801305c <__libc_init_array+0x3c>)
 8013026:	1b64      	subs	r4, r4, r5
 8013028:	10a4      	asrs	r4, r4, #2
 801302a:	2600      	movs	r6, #0
 801302c:	42a6      	cmp	r6, r4
 801302e:	d109      	bne.n	8013044 <__libc_init_array+0x24>
 8013030:	4d0b      	ldr	r5, [pc, #44]	@ (8013060 <__libc_init_array+0x40>)
 8013032:	4c0c      	ldr	r4, [pc, #48]	@ (8013064 <__libc_init_array+0x44>)
 8013034:	f001 ff30 	bl	8014e98 <_init>
 8013038:	1b64      	subs	r4, r4, r5
 801303a:	10a4      	asrs	r4, r4, #2
 801303c:	2600      	movs	r6, #0
 801303e:	42a6      	cmp	r6, r4
 8013040:	d105      	bne.n	801304e <__libc_init_array+0x2e>
 8013042:	bd70      	pop	{r4, r5, r6, pc}
 8013044:	f855 3b04 	ldr.w	r3, [r5], #4
 8013048:	4798      	blx	r3
 801304a:	3601      	adds	r6, #1
 801304c:	e7ee      	b.n	801302c <__libc_init_array+0xc>
 801304e:	f855 3b04 	ldr.w	r3, [r5], #4
 8013052:	4798      	blx	r3
 8013054:	3601      	adds	r6, #1
 8013056:	e7f2      	b.n	801303e <__libc_init_array+0x1e>
 8013058:	08015508 	.word	0x08015508
 801305c:	08015508 	.word	0x08015508
 8013060:	08015508 	.word	0x08015508
 8013064:	0801550c 	.word	0x0801550c

08013068 <__retarget_lock_acquire_recursive>:
 8013068:	4770      	bx	lr

0801306a <__retarget_lock_release_recursive>:
 801306a:	4770      	bx	lr

0801306c <memcpy>:
 801306c:	440a      	add	r2, r1
 801306e:	4291      	cmp	r1, r2
 8013070:	f100 33ff 	add.w	r3, r0, #4294967295
 8013074:	d100      	bne.n	8013078 <memcpy+0xc>
 8013076:	4770      	bx	lr
 8013078:	b510      	push	{r4, lr}
 801307a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801307e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013082:	4291      	cmp	r1, r2
 8013084:	d1f9      	bne.n	801307a <memcpy+0xe>
 8013086:	bd10      	pop	{r4, pc}

08013088 <cos>:
 8013088:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801308a:	ec53 2b10 	vmov	r2, r3, d0
 801308e:	4826      	ldr	r0, [pc, #152]	@ (8013128 <cos+0xa0>)
 8013090:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8013094:	4281      	cmp	r1, r0
 8013096:	d806      	bhi.n	80130a6 <cos+0x1e>
 8013098:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8013120 <cos+0x98>
 801309c:	b005      	add	sp, #20
 801309e:	f85d eb04 	ldr.w	lr, [sp], #4
 80130a2:	f000 b9bd 	b.w	8013420 <__kernel_cos>
 80130a6:	4821      	ldr	r0, [pc, #132]	@ (801312c <cos+0xa4>)
 80130a8:	4281      	cmp	r1, r0
 80130aa:	d908      	bls.n	80130be <cos+0x36>
 80130ac:	4610      	mov	r0, r2
 80130ae:	4619      	mov	r1, r3
 80130b0:	f7ed f8b6 	bl	8000220 <__aeabi_dsub>
 80130b4:	ec41 0b10 	vmov	d0, r0, r1
 80130b8:	b005      	add	sp, #20
 80130ba:	f85d fb04 	ldr.w	pc, [sp], #4
 80130be:	4668      	mov	r0, sp
 80130c0:	f000 fb32 	bl	8013728 <__ieee754_rem_pio2>
 80130c4:	f000 0003 	and.w	r0, r0, #3
 80130c8:	2801      	cmp	r0, #1
 80130ca:	d00b      	beq.n	80130e4 <cos+0x5c>
 80130cc:	2802      	cmp	r0, #2
 80130ce:	d015      	beq.n	80130fc <cos+0x74>
 80130d0:	b9d8      	cbnz	r0, 801310a <cos+0x82>
 80130d2:	ed9d 1b02 	vldr	d1, [sp, #8]
 80130d6:	ed9d 0b00 	vldr	d0, [sp]
 80130da:	f000 f9a1 	bl	8013420 <__kernel_cos>
 80130de:	ec51 0b10 	vmov	r0, r1, d0
 80130e2:	e7e7      	b.n	80130b4 <cos+0x2c>
 80130e4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80130e8:	ed9d 0b00 	vldr	d0, [sp]
 80130ec:	f000 fa60 	bl	80135b0 <__kernel_sin>
 80130f0:	ec53 2b10 	vmov	r2, r3, d0
 80130f4:	4610      	mov	r0, r2
 80130f6:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80130fa:	e7db      	b.n	80130b4 <cos+0x2c>
 80130fc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013100:	ed9d 0b00 	vldr	d0, [sp]
 8013104:	f000 f98c 	bl	8013420 <__kernel_cos>
 8013108:	e7f2      	b.n	80130f0 <cos+0x68>
 801310a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801310e:	ed9d 0b00 	vldr	d0, [sp]
 8013112:	2001      	movs	r0, #1
 8013114:	f000 fa4c 	bl	80135b0 <__kernel_sin>
 8013118:	e7e1      	b.n	80130de <cos+0x56>
 801311a:	bf00      	nop
 801311c:	f3af 8000 	nop.w
	...
 8013128:	3fe921fb 	.word	0x3fe921fb
 801312c:	7fefffff 	.word	0x7fefffff

08013130 <sin>:
 8013130:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013132:	ec53 2b10 	vmov	r2, r3, d0
 8013136:	4826      	ldr	r0, [pc, #152]	@ (80131d0 <sin+0xa0>)
 8013138:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801313c:	4281      	cmp	r1, r0
 801313e:	d807      	bhi.n	8013150 <sin+0x20>
 8013140:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 80131c8 <sin+0x98>
 8013144:	2000      	movs	r0, #0
 8013146:	b005      	add	sp, #20
 8013148:	f85d eb04 	ldr.w	lr, [sp], #4
 801314c:	f000 ba30 	b.w	80135b0 <__kernel_sin>
 8013150:	4820      	ldr	r0, [pc, #128]	@ (80131d4 <sin+0xa4>)
 8013152:	4281      	cmp	r1, r0
 8013154:	d908      	bls.n	8013168 <sin+0x38>
 8013156:	4610      	mov	r0, r2
 8013158:	4619      	mov	r1, r3
 801315a:	f7ed f861 	bl	8000220 <__aeabi_dsub>
 801315e:	ec41 0b10 	vmov	d0, r0, r1
 8013162:	b005      	add	sp, #20
 8013164:	f85d fb04 	ldr.w	pc, [sp], #4
 8013168:	4668      	mov	r0, sp
 801316a:	f000 fadd 	bl	8013728 <__ieee754_rem_pio2>
 801316e:	f000 0003 	and.w	r0, r0, #3
 8013172:	2801      	cmp	r0, #1
 8013174:	d00c      	beq.n	8013190 <sin+0x60>
 8013176:	2802      	cmp	r0, #2
 8013178:	d011      	beq.n	801319e <sin+0x6e>
 801317a:	b9e8      	cbnz	r0, 80131b8 <sin+0x88>
 801317c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013180:	ed9d 0b00 	vldr	d0, [sp]
 8013184:	2001      	movs	r0, #1
 8013186:	f000 fa13 	bl	80135b0 <__kernel_sin>
 801318a:	ec51 0b10 	vmov	r0, r1, d0
 801318e:	e7e6      	b.n	801315e <sin+0x2e>
 8013190:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013194:	ed9d 0b00 	vldr	d0, [sp]
 8013198:	f000 f942 	bl	8013420 <__kernel_cos>
 801319c:	e7f5      	b.n	801318a <sin+0x5a>
 801319e:	ed9d 1b02 	vldr	d1, [sp, #8]
 80131a2:	ed9d 0b00 	vldr	d0, [sp]
 80131a6:	2001      	movs	r0, #1
 80131a8:	f000 fa02 	bl	80135b0 <__kernel_sin>
 80131ac:	ec53 2b10 	vmov	r2, r3, d0
 80131b0:	4610      	mov	r0, r2
 80131b2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80131b6:	e7d2      	b.n	801315e <sin+0x2e>
 80131b8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80131bc:	ed9d 0b00 	vldr	d0, [sp]
 80131c0:	f000 f92e 	bl	8013420 <__kernel_cos>
 80131c4:	e7f2      	b.n	80131ac <sin+0x7c>
 80131c6:	bf00      	nop
	...
 80131d0:	3fe921fb 	.word	0x3fe921fb
 80131d4:	7fefffff 	.word	0x7fefffff

080131d8 <fmodf>:
 80131d8:	b508      	push	{r3, lr}
 80131da:	ed2d 8b02 	vpush	{d8}
 80131de:	eef0 8a40 	vmov.f32	s17, s0
 80131e2:	eeb0 8a60 	vmov.f32	s16, s1
 80131e6:	f000 fd43 	bl	8013c70 <__ieee754_fmodf>
 80131ea:	eef4 8a48 	vcmp.f32	s17, s16
 80131ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131f2:	d60c      	bvs.n	801320e <fmodf+0x36>
 80131f4:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8013214 <fmodf+0x3c>
 80131f8:	eeb4 8a68 	vcmp.f32	s16, s17
 80131fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013200:	d105      	bne.n	801320e <fmodf+0x36>
 8013202:	f7ff ff07 	bl	8013014 <__errno>
 8013206:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801320a:	2321      	movs	r3, #33	@ 0x21
 801320c:	6003      	str	r3, [r0, #0]
 801320e:	ecbd 8b02 	vpop	{d8}
 8013212:	bd08      	pop	{r3, pc}
 8013214:	00000000 	.word	0x00000000

08013218 <sqrtf>:
 8013218:	b508      	push	{r3, lr}
 801321a:	ed2d 8b02 	vpush	{d8}
 801321e:	eeb0 8a40 	vmov.f32	s16, s0
 8013222:	f000 f8f7 	bl	8013414 <__ieee754_sqrtf>
 8013226:	eeb4 8a48 	vcmp.f32	s16, s16
 801322a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801322e:	d60c      	bvs.n	801324a <sqrtf+0x32>
 8013230:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8013250 <sqrtf+0x38>
 8013234:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8013238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801323c:	d505      	bpl.n	801324a <sqrtf+0x32>
 801323e:	f7ff fee9 	bl	8013014 <__errno>
 8013242:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8013246:	2321      	movs	r3, #33	@ 0x21
 8013248:	6003      	str	r3, [r0, #0]
 801324a:	ecbd 8b02 	vpop	{d8}
 801324e:	bd08      	pop	{r3, pc}
 8013250:	00000000 	.word	0x00000000

08013254 <cosf>:
 8013254:	ee10 3a10 	vmov	r3, s0
 8013258:	b507      	push	{r0, r1, r2, lr}
 801325a:	4a1e      	ldr	r2, [pc, #120]	@ (80132d4 <cosf+0x80>)
 801325c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013260:	4293      	cmp	r3, r2
 8013262:	d806      	bhi.n	8013272 <cosf+0x1e>
 8013264:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80132d8 <cosf+0x84>
 8013268:	b003      	add	sp, #12
 801326a:	f85d eb04 	ldr.w	lr, [sp], #4
 801326e:	f000 bc5f 	b.w	8013b30 <__kernel_cosf>
 8013272:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013276:	d304      	bcc.n	8013282 <cosf+0x2e>
 8013278:	ee30 0a40 	vsub.f32	s0, s0, s0
 801327c:	b003      	add	sp, #12
 801327e:	f85d fb04 	ldr.w	pc, [sp], #4
 8013282:	4668      	mov	r0, sp
 8013284:	f000 fd76 	bl	8013d74 <__ieee754_rem_pio2f>
 8013288:	f000 0003 	and.w	r0, r0, #3
 801328c:	2801      	cmp	r0, #1
 801328e:	d009      	beq.n	80132a4 <cosf+0x50>
 8013290:	2802      	cmp	r0, #2
 8013292:	d010      	beq.n	80132b6 <cosf+0x62>
 8013294:	b9b0      	cbnz	r0, 80132c4 <cosf+0x70>
 8013296:	eddd 0a01 	vldr	s1, [sp, #4]
 801329a:	ed9d 0a00 	vldr	s0, [sp]
 801329e:	f000 fc47 	bl	8013b30 <__kernel_cosf>
 80132a2:	e7eb      	b.n	801327c <cosf+0x28>
 80132a4:	eddd 0a01 	vldr	s1, [sp, #4]
 80132a8:	ed9d 0a00 	vldr	s0, [sp]
 80132ac:	f000 fc98 	bl	8013be0 <__kernel_sinf>
 80132b0:	eeb1 0a40 	vneg.f32	s0, s0
 80132b4:	e7e2      	b.n	801327c <cosf+0x28>
 80132b6:	eddd 0a01 	vldr	s1, [sp, #4]
 80132ba:	ed9d 0a00 	vldr	s0, [sp]
 80132be:	f000 fc37 	bl	8013b30 <__kernel_cosf>
 80132c2:	e7f5      	b.n	80132b0 <cosf+0x5c>
 80132c4:	eddd 0a01 	vldr	s1, [sp, #4]
 80132c8:	ed9d 0a00 	vldr	s0, [sp]
 80132cc:	2001      	movs	r0, #1
 80132ce:	f000 fc87 	bl	8013be0 <__kernel_sinf>
 80132d2:	e7d3      	b.n	801327c <cosf+0x28>
 80132d4:	3f490fd8 	.word	0x3f490fd8
 80132d8:	00000000 	.word	0x00000000

080132dc <sinf>:
 80132dc:	ee10 3a10 	vmov	r3, s0
 80132e0:	b507      	push	{r0, r1, r2, lr}
 80132e2:	4a1f      	ldr	r2, [pc, #124]	@ (8013360 <sinf+0x84>)
 80132e4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80132e8:	4293      	cmp	r3, r2
 80132ea:	d807      	bhi.n	80132fc <sinf+0x20>
 80132ec:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8013364 <sinf+0x88>
 80132f0:	2000      	movs	r0, #0
 80132f2:	b003      	add	sp, #12
 80132f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80132f8:	f000 bc72 	b.w	8013be0 <__kernel_sinf>
 80132fc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013300:	d304      	bcc.n	801330c <sinf+0x30>
 8013302:	ee30 0a40 	vsub.f32	s0, s0, s0
 8013306:	b003      	add	sp, #12
 8013308:	f85d fb04 	ldr.w	pc, [sp], #4
 801330c:	4668      	mov	r0, sp
 801330e:	f000 fd31 	bl	8013d74 <__ieee754_rem_pio2f>
 8013312:	f000 0003 	and.w	r0, r0, #3
 8013316:	2801      	cmp	r0, #1
 8013318:	d00a      	beq.n	8013330 <sinf+0x54>
 801331a:	2802      	cmp	r0, #2
 801331c:	d00f      	beq.n	801333e <sinf+0x62>
 801331e:	b9c0      	cbnz	r0, 8013352 <sinf+0x76>
 8013320:	eddd 0a01 	vldr	s1, [sp, #4]
 8013324:	ed9d 0a00 	vldr	s0, [sp]
 8013328:	2001      	movs	r0, #1
 801332a:	f000 fc59 	bl	8013be0 <__kernel_sinf>
 801332e:	e7ea      	b.n	8013306 <sinf+0x2a>
 8013330:	eddd 0a01 	vldr	s1, [sp, #4]
 8013334:	ed9d 0a00 	vldr	s0, [sp]
 8013338:	f000 fbfa 	bl	8013b30 <__kernel_cosf>
 801333c:	e7e3      	b.n	8013306 <sinf+0x2a>
 801333e:	eddd 0a01 	vldr	s1, [sp, #4]
 8013342:	ed9d 0a00 	vldr	s0, [sp]
 8013346:	2001      	movs	r0, #1
 8013348:	f000 fc4a 	bl	8013be0 <__kernel_sinf>
 801334c:	eeb1 0a40 	vneg.f32	s0, s0
 8013350:	e7d9      	b.n	8013306 <sinf+0x2a>
 8013352:	eddd 0a01 	vldr	s1, [sp, #4]
 8013356:	ed9d 0a00 	vldr	s0, [sp]
 801335a:	f000 fbe9 	bl	8013b30 <__kernel_cosf>
 801335e:	e7f5      	b.n	801334c <sinf+0x70>
 8013360:	3f490fd8 	.word	0x3f490fd8
 8013364:	00000000 	.word	0x00000000

08013368 <fmaxf>:
 8013368:	b508      	push	{r3, lr}
 801336a:	ed2d 8b02 	vpush	{d8}
 801336e:	eeb0 8a40 	vmov.f32	s16, s0
 8013372:	eef0 8a60 	vmov.f32	s17, s1
 8013376:	f000 f831 	bl	80133dc <__fpclassifyf>
 801337a:	b930      	cbnz	r0, 801338a <fmaxf+0x22>
 801337c:	eeb0 8a68 	vmov.f32	s16, s17
 8013380:	eeb0 0a48 	vmov.f32	s0, s16
 8013384:	ecbd 8b02 	vpop	{d8}
 8013388:	bd08      	pop	{r3, pc}
 801338a:	eeb0 0a68 	vmov.f32	s0, s17
 801338e:	f000 f825 	bl	80133dc <__fpclassifyf>
 8013392:	2800      	cmp	r0, #0
 8013394:	d0f4      	beq.n	8013380 <fmaxf+0x18>
 8013396:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801339a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801339e:	dded      	ble.n	801337c <fmaxf+0x14>
 80133a0:	e7ee      	b.n	8013380 <fmaxf+0x18>

080133a2 <fminf>:
 80133a2:	b508      	push	{r3, lr}
 80133a4:	ed2d 8b02 	vpush	{d8}
 80133a8:	eeb0 8a40 	vmov.f32	s16, s0
 80133ac:	eef0 8a60 	vmov.f32	s17, s1
 80133b0:	f000 f814 	bl	80133dc <__fpclassifyf>
 80133b4:	b930      	cbnz	r0, 80133c4 <fminf+0x22>
 80133b6:	eeb0 8a68 	vmov.f32	s16, s17
 80133ba:	eeb0 0a48 	vmov.f32	s0, s16
 80133be:	ecbd 8b02 	vpop	{d8}
 80133c2:	bd08      	pop	{r3, pc}
 80133c4:	eeb0 0a68 	vmov.f32	s0, s17
 80133c8:	f000 f808 	bl	80133dc <__fpclassifyf>
 80133cc:	2800      	cmp	r0, #0
 80133ce:	d0f4      	beq.n	80133ba <fminf+0x18>
 80133d0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80133d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133d8:	d5ed      	bpl.n	80133b6 <fminf+0x14>
 80133da:	e7ee      	b.n	80133ba <fminf+0x18>

080133dc <__fpclassifyf>:
 80133dc:	ee10 3a10 	vmov	r3, s0
 80133e0:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 80133e4:	d00d      	beq.n	8013402 <__fpclassifyf+0x26>
 80133e6:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 80133ea:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 80133ee:	d30a      	bcc.n	8013406 <__fpclassifyf+0x2a>
 80133f0:	4b07      	ldr	r3, [pc, #28]	@ (8013410 <__fpclassifyf+0x34>)
 80133f2:	1e42      	subs	r2, r0, #1
 80133f4:	429a      	cmp	r2, r3
 80133f6:	d908      	bls.n	801340a <__fpclassifyf+0x2e>
 80133f8:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 80133fc:	4258      	negs	r0, r3
 80133fe:	4158      	adcs	r0, r3
 8013400:	4770      	bx	lr
 8013402:	2002      	movs	r0, #2
 8013404:	4770      	bx	lr
 8013406:	2004      	movs	r0, #4
 8013408:	4770      	bx	lr
 801340a:	2003      	movs	r0, #3
 801340c:	4770      	bx	lr
 801340e:	bf00      	nop
 8013410:	007ffffe 	.word	0x007ffffe

08013414 <__ieee754_sqrtf>:
 8013414:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8013418:	4770      	bx	lr
 801341a:	0000      	movs	r0, r0
 801341c:	0000      	movs	r0, r0
	...

08013420 <__kernel_cos>:
 8013420:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013424:	ec57 6b10 	vmov	r6, r7, d0
 8013428:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801342c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8013430:	ed8d 1b00 	vstr	d1, [sp]
 8013434:	d206      	bcs.n	8013444 <__kernel_cos+0x24>
 8013436:	4630      	mov	r0, r6
 8013438:	4639      	mov	r1, r7
 801343a:	f7ed fb43 	bl	8000ac4 <__aeabi_d2iz>
 801343e:	2800      	cmp	r0, #0
 8013440:	f000 8088 	beq.w	8013554 <__kernel_cos+0x134>
 8013444:	4632      	mov	r2, r6
 8013446:	463b      	mov	r3, r7
 8013448:	4630      	mov	r0, r6
 801344a:	4639      	mov	r1, r7
 801344c:	f7ed f8a0 	bl	8000590 <__aeabi_dmul>
 8013450:	4b51      	ldr	r3, [pc, #324]	@ (8013598 <__kernel_cos+0x178>)
 8013452:	2200      	movs	r2, #0
 8013454:	4604      	mov	r4, r0
 8013456:	460d      	mov	r5, r1
 8013458:	f7ed f89a 	bl	8000590 <__aeabi_dmul>
 801345c:	a340      	add	r3, pc, #256	@ (adr r3, 8013560 <__kernel_cos+0x140>)
 801345e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013462:	4682      	mov	sl, r0
 8013464:	468b      	mov	fp, r1
 8013466:	4620      	mov	r0, r4
 8013468:	4629      	mov	r1, r5
 801346a:	f7ed f891 	bl	8000590 <__aeabi_dmul>
 801346e:	a33e      	add	r3, pc, #248	@ (adr r3, 8013568 <__kernel_cos+0x148>)
 8013470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013474:	f7ec fed6 	bl	8000224 <__adddf3>
 8013478:	4622      	mov	r2, r4
 801347a:	462b      	mov	r3, r5
 801347c:	f7ed f888 	bl	8000590 <__aeabi_dmul>
 8013480:	a33b      	add	r3, pc, #236	@ (adr r3, 8013570 <__kernel_cos+0x150>)
 8013482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013486:	f7ec fecb 	bl	8000220 <__aeabi_dsub>
 801348a:	4622      	mov	r2, r4
 801348c:	462b      	mov	r3, r5
 801348e:	f7ed f87f 	bl	8000590 <__aeabi_dmul>
 8013492:	a339      	add	r3, pc, #228	@ (adr r3, 8013578 <__kernel_cos+0x158>)
 8013494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013498:	f7ec fec4 	bl	8000224 <__adddf3>
 801349c:	4622      	mov	r2, r4
 801349e:	462b      	mov	r3, r5
 80134a0:	f7ed f876 	bl	8000590 <__aeabi_dmul>
 80134a4:	a336      	add	r3, pc, #216	@ (adr r3, 8013580 <__kernel_cos+0x160>)
 80134a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134aa:	f7ec feb9 	bl	8000220 <__aeabi_dsub>
 80134ae:	4622      	mov	r2, r4
 80134b0:	462b      	mov	r3, r5
 80134b2:	f7ed f86d 	bl	8000590 <__aeabi_dmul>
 80134b6:	a334      	add	r3, pc, #208	@ (adr r3, 8013588 <__kernel_cos+0x168>)
 80134b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134bc:	f7ec feb2 	bl	8000224 <__adddf3>
 80134c0:	4622      	mov	r2, r4
 80134c2:	462b      	mov	r3, r5
 80134c4:	f7ed f864 	bl	8000590 <__aeabi_dmul>
 80134c8:	4622      	mov	r2, r4
 80134ca:	462b      	mov	r3, r5
 80134cc:	f7ed f860 	bl	8000590 <__aeabi_dmul>
 80134d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80134d4:	4604      	mov	r4, r0
 80134d6:	460d      	mov	r5, r1
 80134d8:	4630      	mov	r0, r6
 80134da:	4639      	mov	r1, r7
 80134dc:	f7ed f858 	bl	8000590 <__aeabi_dmul>
 80134e0:	460b      	mov	r3, r1
 80134e2:	4602      	mov	r2, r0
 80134e4:	4629      	mov	r1, r5
 80134e6:	4620      	mov	r0, r4
 80134e8:	f7ec fe9a 	bl	8000220 <__aeabi_dsub>
 80134ec:	4b2b      	ldr	r3, [pc, #172]	@ (801359c <__kernel_cos+0x17c>)
 80134ee:	4598      	cmp	r8, r3
 80134f0:	4606      	mov	r6, r0
 80134f2:	460f      	mov	r7, r1
 80134f4:	d810      	bhi.n	8013518 <__kernel_cos+0xf8>
 80134f6:	4602      	mov	r2, r0
 80134f8:	460b      	mov	r3, r1
 80134fa:	4650      	mov	r0, sl
 80134fc:	4659      	mov	r1, fp
 80134fe:	f7ec fe8f 	bl	8000220 <__aeabi_dsub>
 8013502:	460b      	mov	r3, r1
 8013504:	4926      	ldr	r1, [pc, #152]	@ (80135a0 <__kernel_cos+0x180>)
 8013506:	4602      	mov	r2, r0
 8013508:	2000      	movs	r0, #0
 801350a:	f7ec fe89 	bl	8000220 <__aeabi_dsub>
 801350e:	ec41 0b10 	vmov	d0, r0, r1
 8013512:	b003      	add	sp, #12
 8013514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013518:	4b22      	ldr	r3, [pc, #136]	@ (80135a4 <__kernel_cos+0x184>)
 801351a:	4921      	ldr	r1, [pc, #132]	@ (80135a0 <__kernel_cos+0x180>)
 801351c:	4598      	cmp	r8, r3
 801351e:	bf8c      	ite	hi
 8013520:	4d21      	ldrhi	r5, [pc, #132]	@ (80135a8 <__kernel_cos+0x188>)
 8013522:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8013526:	2400      	movs	r4, #0
 8013528:	4622      	mov	r2, r4
 801352a:	462b      	mov	r3, r5
 801352c:	2000      	movs	r0, #0
 801352e:	f7ec fe77 	bl	8000220 <__aeabi_dsub>
 8013532:	4622      	mov	r2, r4
 8013534:	4680      	mov	r8, r0
 8013536:	4689      	mov	r9, r1
 8013538:	462b      	mov	r3, r5
 801353a:	4650      	mov	r0, sl
 801353c:	4659      	mov	r1, fp
 801353e:	f7ec fe6f 	bl	8000220 <__aeabi_dsub>
 8013542:	4632      	mov	r2, r6
 8013544:	463b      	mov	r3, r7
 8013546:	f7ec fe6b 	bl	8000220 <__aeabi_dsub>
 801354a:	4602      	mov	r2, r0
 801354c:	460b      	mov	r3, r1
 801354e:	4640      	mov	r0, r8
 8013550:	4649      	mov	r1, r9
 8013552:	e7da      	b.n	801350a <__kernel_cos+0xea>
 8013554:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8013590 <__kernel_cos+0x170>
 8013558:	e7db      	b.n	8013512 <__kernel_cos+0xf2>
 801355a:	bf00      	nop
 801355c:	f3af 8000 	nop.w
 8013560:	be8838d4 	.word	0xbe8838d4
 8013564:	bda8fae9 	.word	0xbda8fae9
 8013568:	bdb4b1c4 	.word	0xbdb4b1c4
 801356c:	3e21ee9e 	.word	0x3e21ee9e
 8013570:	809c52ad 	.word	0x809c52ad
 8013574:	3e927e4f 	.word	0x3e927e4f
 8013578:	19cb1590 	.word	0x19cb1590
 801357c:	3efa01a0 	.word	0x3efa01a0
 8013580:	16c15177 	.word	0x16c15177
 8013584:	3f56c16c 	.word	0x3f56c16c
 8013588:	5555554c 	.word	0x5555554c
 801358c:	3fa55555 	.word	0x3fa55555
 8013590:	00000000 	.word	0x00000000
 8013594:	3ff00000 	.word	0x3ff00000
 8013598:	3fe00000 	.word	0x3fe00000
 801359c:	3fd33332 	.word	0x3fd33332
 80135a0:	3ff00000 	.word	0x3ff00000
 80135a4:	3fe90000 	.word	0x3fe90000
 80135a8:	3fd20000 	.word	0x3fd20000
 80135ac:	00000000 	.word	0x00000000

080135b0 <__kernel_sin>:
 80135b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80135b4:	ec55 4b10 	vmov	r4, r5, d0
 80135b8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80135bc:	b085      	sub	sp, #20
 80135be:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 80135c2:	ed8d 1b02 	vstr	d1, [sp, #8]
 80135c6:	4680      	mov	r8, r0
 80135c8:	d205      	bcs.n	80135d6 <__kernel_sin+0x26>
 80135ca:	4620      	mov	r0, r4
 80135cc:	4629      	mov	r1, r5
 80135ce:	f7ed fa79 	bl	8000ac4 <__aeabi_d2iz>
 80135d2:	2800      	cmp	r0, #0
 80135d4:	d052      	beq.n	801367c <__kernel_sin+0xcc>
 80135d6:	4622      	mov	r2, r4
 80135d8:	462b      	mov	r3, r5
 80135da:	4620      	mov	r0, r4
 80135dc:	4629      	mov	r1, r5
 80135de:	f7ec ffd7 	bl	8000590 <__aeabi_dmul>
 80135e2:	4682      	mov	sl, r0
 80135e4:	468b      	mov	fp, r1
 80135e6:	4602      	mov	r2, r0
 80135e8:	460b      	mov	r3, r1
 80135ea:	4620      	mov	r0, r4
 80135ec:	4629      	mov	r1, r5
 80135ee:	f7ec ffcf 	bl	8000590 <__aeabi_dmul>
 80135f2:	a342      	add	r3, pc, #264	@ (adr r3, 80136fc <__kernel_sin+0x14c>)
 80135f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135f8:	e9cd 0100 	strd	r0, r1, [sp]
 80135fc:	4650      	mov	r0, sl
 80135fe:	4659      	mov	r1, fp
 8013600:	f7ec ffc6 	bl	8000590 <__aeabi_dmul>
 8013604:	a33f      	add	r3, pc, #252	@ (adr r3, 8013704 <__kernel_sin+0x154>)
 8013606:	e9d3 2300 	ldrd	r2, r3, [r3]
 801360a:	f7ec fe09 	bl	8000220 <__aeabi_dsub>
 801360e:	4652      	mov	r2, sl
 8013610:	465b      	mov	r3, fp
 8013612:	f7ec ffbd 	bl	8000590 <__aeabi_dmul>
 8013616:	a33d      	add	r3, pc, #244	@ (adr r3, 801370c <__kernel_sin+0x15c>)
 8013618:	e9d3 2300 	ldrd	r2, r3, [r3]
 801361c:	f7ec fe02 	bl	8000224 <__adddf3>
 8013620:	4652      	mov	r2, sl
 8013622:	465b      	mov	r3, fp
 8013624:	f7ec ffb4 	bl	8000590 <__aeabi_dmul>
 8013628:	a33a      	add	r3, pc, #232	@ (adr r3, 8013714 <__kernel_sin+0x164>)
 801362a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801362e:	f7ec fdf7 	bl	8000220 <__aeabi_dsub>
 8013632:	4652      	mov	r2, sl
 8013634:	465b      	mov	r3, fp
 8013636:	f7ec ffab 	bl	8000590 <__aeabi_dmul>
 801363a:	a338      	add	r3, pc, #224	@ (adr r3, 801371c <__kernel_sin+0x16c>)
 801363c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013640:	f7ec fdf0 	bl	8000224 <__adddf3>
 8013644:	4606      	mov	r6, r0
 8013646:	460f      	mov	r7, r1
 8013648:	f1b8 0f00 	cmp.w	r8, #0
 801364c:	d11b      	bne.n	8013686 <__kernel_sin+0xd6>
 801364e:	4602      	mov	r2, r0
 8013650:	460b      	mov	r3, r1
 8013652:	4650      	mov	r0, sl
 8013654:	4659      	mov	r1, fp
 8013656:	f7ec ff9b 	bl	8000590 <__aeabi_dmul>
 801365a:	a325      	add	r3, pc, #148	@ (adr r3, 80136f0 <__kernel_sin+0x140>)
 801365c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013660:	f7ec fdde 	bl	8000220 <__aeabi_dsub>
 8013664:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013668:	f7ec ff92 	bl	8000590 <__aeabi_dmul>
 801366c:	4602      	mov	r2, r0
 801366e:	460b      	mov	r3, r1
 8013670:	4620      	mov	r0, r4
 8013672:	4629      	mov	r1, r5
 8013674:	f7ec fdd6 	bl	8000224 <__adddf3>
 8013678:	4604      	mov	r4, r0
 801367a:	460d      	mov	r5, r1
 801367c:	ec45 4b10 	vmov	d0, r4, r5
 8013680:	b005      	add	sp, #20
 8013682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013686:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801368a:	4b1b      	ldr	r3, [pc, #108]	@ (80136f8 <__kernel_sin+0x148>)
 801368c:	2200      	movs	r2, #0
 801368e:	f7ec ff7f 	bl	8000590 <__aeabi_dmul>
 8013692:	4632      	mov	r2, r6
 8013694:	4680      	mov	r8, r0
 8013696:	4689      	mov	r9, r1
 8013698:	463b      	mov	r3, r7
 801369a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801369e:	f7ec ff77 	bl	8000590 <__aeabi_dmul>
 80136a2:	4602      	mov	r2, r0
 80136a4:	460b      	mov	r3, r1
 80136a6:	4640      	mov	r0, r8
 80136a8:	4649      	mov	r1, r9
 80136aa:	f7ec fdb9 	bl	8000220 <__aeabi_dsub>
 80136ae:	4652      	mov	r2, sl
 80136b0:	465b      	mov	r3, fp
 80136b2:	f7ec ff6d 	bl	8000590 <__aeabi_dmul>
 80136b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80136ba:	f7ec fdb1 	bl	8000220 <__aeabi_dsub>
 80136be:	a30c      	add	r3, pc, #48	@ (adr r3, 80136f0 <__kernel_sin+0x140>)
 80136c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136c4:	4606      	mov	r6, r0
 80136c6:	460f      	mov	r7, r1
 80136c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80136cc:	f7ec ff60 	bl	8000590 <__aeabi_dmul>
 80136d0:	4602      	mov	r2, r0
 80136d2:	460b      	mov	r3, r1
 80136d4:	4630      	mov	r0, r6
 80136d6:	4639      	mov	r1, r7
 80136d8:	f7ec fda4 	bl	8000224 <__adddf3>
 80136dc:	4602      	mov	r2, r0
 80136de:	460b      	mov	r3, r1
 80136e0:	4620      	mov	r0, r4
 80136e2:	4629      	mov	r1, r5
 80136e4:	f7ec fd9c 	bl	8000220 <__aeabi_dsub>
 80136e8:	e7c6      	b.n	8013678 <__kernel_sin+0xc8>
 80136ea:	bf00      	nop
 80136ec:	f3af 8000 	nop.w
 80136f0:	55555549 	.word	0x55555549
 80136f4:	3fc55555 	.word	0x3fc55555
 80136f8:	3fe00000 	.word	0x3fe00000
 80136fc:	5acfd57c 	.word	0x5acfd57c
 8013700:	3de5d93a 	.word	0x3de5d93a
 8013704:	8a2b9ceb 	.word	0x8a2b9ceb
 8013708:	3e5ae5e6 	.word	0x3e5ae5e6
 801370c:	57b1fe7d 	.word	0x57b1fe7d
 8013710:	3ec71de3 	.word	0x3ec71de3
 8013714:	19c161d5 	.word	0x19c161d5
 8013718:	3f2a01a0 	.word	0x3f2a01a0
 801371c:	1110f8a6 	.word	0x1110f8a6
 8013720:	3f811111 	.word	0x3f811111
 8013724:	00000000 	.word	0x00000000

08013728 <__ieee754_rem_pio2>:
 8013728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801372c:	ec57 6b10 	vmov	r6, r7, d0
 8013730:	4bc5      	ldr	r3, [pc, #788]	@ (8013a48 <__ieee754_rem_pio2+0x320>)
 8013732:	b08d      	sub	sp, #52	@ 0x34
 8013734:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8013738:	4598      	cmp	r8, r3
 801373a:	4604      	mov	r4, r0
 801373c:	9704      	str	r7, [sp, #16]
 801373e:	d807      	bhi.n	8013750 <__ieee754_rem_pio2+0x28>
 8013740:	2200      	movs	r2, #0
 8013742:	2300      	movs	r3, #0
 8013744:	ed80 0b00 	vstr	d0, [r0]
 8013748:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801374c:	2500      	movs	r5, #0
 801374e:	e028      	b.n	80137a2 <__ieee754_rem_pio2+0x7a>
 8013750:	4bbe      	ldr	r3, [pc, #760]	@ (8013a4c <__ieee754_rem_pio2+0x324>)
 8013752:	4598      	cmp	r8, r3
 8013754:	d878      	bhi.n	8013848 <__ieee754_rem_pio2+0x120>
 8013756:	9b04      	ldr	r3, [sp, #16]
 8013758:	4dbd      	ldr	r5, [pc, #756]	@ (8013a50 <__ieee754_rem_pio2+0x328>)
 801375a:	2b00      	cmp	r3, #0
 801375c:	4630      	mov	r0, r6
 801375e:	a3ac      	add	r3, pc, #688	@ (adr r3, 8013a10 <__ieee754_rem_pio2+0x2e8>)
 8013760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013764:	4639      	mov	r1, r7
 8013766:	dd38      	ble.n	80137da <__ieee754_rem_pio2+0xb2>
 8013768:	f7ec fd5a 	bl	8000220 <__aeabi_dsub>
 801376c:	45a8      	cmp	r8, r5
 801376e:	4606      	mov	r6, r0
 8013770:	460f      	mov	r7, r1
 8013772:	d01a      	beq.n	80137aa <__ieee754_rem_pio2+0x82>
 8013774:	a3a8      	add	r3, pc, #672	@ (adr r3, 8013a18 <__ieee754_rem_pio2+0x2f0>)
 8013776:	e9d3 2300 	ldrd	r2, r3, [r3]
 801377a:	f7ec fd51 	bl	8000220 <__aeabi_dsub>
 801377e:	4602      	mov	r2, r0
 8013780:	460b      	mov	r3, r1
 8013782:	4680      	mov	r8, r0
 8013784:	4689      	mov	r9, r1
 8013786:	4630      	mov	r0, r6
 8013788:	4639      	mov	r1, r7
 801378a:	f7ec fd49 	bl	8000220 <__aeabi_dsub>
 801378e:	a3a2      	add	r3, pc, #648	@ (adr r3, 8013a18 <__ieee754_rem_pio2+0x2f0>)
 8013790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013794:	f7ec fd44 	bl	8000220 <__aeabi_dsub>
 8013798:	e9c4 8900 	strd	r8, r9, [r4]
 801379c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80137a0:	2501      	movs	r5, #1
 80137a2:	4628      	mov	r0, r5
 80137a4:	b00d      	add	sp, #52	@ 0x34
 80137a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137aa:	a39d      	add	r3, pc, #628	@ (adr r3, 8013a20 <__ieee754_rem_pio2+0x2f8>)
 80137ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137b0:	f7ec fd36 	bl	8000220 <__aeabi_dsub>
 80137b4:	a39c      	add	r3, pc, #624	@ (adr r3, 8013a28 <__ieee754_rem_pio2+0x300>)
 80137b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137ba:	4606      	mov	r6, r0
 80137bc:	460f      	mov	r7, r1
 80137be:	f7ec fd2f 	bl	8000220 <__aeabi_dsub>
 80137c2:	4602      	mov	r2, r0
 80137c4:	460b      	mov	r3, r1
 80137c6:	4680      	mov	r8, r0
 80137c8:	4689      	mov	r9, r1
 80137ca:	4630      	mov	r0, r6
 80137cc:	4639      	mov	r1, r7
 80137ce:	f7ec fd27 	bl	8000220 <__aeabi_dsub>
 80137d2:	a395      	add	r3, pc, #596	@ (adr r3, 8013a28 <__ieee754_rem_pio2+0x300>)
 80137d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137d8:	e7dc      	b.n	8013794 <__ieee754_rem_pio2+0x6c>
 80137da:	f7ec fd23 	bl	8000224 <__adddf3>
 80137de:	45a8      	cmp	r8, r5
 80137e0:	4606      	mov	r6, r0
 80137e2:	460f      	mov	r7, r1
 80137e4:	d018      	beq.n	8013818 <__ieee754_rem_pio2+0xf0>
 80137e6:	a38c      	add	r3, pc, #560	@ (adr r3, 8013a18 <__ieee754_rem_pio2+0x2f0>)
 80137e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137ec:	f7ec fd1a 	bl	8000224 <__adddf3>
 80137f0:	4602      	mov	r2, r0
 80137f2:	460b      	mov	r3, r1
 80137f4:	4680      	mov	r8, r0
 80137f6:	4689      	mov	r9, r1
 80137f8:	4630      	mov	r0, r6
 80137fa:	4639      	mov	r1, r7
 80137fc:	f7ec fd10 	bl	8000220 <__aeabi_dsub>
 8013800:	a385      	add	r3, pc, #532	@ (adr r3, 8013a18 <__ieee754_rem_pio2+0x2f0>)
 8013802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013806:	f7ec fd0d 	bl	8000224 <__adddf3>
 801380a:	f04f 35ff 	mov.w	r5, #4294967295
 801380e:	e9c4 8900 	strd	r8, r9, [r4]
 8013812:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8013816:	e7c4      	b.n	80137a2 <__ieee754_rem_pio2+0x7a>
 8013818:	a381      	add	r3, pc, #516	@ (adr r3, 8013a20 <__ieee754_rem_pio2+0x2f8>)
 801381a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801381e:	f7ec fd01 	bl	8000224 <__adddf3>
 8013822:	a381      	add	r3, pc, #516	@ (adr r3, 8013a28 <__ieee754_rem_pio2+0x300>)
 8013824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013828:	4606      	mov	r6, r0
 801382a:	460f      	mov	r7, r1
 801382c:	f7ec fcfa 	bl	8000224 <__adddf3>
 8013830:	4602      	mov	r2, r0
 8013832:	460b      	mov	r3, r1
 8013834:	4680      	mov	r8, r0
 8013836:	4689      	mov	r9, r1
 8013838:	4630      	mov	r0, r6
 801383a:	4639      	mov	r1, r7
 801383c:	f7ec fcf0 	bl	8000220 <__aeabi_dsub>
 8013840:	a379      	add	r3, pc, #484	@ (adr r3, 8013a28 <__ieee754_rem_pio2+0x300>)
 8013842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013846:	e7de      	b.n	8013806 <__ieee754_rem_pio2+0xde>
 8013848:	4b82      	ldr	r3, [pc, #520]	@ (8013a54 <__ieee754_rem_pio2+0x32c>)
 801384a:	4598      	cmp	r8, r3
 801384c:	f200 80d1 	bhi.w	80139f2 <__ieee754_rem_pio2+0x2ca>
 8013850:	f000 f966 	bl	8013b20 <fabs>
 8013854:	ec57 6b10 	vmov	r6, r7, d0
 8013858:	a375      	add	r3, pc, #468	@ (adr r3, 8013a30 <__ieee754_rem_pio2+0x308>)
 801385a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801385e:	4630      	mov	r0, r6
 8013860:	4639      	mov	r1, r7
 8013862:	f7ec fe95 	bl	8000590 <__aeabi_dmul>
 8013866:	4b7c      	ldr	r3, [pc, #496]	@ (8013a58 <__ieee754_rem_pio2+0x330>)
 8013868:	2200      	movs	r2, #0
 801386a:	f7ec fcdb 	bl	8000224 <__adddf3>
 801386e:	f7ed f929 	bl	8000ac4 <__aeabi_d2iz>
 8013872:	4605      	mov	r5, r0
 8013874:	f7ec fe22 	bl	80004bc <__aeabi_i2d>
 8013878:	4602      	mov	r2, r0
 801387a:	460b      	mov	r3, r1
 801387c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013880:	a363      	add	r3, pc, #396	@ (adr r3, 8013a10 <__ieee754_rem_pio2+0x2e8>)
 8013882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013886:	f7ec fe83 	bl	8000590 <__aeabi_dmul>
 801388a:	4602      	mov	r2, r0
 801388c:	460b      	mov	r3, r1
 801388e:	4630      	mov	r0, r6
 8013890:	4639      	mov	r1, r7
 8013892:	f7ec fcc5 	bl	8000220 <__aeabi_dsub>
 8013896:	a360      	add	r3, pc, #384	@ (adr r3, 8013a18 <__ieee754_rem_pio2+0x2f0>)
 8013898:	e9d3 2300 	ldrd	r2, r3, [r3]
 801389c:	4682      	mov	sl, r0
 801389e:	468b      	mov	fp, r1
 80138a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80138a4:	f7ec fe74 	bl	8000590 <__aeabi_dmul>
 80138a8:	2d1f      	cmp	r5, #31
 80138aa:	4606      	mov	r6, r0
 80138ac:	460f      	mov	r7, r1
 80138ae:	dc0c      	bgt.n	80138ca <__ieee754_rem_pio2+0x1a2>
 80138b0:	4b6a      	ldr	r3, [pc, #424]	@ (8013a5c <__ieee754_rem_pio2+0x334>)
 80138b2:	1e6a      	subs	r2, r5, #1
 80138b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80138b8:	4543      	cmp	r3, r8
 80138ba:	d006      	beq.n	80138ca <__ieee754_rem_pio2+0x1a2>
 80138bc:	4632      	mov	r2, r6
 80138be:	463b      	mov	r3, r7
 80138c0:	4650      	mov	r0, sl
 80138c2:	4659      	mov	r1, fp
 80138c4:	f7ec fcac 	bl	8000220 <__aeabi_dsub>
 80138c8:	e00e      	b.n	80138e8 <__ieee754_rem_pio2+0x1c0>
 80138ca:	463b      	mov	r3, r7
 80138cc:	4632      	mov	r2, r6
 80138ce:	4650      	mov	r0, sl
 80138d0:	4659      	mov	r1, fp
 80138d2:	f7ec fca5 	bl	8000220 <__aeabi_dsub>
 80138d6:	ea4f 5328 	mov.w	r3, r8, asr #20
 80138da:	9305      	str	r3, [sp, #20]
 80138dc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80138e0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80138e4:	2b10      	cmp	r3, #16
 80138e6:	dc02      	bgt.n	80138ee <__ieee754_rem_pio2+0x1c6>
 80138e8:	e9c4 0100 	strd	r0, r1, [r4]
 80138ec:	e039      	b.n	8013962 <__ieee754_rem_pio2+0x23a>
 80138ee:	a34c      	add	r3, pc, #304	@ (adr r3, 8013a20 <__ieee754_rem_pio2+0x2f8>)
 80138f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80138f8:	f7ec fe4a 	bl	8000590 <__aeabi_dmul>
 80138fc:	4606      	mov	r6, r0
 80138fe:	460f      	mov	r7, r1
 8013900:	4602      	mov	r2, r0
 8013902:	460b      	mov	r3, r1
 8013904:	4650      	mov	r0, sl
 8013906:	4659      	mov	r1, fp
 8013908:	f7ec fc8a 	bl	8000220 <__aeabi_dsub>
 801390c:	4602      	mov	r2, r0
 801390e:	460b      	mov	r3, r1
 8013910:	4680      	mov	r8, r0
 8013912:	4689      	mov	r9, r1
 8013914:	4650      	mov	r0, sl
 8013916:	4659      	mov	r1, fp
 8013918:	f7ec fc82 	bl	8000220 <__aeabi_dsub>
 801391c:	4632      	mov	r2, r6
 801391e:	463b      	mov	r3, r7
 8013920:	f7ec fc7e 	bl	8000220 <__aeabi_dsub>
 8013924:	a340      	add	r3, pc, #256	@ (adr r3, 8013a28 <__ieee754_rem_pio2+0x300>)
 8013926:	e9d3 2300 	ldrd	r2, r3, [r3]
 801392a:	4606      	mov	r6, r0
 801392c:	460f      	mov	r7, r1
 801392e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013932:	f7ec fe2d 	bl	8000590 <__aeabi_dmul>
 8013936:	4632      	mov	r2, r6
 8013938:	463b      	mov	r3, r7
 801393a:	f7ec fc71 	bl	8000220 <__aeabi_dsub>
 801393e:	4602      	mov	r2, r0
 8013940:	460b      	mov	r3, r1
 8013942:	4606      	mov	r6, r0
 8013944:	460f      	mov	r7, r1
 8013946:	4640      	mov	r0, r8
 8013948:	4649      	mov	r1, r9
 801394a:	f7ec fc69 	bl	8000220 <__aeabi_dsub>
 801394e:	9a05      	ldr	r2, [sp, #20]
 8013950:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013954:	1ad3      	subs	r3, r2, r3
 8013956:	2b31      	cmp	r3, #49	@ 0x31
 8013958:	dc20      	bgt.n	801399c <__ieee754_rem_pio2+0x274>
 801395a:	e9c4 0100 	strd	r0, r1, [r4]
 801395e:	46c2      	mov	sl, r8
 8013960:	46cb      	mov	fp, r9
 8013962:	e9d4 8900 	ldrd	r8, r9, [r4]
 8013966:	4650      	mov	r0, sl
 8013968:	4642      	mov	r2, r8
 801396a:	464b      	mov	r3, r9
 801396c:	4659      	mov	r1, fp
 801396e:	f7ec fc57 	bl	8000220 <__aeabi_dsub>
 8013972:	463b      	mov	r3, r7
 8013974:	4632      	mov	r2, r6
 8013976:	f7ec fc53 	bl	8000220 <__aeabi_dsub>
 801397a:	9b04      	ldr	r3, [sp, #16]
 801397c:	2b00      	cmp	r3, #0
 801397e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8013982:	f6bf af0e 	bge.w	80137a2 <__ieee754_rem_pio2+0x7a>
 8013986:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 801398a:	6063      	str	r3, [r4, #4]
 801398c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013990:	f8c4 8000 	str.w	r8, [r4]
 8013994:	60a0      	str	r0, [r4, #8]
 8013996:	60e3      	str	r3, [r4, #12]
 8013998:	426d      	negs	r5, r5
 801399a:	e702      	b.n	80137a2 <__ieee754_rem_pio2+0x7a>
 801399c:	a326      	add	r3, pc, #152	@ (adr r3, 8013a38 <__ieee754_rem_pio2+0x310>)
 801399e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80139a6:	f7ec fdf3 	bl	8000590 <__aeabi_dmul>
 80139aa:	4606      	mov	r6, r0
 80139ac:	460f      	mov	r7, r1
 80139ae:	4602      	mov	r2, r0
 80139b0:	460b      	mov	r3, r1
 80139b2:	4640      	mov	r0, r8
 80139b4:	4649      	mov	r1, r9
 80139b6:	f7ec fc33 	bl	8000220 <__aeabi_dsub>
 80139ba:	4602      	mov	r2, r0
 80139bc:	460b      	mov	r3, r1
 80139be:	4682      	mov	sl, r0
 80139c0:	468b      	mov	fp, r1
 80139c2:	4640      	mov	r0, r8
 80139c4:	4649      	mov	r1, r9
 80139c6:	f7ec fc2b 	bl	8000220 <__aeabi_dsub>
 80139ca:	4632      	mov	r2, r6
 80139cc:	463b      	mov	r3, r7
 80139ce:	f7ec fc27 	bl	8000220 <__aeabi_dsub>
 80139d2:	a31b      	add	r3, pc, #108	@ (adr r3, 8013a40 <__ieee754_rem_pio2+0x318>)
 80139d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139d8:	4606      	mov	r6, r0
 80139da:	460f      	mov	r7, r1
 80139dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80139e0:	f7ec fdd6 	bl	8000590 <__aeabi_dmul>
 80139e4:	4632      	mov	r2, r6
 80139e6:	463b      	mov	r3, r7
 80139e8:	f7ec fc1a 	bl	8000220 <__aeabi_dsub>
 80139ec:	4606      	mov	r6, r0
 80139ee:	460f      	mov	r7, r1
 80139f0:	e764      	b.n	80138bc <__ieee754_rem_pio2+0x194>
 80139f2:	4b1b      	ldr	r3, [pc, #108]	@ (8013a60 <__ieee754_rem_pio2+0x338>)
 80139f4:	4598      	cmp	r8, r3
 80139f6:	d935      	bls.n	8013a64 <__ieee754_rem_pio2+0x33c>
 80139f8:	4632      	mov	r2, r6
 80139fa:	463b      	mov	r3, r7
 80139fc:	4630      	mov	r0, r6
 80139fe:	4639      	mov	r1, r7
 8013a00:	f7ec fc0e 	bl	8000220 <__aeabi_dsub>
 8013a04:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8013a08:	e9c4 0100 	strd	r0, r1, [r4]
 8013a0c:	e69e      	b.n	801374c <__ieee754_rem_pio2+0x24>
 8013a0e:	bf00      	nop
 8013a10:	54400000 	.word	0x54400000
 8013a14:	3ff921fb 	.word	0x3ff921fb
 8013a18:	1a626331 	.word	0x1a626331
 8013a1c:	3dd0b461 	.word	0x3dd0b461
 8013a20:	1a600000 	.word	0x1a600000
 8013a24:	3dd0b461 	.word	0x3dd0b461
 8013a28:	2e037073 	.word	0x2e037073
 8013a2c:	3ba3198a 	.word	0x3ba3198a
 8013a30:	6dc9c883 	.word	0x6dc9c883
 8013a34:	3fe45f30 	.word	0x3fe45f30
 8013a38:	2e000000 	.word	0x2e000000
 8013a3c:	3ba3198a 	.word	0x3ba3198a
 8013a40:	252049c1 	.word	0x252049c1
 8013a44:	397b839a 	.word	0x397b839a
 8013a48:	3fe921fb 	.word	0x3fe921fb
 8013a4c:	4002d97b 	.word	0x4002d97b
 8013a50:	3ff921fb 	.word	0x3ff921fb
 8013a54:	413921fb 	.word	0x413921fb
 8013a58:	3fe00000 	.word	0x3fe00000
 8013a5c:	08014f50 	.word	0x08014f50
 8013a60:	7fefffff 	.word	0x7fefffff
 8013a64:	ea4f 5528 	mov.w	r5, r8, asr #20
 8013a68:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8013a6c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8013a70:	4630      	mov	r0, r6
 8013a72:	460f      	mov	r7, r1
 8013a74:	f7ed f826 	bl	8000ac4 <__aeabi_d2iz>
 8013a78:	f7ec fd20 	bl	80004bc <__aeabi_i2d>
 8013a7c:	4602      	mov	r2, r0
 8013a7e:	460b      	mov	r3, r1
 8013a80:	4630      	mov	r0, r6
 8013a82:	4639      	mov	r1, r7
 8013a84:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8013a88:	f7ec fbca 	bl	8000220 <__aeabi_dsub>
 8013a8c:	4b22      	ldr	r3, [pc, #136]	@ (8013b18 <__ieee754_rem_pio2+0x3f0>)
 8013a8e:	2200      	movs	r2, #0
 8013a90:	f7ec fd7e 	bl	8000590 <__aeabi_dmul>
 8013a94:	460f      	mov	r7, r1
 8013a96:	4606      	mov	r6, r0
 8013a98:	f7ed f814 	bl	8000ac4 <__aeabi_d2iz>
 8013a9c:	f7ec fd0e 	bl	80004bc <__aeabi_i2d>
 8013aa0:	4602      	mov	r2, r0
 8013aa2:	460b      	mov	r3, r1
 8013aa4:	4630      	mov	r0, r6
 8013aa6:	4639      	mov	r1, r7
 8013aa8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013aac:	f7ec fbb8 	bl	8000220 <__aeabi_dsub>
 8013ab0:	4b19      	ldr	r3, [pc, #100]	@ (8013b18 <__ieee754_rem_pio2+0x3f0>)
 8013ab2:	2200      	movs	r2, #0
 8013ab4:	f7ec fd6c 	bl	8000590 <__aeabi_dmul>
 8013ab8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8013abc:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8013ac0:	f04f 0803 	mov.w	r8, #3
 8013ac4:	2600      	movs	r6, #0
 8013ac6:	2700      	movs	r7, #0
 8013ac8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8013acc:	4632      	mov	r2, r6
 8013ace:	463b      	mov	r3, r7
 8013ad0:	46c2      	mov	sl, r8
 8013ad2:	f108 38ff 	add.w	r8, r8, #4294967295
 8013ad6:	f7ec ffc3 	bl	8000a60 <__aeabi_dcmpeq>
 8013ada:	2800      	cmp	r0, #0
 8013adc:	d1f4      	bne.n	8013ac8 <__ieee754_rem_pio2+0x3a0>
 8013ade:	4b0f      	ldr	r3, [pc, #60]	@ (8013b1c <__ieee754_rem_pio2+0x3f4>)
 8013ae0:	9301      	str	r3, [sp, #4]
 8013ae2:	2302      	movs	r3, #2
 8013ae4:	9300      	str	r3, [sp, #0]
 8013ae6:	462a      	mov	r2, r5
 8013ae8:	4653      	mov	r3, sl
 8013aea:	4621      	mov	r1, r4
 8013aec:	a806      	add	r0, sp, #24
 8013aee:	f000 fb5b 	bl	80141a8 <__kernel_rem_pio2>
 8013af2:	9b04      	ldr	r3, [sp, #16]
 8013af4:	2b00      	cmp	r3, #0
 8013af6:	4605      	mov	r5, r0
 8013af8:	f6bf ae53 	bge.w	80137a2 <__ieee754_rem_pio2+0x7a>
 8013afc:	e9d4 2100 	ldrd	r2, r1, [r4]
 8013b00:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013b04:	e9c4 2300 	strd	r2, r3, [r4]
 8013b08:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8013b0c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013b10:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8013b14:	e740      	b.n	8013998 <__ieee754_rem_pio2+0x270>
 8013b16:	bf00      	nop
 8013b18:	41700000 	.word	0x41700000
 8013b1c:	08014fd0 	.word	0x08014fd0

08013b20 <fabs>:
 8013b20:	ec51 0b10 	vmov	r0, r1, d0
 8013b24:	4602      	mov	r2, r0
 8013b26:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8013b2a:	ec43 2b10 	vmov	d0, r2, r3
 8013b2e:	4770      	bx	lr

08013b30 <__kernel_cosf>:
 8013b30:	ee10 3a10 	vmov	r3, s0
 8013b34:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013b38:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8013b3c:	eef0 6a40 	vmov.f32	s13, s0
 8013b40:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8013b44:	d204      	bcs.n	8013b50 <__kernel_cosf+0x20>
 8013b46:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8013b4a:	ee17 2a90 	vmov	r2, s15
 8013b4e:	b342      	cbz	r2, 8013ba2 <__kernel_cosf+0x72>
 8013b50:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8013b54:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8013bc0 <__kernel_cosf+0x90>
 8013b58:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8013bc4 <__kernel_cosf+0x94>
 8013b5c:	4a1a      	ldr	r2, [pc, #104]	@ (8013bc8 <__kernel_cosf+0x98>)
 8013b5e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8013b62:	4293      	cmp	r3, r2
 8013b64:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8013bcc <__kernel_cosf+0x9c>
 8013b68:	eee6 7a07 	vfma.f32	s15, s12, s14
 8013b6c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8013bd0 <__kernel_cosf+0xa0>
 8013b70:	eea7 6a87 	vfma.f32	s12, s15, s14
 8013b74:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8013bd4 <__kernel_cosf+0xa4>
 8013b78:	eee6 7a07 	vfma.f32	s15, s12, s14
 8013b7c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8013bd8 <__kernel_cosf+0xa8>
 8013b80:	eea7 6a87 	vfma.f32	s12, s15, s14
 8013b84:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8013b88:	ee26 6a07 	vmul.f32	s12, s12, s14
 8013b8c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8013b90:	eee7 0a06 	vfma.f32	s1, s14, s12
 8013b94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013b98:	d804      	bhi.n	8013ba4 <__kernel_cosf+0x74>
 8013b9a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8013b9e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013ba2:	4770      	bx	lr
 8013ba4:	4a0d      	ldr	r2, [pc, #52]	@ (8013bdc <__kernel_cosf+0xac>)
 8013ba6:	4293      	cmp	r3, r2
 8013ba8:	bf9a      	itte	ls
 8013baa:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8013bae:	ee07 3a10 	vmovls	s14, r3
 8013bb2:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8013bb6:	ee30 0a47 	vsub.f32	s0, s0, s14
 8013bba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013bbe:	e7ec      	b.n	8013b9a <__kernel_cosf+0x6a>
 8013bc0:	ad47d74e 	.word	0xad47d74e
 8013bc4:	310f74f6 	.word	0x310f74f6
 8013bc8:	3e999999 	.word	0x3e999999
 8013bcc:	b493f27c 	.word	0xb493f27c
 8013bd0:	37d00d01 	.word	0x37d00d01
 8013bd4:	bab60b61 	.word	0xbab60b61
 8013bd8:	3d2aaaab 	.word	0x3d2aaaab
 8013bdc:	3f480000 	.word	0x3f480000

08013be0 <__kernel_sinf>:
 8013be0:	ee10 3a10 	vmov	r3, s0
 8013be4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013be8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8013bec:	d204      	bcs.n	8013bf8 <__kernel_sinf+0x18>
 8013bee:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8013bf2:	ee17 3a90 	vmov	r3, s15
 8013bf6:	b35b      	cbz	r3, 8013c50 <__kernel_sinf+0x70>
 8013bf8:	ee20 7a00 	vmul.f32	s14, s0, s0
 8013bfc:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8013c54 <__kernel_sinf+0x74>
 8013c00:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8013c58 <__kernel_sinf+0x78>
 8013c04:	eea7 6a27 	vfma.f32	s12, s14, s15
 8013c08:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8013c5c <__kernel_sinf+0x7c>
 8013c0c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8013c10:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8013c60 <__kernel_sinf+0x80>
 8013c14:	eea7 6a87 	vfma.f32	s12, s15, s14
 8013c18:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8013c64 <__kernel_sinf+0x84>
 8013c1c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8013c20:	eee6 7a07 	vfma.f32	s15, s12, s14
 8013c24:	b930      	cbnz	r0, 8013c34 <__kernel_sinf+0x54>
 8013c26:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8013c68 <__kernel_sinf+0x88>
 8013c2a:	eea7 6a27 	vfma.f32	s12, s14, s15
 8013c2e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8013c32:	4770      	bx	lr
 8013c34:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8013c38:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8013c3c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8013c40:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8013c44:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8013c6c <__kernel_sinf+0x8c>
 8013c48:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8013c4c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8013c50:	4770      	bx	lr
 8013c52:	bf00      	nop
 8013c54:	2f2ec9d3 	.word	0x2f2ec9d3
 8013c58:	b2d72f34 	.word	0xb2d72f34
 8013c5c:	3638ef1b 	.word	0x3638ef1b
 8013c60:	b9500d01 	.word	0xb9500d01
 8013c64:	3c088889 	.word	0x3c088889
 8013c68:	be2aaaab 	.word	0xbe2aaaab
 8013c6c:	3e2aaaab 	.word	0x3e2aaaab

08013c70 <__ieee754_fmodf>:
 8013c70:	b570      	push	{r4, r5, r6, lr}
 8013c72:	ee10 6a90 	vmov	r6, s1
 8013c76:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8013c7a:	1e5a      	subs	r2, r3, #1
 8013c7c:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8013c80:	d206      	bcs.n	8013c90 <__ieee754_fmodf+0x20>
 8013c82:	ee10 4a10 	vmov	r4, s0
 8013c86:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 8013c8a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8013c8e:	d304      	bcc.n	8013c9a <__ieee754_fmodf+0x2a>
 8013c90:	ee60 0a20 	vmul.f32	s1, s0, s1
 8013c94:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8013c98:	bd70      	pop	{r4, r5, r6, pc}
 8013c9a:	4299      	cmp	r1, r3
 8013c9c:	dbfc      	blt.n	8013c98 <__ieee754_fmodf+0x28>
 8013c9e:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 8013ca2:	d105      	bne.n	8013cb0 <__ieee754_fmodf+0x40>
 8013ca4:	4b32      	ldr	r3, [pc, #200]	@ (8013d70 <__ieee754_fmodf+0x100>)
 8013ca6:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 8013caa:	ed93 0a00 	vldr	s0, [r3]
 8013cae:	e7f3      	b.n	8013c98 <__ieee754_fmodf+0x28>
 8013cb0:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8013cb4:	d146      	bne.n	8013d44 <__ieee754_fmodf+0xd4>
 8013cb6:	020a      	lsls	r2, r1, #8
 8013cb8:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 8013cbc:	2a00      	cmp	r2, #0
 8013cbe:	dc3e      	bgt.n	8013d3e <__ieee754_fmodf+0xce>
 8013cc0:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8013cc4:	bf01      	itttt	eq
 8013cc6:	021a      	lsleq	r2, r3, #8
 8013cc8:	fab2 f282 	clzeq	r2, r2
 8013ccc:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 8013cd0:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 8013cd4:	bf16      	itet	ne
 8013cd6:	15da      	asrne	r2, r3, #23
 8013cd8:	3282      	addeq	r2, #130	@ 0x82
 8013cda:	3a7f      	subne	r2, #127	@ 0x7f
 8013cdc:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 8013ce0:	bfbb      	ittet	lt
 8013ce2:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8013ce6:	1a24      	sublt	r4, r4, r0
 8013ce8:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 8013cec:	40a1      	lsllt	r1, r4
 8013cee:	bfa8      	it	ge
 8013cf0:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 8013cf4:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8013cf8:	bfb5      	itete	lt
 8013cfa:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8013cfe:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 8013d02:	1aa4      	sublt	r4, r4, r2
 8013d04:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 8013d08:	bfb8      	it	lt
 8013d0a:	fa03 f404 	lsllt.w	r4, r3, r4
 8013d0e:	1a80      	subs	r0, r0, r2
 8013d10:	1b0b      	subs	r3, r1, r4
 8013d12:	b9d0      	cbnz	r0, 8013d4a <__ieee754_fmodf+0xda>
 8013d14:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8013d18:	bf28      	it	cs
 8013d1a:	460b      	movcs	r3, r1
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	d0c1      	beq.n	8013ca4 <__ieee754_fmodf+0x34>
 8013d20:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8013d24:	db19      	blt.n	8013d5a <__ieee754_fmodf+0xea>
 8013d26:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8013d2a:	db19      	blt.n	8013d60 <__ieee754_fmodf+0xf0>
 8013d2c:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8013d30:	327f      	adds	r2, #127	@ 0x7f
 8013d32:	432b      	orrs	r3, r5
 8013d34:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8013d38:	ee00 3a10 	vmov	s0, r3
 8013d3c:	e7ac      	b.n	8013c98 <__ieee754_fmodf+0x28>
 8013d3e:	3801      	subs	r0, #1
 8013d40:	0052      	lsls	r2, r2, #1
 8013d42:	e7bb      	b.n	8013cbc <__ieee754_fmodf+0x4c>
 8013d44:	15c8      	asrs	r0, r1, #23
 8013d46:	387f      	subs	r0, #127	@ 0x7f
 8013d48:	e7ba      	b.n	8013cc0 <__ieee754_fmodf+0x50>
 8013d4a:	2b00      	cmp	r3, #0
 8013d4c:	da02      	bge.n	8013d54 <__ieee754_fmodf+0xe4>
 8013d4e:	0049      	lsls	r1, r1, #1
 8013d50:	3801      	subs	r0, #1
 8013d52:	e7dd      	b.n	8013d10 <__ieee754_fmodf+0xa0>
 8013d54:	d0a6      	beq.n	8013ca4 <__ieee754_fmodf+0x34>
 8013d56:	0059      	lsls	r1, r3, #1
 8013d58:	e7fa      	b.n	8013d50 <__ieee754_fmodf+0xe0>
 8013d5a:	005b      	lsls	r3, r3, #1
 8013d5c:	3a01      	subs	r2, #1
 8013d5e:	e7df      	b.n	8013d20 <__ieee754_fmodf+0xb0>
 8013d60:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 8013d64:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8013d68:	3282      	adds	r2, #130	@ 0x82
 8013d6a:	4113      	asrs	r3, r2
 8013d6c:	432b      	orrs	r3, r5
 8013d6e:	e7e3      	b.n	8013d38 <__ieee754_fmodf+0xc8>
 8013d70:	080150d8 	.word	0x080150d8

08013d74 <__ieee754_rem_pio2f>:
 8013d74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013d76:	ee10 6a10 	vmov	r6, s0
 8013d7a:	4b88      	ldr	r3, [pc, #544]	@ (8013f9c <__ieee754_rem_pio2f+0x228>)
 8013d7c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8013d80:	429d      	cmp	r5, r3
 8013d82:	b087      	sub	sp, #28
 8013d84:	4604      	mov	r4, r0
 8013d86:	d805      	bhi.n	8013d94 <__ieee754_rem_pio2f+0x20>
 8013d88:	2300      	movs	r3, #0
 8013d8a:	ed80 0a00 	vstr	s0, [r0]
 8013d8e:	6043      	str	r3, [r0, #4]
 8013d90:	2000      	movs	r0, #0
 8013d92:	e022      	b.n	8013dda <__ieee754_rem_pio2f+0x66>
 8013d94:	4b82      	ldr	r3, [pc, #520]	@ (8013fa0 <__ieee754_rem_pio2f+0x22c>)
 8013d96:	429d      	cmp	r5, r3
 8013d98:	d83a      	bhi.n	8013e10 <__ieee754_rem_pio2f+0x9c>
 8013d9a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8013d9e:	2e00      	cmp	r6, #0
 8013da0:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8013fa4 <__ieee754_rem_pio2f+0x230>
 8013da4:	4a80      	ldr	r2, [pc, #512]	@ (8013fa8 <__ieee754_rem_pio2f+0x234>)
 8013da6:	f023 030f 	bic.w	r3, r3, #15
 8013daa:	dd18      	ble.n	8013dde <__ieee754_rem_pio2f+0x6a>
 8013dac:	4293      	cmp	r3, r2
 8013dae:	ee70 7a47 	vsub.f32	s15, s0, s14
 8013db2:	bf09      	itett	eq
 8013db4:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8013fac <__ieee754_rem_pio2f+0x238>
 8013db8:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8013fb0 <__ieee754_rem_pio2f+0x23c>
 8013dbc:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8013fb4 <__ieee754_rem_pio2f+0x240>
 8013dc0:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8013dc4:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8013dc8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013dcc:	ed80 7a00 	vstr	s14, [r0]
 8013dd0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013dd4:	edc0 7a01 	vstr	s15, [r0, #4]
 8013dd8:	2001      	movs	r0, #1
 8013dda:	b007      	add	sp, #28
 8013ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013dde:	4293      	cmp	r3, r2
 8013de0:	ee70 7a07 	vadd.f32	s15, s0, s14
 8013de4:	bf09      	itett	eq
 8013de6:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8013fac <__ieee754_rem_pio2f+0x238>
 8013dea:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8013fb0 <__ieee754_rem_pio2f+0x23c>
 8013dee:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8013fb4 <__ieee754_rem_pio2f+0x240>
 8013df2:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8013df6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8013dfa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013dfe:	ed80 7a00 	vstr	s14, [r0]
 8013e02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013e06:	edc0 7a01 	vstr	s15, [r0, #4]
 8013e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8013e0e:	e7e4      	b.n	8013dda <__ieee754_rem_pio2f+0x66>
 8013e10:	4b69      	ldr	r3, [pc, #420]	@ (8013fb8 <__ieee754_rem_pio2f+0x244>)
 8013e12:	429d      	cmp	r5, r3
 8013e14:	d873      	bhi.n	8013efe <__ieee754_rem_pio2f+0x18a>
 8013e16:	f000 f8dd 	bl	8013fd4 <fabsf>
 8013e1a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8013fbc <__ieee754_rem_pio2f+0x248>
 8013e1e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8013e22:	eee0 7a07 	vfma.f32	s15, s0, s14
 8013e26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013e2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013e2e:	ee17 0a90 	vmov	r0, s15
 8013e32:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8013fa4 <__ieee754_rem_pio2f+0x230>
 8013e36:	eea7 0a67 	vfms.f32	s0, s14, s15
 8013e3a:	281f      	cmp	r0, #31
 8013e3c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8013fb0 <__ieee754_rem_pio2f+0x23c>
 8013e40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013e44:	eeb1 6a47 	vneg.f32	s12, s14
 8013e48:	ee70 6a67 	vsub.f32	s13, s0, s15
 8013e4c:	ee16 1a90 	vmov	r1, s13
 8013e50:	dc09      	bgt.n	8013e66 <__ieee754_rem_pio2f+0xf2>
 8013e52:	4a5b      	ldr	r2, [pc, #364]	@ (8013fc0 <__ieee754_rem_pio2f+0x24c>)
 8013e54:	1e47      	subs	r7, r0, #1
 8013e56:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8013e5a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8013e5e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8013e62:	4293      	cmp	r3, r2
 8013e64:	d107      	bne.n	8013e76 <__ieee754_rem_pio2f+0x102>
 8013e66:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8013e6a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8013e6e:	2a08      	cmp	r2, #8
 8013e70:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8013e74:	dc14      	bgt.n	8013ea0 <__ieee754_rem_pio2f+0x12c>
 8013e76:	6021      	str	r1, [r4, #0]
 8013e78:	ed94 7a00 	vldr	s14, [r4]
 8013e7c:	ee30 0a47 	vsub.f32	s0, s0, s14
 8013e80:	2e00      	cmp	r6, #0
 8013e82:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013e86:	ed84 0a01 	vstr	s0, [r4, #4]
 8013e8a:	daa6      	bge.n	8013dda <__ieee754_rem_pio2f+0x66>
 8013e8c:	eeb1 7a47 	vneg.f32	s14, s14
 8013e90:	eeb1 0a40 	vneg.f32	s0, s0
 8013e94:	ed84 7a00 	vstr	s14, [r4]
 8013e98:	ed84 0a01 	vstr	s0, [r4, #4]
 8013e9c:	4240      	negs	r0, r0
 8013e9e:	e79c      	b.n	8013dda <__ieee754_rem_pio2f+0x66>
 8013ea0:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8013fac <__ieee754_rem_pio2f+0x238>
 8013ea4:	eef0 6a40 	vmov.f32	s13, s0
 8013ea8:	eee6 6a25 	vfma.f32	s13, s12, s11
 8013eac:	ee70 7a66 	vsub.f32	s15, s0, s13
 8013eb0:	eee6 7a25 	vfma.f32	s15, s12, s11
 8013eb4:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8013fb4 <__ieee754_rem_pio2f+0x240>
 8013eb8:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8013ebc:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8013ec0:	ee15 2a90 	vmov	r2, s11
 8013ec4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8013ec8:	1a5b      	subs	r3, r3, r1
 8013eca:	2b19      	cmp	r3, #25
 8013ecc:	dc04      	bgt.n	8013ed8 <__ieee754_rem_pio2f+0x164>
 8013ece:	edc4 5a00 	vstr	s11, [r4]
 8013ed2:	eeb0 0a66 	vmov.f32	s0, s13
 8013ed6:	e7cf      	b.n	8013e78 <__ieee754_rem_pio2f+0x104>
 8013ed8:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8013fc4 <__ieee754_rem_pio2f+0x250>
 8013edc:	eeb0 0a66 	vmov.f32	s0, s13
 8013ee0:	eea6 0a25 	vfma.f32	s0, s12, s11
 8013ee4:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8013ee8:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8013fc8 <__ieee754_rem_pio2f+0x254>
 8013eec:	eee6 7a25 	vfma.f32	s15, s12, s11
 8013ef0:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8013ef4:	ee30 7a67 	vsub.f32	s14, s0, s15
 8013ef8:	ed84 7a00 	vstr	s14, [r4]
 8013efc:	e7bc      	b.n	8013e78 <__ieee754_rem_pio2f+0x104>
 8013efe:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8013f02:	d306      	bcc.n	8013f12 <__ieee754_rem_pio2f+0x19e>
 8013f04:	ee70 7a40 	vsub.f32	s15, s0, s0
 8013f08:	edc0 7a01 	vstr	s15, [r0, #4]
 8013f0c:	edc0 7a00 	vstr	s15, [r0]
 8013f10:	e73e      	b.n	8013d90 <__ieee754_rem_pio2f+0x1c>
 8013f12:	15ea      	asrs	r2, r5, #23
 8013f14:	3a86      	subs	r2, #134	@ 0x86
 8013f16:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8013f1a:	ee07 3a90 	vmov	s15, r3
 8013f1e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8013f22:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8013fcc <__ieee754_rem_pio2f+0x258>
 8013f26:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8013f2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013f2e:	ed8d 7a03 	vstr	s14, [sp, #12]
 8013f32:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8013f36:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8013f3a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8013f3e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013f42:	ed8d 7a04 	vstr	s14, [sp, #16]
 8013f46:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8013f4a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8013f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f52:	edcd 7a05 	vstr	s15, [sp, #20]
 8013f56:	d11e      	bne.n	8013f96 <__ieee754_rem_pio2f+0x222>
 8013f58:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8013f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f60:	bf0c      	ite	eq
 8013f62:	2301      	moveq	r3, #1
 8013f64:	2302      	movne	r3, #2
 8013f66:	491a      	ldr	r1, [pc, #104]	@ (8013fd0 <__ieee754_rem_pio2f+0x25c>)
 8013f68:	9101      	str	r1, [sp, #4]
 8013f6a:	2102      	movs	r1, #2
 8013f6c:	9100      	str	r1, [sp, #0]
 8013f6e:	a803      	add	r0, sp, #12
 8013f70:	4621      	mov	r1, r4
 8013f72:	f000 fc69 	bl	8014848 <__kernel_rem_pio2f>
 8013f76:	2e00      	cmp	r6, #0
 8013f78:	f6bf af2f 	bge.w	8013dda <__ieee754_rem_pio2f+0x66>
 8013f7c:	edd4 7a00 	vldr	s15, [r4]
 8013f80:	eef1 7a67 	vneg.f32	s15, s15
 8013f84:	edc4 7a00 	vstr	s15, [r4]
 8013f88:	edd4 7a01 	vldr	s15, [r4, #4]
 8013f8c:	eef1 7a67 	vneg.f32	s15, s15
 8013f90:	edc4 7a01 	vstr	s15, [r4, #4]
 8013f94:	e782      	b.n	8013e9c <__ieee754_rem_pio2f+0x128>
 8013f96:	2303      	movs	r3, #3
 8013f98:	e7e5      	b.n	8013f66 <__ieee754_rem_pio2f+0x1f2>
 8013f9a:	bf00      	nop
 8013f9c:	3f490fd8 	.word	0x3f490fd8
 8013fa0:	4016cbe3 	.word	0x4016cbe3
 8013fa4:	3fc90f80 	.word	0x3fc90f80
 8013fa8:	3fc90fd0 	.word	0x3fc90fd0
 8013fac:	37354400 	.word	0x37354400
 8013fb0:	37354443 	.word	0x37354443
 8013fb4:	2e85a308 	.word	0x2e85a308
 8013fb8:	43490f80 	.word	0x43490f80
 8013fbc:	3f22f984 	.word	0x3f22f984
 8013fc0:	080150e0 	.word	0x080150e0
 8013fc4:	2e85a300 	.word	0x2e85a300
 8013fc8:	248d3132 	.word	0x248d3132
 8013fcc:	43800000 	.word	0x43800000
 8013fd0:	08015160 	.word	0x08015160

08013fd4 <fabsf>:
 8013fd4:	ee10 3a10 	vmov	r3, s0
 8013fd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013fdc:	ee00 3a10 	vmov	s0, r3
 8013fe0:	4770      	bx	lr
 8013fe2:	0000      	movs	r0, r0
 8013fe4:	0000      	movs	r0, r0
	...

08013fe8 <scalbn>:
 8013fe8:	b570      	push	{r4, r5, r6, lr}
 8013fea:	ec55 4b10 	vmov	r4, r5, d0
 8013fee:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8013ff2:	4606      	mov	r6, r0
 8013ff4:	462b      	mov	r3, r5
 8013ff6:	b991      	cbnz	r1, 801401e <scalbn+0x36>
 8013ff8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8013ffc:	4323      	orrs	r3, r4
 8013ffe:	d03b      	beq.n	8014078 <scalbn+0x90>
 8014000:	4b33      	ldr	r3, [pc, #204]	@ (80140d0 <scalbn+0xe8>)
 8014002:	4620      	mov	r0, r4
 8014004:	4629      	mov	r1, r5
 8014006:	2200      	movs	r2, #0
 8014008:	f7ec fac2 	bl	8000590 <__aeabi_dmul>
 801400c:	4b31      	ldr	r3, [pc, #196]	@ (80140d4 <scalbn+0xec>)
 801400e:	429e      	cmp	r6, r3
 8014010:	4604      	mov	r4, r0
 8014012:	460d      	mov	r5, r1
 8014014:	da0f      	bge.n	8014036 <scalbn+0x4e>
 8014016:	a326      	add	r3, pc, #152	@ (adr r3, 80140b0 <scalbn+0xc8>)
 8014018:	e9d3 2300 	ldrd	r2, r3, [r3]
 801401c:	e01e      	b.n	801405c <scalbn+0x74>
 801401e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8014022:	4291      	cmp	r1, r2
 8014024:	d10b      	bne.n	801403e <scalbn+0x56>
 8014026:	4622      	mov	r2, r4
 8014028:	4620      	mov	r0, r4
 801402a:	4629      	mov	r1, r5
 801402c:	f7ec f8fa 	bl	8000224 <__adddf3>
 8014030:	4604      	mov	r4, r0
 8014032:	460d      	mov	r5, r1
 8014034:	e020      	b.n	8014078 <scalbn+0x90>
 8014036:	460b      	mov	r3, r1
 8014038:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801403c:	3936      	subs	r1, #54	@ 0x36
 801403e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8014042:	4296      	cmp	r6, r2
 8014044:	dd0d      	ble.n	8014062 <scalbn+0x7a>
 8014046:	2d00      	cmp	r5, #0
 8014048:	a11b      	add	r1, pc, #108	@ (adr r1, 80140b8 <scalbn+0xd0>)
 801404a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801404e:	da02      	bge.n	8014056 <scalbn+0x6e>
 8014050:	a11b      	add	r1, pc, #108	@ (adr r1, 80140c0 <scalbn+0xd8>)
 8014052:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014056:	a318      	add	r3, pc, #96	@ (adr r3, 80140b8 <scalbn+0xd0>)
 8014058:	e9d3 2300 	ldrd	r2, r3, [r3]
 801405c:	f7ec fa98 	bl	8000590 <__aeabi_dmul>
 8014060:	e7e6      	b.n	8014030 <scalbn+0x48>
 8014062:	1872      	adds	r2, r6, r1
 8014064:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8014068:	428a      	cmp	r2, r1
 801406a:	dcec      	bgt.n	8014046 <scalbn+0x5e>
 801406c:	2a00      	cmp	r2, #0
 801406e:	dd06      	ble.n	801407e <scalbn+0x96>
 8014070:	f36f 531e 	bfc	r3, #20, #11
 8014074:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8014078:	ec45 4b10 	vmov	d0, r4, r5
 801407c:	bd70      	pop	{r4, r5, r6, pc}
 801407e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8014082:	da08      	bge.n	8014096 <scalbn+0xae>
 8014084:	2d00      	cmp	r5, #0
 8014086:	a10a      	add	r1, pc, #40	@ (adr r1, 80140b0 <scalbn+0xc8>)
 8014088:	e9d1 0100 	ldrd	r0, r1, [r1]
 801408c:	dac3      	bge.n	8014016 <scalbn+0x2e>
 801408e:	a10e      	add	r1, pc, #56	@ (adr r1, 80140c8 <scalbn+0xe0>)
 8014090:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014094:	e7bf      	b.n	8014016 <scalbn+0x2e>
 8014096:	3236      	adds	r2, #54	@ 0x36
 8014098:	f36f 531e 	bfc	r3, #20, #11
 801409c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80140a0:	4620      	mov	r0, r4
 80140a2:	4b0d      	ldr	r3, [pc, #52]	@ (80140d8 <scalbn+0xf0>)
 80140a4:	4629      	mov	r1, r5
 80140a6:	2200      	movs	r2, #0
 80140a8:	e7d8      	b.n	801405c <scalbn+0x74>
 80140aa:	bf00      	nop
 80140ac:	f3af 8000 	nop.w
 80140b0:	c2f8f359 	.word	0xc2f8f359
 80140b4:	01a56e1f 	.word	0x01a56e1f
 80140b8:	8800759c 	.word	0x8800759c
 80140bc:	7e37e43c 	.word	0x7e37e43c
 80140c0:	8800759c 	.word	0x8800759c
 80140c4:	fe37e43c 	.word	0xfe37e43c
 80140c8:	c2f8f359 	.word	0xc2f8f359
 80140cc:	81a56e1f 	.word	0x81a56e1f
 80140d0:	43500000 	.word	0x43500000
 80140d4:	ffff3cb0 	.word	0xffff3cb0
 80140d8:	3c900000 	.word	0x3c900000

080140dc <scalbnf>:
 80140dc:	ee10 3a10 	vmov	r3, s0
 80140e0:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80140e4:	d02b      	beq.n	801413e <scalbnf+0x62>
 80140e6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80140ea:	d302      	bcc.n	80140f2 <scalbnf+0x16>
 80140ec:	ee30 0a00 	vadd.f32	s0, s0, s0
 80140f0:	4770      	bx	lr
 80140f2:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80140f6:	d123      	bne.n	8014140 <scalbnf+0x64>
 80140f8:	4b24      	ldr	r3, [pc, #144]	@ (801418c <scalbnf+0xb0>)
 80140fa:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8014190 <scalbnf+0xb4>
 80140fe:	4298      	cmp	r0, r3
 8014100:	ee20 0a27 	vmul.f32	s0, s0, s15
 8014104:	db17      	blt.n	8014136 <scalbnf+0x5a>
 8014106:	ee10 3a10 	vmov	r3, s0
 801410a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801410e:	3a19      	subs	r2, #25
 8014110:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8014114:	4288      	cmp	r0, r1
 8014116:	dd15      	ble.n	8014144 <scalbnf+0x68>
 8014118:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8014194 <scalbnf+0xb8>
 801411c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8014198 <scalbnf+0xbc>
 8014120:	ee10 3a10 	vmov	r3, s0
 8014124:	eeb0 7a67 	vmov.f32	s14, s15
 8014128:	2b00      	cmp	r3, #0
 801412a:	bfb8      	it	lt
 801412c:	eef0 7a66 	vmovlt.f32	s15, s13
 8014130:	ee27 0a87 	vmul.f32	s0, s15, s14
 8014134:	4770      	bx	lr
 8014136:	eddf 7a19 	vldr	s15, [pc, #100]	@ 801419c <scalbnf+0xc0>
 801413a:	ee27 0a80 	vmul.f32	s0, s15, s0
 801413e:	4770      	bx	lr
 8014140:	0dd2      	lsrs	r2, r2, #23
 8014142:	e7e5      	b.n	8014110 <scalbnf+0x34>
 8014144:	4410      	add	r0, r2
 8014146:	28fe      	cmp	r0, #254	@ 0xfe
 8014148:	dce6      	bgt.n	8014118 <scalbnf+0x3c>
 801414a:	2800      	cmp	r0, #0
 801414c:	dd06      	ble.n	801415c <scalbnf+0x80>
 801414e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8014152:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8014156:	ee00 3a10 	vmov	s0, r3
 801415a:	4770      	bx	lr
 801415c:	f110 0f16 	cmn.w	r0, #22
 8014160:	da09      	bge.n	8014176 <scalbnf+0x9a>
 8014162:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 801419c <scalbnf+0xc0>
 8014166:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80141a0 <scalbnf+0xc4>
 801416a:	ee10 3a10 	vmov	r3, s0
 801416e:	eeb0 7a67 	vmov.f32	s14, s15
 8014172:	2b00      	cmp	r3, #0
 8014174:	e7d9      	b.n	801412a <scalbnf+0x4e>
 8014176:	3019      	adds	r0, #25
 8014178:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801417c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8014180:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80141a4 <scalbnf+0xc8>
 8014184:	ee07 3a90 	vmov	s15, r3
 8014188:	e7d7      	b.n	801413a <scalbnf+0x5e>
 801418a:	bf00      	nop
 801418c:	ffff3cb0 	.word	0xffff3cb0
 8014190:	4c000000 	.word	0x4c000000
 8014194:	7149f2ca 	.word	0x7149f2ca
 8014198:	f149f2ca 	.word	0xf149f2ca
 801419c:	0da24260 	.word	0x0da24260
 80141a0:	8da24260 	.word	0x8da24260
 80141a4:	33000000 	.word	0x33000000

080141a8 <__kernel_rem_pio2>:
 80141a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141ac:	ed2d 8b02 	vpush	{d8}
 80141b0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80141b4:	f112 0f14 	cmn.w	r2, #20
 80141b8:	9306      	str	r3, [sp, #24]
 80141ba:	9104      	str	r1, [sp, #16]
 80141bc:	4bc2      	ldr	r3, [pc, #776]	@ (80144c8 <__kernel_rem_pio2+0x320>)
 80141be:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 80141c0:	9008      	str	r0, [sp, #32]
 80141c2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80141c6:	9300      	str	r3, [sp, #0]
 80141c8:	9b06      	ldr	r3, [sp, #24]
 80141ca:	f103 33ff 	add.w	r3, r3, #4294967295
 80141ce:	bfa8      	it	ge
 80141d0:	1ed4      	subge	r4, r2, #3
 80141d2:	9305      	str	r3, [sp, #20]
 80141d4:	bfb2      	itee	lt
 80141d6:	2400      	movlt	r4, #0
 80141d8:	2318      	movge	r3, #24
 80141da:	fb94 f4f3 	sdivge	r4, r4, r3
 80141de:	f06f 0317 	mvn.w	r3, #23
 80141e2:	fb04 3303 	mla	r3, r4, r3, r3
 80141e6:	eb03 0b02 	add.w	fp, r3, r2
 80141ea:	9b00      	ldr	r3, [sp, #0]
 80141ec:	9a05      	ldr	r2, [sp, #20]
 80141ee:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 80144b8 <__kernel_rem_pio2+0x310>
 80141f2:	eb03 0802 	add.w	r8, r3, r2
 80141f6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80141f8:	1aa7      	subs	r7, r4, r2
 80141fa:	ae20      	add	r6, sp, #128	@ 0x80
 80141fc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8014200:	2500      	movs	r5, #0
 8014202:	4545      	cmp	r5, r8
 8014204:	dd12      	ble.n	801422c <__kernel_rem_pio2+0x84>
 8014206:	9b06      	ldr	r3, [sp, #24]
 8014208:	aa20      	add	r2, sp, #128	@ 0x80
 801420a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801420e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8014212:	2700      	movs	r7, #0
 8014214:	9b00      	ldr	r3, [sp, #0]
 8014216:	429f      	cmp	r7, r3
 8014218:	dc2e      	bgt.n	8014278 <__kernel_rem_pio2+0xd0>
 801421a:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 80144b8 <__kernel_rem_pio2+0x310>
 801421e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8014222:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014226:	46a8      	mov	r8, r5
 8014228:	2600      	movs	r6, #0
 801422a:	e01b      	b.n	8014264 <__kernel_rem_pio2+0xbc>
 801422c:	42ef      	cmn	r7, r5
 801422e:	d407      	bmi.n	8014240 <__kernel_rem_pio2+0x98>
 8014230:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8014234:	f7ec f942 	bl	80004bc <__aeabi_i2d>
 8014238:	e8e6 0102 	strd	r0, r1, [r6], #8
 801423c:	3501      	adds	r5, #1
 801423e:	e7e0      	b.n	8014202 <__kernel_rem_pio2+0x5a>
 8014240:	ec51 0b18 	vmov	r0, r1, d8
 8014244:	e7f8      	b.n	8014238 <__kernel_rem_pio2+0x90>
 8014246:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 801424a:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801424e:	f7ec f99f 	bl	8000590 <__aeabi_dmul>
 8014252:	4602      	mov	r2, r0
 8014254:	460b      	mov	r3, r1
 8014256:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801425a:	f7eb ffe3 	bl	8000224 <__adddf3>
 801425e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014262:	3601      	adds	r6, #1
 8014264:	9b05      	ldr	r3, [sp, #20]
 8014266:	429e      	cmp	r6, r3
 8014268:	dded      	ble.n	8014246 <__kernel_rem_pio2+0x9e>
 801426a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801426e:	3701      	adds	r7, #1
 8014270:	ecaa 7b02 	vstmia	sl!, {d7}
 8014274:	3508      	adds	r5, #8
 8014276:	e7cd      	b.n	8014214 <__kernel_rem_pio2+0x6c>
 8014278:	9b00      	ldr	r3, [sp, #0]
 801427a:	f8dd 8000 	ldr.w	r8, [sp]
 801427e:	aa0c      	add	r2, sp, #48	@ 0x30
 8014280:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014284:	930a      	str	r3, [sp, #40]	@ 0x28
 8014286:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8014288:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801428c:	9309      	str	r3, [sp, #36]	@ 0x24
 801428e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8014292:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014294:	ab98      	add	r3, sp, #608	@ 0x260
 8014296:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801429a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801429e:	ed8d 7b02 	vstr	d7, [sp, #8]
 80142a2:	ac0c      	add	r4, sp, #48	@ 0x30
 80142a4:	ab70      	add	r3, sp, #448	@ 0x1c0
 80142a6:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 80142aa:	46a1      	mov	r9, r4
 80142ac:	46c2      	mov	sl, r8
 80142ae:	f1ba 0f00 	cmp.w	sl, #0
 80142b2:	dc77      	bgt.n	80143a4 <__kernel_rem_pio2+0x1fc>
 80142b4:	4658      	mov	r0, fp
 80142b6:	ed9d 0b02 	vldr	d0, [sp, #8]
 80142ba:	f7ff fe95 	bl	8013fe8 <scalbn>
 80142be:	ec57 6b10 	vmov	r6, r7, d0
 80142c2:	2200      	movs	r2, #0
 80142c4:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80142c8:	4630      	mov	r0, r6
 80142ca:	4639      	mov	r1, r7
 80142cc:	f7ec f960 	bl	8000590 <__aeabi_dmul>
 80142d0:	ec41 0b10 	vmov	d0, r0, r1
 80142d4:	f000 fd20 	bl	8014d18 <floor>
 80142d8:	4b7c      	ldr	r3, [pc, #496]	@ (80144cc <__kernel_rem_pio2+0x324>)
 80142da:	ec51 0b10 	vmov	r0, r1, d0
 80142de:	2200      	movs	r2, #0
 80142e0:	f7ec f956 	bl	8000590 <__aeabi_dmul>
 80142e4:	4602      	mov	r2, r0
 80142e6:	460b      	mov	r3, r1
 80142e8:	4630      	mov	r0, r6
 80142ea:	4639      	mov	r1, r7
 80142ec:	f7eb ff98 	bl	8000220 <__aeabi_dsub>
 80142f0:	460f      	mov	r7, r1
 80142f2:	4606      	mov	r6, r0
 80142f4:	f7ec fbe6 	bl	8000ac4 <__aeabi_d2iz>
 80142f8:	9002      	str	r0, [sp, #8]
 80142fa:	f7ec f8df 	bl	80004bc <__aeabi_i2d>
 80142fe:	4602      	mov	r2, r0
 8014300:	460b      	mov	r3, r1
 8014302:	4630      	mov	r0, r6
 8014304:	4639      	mov	r1, r7
 8014306:	f7eb ff8b 	bl	8000220 <__aeabi_dsub>
 801430a:	f1bb 0f00 	cmp.w	fp, #0
 801430e:	4606      	mov	r6, r0
 8014310:	460f      	mov	r7, r1
 8014312:	dd6c      	ble.n	80143ee <__kernel_rem_pio2+0x246>
 8014314:	f108 31ff 	add.w	r1, r8, #4294967295
 8014318:	ab0c      	add	r3, sp, #48	@ 0x30
 801431a:	9d02      	ldr	r5, [sp, #8]
 801431c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014320:	f1cb 0018 	rsb	r0, fp, #24
 8014324:	fa43 f200 	asr.w	r2, r3, r0
 8014328:	4415      	add	r5, r2
 801432a:	4082      	lsls	r2, r0
 801432c:	1a9b      	subs	r3, r3, r2
 801432e:	aa0c      	add	r2, sp, #48	@ 0x30
 8014330:	9502      	str	r5, [sp, #8]
 8014332:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8014336:	f1cb 0217 	rsb	r2, fp, #23
 801433a:	fa43 f902 	asr.w	r9, r3, r2
 801433e:	f1b9 0f00 	cmp.w	r9, #0
 8014342:	dd64      	ble.n	801440e <__kernel_rem_pio2+0x266>
 8014344:	9b02      	ldr	r3, [sp, #8]
 8014346:	2200      	movs	r2, #0
 8014348:	3301      	adds	r3, #1
 801434a:	9302      	str	r3, [sp, #8]
 801434c:	4615      	mov	r5, r2
 801434e:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8014352:	4590      	cmp	r8, r2
 8014354:	f300 80a1 	bgt.w	801449a <__kernel_rem_pio2+0x2f2>
 8014358:	f1bb 0f00 	cmp.w	fp, #0
 801435c:	dd07      	ble.n	801436e <__kernel_rem_pio2+0x1c6>
 801435e:	f1bb 0f01 	cmp.w	fp, #1
 8014362:	f000 80c1 	beq.w	80144e8 <__kernel_rem_pio2+0x340>
 8014366:	f1bb 0f02 	cmp.w	fp, #2
 801436a:	f000 80c8 	beq.w	80144fe <__kernel_rem_pio2+0x356>
 801436e:	f1b9 0f02 	cmp.w	r9, #2
 8014372:	d14c      	bne.n	801440e <__kernel_rem_pio2+0x266>
 8014374:	4632      	mov	r2, r6
 8014376:	463b      	mov	r3, r7
 8014378:	4955      	ldr	r1, [pc, #340]	@ (80144d0 <__kernel_rem_pio2+0x328>)
 801437a:	2000      	movs	r0, #0
 801437c:	f7eb ff50 	bl	8000220 <__aeabi_dsub>
 8014380:	4606      	mov	r6, r0
 8014382:	460f      	mov	r7, r1
 8014384:	2d00      	cmp	r5, #0
 8014386:	d042      	beq.n	801440e <__kernel_rem_pio2+0x266>
 8014388:	4658      	mov	r0, fp
 801438a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 80144c0 <__kernel_rem_pio2+0x318>
 801438e:	f7ff fe2b 	bl	8013fe8 <scalbn>
 8014392:	4630      	mov	r0, r6
 8014394:	4639      	mov	r1, r7
 8014396:	ec53 2b10 	vmov	r2, r3, d0
 801439a:	f7eb ff41 	bl	8000220 <__aeabi_dsub>
 801439e:	4606      	mov	r6, r0
 80143a0:	460f      	mov	r7, r1
 80143a2:	e034      	b.n	801440e <__kernel_rem_pio2+0x266>
 80143a4:	4b4b      	ldr	r3, [pc, #300]	@ (80144d4 <__kernel_rem_pio2+0x32c>)
 80143a6:	2200      	movs	r2, #0
 80143a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80143ac:	f7ec f8f0 	bl	8000590 <__aeabi_dmul>
 80143b0:	f7ec fb88 	bl	8000ac4 <__aeabi_d2iz>
 80143b4:	f7ec f882 	bl	80004bc <__aeabi_i2d>
 80143b8:	4b47      	ldr	r3, [pc, #284]	@ (80144d8 <__kernel_rem_pio2+0x330>)
 80143ba:	2200      	movs	r2, #0
 80143bc:	4606      	mov	r6, r0
 80143be:	460f      	mov	r7, r1
 80143c0:	f7ec f8e6 	bl	8000590 <__aeabi_dmul>
 80143c4:	4602      	mov	r2, r0
 80143c6:	460b      	mov	r3, r1
 80143c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80143cc:	f7eb ff28 	bl	8000220 <__aeabi_dsub>
 80143d0:	f7ec fb78 	bl	8000ac4 <__aeabi_d2iz>
 80143d4:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80143d8:	f849 0b04 	str.w	r0, [r9], #4
 80143dc:	4639      	mov	r1, r7
 80143de:	4630      	mov	r0, r6
 80143e0:	f7eb ff20 	bl	8000224 <__adddf3>
 80143e4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80143e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80143ec:	e75f      	b.n	80142ae <__kernel_rem_pio2+0x106>
 80143ee:	d107      	bne.n	8014400 <__kernel_rem_pio2+0x258>
 80143f0:	f108 33ff 	add.w	r3, r8, #4294967295
 80143f4:	aa0c      	add	r2, sp, #48	@ 0x30
 80143f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80143fa:	ea4f 59e3 	mov.w	r9, r3, asr #23
 80143fe:	e79e      	b.n	801433e <__kernel_rem_pio2+0x196>
 8014400:	4b36      	ldr	r3, [pc, #216]	@ (80144dc <__kernel_rem_pio2+0x334>)
 8014402:	2200      	movs	r2, #0
 8014404:	f7ec fb4a 	bl	8000a9c <__aeabi_dcmpge>
 8014408:	2800      	cmp	r0, #0
 801440a:	d143      	bne.n	8014494 <__kernel_rem_pio2+0x2ec>
 801440c:	4681      	mov	r9, r0
 801440e:	2200      	movs	r2, #0
 8014410:	2300      	movs	r3, #0
 8014412:	4630      	mov	r0, r6
 8014414:	4639      	mov	r1, r7
 8014416:	f7ec fb23 	bl	8000a60 <__aeabi_dcmpeq>
 801441a:	2800      	cmp	r0, #0
 801441c:	f000 80c1 	beq.w	80145a2 <__kernel_rem_pio2+0x3fa>
 8014420:	f108 33ff 	add.w	r3, r8, #4294967295
 8014424:	2200      	movs	r2, #0
 8014426:	9900      	ldr	r1, [sp, #0]
 8014428:	428b      	cmp	r3, r1
 801442a:	da70      	bge.n	801450e <__kernel_rem_pio2+0x366>
 801442c:	2a00      	cmp	r2, #0
 801442e:	f000 808b 	beq.w	8014548 <__kernel_rem_pio2+0x3a0>
 8014432:	f108 38ff 	add.w	r8, r8, #4294967295
 8014436:	ab0c      	add	r3, sp, #48	@ 0x30
 8014438:	f1ab 0b18 	sub.w	fp, fp, #24
 801443c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8014440:	2b00      	cmp	r3, #0
 8014442:	d0f6      	beq.n	8014432 <__kernel_rem_pio2+0x28a>
 8014444:	4658      	mov	r0, fp
 8014446:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 80144c0 <__kernel_rem_pio2+0x318>
 801444a:	f7ff fdcd 	bl	8013fe8 <scalbn>
 801444e:	f108 0301 	add.w	r3, r8, #1
 8014452:	00da      	lsls	r2, r3, #3
 8014454:	9205      	str	r2, [sp, #20]
 8014456:	ec55 4b10 	vmov	r4, r5, d0
 801445a:	aa70      	add	r2, sp, #448	@ 0x1c0
 801445c:	f8df b074 	ldr.w	fp, [pc, #116]	@ 80144d4 <__kernel_rem_pio2+0x32c>
 8014460:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8014464:	4646      	mov	r6, r8
 8014466:	f04f 0a00 	mov.w	sl, #0
 801446a:	2e00      	cmp	r6, #0
 801446c:	f280 80d1 	bge.w	8014612 <__kernel_rem_pio2+0x46a>
 8014470:	4644      	mov	r4, r8
 8014472:	2c00      	cmp	r4, #0
 8014474:	f2c0 80ff 	blt.w	8014676 <__kernel_rem_pio2+0x4ce>
 8014478:	4b19      	ldr	r3, [pc, #100]	@ (80144e0 <__kernel_rem_pio2+0x338>)
 801447a:	461f      	mov	r7, r3
 801447c:	ab70      	add	r3, sp, #448	@ 0x1c0
 801447e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014482:	9306      	str	r3, [sp, #24]
 8014484:	f04f 0a00 	mov.w	sl, #0
 8014488:	f04f 0b00 	mov.w	fp, #0
 801448c:	2600      	movs	r6, #0
 801448e:	eba8 0504 	sub.w	r5, r8, r4
 8014492:	e0e4      	b.n	801465e <__kernel_rem_pio2+0x4b6>
 8014494:	f04f 0902 	mov.w	r9, #2
 8014498:	e754      	b.n	8014344 <__kernel_rem_pio2+0x19c>
 801449a:	f854 3b04 	ldr.w	r3, [r4], #4
 801449e:	bb0d      	cbnz	r5, 80144e4 <__kernel_rem_pio2+0x33c>
 80144a0:	b123      	cbz	r3, 80144ac <__kernel_rem_pio2+0x304>
 80144a2:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 80144a6:	f844 3c04 	str.w	r3, [r4, #-4]
 80144aa:	2301      	movs	r3, #1
 80144ac:	3201      	adds	r2, #1
 80144ae:	461d      	mov	r5, r3
 80144b0:	e74f      	b.n	8014352 <__kernel_rem_pio2+0x1aa>
 80144b2:	bf00      	nop
 80144b4:	f3af 8000 	nop.w
	...
 80144c4:	3ff00000 	.word	0x3ff00000
 80144c8:	080154b8 	.word	0x080154b8
 80144cc:	40200000 	.word	0x40200000
 80144d0:	3ff00000 	.word	0x3ff00000
 80144d4:	3e700000 	.word	0x3e700000
 80144d8:	41700000 	.word	0x41700000
 80144dc:	3fe00000 	.word	0x3fe00000
 80144e0:	08015478 	.word	0x08015478
 80144e4:	1acb      	subs	r3, r1, r3
 80144e6:	e7de      	b.n	80144a6 <__kernel_rem_pio2+0x2fe>
 80144e8:	f108 32ff 	add.w	r2, r8, #4294967295
 80144ec:	ab0c      	add	r3, sp, #48	@ 0x30
 80144ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80144f2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80144f6:	a90c      	add	r1, sp, #48	@ 0x30
 80144f8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80144fc:	e737      	b.n	801436e <__kernel_rem_pio2+0x1c6>
 80144fe:	f108 32ff 	add.w	r2, r8, #4294967295
 8014502:	ab0c      	add	r3, sp, #48	@ 0x30
 8014504:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014508:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801450c:	e7f3      	b.n	80144f6 <__kernel_rem_pio2+0x34e>
 801450e:	a90c      	add	r1, sp, #48	@ 0x30
 8014510:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8014514:	3b01      	subs	r3, #1
 8014516:	430a      	orrs	r2, r1
 8014518:	e785      	b.n	8014426 <__kernel_rem_pio2+0x27e>
 801451a:	3401      	adds	r4, #1
 801451c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8014520:	2a00      	cmp	r2, #0
 8014522:	d0fa      	beq.n	801451a <__kernel_rem_pio2+0x372>
 8014524:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014526:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801452a:	eb0d 0503 	add.w	r5, sp, r3
 801452e:	9b06      	ldr	r3, [sp, #24]
 8014530:	aa20      	add	r2, sp, #128	@ 0x80
 8014532:	4443      	add	r3, r8
 8014534:	f108 0701 	add.w	r7, r8, #1
 8014538:	3d98      	subs	r5, #152	@ 0x98
 801453a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 801453e:	4444      	add	r4, r8
 8014540:	42bc      	cmp	r4, r7
 8014542:	da04      	bge.n	801454e <__kernel_rem_pio2+0x3a6>
 8014544:	46a0      	mov	r8, r4
 8014546:	e6a2      	b.n	801428e <__kernel_rem_pio2+0xe6>
 8014548:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801454a:	2401      	movs	r4, #1
 801454c:	e7e6      	b.n	801451c <__kernel_rem_pio2+0x374>
 801454e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014550:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8014554:	f7eb ffb2 	bl	80004bc <__aeabi_i2d>
 8014558:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8014818 <__kernel_rem_pio2+0x670>
 801455c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8014560:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014564:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8014568:	46b2      	mov	sl, r6
 801456a:	f04f 0800 	mov.w	r8, #0
 801456e:	9b05      	ldr	r3, [sp, #20]
 8014570:	4598      	cmp	r8, r3
 8014572:	dd05      	ble.n	8014580 <__kernel_rem_pio2+0x3d8>
 8014574:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014578:	3701      	adds	r7, #1
 801457a:	eca5 7b02 	vstmia	r5!, {d7}
 801457e:	e7df      	b.n	8014540 <__kernel_rem_pio2+0x398>
 8014580:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8014584:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8014588:	f7ec f802 	bl	8000590 <__aeabi_dmul>
 801458c:	4602      	mov	r2, r0
 801458e:	460b      	mov	r3, r1
 8014590:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014594:	f7eb fe46 	bl	8000224 <__adddf3>
 8014598:	f108 0801 	add.w	r8, r8, #1
 801459c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80145a0:	e7e5      	b.n	801456e <__kernel_rem_pio2+0x3c6>
 80145a2:	f1cb 0000 	rsb	r0, fp, #0
 80145a6:	ec47 6b10 	vmov	d0, r6, r7
 80145aa:	f7ff fd1d 	bl	8013fe8 <scalbn>
 80145ae:	ec55 4b10 	vmov	r4, r5, d0
 80145b2:	4b9b      	ldr	r3, [pc, #620]	@ (8014820 <__kernel_rem_pio2+0x678>)
 80145b4:	2200      	movs	r2, #0
 80145b6:	4620      	mov	r0, r4
 80145b8:	4629      	mov	r1, r5
 80145ba:	f7ec fa6f 	bl	8000a9c <__aeabi_dcmpge>
 80145be:	b300      	cbz	r0, 8014602 <__kernel_rem_pio2+0x45a>
 80145c0:	4b98      	ldr	r3, [pc, #608]	@ (8014824 <__kernel_rem_pio2+0x67c>)
 80145c2:	2200      	movs	r2, #0
 80145c4:	4620      	mov	r0, r4
 80145c6:	4629      	mov	r1, r5
 80145c8:	f7eb ffe2 	bl	8000590 <__aeabi_dmul>
 80145cc:	f7ec fa7a 	bl	8000ac4 <__aeabi_d2iz>
 80145d0:	4606      	mov	r6, r0
 80145d2:	f7eb ff73 	bl	80004bc <__aeabi_i2d>
 80145d6:	4b92      	ldr	r3, [pc, #584]	@ (8014820 <__kernel_rem_pio2+0x678>)
 80145d8:	2200      	movs	r2, #0
 80145da:	f7eb ffd9 	bl	8000590 <__aeabi_dmul>
 80145de:	460b      	mov	r3, r1
 80145e0:	4602      	mov	r2, r0
 80145e2:	4629      	mov	r1, r5
 80145e4:	4620      	mov	r0, r4
 80145e6:	f7eb fe1b 	bl	8000220 <__aeabi_dsub>
 80145ea:	f7ec fa6b 	bl	8000ac4 <__aeabi_d2iz>
 80145ee:	ab0c      	add	r3, sp, #48	@ 0x30
 80145f0:	f10b 0b18 	add.w	fp, fp, #24
 80145f4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80145f8:	f108 0801 	add.w	r8, r8, #1
 80145fc:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8014600:	e720      	b.n	8014444 <__kernel_rem_pio2+0x29c>
 8014602:	4620      	mov	r0, r4
 8014604:	4629      	mov	r1, r5
 8014606:	f7ec fa5d 	bl	8000ac4 <__aeabi_d2iz>
 801460a:	ab0c      	add	r3, sp, #48	@ 0x30
 801460c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8014610:	e718      	b.n	8014444 <__kernel_rem_pio2+0x29c>
 8014612:	ab0c      	add	r3, sp, #48	@ 0x30
 8014614:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8014618:	f7eb ff50 	bl	80004bc <__aeabi_i2d>
 801461c:	4622      	mov	r2, r4
 801461e:	462b      	mov	r3, r5
 8014620:	f7eb ffb6 	bl	8000590 <__aeabi_dmul>
 8014624:	4652      	mov	r2, sl
 8014626:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801462a:	465b      	mov	r3, fp
 801462c:	4620      	mov	r0, r4
 801462e:	4629      	mov	r1, r5
 8014630:	f7eb ffae 	bl	8000590 <__aeabi_dmul>
 8014634:	3e01      	subs	r6, #1
 8014636:	4604      	mov	r4, r0
 8014638:	460d      	mov	r5, r1
 801463a:	e716      	b.n	801446a <__kernel_rem_pio2+0x2c2>
 801463c:	9906      	ldr	r1, [sp, #24]
 801463e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8014642:	9106      	str	r1, [sp, #24]
 8014644:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8014648:	f7eb ffa2 	bl	8000590 <__aeabi_dmul>
 801464c:	4602      	mov	r2, r0
 801464e:	460b      	mov	r3, r1
 8014650:	4650      	mov	r0, sl
 8014652:	4659      	mov	r1, fp
 8014654:	f7eb fde6 	bl	8000224 <__adddf3>
 8014658:	3601      	adds	r6, #1
 801465a:	4682      	mov	sl, r0
 801465c:	468b      	mov	fp, r1
 801465e:	9b00      	ldr	r3, [sp, #0]
 8014660:	429e      	cmp	r6, r3
 8014662:	dc01      	bgt.n	8014668 <__kernel_rem_pio2+0x4c0>
 8014664:	42ae      	cmp	r6, r5
 8014666:	dde9      	ble.n	801463c <__kernel_rem_pio2+0x494>
 8014668:	ab48      	add	r3, sp, #288	@ 0x120
 801466a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801466e:	e9c5 ab00 	strd	sl, fp, [r5]
 8014672:	3c01      	subs	r4, #1
 8014674:	e6fd      	b.n	8014472 <__kernel_rem_pio2+0x2ca>
 8014676:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8014678:	2b02      	cmp	r3, #2
 801467a:	dc0b      	bgt.n	8014694 <__kernel_rem_pio2+0x4ec>
 801467c:	2b00      	cmp	r3, #0
 801467e:	dc35      	bgt.n	80146ec <__kernel_rem_pio2+0x544>
 8014680:	d059      	beq.n	8014736 <__kernel_rem_pio2+0x58e>
 8014682:	9b02      	ldr	r3, [sp, #8]
 8014684:	f003 0007 	and.w	r0, r3, #7
 8014688:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 801468c:	ecbd 8b02 	vpop	{d8}
 8014690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014694:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8014696:	2b03      	cmp	r3, #3
 8014698:	d1f3      	bne.n	8014682 <__kernel_rem_pio2+0x4da>
 801469a:	9b05      	ldr	r3, [sp, #20]
 801469c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80146a0:	eb0d 0403 	add.w	r4, sp, r3
 80146a4:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 80146a8:	4625      	mov	r5, r4
 80146aa:	46c2      	mov	sl, r8
 80146ac:	f1ba 0f00 	cmp.w	sl, #0
 80146b0:	dc69      	bgt.n	8014786 <__kernel_rem_pio2+0x5de>
 80146b2:	4645      	mov	r5, r8
 80146b4:	2d01      	cmp	r5, #1
 80146b6:	f300 8087 	bgt.w	80147c8 <__kernel_rem_pio2+0x620>
 80146ba:	9c05      	ldr	r4, [sp, #20]
 80146bc:	ab48      	add	r3, sp, #288	@ 0x120
 80146be:	441c      	add	r4, r3
 80146c0:	2000      	movs	r0, #0
 80146c2:	2100      	movs	r1, #0
 80146c4:	f1b8 0f01 	cmp.w	r8, #1
 80146c8:	f300 809c 	bgt.w	8014804 <__kernel_rem_pio2+0x65c>
 80146cc:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 80146d0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 80146d4:	f1b9 0f00 	cmp.w	r9, #0
 80146d8:	f040 80a6 	bne.w	8014828 <__kernel_rem_pio2+0x680>
 80146dc:	9b04      	ldr	r3, [sp, #16]
 80146de:	e9c3 5600 	strd	r5, r6, [r3]
 80146e2:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80146e6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80146ea:	e7ca      	b.n	8014682 <__kernel_rem_pio2+0x4da>
 80146ec:	9d05      	ldr	r5, [sp, #20]
 80146ee:	ab48      	add	r3, sp, #288	@ 0x120
 80146f0:	441d      	add	r5, r3
 80146f2:	4644      	mov	r4, r8
 80146f4:	2000      	movs	r0, #0
 80146f6:	2100      	movs	r1, #0
 80146f8:	2c00      	cmp	r4, #0
 80146fa:	da35      	bge.n	8014768 <__kernel_rem_pio2+0x5c0>
 80146fc:	f1b9 0f00 	cmp.w	r9, #0
 8014700:	d038      	beq.n	8014774 <__kernel_rem_pio2+0x5cc>
 8014702:	4602      	mov	r2, r0
 8014704:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014708:	9c04      	ldr	r4, [sp, #16]
 801470a:	e9c4 2300 	strd	r2, r3, [r4]
 801470e:	4602      	mov	r2, r0
 8014710:	460b      	mov	r3, r1
 8014712:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8014716:	f7eb fd83 	bl	8000220 <__aeabi_dsub>
 801471a:	ad4a      	add	r5, sp, #296	@ 0x128
 801471c:	2401      	movs	r4, #1
 801471e:	45a0      	cmp	r8, r4
 8014720:	da2b      	bge.n	801477a <__kernel_rem_pio2+0x5d2>
 8014722:	f1b9 0f00 	cmp.w	r9, #0
 8014726:	d002      	beq.n	801472e <__kernel_rem_pio2+0x586>
 8014728:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801472c:	4619      	mov	r1, r3
 801472e:	9b04      	ldr	r3, [sp, #16]
 8014730:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8014734:	e7a5      	b.n	8014682 <__kernel_rem_pio2+0x4da>
 8014736:	9c05      	ldr	r4, [sp, #20]
 8014738:	ab48      	add	r3, sp, #288	@ 0x120
 801473a:	441c      	add	r4, r3
 801473c:	2000      	movs	r0, #0
 801473e:	2100      	movs	r1, #0
 8014740:	f1b8 0f00 	cmp.w	r8, #0
 8014744:	da09      	bge.n	801475a <__kernel_rem_pio2+0x5b2>
 8014746:	f1b9 0f00 	cmp.w	r9, #0
 801474a:	d002      	beq.n	8014752 <__kernel_rem_pio2+0x5aa>
 801474c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014750:	4619      	mov	r1, r3
 8014752:	9b04      	ldr	r3, [sp, #16]
 8014754:	e9c3 0100 	strd	r0, r1, [r3]
 8014758:	e793      	b.n	8014682 <__kernel_rem_pio2+0x4da>
 801475a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801475e:	f7eb fd61 	bl	8000224 <__adddf3>
 8014762:	f108 38ff 	add.w	r8, r8, #4294967295
 8014766:	e7eb      	b.n	8014740 <__kernel_rem_pio2+0x598>
 8014768:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801476c:	f7eb fd5a 	bl	8000224 <__adddf3>
 8014770:	3c01      	subs	r4, #1
 8014772:	e7c1      	b.n	80146f8 <__kernel_rem_pio2+0x550>
 8014774:	4602      	mov	r2, r0
 8014776:	460b      	mov	r3, r1
 8014778:	e7c6      	b.n	8014708 <__kernel_rem_pio2+0x560>
 801477a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801477e:	f7eb fd51 	bl	8000224 <__adddf3>
 8014782:	3401      	adds	r4, #1
 8014784:	e7cb      	b.n	801471e <__kernel_rem_pio2+0x576>
 8014786:	ed35 7b02 	vldmdb	r5!, {d7}
 801478a:	ed8d 7b00 	vstr	d7, [sp]
 801478e:	ed95 7b02 	vldr	d7, [r5, #8]
 8014792:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014796:	ec53 2b17 	vmov	r2, r3, d7
 801479a:	ed8d 7b06 	vstr	d7, [sp, #24]
 801479e:	f7eb fd41 	bl	8000224 <__adddf3>
 80147a2:	4602      	mov	r2, r0
 80147a4:	460b      	mov	r3, r1
 80147a6:	4606      	mov	r6, r0
 80147a8:	460f      	mov	r7, r1
 80147aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80147ae:	f7eb fd37 	bl	8000220 <__aeabi_dsub>
 80147b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80147b6:	f7eb fd35 	bl	8000224 <__adddf3>
 80147ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80147be:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80147c2:	e9c5 6700 	strd	r6, r7, [r5]
 80147c6:	e771      	b.n	80146ac <__kernel_rem_pio2+0x504>
 80147c8:	ed34 7b02 	vldmdb	r4!, {d7}
 80147cc:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80147d0:	ec51 0b17 	vmov	r0, r1, d7
 80147d4:	4652      	mov	r2, sl
 80147d6:	465b      	mov	r3, fp
 80147d8:	ed8d 7b00 	vstr	d7, [sp]
 80147dc:	f7eb fd22 	bl	8000224 <__adddf3>
 80147e0:	4602      	mov	r2, r0
 80147e2:	460b      	mov	r3, r1
 80147e4:	4606      	mov	r6, r0
 80147e6:	460f      	mov	r7, r1
 80147e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80147ec:	f7eb fd18 	bl	8000220 <__aeabi_dsub>
 80147f0:	4652      	mov	r2, sl
 80147f2:	465b      	mov	r3, fp
 80147f4:	f7eb fd16 	bl	8000224 <__adddf3>
 80147f8:	3d01      	subs	r5, #1
 80147fa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80147fe:	e9c4 6700 	strd	r6, r7, [r4]
 8014802:	e757      	b.n	80146b4 <__kernel_rem_pio2+0x50c>
 8014804:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8014808:	f7eb fd0c 	bl	8000224 <__adddf3>
 801480c:	f108 38ff 	add.w	r8, r8, #4294967295
 8014810:	e758      	b.n	80146c4 <__kernel_rem_pio2+0x51c>
 8014812:	bf00      	nop
 8014814:	f3af 8000 	nop.w
	...
 8014820:	41700000 	.word	0x41700000
 8014824:	3e700000 	.word	0x3e700000
 8014828:	9b04      	ldr	r3, [sp, #16]
 801482a:	9a04      	ldr	r2, [sp, #16]
 801482c:	601d      	str	r5, [r3, #0]
 801482e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8014832:	605c      	str	r4, [r3, #4]
 8014834:	609f      	str	r7, [r3, #8]
 8014836:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 801483a:	60d3      	str	r3, [r2, #12]
 801483c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014840:	6110      	str	r0, [r2, #16]
 8014842:	6153      	str	r3, [r2, #20]
 8014844:	e71d      	b.n	8014682 <__kernel_rem_pio2+0x4da>
 8014846:	bf00      	nop

08014848 <__kernel_rem_pio2f>:
 8014848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801484c:	ed2d 8b04 	vpush	{d8-d9}
 8014850:	b0d9      	sub	sp, #356	@ 0x164
 8014852:	4690      	mov	r8, r2
 8014854:	9001      	str	r0, [sp, #4]
 8014856:	4ab6      	ldr	r2, [pc, #728]	@ (8014b30 <__kernel_rem_pio2f+0x2e8>)
 8014858:	9866      	ldr	r0, [sp, #408]	@ 0x198
 801485a:	f118 0f04 	cmn.w	r8, #4
 801485e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8014862:	460f      	mov	r7, r1
 8014864:	f103 3bff 	add.w	fp, r3, #4294967295
 8014868:	db26      	blt.n	80148b8 <__kernel_rem_pio2f+0x70>
 801486a:	f1b8 0203 	subs.w	r2, r8, #3
 801486e:	bf48      	it	mi
 8014870:	f108 0204 	addmi.w	r2, r8, #4
 8014874:	10d2      	asrs	r2, r2, #3
 8014876:	1c55      	adds	r5, r2, #1
 8014878:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 801487a:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8014b40 <__kernel_rem_pio2f+0x2f8>
 801487e:	00e8      	lsls	r0, r5, #3
 8014880:	eba2 060b 	sub.w	r6, r2, fp
 8014884:	9002      	str	r0, [sp, #8]
 8014886:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 801488a:	eb0a 0c0b 	add.w	ip, sl, fp
 801488e:	ac1c      	add	r4, sp, #112	@ 0x70
 8014890:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8014894:	2000      	movs	r0, #0
 8014896:	4560      	cmp	r0, ip
 8014898:	dd10      	ble.n	80148bc <__kernel_rem_pio2f+0x74>
 801489a:	a91c      	add	r1, sp, #112	@ 0x70
 801489c:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80148a0:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80148a4:	2600      	movs	r6, #0
 80148a6:	4556      	cmp	r6, sl
 80148a8:	dc24      	bgt.n	80148f4 <__kernel_rem_pio2f+0xac>
 80148aa:	f8dd e004 	ldr.w	lr, [sp, #4]
 80148ae:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8014b40 <__kernel_rem_pio2f+0x2f8>
 80148b2:	4684      	mov	ip, r0
 80148b4:	2400      	movs	r4, #0
 80148b6:	e016      	b.n	80148e6 <__kernel_rem_pio2f+0x9e>
 80148b8:	2200      	movs	r2, #0
 80148ba:	e7dc      	b.n	8014876 <__kernel_rem_pio2f+0x2e>
 80148bc:	42c6      	cmn	r6, r0
 80148be:	bf5d      	ittte	pl
 80148c0:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80148c4:	ee07 1a90 	vmovpl	s15, r1
 80148c8:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80148cc:	eef0 7a47 	vmovmi.f32	s15, s14
 80148d0:	ece4 7a01 	vstmia	r4!, {s15}
 80148d4:	3001      	adds	r0, #1
 80148d6:	e7de      	b.n	8014896 <__kernel_rem_pio2f+0x4e>
 80148d8:	ecfe 6a01 	vldmia	lr!, {s13}
 80148dc:	ed3c 7a01 	vldmdb	ip!, {s14}
 80148e0:	eee6 7a87 	vfma.f32	s15, s13, s14
 80148e4:	3401      	adds	r4, #1
 80148e6:	455c      	cmp	r4, fp
 80148e8:	ddf6      	ble.n	80148d8 <__kernel_rem_pio2f+0x90>
 80148ea:	ece9 7a01 	vstmia	r9!, {s15}
 80148ee:	3601      	adds	r6, #1
 80148f0:	3004      	adds	r0, #4
 80148f2:	e7d8      	b.n	80148a6 <__kernel_rem_pio2f+0x5e>
 80148f4:	a908      	add	r1, sp, #32
 80148f6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80148fa:	9104      	str	r1, [sp, #16]
 80148fc:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80148fe:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8014b3c <__kernel_rem_pio2f+0x2f4>
 8014902:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8014b38 <__kernel_rem_pio2f+0x2f0>
 8014906:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 801490a:	9203      	str	r2, [sp, #12]
 801490c:	4654      	mov	r4, sl
 801490e:	00a2      	lsls	r2, r4, #2
 8014910:	9205      	str	r2, [sp, #20]
 8014912:	aa58      	add	r2, sp, #352	@ 0x160
 8014914:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8014918:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 801491c:	a944      	add	r1, sp, #272	@ 0x110
 801491e:	aa08      	add	r2, sp, #32
 8014920:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8014924:	4694      	mov	ip, r2
 8014926:	4626      	mov	r6, r4
 8014928:	2e00      	cmp	r6, #0
 801492a:	dc4c      	bgt.n	80149c6 <__kernel_rem_pio2f+0x17e>
 801492c:	4628      	mov	r0, r5
 801492e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014932:	f7ff fbd3 	bl	80140dc <scalbnf>
 8014936:	eeb0 8a40 	vmov.f32	s16, s0
 801493a:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 801493e:	ee28 0a00 	vmul.f32	s0, s16, s0
 8014942:	f000 fa65 	bl	8014e10 <floorf>
 8014946:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 801494a:	eea0 8a67 	vfms.f32	s16, s0, s15
 801494e:	2d00      	cmp	r5, #0
 8014950:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014954:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8014958:	ee17 9a90 	vmov	r9, s15
 801495c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014960:	ee38 8a67 	vsub.f32	s16, s16, s15
 8014964:	dd41      	ble.n	80149ea <__kernel_rem_pio2f+0x1a2>
 8014966:	f104 3cff 	add.w	ip, r4, #4294967295
 801496a:	a908      	add	r1, sp, #32
 801496c:	f1c5 0e08 	rsb	lr, r5, #8
 8014970:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8014974:	fa46 f00e 	asr.w	r0, r6, lr
 8014978:	4481      	add	r9, r0
 801497a:	fa00 f00e 	lsl.w	r0, r0, lr
 801497e:	1a36      	subs	r6, r6, r0
 8014980:	f1c5 0007 	rsb	r0, r5, #7
 8014984:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8014988:	4106      	asrs	r6, r0
 801498a:	2e00      	cmp	r6, #0
 801498c:	dd3c      	ble.n	8014a08 <__kernel_rem_pio2f+0x1c0>
 801498e:	f04f 0e00 	mov.w	lr, #0
 8014992:	f109 0901 	add.w	r9, r9, #1
 8014996:	4670      	mov	r0, lr
 8014998:	4574      	cmp	r4, lr
 801499a:	dc68      	bgt.n	8014a6e <__kernel_rem_pio2f+0x226>
 801499c:	2d00      	cmp	r5, #0
 801499e:	dd03      	ble.n	80149a8 <__kernel_rem_pio2f+0x160>
 80149a0:	2d01      	cmp	r5, #1
 80149a2:	d074      	beq.n	8014a8e <__kernel_rem_pio2f+0x246>
 80149a4:	2d02      	cmp	r5, #2
 80149a6:	d07d      	beq.n	8014aa4 <__kernel_rem_pio2f+0x25c>
 80149a8:	2e02      	cmp	r6, #2
 80149aa:	d12d      	bne.n	8014a08 <__kernel_rem_pio2f+0x1c0>
 80149ac:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80149b0:	ee30 8a48 	vsub.f32	s16, s0, s16
 80149b4:	b340      	cbz	r0, 8014a08 <__kernel_rem_pio2f+0x1c0>
 80149b6:	4628      	mov	r0, r5
 80149b8:	9306      	str	r3, [sp, #24]
 80149ba:	f7ff fb8f 	bl	80140dc <scalbnf>
 80149be:	9b06      	ldr	r3, [sp, #24]
 80149c0:	ee38 8a40 	vsub.f32	s16, s16, s0
 80149c4:	e020      	b.n	8014a08 <__kernel_rem_pio2f+0x1c0>
 80149c6:	ee60 7a28 	vmul.f32	s15, s0, s17
 80149ca:	3e01      	subs	r6, #1
 80149cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80149d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80149d4:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80149d8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80149dc:	ecac 0a01 	vstmia	ip!, {s0}
 80149e0:	ed30 0a01 	vldmdb	r0!, {s0}
 80149e4:	ee37 0a80 	vadd.f32	s0, s15, s0
 80149e8:	e79e      	b.n	8014928 <__kernel_rem_pio2f+0xe0>
 80149ea:	d105      	bne.n	80149f8 <__kernel_rem_pio2f+0x1b0>
 80149ec:	1e60      	subs	r0, r4, #1
 80149ee:	a908      	add	r1, sp, #32
 80149f0:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 80149f4:	11f6      	asrs	r6, r6, #7
 80149f6:	e7c8      	b.n	801498a <__kernel_rem_pio2f+0x142>
 80149f8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80149fc:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8014a00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014a04:	da31      	bge.n	8014a6a <__kernel_rem_pio2f+0x222>
 8014a06:	2600      	movs	r6, #0
 8014a08:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8014a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014a10:	f040 8098 	bne.w	8014b44 <__kernel_rem_pio2f+0x2fc>
 8014a14:	1e60      	subs	r0, r4, #1
 8014a16:	2200      	movs	r2, #0
 8014a18:	4550      	cmp	r0, sl
 8014a1a:	da4b      	bge.n	8014ab4 <__kernel_rem_pio2f+0x26c>
 8014a1c:	2a00      	cmp	r2, #0
 8014a1e:	d065      	beq.n	8014aec <__kernel_rem_pio2f+0x2a4>
 8014a20:	3c01      	subs	r4, #1
 8014a22:	ab08      	add	r3, sp, #32
 8014a24:	3d08      	subs	r5, #8
 8014a26:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8014a2a:	2b00      	cmp	r3, #0
 8014a2c:	d0f8      	beq.n	8014a20 <__kernel_rem_pio2f+0x1d8>
 8014a2e:	4628      	mov	r0, r5
 8014a30:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8014a34:	f7ff fb52 	bl	80140dc <scalbnf>
 8014a38:	1c63      	adds	r3, r4, #1
 8014a3a:	aa44      	add	r2, sp, #272	@ 0x110
 8014a3c:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8014b3c <__kernel_rem_pio2f+0x2f4>
 8014a40:	0099      	lsls	r1, r3, #2
 8014a42:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014a46:	4623      	mov	r3, r4
 8014a48:	2b00      	cmp	r3, #0
 8014a4a:	f280 80a9 	bge.w	8014ba0 <__kernel_rem_pio2f+0x358>
 8014a4e:	4623      	mov	r3, r4
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	f2c0 80c7 	blt.w	8014be4 <__kernel_rem_pio2f+0x39c>
 8014a56:	aa44      	add	r2, sp, #272	@ 0x110
 8014a58:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8014a5c:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8014b34 <__kernel_rem_pio2f+0x2ec>
 8014a60:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8014b40 <__kernel_rem_pio2f+0x2f8>
 8014a64:	2000      	movs	r0, #0
 8014a66:	1ae2      	subs	r2, r4, r3
 8014a68:	e0b1      	b.n	8014bce <__kernel_rem_pio2f+0x386>
 8014a6a:	2602      	movs	r6, #2
 8014a6c:	e78f      	b.n	801498e <__kernel_rem_pio2f+0x146>
 8014a6e:	f852 1b04 	ldr.w	r1, [r2], #4
 8014a72:	b948      	cbnz	r0, 8014a88 <__kernel_rem_pio2f+0x240>
 8014a74:	b121      	cbz	r1, 8014a80 <__kernel_rem_pio2f+0x238>
 8014a76:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8014a7a:	f842 1c04 	str.w	r1, [r2, #-4]
 8014a7e:	2101      	movs	r1, #1
 8014a80:	f10e 0e01 	add.w	lr, lr, #1
 8014a84:	4608      	mov	r0, r1
 8014a86:	e787      	b.n	8014998 <__kernel_rem_pio2f+0x150>
 8014a88:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8014a8c:	e7f5      	b.n	8014a7a <__kernel_rem_pio2f+0x232>
 8014a8e:	f104 3cff 	add.w	ip, r4, #4294967295
 8014a92:	aa08      	add	r2, sp, #32
 8014a94:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8014a98:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8014a9c:	a908      	add	r1, sp, #32
 8014a9e:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8014aa2:	e781      	b.n	80149a8 <__kernel_rem_pio2f+0x160>
 8014aa4:	f104 3cff 	add.w	ip, r4, #4294967295
 8014aa8:	aa08      	add	r2, sp, #32
 8014aaa:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8014aae:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8014ab2:	e7f3      	b.n	8014a9c <__kernel_rem_pio2f+0x254>
 8014ab4:	a908      	add	r1, sp, #32
 8014ab6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8014aba:	3801      	subs	r0, #1
 8014abc:	430a      	orrs	r2, r1
 8014abe:	e7ab      	b.n	8014a18 <__kernel_rem_pio2f+0x1d0>
 8014ac0:	3201      	adds	r2, #1
 8014ac2:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8014ac6:	2e00      	cmp	r6, #0
 8014ac8:	d0fa      	beq.n	8014ac0 <__kernel_rem_pio2f+0x278>
 8014aca:	9905      	ldr	r1, [sp, #20]
 8014acc:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8014ad0:	eb0d 0001 	add.w	r0, sp, r1
 8014ad4:	18e6      	adds	r6, r4, r3
 8014ad6:	a91c      	add	r1, sp, #112	@ 0x70
 8014ad8:	f104 0c01 	add.w	ip, r4, #1
 8014adc:	384c      	subs	r0, #76	@ 0x4c
 8014ade:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8014ae2:	4422      	add	r2, r4
 8014ae4:	4562      	cmp	r2, ip
 8014ae6:	da04      	bge.n	8014af2 <__kernel_rem_pio2f+0x2aa>
 8014ae8:	4614      	mov	r4, r2
 8014aea:	e710      	b.n	801490e <__kernel_rem_pio2f+0xc6>
 8014aec:	9804      	ldr	r0, [sp, #16]
 8014aee:	2201      	movs	r2, #1
 8014af0:	e7e7      	b.n	8014ac2 <__kernel_rem_pio2f+0x27a>
 8014af2:	9903      	ldr	r1, [sp, #12]
 8014af4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8014af8:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8014afc:	9105      	str	r1, [sp, #20]
 8014afe:	ee07 1a90 	vmov	s15, r1
 8014b02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014b06:	2400      	movs	r4, #0
 8014b08:	ece6 7a01 	vstmia	r6!, {s15}
 8014b0c:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8014b40 <__kernel_rem_pio2f+0x2f8>
 8014b10:	46b1      	mov	r9, r6
 8014b12:	455c      	cmp	r4, fp
 8014b14:	dd04      	ble.n	8014b20 <__kernel_rem_pio2f+0x2d8>
 8014b16:	ece0 7a01 	vstmia	r0!, {s15}
 8014b1a:	f10c 0c01 	add.w	ip, ip, #1
 8014b1e:	e7e1      	b.n	8014ae4 <__kernel_rem_pio2f+0x29c>
 8014b20:	ecfe 6a01 	vldmia	lr!, {s13}
 8014b24:	ed39 7a01 	vldmdb	r9!, {s14}
 8014b28:	3401      	adds	r4, #1
 8014b2a:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014b2e:	e7f0      	b.n	8014b12 <__kernel_rem_pio2f+0x2ca>
 8014b30:	080154f4 	.word	0x080154f4
 8014b34:	080154c8 	.word	0x080154c8
 8014b38:	43800000 	.word	0x43800000
 8014b3c:	3b800000 	.word	0x3b800000
 8014b40:	00000000 	.word	0x00000000
 8014b44:	9b02      	ldr	r3, [sp, #8]
 8014b46:	eeb0 0a48 	vmov.f32	s0, s16
 8014b4a:	eba3 0008 	sub.w	r0, r3, r8
 8014b4e:	f7ff fac5 	bl	80140dc <scalbnf>
 8014b52:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8014b38 <__kernel_rem_pio2f+0x2f0>
 8014b56:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8014b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b5e:	db19      	blt.n	8014b94 <__kernel_rem_pio2f+0x34c>
 8014b60:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8014b3c <__kernel_rem_pio2f+0x2f4>
 8014b64:	ee60 7a27 	vmul.f32	s15, s0, s15
 8014b68:	aa08      	add	r2, sp, #32
 8014b6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014b6e:	3508      	adds	r5, #8
 8014b70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014b74:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8014b78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014b7c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014b80:	ee10 3a10 	vmov	r3, s0
 8014b84:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8014b88:	ee17 3a90 	vmov	r3, s15
 8014b8c:	3401      	adds	r4, #1
 8014b8e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8014b92:	e74c      	b.n	8014a2e <__kernel_rem_pio2f+0x1e6>
 8014b94:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014b98:	aa08      	add	r2, sp, #32
 8014b9a:	ee10 3a10 	vmov	r3, s0
 8014b9e:	e7f6      	b.n	8014b8e <__kernel_rem_pio2f+0x346>
 8014ba0:	a808      	add	r0, sp, #32
 8014ba2:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8014ba6:	9001      	str	r0, [sp, #4]
 8014ba8:	ee07 0a90 	vmov	s15, r0
 8014bac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014bb0:	3b01      	subs	r3, #1
 8014bb2:	ee67 7a80 	vmul.f32	s15, s15, s0
 8014bb6:	ee20 0a07 	vmul.f32	s0, s0, s14
 8014bba:	ed62 7a01 	vstmdb	r2!, {s15}
 8014bbe:	e743      	b.n	8014a48 <__kernel_rem_pio2f+0x200>
 8014bc0:	ecfc 6a01 	vldmia	ip!, {s13}
 8014bc4:	ecb5 7a01 	vldmia	r5!, {s14}
 8014bc8:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014bcc:	3001      	adds	r0, #1
 8014bce:	4550      	cmp	r0, sl
 8014bd0:	dc01      	bgt.n	8014bd6 <__kernel_rem_pio2f+0x38e>
 8014bd2:	4290      	cmp	r0, r2
 8014bd4:	ddf4      	ble.n	8014bc0 <__kernel_rem_pio2f+0x378>
 8014bd6:	a858      	add	r0, sp, #352	@ 0x160
 8014bd8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8014bdc:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8014be0:	3b01      	subs	r3, #1
 8014be2:	e735      	b.n	8014a50 <__kernel_rem_pio2f+0x208>
 8014be4:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8014be6:	2b02      	cmp	r3, #2
 8014be8:	dc09      	bgt.n	8014bfe <__kernel_rem_pio2f+0x3b6>
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	dc27      	bgt.n	8014c3e <__kernel_rem_pio2f+0x3f6>
 8014bee:	d040      	beq.n	8014c72 <__kernel_rem_pio2f+0x42a>
 8014bf0:	f009 0007 	and.w	r0, r9, #7
 8014bf4:	b059      	add	sp, #356	@ 0x164
 8014bf6:	ecbd 8b04 	vpop	{d8-d9}
 8014bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bfe:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8014c00:	2b03      	cmp	r3, #3
 8014c02:	d1f5      	bne.n	8014bf0 <__kernel_rem_pio2f+0x3a8>
 8014c04:	aa30      	add	r2, sp, #192	@ 0xc0
 8014c06:	1f0b      	subs	r3, r1, #4
 8014c08:	4413      	add	r3, r2
 8014c0a:	461a      	mov	r2, r3
 8014c0c:	4620      	mov	r0, r4
 8014c0e:	2800      	cmp	r0, #0
 8014c10:	dc50      	bgt.n	8014cb4 <__kernel_rem_pio2f+0x46c>
 8014c12:	4622      	mov	r2, r4
 8014c14:	2a01      	cmp	r2, #1
 8014c16:	dc5d      	bgt.n	8014cd4 <__kernel_rem_pio2f+0x48c>
 8014c18:	ab30      	add	r3, sp, #192	@ 0xc0
 8014c1a:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8014b40 <__kernel_rem_pio2f+0x2f8>
 8014c1e:	440b      	add	r3, r1
 8014c20:	2c01      	cmp	r4, #1
 8014c22:	dc67      	bgt.n	8014cf4 <__kernel_rem_pio2f+0x4ac>
 8014c24:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8014c28:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8014c2c:	2e00      	cmp	r6, #0
 8014c2e:	d167      	bne.n	8014d00 <__kernel_rem_pio2f+0x4b8>
 8014c30:	edc7 6a00 	vstr	s13, [r7]
 8014c34:	ed87 7a01 	vstr	s14, [r7, #4]
 8014c38:	edc7 7a02 	vstr	s15, [r7, #8]
 8014c3c:	e7d8      	b.n	8014bf0 <__kernel_rem_pio2f+0x3a8>
 8014c3e:	ab30      	add	r3, sp, #192	@ 0xc0
 8014c40:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8014b40 <__kernel_rem_pio2f+0x2f8>
 8014c44:	440b      	add	r3, r1
 8014c46:	4622      	mov	r2, r4
 8014c48:	2a00      	cmp	r2, #0
 8014c4a:	da24      	bge.n	8014c96 <__kernel_rem_pio2f+0x44e>
 8014c4c:	b34e      	cbz	r6, 8014ca2 <__kernel_rem_pio2f+0x45a>
 8014c4e:	eef1 7a47 	vneg.f32	s15, s14
 8014c52:	edc7 7a00 	vstr	s15, [r7]
 8014c56:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8014c5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014c5e:	aa31      	add	r2, sp, #196	@ 0xc4
 8014c60:	2301      	movs	r3, #1
 8014c62:	429c      	cmp	r4, r3
 8014c64:	da20      	bge.n	8014ca8 <__kernel_rem_pio2f+0x460>
 8014c66:	b10e      	cbz	r6, 8014c6c <__kernel_rem_pio2f+0x424>
 8014c68:	eef1 7a67 	vneg.f32	s15, s15
 8014c6c:	edc7 7a01 	vstr	s15, [r7, #4]
 8014c70:	e7be      	b.n	8014bf0 <__kernel_rem_pio2f+0x3a8>
 8014c72:	ab30      	add	r3, sp, #192	@ 0xc0
 8014c74:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8014b40 <__kernel_rem_pio2f+0x2f8>
 8014c78:	440b      	add	r3, r1
 8014c7a:	2c00      	cmp	r4, #0
 8014c7c:	da05      	bge.n	8014c8a <__kernel_rem_pio2f+0x442>
 8014c7e:	b10e      	cbz	r6, 8014c84 <__kernel_rem_pio2f+0x43c>
 8014c80:	eef1 7a67 	vneg.f32	s15, s15
 8014c84:	edc7 7a00 	vstr	s15, [r7]
 8014c88:	e7b2      	b.n	8014bf0 <__kernel_rem_pio2f+0x3a8>
 8014c8a:	ed33 7a01 	vldmdb	r3!, {s14}
 8014c8e:	3c01      	subs	r4, #1
 8014c90:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014c94:	e7f1      	b.n	8014c7a <__kernel_rem_pio2f+0x432>
 8014c96:	ed73 7a01 	vldmdb	r3!, {s15}
 8014c9a:	3a01      	subs	r2, #1
 8014c9c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014ca0:	e7d2      	b.n	8014c48 <__kernel_rem_pio2f+0x400>
 8014ca2:	eef0 7a47 	vmov.f32	s15, s14
 8014ca6:	e7d4      	b.n	8014c52 <__kernel_rem_pio2f+0x40a>
 8014ca8:	ecb2 7a01 	vldmia	r2!, {s14}
 8014cac:	3301      	adds	r3, #1
 8014cae:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014cb2:	e7d6      	b.n	8014c62 <__kernel_rem_pio2f+0x41a>
 8014cb4:	ed72 7a01 	vldmdb	r2!, {s15}
 8014cb8:	edd2 6a01 	vldr	s13, [r2, #4]
 8014cbc:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8014cc0:	3801      	subs	r0, #1
 8014cc2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014cc6:	ed82 7a00 	vstr	s14, [r2]
 8014cca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014cce:	edc2 7a01 	vstr	s15, [r2, #4]
 8014cd2:	e79c      	b.n	8014c0e <__kernel_rem_pio2f+0x3c6>
 8014cd4:	ed73 7a01 	vldmdb	r3!, {s15}
 8014cd8:	edd3 6a01 	vldr	s13, [r3, #4]
 8014cdc:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8014ce0:	3a01      	subs	r2, #1
 8014ce2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014ce6:	ed83 7a00 	vstr	s14, [r3]
 8014cea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014cee:	edc3 7a01 	vstr	s15, [r3, #4]
 8014cf2:	e78f      	b.n	8014c14 <__kernel_rem_pio2f+0x3cc>
 8014cf4:	ed33 7a01 	vldmdb	r3!, {s14}
 8014cf8:	3c01      	subs	r4, #1
 8014cfa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014cfe:	e78f      	b.n	8014c20 <__kernel_rem_pio2f+0x3d8>
 8014d00:	eef1 6a66 	vneg.f32	s13, s13
 8014d04:	eeb1 7a47 	vneg.f32	s14, s14
 8014d08:	edc7 6a00 	vstr	s13, [r7]
 8014d0c:	ed87 7a01 	vstr	s14, [r7, #4]
 8014d10:	eef1 7a67 	vneg.f32	s15, s15
 8014d14:	e790      	b.n	8014c38 <__kernel_rem_pio2f+0x3f0>
 8014d16:	bf00      	nop

08014d18 <floor>:
 8014d18:	ec51 0b10 	vmov	r0, r1, d0
 8014d1c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8014d20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014d24:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8014d28:	2e13      	cmp	r6, #19
 8014d2a:	460c      	mov	r4, r1
 8014d2c:	4605      	mov	r5, r0
 8014d2e:	4680      	mov	r8, r0
 8014d30:	dc34      	bgt.n	8014d9c <floor+0x84>
 8014d32:	2e00      	cmp	r6, #0
 8014d34:	da17      	bge.n	8014d66 <floor+0x4e>
 8014d36:	a332      	add	r3, pc, #200	@ (adr r3, 8014e00 <floor+0xe8>)
 8014d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d3c:	f7eb fa72 	bl	8000224 <__adddf3>
 8014d40:	2200      	movs	r2, #0
 8014d42:	2300      	movs	r3, #0
 8014d44:	f7eb feb4 	bl	8000ab0 <__aeabi_dcmpgt>
 8014d48:	b150      	cbz	r0, 8014d60 <floor+0x48>
 8014d4a:	2c00      	cmp	r4, #0
 8014d4c:	da55      	bge.n	8014dfa <floor+0xe2>
 8014d4e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8014d52:	432c      	orrs	r4, r5
 8014d54:	2500      	movs	r5, #0
 8014d56:	42ac      	cmp	r4, r5
 8014d58:	4c2b      	ldr	r4, [pc, #172]	@ (8014e08 <floor+0xf0>)
 8014d5a:	bf08      	it	eq
 8014d5c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8014d60:	4621      	mov	r1, r4
 8014d62:	4628      	mov	r0, r5
 8014d64:	e023      	b.n	8014dae <floor+0x96>
 8014d66:	4f29      	ldr	r7, [pc, #164]	@ (8014e0c <floor+0xf4>)
 8014d68:	4137      	asrs	r7, r6
 8014d6a:	ea01 0307 	and.w	r3, r1, r7
 8014d6e:	4303      	orrs	r3, r0
 8014d70:	d01d      	beq.n	8014dae <floor+0x96>
 8014d72:	a323      	add	r3, pc, #140	@ (adr r3, 8014e00 <floor+0xe8>)
 8014d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d78:	f7eb fa54 	bl	8000224 <__adddf3>
 8014d7c:	2200      	movs	r2, #0
 8014d7e:	2300      	movs	r3, #0
 8014d80:	f7eb fe96 	bl	8000ab0 <__aeabi_dcmpgt>
 8014d84:	2800      	cmp	r0, #0
 8014d86:	d0eb      	beq.n	8014d60 <floor+0x48>
 8014d88:	2c00      	cmp	r4, #0
 8014d8a:	bfbe      	ittt	lt
 8014d8c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8014d90:	4133      	asrlt	r3, r6
 8014d92:	18e4      	addlt	r4, r4, r3
 8014d94:	ea24 0407 	bic.w	r4, r4, r7
 8014d98:	2500      	movs	r5, #0
 8014d9a:	e7e1      	b.n	8014d60 <floor+0x48>
 8014d9c:	2e33      	cmp	r6, #51	@ 0x33
 8014d9e:	dd0a      	ble.n	8014db6 <floor+0x9e>
 8014da0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8014da4:	d103      	bne.n	8014dae <floor+0x96>
 8014da6:	4602      	mov	r2, r0
 8014da8:	460b      	mov	r3, r1
 8014daa:	f7eb fa3b 	bl	8000224 <__adddf3>
 8014dae:	ec41 0b10 	vmov	d0, r0, r1
 8014db2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014db6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8014dba:	f04f 37ff 	mov.w	r7, #4294967295
 8014dbe:	40df      	lsrs	r7, r3
 8014dc0:	4207      	tst	r7, r0
 8014dc2:	d0f4      	beq.n	8014dae <floor+0x96>
 8014dc4:	a30e      	add	r3, pc, #56	@ (adr r3, 8014e00 <floor+0xe8>)
 8014dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014dca:	f7eb fa2b 	bl	8000224 <__adddf3>
 8014dce:	2200      	movs	r2, #0
 8014dd0:	2300      	movs	r3, #0
 8014dd2:	f7eb fe6d 	bl	8000ab0 <__aeabi_dcmpgt>
 8014dd6:	2800      	cmp	r0, #0
 8014dd8:	d0c2      	beq.n	8014d60 <floor+0x48>
 8014dda:	2c00      	cmp	r4, #0
 8014ddc:	da0a      	bge.n	8014df4 <floor+0xdc>
 8014dde:	2e14      	cmp	r6, #20
 8014de0:	d101      	bne.n	8014de6 <floor+0xce>
 8014de2:	3401      	adds	r4, #1
 8014de4:	e006      	b.n	8014df4 <floor+0xdc>
 8014de6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8014dea:	2301      	movs	r3, #1
 8014dec:	40b3      	lsls	r3, r6
 8014dee:	441d      	add	r5, r3
 8014df0:	4545      	cmp	r5, r8
 8014df2:	d3f6      	bcc.n	8014de2 <floor+0xca>
 8014df4:	ea25 0507 	bic.w	r5, r5, r7
 8014df8:	e7b2      	b.n	8014d60 <floor+0x48>
 8014dfa:	2500      	movs	r5, #0
 8014dfc:	462c      	mov	r4, r5
 8014dfe:	e7af      	b.n	8014d60 <floor+0x48>
 8014e00:	8800759c 	.word	0x8800759c
 8014e04:	7e37e43c 	.word	0x7e37e43c
 8014e08:	bff00000 	.word	0xbff00000
 8014e0c:	000fffff 	.word	0x000fffff

08014e10 <floorf>:
 8014e10:	ee10 3a10 	vmov	r3, s0
 8014e14:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8014e18:	3a7f      	subs	r2, #127	@ 0x7f
 8014e1a:	2a16      	cmp	r2, #22
 8014e1c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8014e20:	dc2b      	bgt.n	8014e7a <floorf+0x6a>
 8014e22:	2a00      	cmp	r2, #0
 8014e24:	da12      	bge.n	8014e4c <floorf+0x3c>
 8014e26:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8014e8c <floorf+0x7c>
 8014e2a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014e2e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8014e32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e36:	dd06      	ble.n	8014e46 <floorf+0x36>
 8014e38:	2b00      	cmp	r3, #0
 8014e3a:	da24      	bge.n	8014e86 <floorf+0x76>
 8014e3c:	2900      	cmp	r1, #0
 8014e3e:	4b14      	ldr	r3, [pc, #80]	@ (8014e90 <floorf+0x80>)
 8014e40:	bf08      	it	eq
 8014e42:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8014e46:	ee00 3a10 	vmov	s0, r3
 8014e4a:	4770      	bx	lr
 8014e4c:	4911      	ldr	r1, [pc, #68]	@ (8014e94 <floorf+0x84>)
 8014e4e:	4111      	asrs	r1, r2
 8014e50:	420b      	tst	r3, r1
 8014e52:	d0fa      	beq.n	8014e4a <floorf+0x3a>
 8014e54:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8014e8c <floorf+0x7c>
 8014e58:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014e5c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8014e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e64:	ddef      	ble.n	8014e46 <floorf+0x36>
 8014e66:	2b00      	cmp	r3, #0
 8014e68:	bfbe      	ittt	lt
 8014e6a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8014e6e:	fa40 f202 	asrlt.w	r2, r0, r2
 8014e72:	189b      	addlt	r3, r3, r2
 8014e74:	ea23 0301 	bic.w	r3, r3, r1
 8014e78:	e7e5      	b.n	8014e46 <floorf+0x36>
 8014e7a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8014e7e:	d3e4      	bcc.n	8014e4a <floorf+0x3a>
 8014e80:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014e84:	4770      	bx	lr
 8014e86:	2300      	movs	r3, #0
 8014e88:	e7dd      	b.n	8014e46 <floorf+0x36>
 8014e8a:	bf00      	nop
 8014e8c:	7149f2ca 	.word	0x7149f2ca
 8014e90:	bf800000 	.word	0xbf800000
 8014e94:	007fffff 	.word	0x007fffff

08014e98 <_init>:
 8014e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014e9a:	bf00      	nop
 8014e9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014e9e:	bc08      	pop	{r3}
 8014ea0:	469e      	mov	lr, r3
 8014ea2:	4770      	bx	lr

08014ea4 <_fini>:
 8014ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014ea6:	bf00      	nop
 8014ea8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014eaa:	bc08      	pop	{r3}
 8014eac:	469e      	mov	lr, r3
 8014eae:	4770      	bx	lr
