--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mainboard_top.twx mainboard_top.ncd -o mainboard_top.twr
mainboard_top.pcf

Design file:              mainboard_top.ncd
Physical constraint file: mainboard_top.pcf
Device,package,speed:     xc7k70t,fbg676,C,-2 (PRODUCTION 1.09 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X2Y90.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.586ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.551ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y91.AQ       Tcklo                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X2Y92.D1       net (fanout=2)        0.461   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X2Y92.CMUX     Topdc                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X2Y90.B5       net (fanout=1)        0.253   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X2Y90.B        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X2Y90.A4       net (fanout=1)        0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X2Y90.CLK      Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.551ns (0.593ns logic, 0.958ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X1Y91.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.142ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.107ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y91.AQ       Tcklo                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X1Y92.C1       net (fanout=2)        0.529   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X1Y92.C        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X1Y91.DX       net (fanout=1)        0.193   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X1Y91.CLK      Tdick                 0.008   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.107ns (0.385ns logic, 0.722ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X1Y92.C1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.907ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.872ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y91.AQ       Tcklo                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X1Y92.C1       net (fanout=2)        0.529   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X1Y92.CLK      Tas                   0.009   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.872ns (0.343ns logic, 0.529ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X1Y92.C1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.350ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.385ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y91.AQ       Tcklo                 0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X1Y92.C1       net (fanout=2)        0.270   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X1Y92.CLK      Tah         (-Th)     0.033   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.115ns logic, 0.270ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X1Y91.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.457ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.492ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y91.AQ       Tcklo                 0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X1Y92.C1       net (fanout=2)        0.270   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X1Y92.C        Tilo                  0.028   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X1Y91.DX       net (fanout=1)        0.095   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X1Y91.CLK      Tckdi       (-Th)     0.049   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.127ns logic, 0.365ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X2Y90.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.691ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      0.726ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y91.AQ       Tcklo                 0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X2Y92.D1       net (fanout=2)        0.241   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X2Y92.CMUX     Topdc                 0.120   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X2Y90.B5       net (fanout=1)        0.128   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X2Y90.B        Tilo                  0.028   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X2Y90.A4       net (fanout=1)        0.120   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X2Y90.CLK      Tah         (-Th)     0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.726ns (0.237ns logic, 0.489ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X2Y91.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.060ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.060ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y82.AQ      Tcko                  0.259   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X15Y81.A2      net (fanout=1)        0.433   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X15Y81.A       Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/standard_cc_module_i/reset_r
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X8Y84.B6       net (fanout=10)       0.512   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X8Y84.B        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X2Y91.CLK      net (fanout=4)        0.770   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.060ns (0.345ns logic, 1.715ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.039ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.039ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y81.DQ      Tcko                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X9Y82.A1       net (fanout=8)        0.479   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X9Y82.A        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X8Y84.B3       net (fanout=1)        0.445   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X8Y84.B        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X2Y91.CLK      net (fanout=4)        0.770   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.039ns (0.345ns logic, 1.694ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.032ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.032ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y81.CQ      Tcko                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X9Y82.A2       net (fanout=8)        0.472   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X9Y82.A        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X8Y84.B3       net (fanout=1)        0.445   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X8Y84.B        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X2Y91.CLK      net (fanout=4)        0.770   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.032ns (0.345ns logic, 1.687ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X2Y91.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.002ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.059ns (Levels of Logic = 0)
  Clock Path Skew:      -0.908ns (1.507 - 2.415)
  Source Clock:         clk_156m<0> rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y83.AQ       Tcko                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X2Y91.SR       net (fanout=9)        0.649   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X2Y91.CLK      Trck                  0.151   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.059ns (0.410ns logic, 0.649ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X2Y91.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.238ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.222ns (1.323 - 1.101)
  Source Clock:         clk_156m<0> rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y83.AQ       Tcko                  0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X2Y91.SR       net (fanout=9)        0.333   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X2Y91.CLK      Tremck      (-Th)    -0.044   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.162ns logic, 0.333ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2806 paths analyzed, 447 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.160ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X8Y81.D3), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.125ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y20.DOADO9  Trcko_DOA             1.800   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    SLICE_X23Y102.A1     net (fanout=1)        0.683   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<10>
    SLICE_X23Y102.A      Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_122
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_122
    SLICE_X20Y97.D1      net (fanout=1)        0.591   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_122
    SLICE_X20Y97.CMUX    Topdc                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X20Y96.A4      net (fanout=1)        0.327   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X20Y96.A       Tilo                  0.043   U_ila_pro_0/N2
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X11Y84.B4      net (fanout=1)        0.803   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X11Y84.BMUX    Tilo                  0.149   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X8Y81.D3       net (fanout=1)        0.472   icon_control0<3>
    SLICE_X8Y81.CLK      Tas                  -0.023   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (2.249ns logic, 2.876ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.065ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y20.DOADO5  Trcko_DOA             1.800   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    SLICE_X23Y101.D1     net (fanout=1)        0.661   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<5>
    SLICE_X23Y101.D      Tilo                  0.043   u0_aurora_8b10b_gtx7_exdes/reset_logic_i/reset_debounce_r<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121
    SLICE_X20Y97.D3      net (fanout=1)        0.553   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121
    SLICE_X20Y97.CMUX    Topdc                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X20Y96.A4      net (fanout=1)        0.327   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X20Y96.A       Tilo                  0.043   U_ila_pro_0/N2
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X11Y84.B4      net (fanout=1)        0.803   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X11Y84.BMUX    Tilo                  0.149   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X8Y81.D3       net (fanout=1)        0.472   icon_control0<3>
    SLICE_X8Y81.CLK      Tas                  -0.023   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.065ns (2.249ns logic, 2.816ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.035ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOADO4  Trcko_DOA             1.800   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X22Y97.A2      net (fanout=1)        0.657   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<22>
    SLICE_X22Y97.A       Tilo                  0.043   u0_aurora_8b10b_gtx5_exdes/reset_logic_i/gt_rxresetdone_r3
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X20Y97.C2      net (fanout=1)        0.525   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X20Y97.CMUX    Tilo                  0.239   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X20Y96.A4      net (fanout=1)        0.327   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X20Y96.A       Tilo                  0.043   U_ila_pro_0/N2
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X11Y84.B4      net (fanout=1)        0.803   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X11Y84.BMUX    Tilo                  0.149   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X8Y81.D3       net (fanout=1)        0.472   icon_control0<3>
    SLICE_X8Y81.CLK      Tas                  -0.023   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.035ns (2.251ns logic, 2.784ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE (SLICE_X2Y100.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.915ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y81.CQ       Tcko                  0.223   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X9Y81.B4       net (fanout=4)        0.371   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X9Y81.B        Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X14Y93.C1      net (fanout=10)       1.288   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X14Y93.C       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X3Y99.D2       net (fanout=7)        1.208   icon_control0<14>
    SLICE_X3Y99.D        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_rst
    SLICE_X2Y100.SR      net (fanout=2)        0.415   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
    SLICE_X2Y100.CLK     Tsrck                 0.281   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.915ns (0.633ns logic, 3.282ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.912ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y81.BQ       Tcko                  0.223   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X9Y81.B2       net (fanout=4)        0.368   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X9Y81.B        Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X14Y93.C1      net (fanout=10)       1.288   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X14Y93.C       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X3Y99.D2       net (fanout=7)        1.208   icon_control0<14>
    SLICE_X3Y99.D        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_rst
    SLICE_X2Y100.SR      net (fanout=2)        0.415   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
    SLICE_X2Y100.CLK     Tsrck                 0.281   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.912ns (0.633ns logic, 3.279ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y81.AQ       Tcko                  0.223   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X9Y81.B3       net (fanout=4)        0.294   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X9Y81.B        Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X14Y93.C1      net (fanout=10)       1.288   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X14Y93.C       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X3Y99.D2       net (fanout=7)        1.208   icon_control0<14>
    SLICE_X3Y99.D        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_rst
    SLICE_X2Y100.SR      net (fanout=2)        0.415   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
    SLICE_X2Y100.CLK     Tsrck                 0.281   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (0.633ns logic, 3.205ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE (SLICE_X2Y100.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.915ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y81.CQ       Tcko                  0.223   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X9Y81.B4       net (fanout=4)        0.371   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X9Y81.B        Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X14Y93.C1      net (fanout=10)       1.288   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X14Y93.C       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X3Y99.D2       net (fanout=7)        1.208   icon_control0<14>
    SLICE_X3Y99.D        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_rst
    SLICE_X2Y100.SR      net (fanout=2)        0.415   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
    SLICE_X2Y100.CLK     Tsrck                 0.281   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.915ns (0.633ns logic, 3.282ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.912ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y81.BQ       Tcko                  0.223   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X9Y81.B2       net (fanout=4)        0.368   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X9Y81.B        Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X14Y93.C1      net (fanout=10)       1.288   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X14Y93.C       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X3Y99.D2       net (fanout=7)        1.208   icon_control0<14>
    SLICE_X3Y99.D        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_rst
    SLICE_X2Y100.SR      net (fanout=2)        0.415   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
    SLICE_X2Y100.CLK     Tsrck                 0.281   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.912ns (0.633ns logic, 3.279ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y81.AQ       Tcko                  0.223   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X9Y81.B3       net (fanout=4)        0.294   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X9Y81.B        Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X14Y93.C1      net (fanout=10)       1.288   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X14Y93.C       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X3Y99.D2       net (fanout=7)        1.208   icon_control0<14>
    SLICE_X3Y99.D        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_rst
    SLICE_X2Y100.SR      net (fanout=2)        0.415   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
    SLICE_X2Y100.CLK     Tsrck                 0.281   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (0.633ns logic, 3.205ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X8Y81.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y81.BQ       Tcko                  0.100   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X8Y81.D6       net (fanout=4)        0.071   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X8Y81.CLK      Tah         (-Th)     0.059   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.041ns logic, 0.071ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X6Y77.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y77.DQ       Tcko                  0.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X6Y77.DX       net (fanout=1)        0.139   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X6Y77.CLK      Tdh         (-Th)     0.095   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (0.005ns logic, 0.139ns route)
                                                       (3.5% logic, 96.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X1Y19.ADDRARDADDRL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X20Y99.CQ             Tcko                  0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                              U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE
    RAMB36_X1Y19.ADDRARDADDRL10 net (fanout=5)        0.213   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<6>
    RAMB36_X1Y19.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                              U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    --------------------------------------------------------  ---------------------------
    Total                                             0.148ns (-0.065ns logic, 0.213ns route)
                                                              (-43.9% logic, 143.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.161ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X1Y19.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.161ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKU
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKU
  Location pin: RAMB36_X1Y19.CLKARDCLKU
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.161ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X1Y20.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.712ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X9Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.677ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y75.AQ      Tcko                  0.259   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X17Y81.A1      net (fanout=3)        0.692   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X17Y81.A       Tilo                  0.043   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X9Y81.CE       net (fanout=2)        0.482   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X9Y81.CLK      Tceck                 0.201   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.677ns (0.503ns logic, 1.174ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X9Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.677ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y75.AQ      Tcko                  0.259   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X17Y81.A1      net (fanout=3)        0.692   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X17Y81.A       Tilo                  0.043   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X9Y81.CE       net (fanout=2)        0.482   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X9Y81.CLK      Tceck                 0.201   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.677ns (0.503ns logic, 1.174ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X9Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.677ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y75.AQ      Tcko                  0.259   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X17Y81.A1      net (fanout=3)        0.692   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X17Y81.A       Tilo                  0.043   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X9Y81.CE       net (fanout=2)        0.482   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X9Y81.CLK      Tceck                 0.201   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.677ns (0.503ns logic, 1.174ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X14Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.544ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y75.AQ      Tcko                  0.118   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X17Y81.C5      net (fanout=3)        0.260   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X17Y81.C       Tilo                  0.028   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X14Y82.SR      net (fanout=3)        0.144   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X14Y82.CLK     Tcksr       (-Th)     0.006   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      0.544ns (0.140ns logic, 0.404ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X14Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y75.AQ      Tcko                  0.118   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X17Y81.C5      net (fanout=3)        0.260   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X17Y81.C       Tilo                  0.028   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X14Y83.SR      net (fanout=3)        0.238   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X14Y83.CLK     Tcksr       (-Th)     0.006   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.140ns logic, 0.498ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X14Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y75.AQ      Tcko                  0.118   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X17Y81.C5      net (fanout=3)        0.260   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X17Y81.C       Tilo                  0.028   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X14Y83.SR      net (fanout=3)        0.238   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X14Y83.CLK     Tcksr       (-Th)     0.006   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.140ns logic, 0.498ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.559ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X16Y75.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y75.AQ      Tcko                  0.259   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X16Y75.A3      net (fanout=3)        0.286   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X16Y75.CLK     Tas                  -0.021   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.238ns logic, 0.286ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X16Y75.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.206ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y75.AQ      Tcko                  0.118   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X16Y75.A3      net (fanout=3)        0.147   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X16Y75.CLK     Tah         (-Th)     0.059   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.206ns (0.059ns logic, 0.147ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 1489 paths analyzed, 199 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X13Y103.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.204ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      3.169ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_156m<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y82.AQ      Tcko                  0.259   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X15Y81.A2      net (fanout=1)        0.433   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X15Y81.A       Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/standard_cc_module_i/reset_r
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X9Y81.A1       net (fanout=10)       0.577   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X9Y81.A        Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X13Y103.SR     net (fanout=28)       1.636   icon_control0<20>
    SLICE_X13Y103.CLK    Trck                  0.178   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      3.169ns (0.523ns logic, 2.646ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.060ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      3.025ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_156m<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y81.CQ      Tcko                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X8Y81.C2       net (fanout=8)        0.453   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X8Y81.C        Tilo                  0.043   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X9Y81.A5       net (fanout=3)        0.413   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X9Y81.A        Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X13Y103.SR     net (fanout=28)       1.636   icon_control0<20>
    SLICE_X13Y103.CLK    Trck                  0.178   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (0.523ns logic, 2.502ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.996ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      2.961ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_156m<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y81.DQ      Tcko                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X8Y81.C3       net (fanout=8)        0.389   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X8Y81.C        Tilo                  0.043   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X9Y81.A5       net (fanout=3)        0.413   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X9Y81.A        Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X13Y103.SR     net (fanout=28)       1.636   icon_control0<20>
    SLICE_X13Y103.CLK    Trck                  0.178   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (0.523ns logic, 2.438ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X13Y103.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.204ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      3.169ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_156m<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y82.AQ      Tcko                  0.259   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X15Y81.A2      net (fanout=1)        0.433   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X15Y81.A       Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/standard_cc_module_i/reset_r
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X9Y81.A1       net (fanout=10)       0.577   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X9Y81.A        Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X13Y103.SR     net (fanout=28)       1.636   icon_control0<20>
    SLICE_X13Y103.CLK    Trck                  0.178   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      3.169ns (0.523ns logic, 2.646ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.060ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      3.025ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_156m<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y81.CQ      Tcko                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X8Y81.C2       net (fanout=8)        0.453   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X8Y81.C        Tilo                  0.043   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X9Y81.A5       net (fanout=3)        0.413   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X9Y81.A        Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X13Y103.SR     net (fanout=28)       1.636   icon_control0<20>
    SLICE_X13Y103.CLK    Trck                  0.178   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (0.523ns logic, 2.502ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.996ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      2.961ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_156m<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y81.DQ      Tcko                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X8Y81.C3       net (fanout=8)        0.389   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X8Y81.C        Tilo                  0.043   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X9Y81.A5       net (fanout=3)        0.413   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X9Y81.A        Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X13Y103.SR     net (fanout=28)       1.636   icon_control0<20>
    SLICE_X13Y103.CLK    Trck                  0.178   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (0.523ns logic, 2.438ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X13Y103.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.204ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      3.169ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_156m<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y82.AQ      Tcko                  0.259   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X15Y81.A2      net (fanout=1)        0.433   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X15Y81.A       Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/standard_cc_module_i/reset_r
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X9Y81.A1       net (fanout=10)       0.577   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X9Y81.A        Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X13Y103.SR     net (fanout=28)       1.636   icon_control0<20>
    SLICE_X13Y103.CLK    Trck                  0.178   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      3.169ns (0.523ns logic, 2.646ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.060ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      3.025ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_156m<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y81.CQ      Tcko                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X8Y81.C2       net (fanout=8)        0.453   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X8Y81.C        Tilo                  0.043   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X9Y81.A5       net (fanout=3)        0.413   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X9Y81.A        Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X13Y103.SR     net (fanout=28)       1.636   icon_control0<20>
    SLICE_X13Y103.CLK    Trck                  0.178   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (0.523ns logic, 2.502ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.996ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      2.961ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_156m<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y81.DQ      Tcko                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X8Y81.C3       net (fanout=8)        0.389   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X8Y81.C        Tilo                  0.043   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X9Y81.A5       net (fanout=3)        0.413   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X9Y81.A        Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X13Y103.SR     net (fanout=28)       1.636   icon_control0<20>
    SLICE_X13Y103.CLK    Trck                  0.178   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (0.523ns logic, 2.438ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X7Y79.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.169ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.204ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_156m<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y81.DQ       Tcko                  0.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X7Y79.AX       net (fanout=1)        0.144   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X7Y79.CLK      Tckdi       (-Th)     0.040   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.204ns (0.060ns logic, 0.144ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X7Y88.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.202ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (FF)
  Data Path Delay:      0.237ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_156m<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y89.BQ       Tcko                  0.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    SLICE_X7Y88.B4       net (fanout=2)        0.169   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
    SLICE_X7Y88.CLK      Tah         (-Th)     0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.237ns (0.068ns logic, 0.169ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X7Y88.D3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.206ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      0.241ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_156m<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y89.DQ       Tcko                  0.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X7Y88.D3       net (fanout=2)        0.174   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X7Y88.CLK      Tah         (-Th)     0.033   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.241ns (0.067ns logic, 0.174ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 307 paths analyzed, 292 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X2Y90.A5), 10 paths
--------------------------------------------------------------------------------
Delay (setup path):     1.780ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.745ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_156m<0> rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y86.AQ       Tcko                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X3Y86.D2       net (fanout=1)        0.727   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<4>
    SLICE_X3Y86.D        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X2Y86.C3       net (fanout=1)        0.277   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X2Y86.C        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X2Y90.A5       net (fanout=1)        0.417   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X2Y90.CLK      Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.745ns (0.324ns logic, 1.421ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.676ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.641ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_156m<0> rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y85.BQ       Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ
    SLICE_X3Y85.D1       net (fanout=1)        0.611   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<1>
    SLICE_X3Y85.D        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X2Y86.C4       net (fanout=1)        0.325   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X2Y86.C        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X2Y90.A5       net (fanout=1)        0.417   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X2Y90.CLK      Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (0.288ns logic, 1.353ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.417ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.382ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_156m<0> rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y85.CQ       Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ
    SLICE_X3Y85.D2       net (fanout=1)        0.352   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<2>
    SLICE_X3Y85.D        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X2Y86.C4       net (fanout=1)        0.325   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X2Y86.C        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X2Y90.A5       net (fanout=1)        0.417   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X2Y90.CLK      Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.382ns (0.288ns logic, 1.094ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X2Y90.A4), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     1.750ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.715ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_156m<0> rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y98.CQ       Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X2Y92.C2       net (fanout=2)        0.734   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X2Y92.CMUX     Tilo                  0.239   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X2Y90.B5       net (fanout=1)        0.253   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X2Y90.B        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X2Y90.A4       net (fanout=1)        0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X2Y90.CLK      Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.715ns (0.484ns logic, 1.231ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.501ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.466ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_156m<0> rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y94.DMUX     Tshcko                0.286   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X2Y92.C4       net (fanout=1)        0.422   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X2Y92.CMUX     Tilo                  0.239   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X2Y90.B5       net (fanout=1)        0.253   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X2Y90.B        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X2Y90.A4       net (fanout=1)        0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X2Y90.CLK      Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.466ns (0.547ns logic, 0.919ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.386ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.351ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_156m<0> rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y92.AQ      Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X3Y92.D6       net (fanout=2)        0.365   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X3Y92.D        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X2Y90.B1       net (fanout=1)        0.454   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X2Y90.B        Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X2Y90.A4       net (fanout=1)        0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X2Y90.CLK      Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (0.288ns logic, 1.063ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X8Y69.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.526ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      1.526ns (Levels of Logic = 0)
  Source Clock:         clk_156m<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y94.AQ       Tcko                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X8Y69.A4       net (fanout=17)       1.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
    -------------------------------------------------  ---------------------------
    Total                                      1.526ns (0.259ns logic, 1.267ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_27m = PERIOD TIMEGRP "clk_27m" 37.037 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1508 paths analyzed, 127 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point u0_genrst/counter_0 (SLICE_X0Y107.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/counter_16 (FF)
  Destination:          u0_genrst/counter_0 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.529ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.106 - 0.128)
  Source Clock:         clk27m_bufg rising at 0.000ns
  Destination Clock:    clk27m_bufg rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_genrst/counter_16 to u0_genrst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y111.AQ      Tcko                  0.223   u0_genrst/counter<19>
                                                       u0_genrst/counter_16
    SLICE_X1Y110.C2      net (fanout=2)        0.655   u0_genrst/counter<16>
    SLICE_X1Y110.DMUX    Topcd                 0.375   u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_lut<2>
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
    SLICE_X0Y114.A2      net (fanout=1)        0.539   u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
    SLICE_X0Y114.A       Tilo                  0.043   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<4>_inv1
    SLICE_X0Y107.CE      net (fanout=7)        0.493   u0_genrst/counter[27]_GND_4_o_LessThan_7_o
    SLICE_X0Y107.CLK     Tceck                 0.201   u0_genrst/counter<3>
                                                       u0_genrst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (0.842ns logic, 1.687ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/counter_16 (FF)
  Destination:          u0_genrst/counter_0 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.508ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.106 - 0.128)
  Source Clock:         clk27m_bufg rising at 0.000ns
  Destination Clock:    clk27m_bufg rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_genrst/counter_16 to u0_genrst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y111.AQ      Tcko                  0.223   u0_genrst/counter<19>
                                                       u0_genrst/counter_16
    SLICE_X1Y110.C2      net (fanout=2)        0.655   u0_genrst/counter<16>
    SLICE_X1Y110.DMUX    Topcd                 0.354   u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_lutdi1
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
    SLICE_X0Y114.A2      net (fanout=1)        0.539   u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
    SLICE_X0Y114.A       Tilo                  0.043   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<4>_inv1
    SLICE_X0Y107.CE      net (fanout=7)        0.493   u0_genrst/counter[27]_GND_4_o_LessThan_7_o
    SLICE_X0Y107.CLK     Tceck                 0.201   u0_genrst/counter<3>
                                                       u0_genrst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.508ns (0.821ns logic, 1.687ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/counter_6 (FF)
  Destination:          u0_genrst/counter_0 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.464ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.106 - 0.130)
  Source Clock:         clk27m_bufg rising at 0.000ns
  Destination Clock:    clk27m_bufg rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_genrst/counter_6 to u0_genrst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y108.CQ      Tcko                  0.223   u0_genrst/counter<7>
                                                       u0_genrst/counter_6
    SLICE_X1Y110.A2      net (fanout=2)        0.526   u0_genrst/counter<6>
    SLICE_X1Y110.DMUX    Topad                 0.439   u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_lut<0>
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
    SLICE_X0Y114.A2      net (fanout=1)        0.539   u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
    SLICE_X0Y114.A       Tilo                  0.043   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<4>_inv1
    SLICE_X0Y107.CE      net (fanout=7)        0.493   u0_genrst/counter[27]_GND_4_o_LessThan_7_o
    SLICE_X0Y107.CLK     Tceck                 0.201   u0_genrst/counter<3>
                                                       u0_genrst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.464ns (0.906ns logic, 1.558ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point u0_genrst/counter_1 (SLICE_X0Y107.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/counter_16 (FF)
  Destination:          u0_genrst/counter_1 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.529ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.106 - 0.128)
  Source Clock:         clk27m_bufg rising at 0.000ns
  Destination Clock:    clk27m_bufg rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_genrst/counter_16 to u0_genrst/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y111.AQ      Tcko                  0.223   u0_genrst/counter<19>
                                                       u0_genrst/counter_16
    SLICE_X1Y110.C2      net (fanout=2)        0.655   u0_genrst/counter<16>
    SLICE_X1Y110.DMUX    Topcd                 0.375   u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_lut<2>
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
    SLICE_X0Y114.A2      net (fanout=1)        0.539   u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
    SLICE_X0Y114.A       Tilo                  0.043   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<4>_inv1
    SLICE_X0Y107.CE      net (fanout=7)        0.493   u0_genrst/counter[27]_GND_4_o_LessThan_7_o
    SLICE_X0Y107.CLK     Tceck                 0.201   u0_genrst/counter<3>
                                                       u0_genrst/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (0.842ns logic, 1.687ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/counter_16 (FF)
  Destination:          u0_genrst/counter_1 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.508ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.106 - 0.128)
  Source Clock:         clk27m_bufg rising at 0.000ns
  Destination Clock:    clk27m_bufg rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_genrst/counter_16 to u0_genrst/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y111.AQ      Tcko                  0.223   u0_genrst/counter<19>
                                                       u0_genrst/counter_16
    SLICE_X1Y110.C2      net (fanout=2)        0.655   u0_genrst/counter<16>
    SLICE_X1Y110.DMUX    Topcd                 0.354   u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_lutdi1
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
    SLICE_X0Y114.A2      net (fanout=1)        0.539   u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
    SLICE_X0Y114.A       Tilo                  0.043   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<4>_inv1
    SLICE_X0Y107.CE      net (fanout=7)        0.493   u0_genrst/counter[27]_GND_4_o_LessThan_7_o
    SLICE_X0Y107.CLK     Tceck                 0.201   u0_genrst/counter<3>
                                                       u0_genrst/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.508ns (0.821ns logic, 1.687ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/counter_6 (FF)
  Destination:          u0_genrst/counter_1 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.464ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.106 - 0.130)
  Source Clock:         clk27m_bufg rising at 0.000ns
  Destination Clock:    clk27m_bufg rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_genrst/counter_6 to u0_genrst/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y108.CQ      Tcko                  0.223   u0_genrst/counter<7>
                                                       u0_genrst/counter_6
    SLICE_X1Y110.A2      net (fanout=2)        0.526   u0_genrst/counter<6>
    SLICE_X1Y110.DMUX    Topad                 0.439   u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_lut<0>
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
    SLICE_X0Y114.A2      net (fanout=1)        0.539   u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
    SLICE_X0Y114.A       Tilo                  0.043   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<4>_inv1
    SLICE_X0Y107.CE      net (fanout=7)        0.493   u0_genrst/counter[27]_GND_4_o_LessThan_7_o
    SLICE_X0Y107.CLK     Tceck                 0.201   u0_genrst/counter<3>
                                                       u0_genrst/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.464ns (0.906ns logic, 1.558ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point u0_genrst/counter_2 (SLICE_X0Y107.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/counter_16 (FF)
  Destination:          u0_genrst/counter_2 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.529ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.106 - 0.128)
  Source Clock:         clk27m_bufg rising at 0.000ns
  Destination Clock:    clk27m_bufg rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_genrst/counter_16 to u0_genrst/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y111.AQ      Tcko                  0.223   u0_genrst/counter<19>
                                                       u0_genrst/counter_16
    SLICE_X1Y110.C2      net (fanout=2)        0.655   u0_genrst/counter<16>
    SLICE_X1Y110.DMUX    Topcd                 0.375   u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_lut<2>
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
    SLICE_X0Y114.A2      net (fanout=1)        0.539   u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
    SLICE_X0Y114.A       Tilo                  0.043   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<4>_inv1
    SLICE_X0Y107.CE      net (fanout=7)        0.493   u0_genrst/counter[27]_GND_4_o_LessThan_7_o
    SLICE_X0Y107.CLK     Tceck                 0.201   u0_genrst/counter<3>
                                                       u0_genrst/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (0.842ns logic, 1.687ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/counter_16 (FF)
  Destination:          u0_genrst/counter_2 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.508ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.106 - 0.128)
  Source Clock:         clk27m_bufg rising at 0.000ns
  Destination Clock:    clk27m_bufg rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_genrst/counter_16 to u0_genrst/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y111.AQ      Tcko                  0.223   u0_genrst/counter<19>
                                                       u0_genrst/counter_16
    SLICE_X1Y110.C2      net (fanout=2)        0.655   u0_genrst/counter<16>
    SLICE_X1Y110.DMUX    Topcd                 0.354   u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_lutdi1
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
    SLICE_X0Y114.A2      net (fanout=1)        0.539   u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
    SLICE_X0Y114.A       Tilo                  0.043   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<4>_inv1
    SLICE_X0Y107.CE      net (fanout=7)        0.493   u0_genrst/counter[27]_GND_4_o_LessThan_7_o
    SLICE_X0Y107.CLK     Tceck                 0.201   u0_genrst/counter<3>
                                                       u0_genrst/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.508ns (0.821ns logic, 1.687ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/counter_6 (FF)
  Destination:          u0_genrst/counter_2 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.464ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.106 - 0.130)
  Source Clock:         clk27m_bufg rising at 0.000ns
  Destination Clock:    clk27m_bufg rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_genrst/counter_6 to u0_genrst/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y108.CQ      Tcko                  0.223   u0_genrst/counter<7>
                                                       u0_genrst/counter_6
    SLICE_X1Y110.A2      net (fanout=2)        0.526   u0_genrst/counter<6>
    SLICE_X1Y110.DMUX    Topad                 0.439   u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_lut<0>
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
    SLICE_X0Y114.A2      net (fanout=1)        0.539   u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<3>
    SLICE_X0Y114.A       Tilo                  0.043   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<4>_inv1
    SLICE_X0Y107.CE      net (fanout=7)        0.493   u0_genrst/counter[27]_GND_4_o_LessThan_7_o
    SLICE_X0Y107.CLK     Tceck                 0.201   u0_genrst/counter<3>
                                                       u0_genrst/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.464ns (0.906ns logic, 1.558ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_27m = PERIOD TIMEGRP "clk_27m" 37.037 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0_genrst/rst_o (SLICE_X0Y114.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_genrst/counter_26 (FF)
  Destination:          u0_genrst/rst_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.074 - 0.061)
  Source Clock:         clk27m_bufg rising at 37.037ns
  Destination Clock:    clk27m_bufg rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_genrst/counter_26 to u0_genrst/rst_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y113.CQ      Tcko                  0.100   u0_genrst/counter<27>
                                                       u0_genrst/counter_26
    SLICE_X0Y114.A6      net (fanout=2)        0.111   u0_genrst/counter<26>
    SLICE_X0Y114.CLK     Tah         (-Th)     0.032   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<4>_inv1
                                                       u0_genrst/rst_o
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (0.068ns logic, 0.111ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point u0_genrst/rst_o (SLICE_X0Y114.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_genrst/counter_24 (FF)
  Destination:          u0_genrst/rst_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.074 - 0.061)
  Source Clock:         clk27m_bufg rising at 37.037ns
  Destination Clock:    clk27m_bufg rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_genrst/counter_24 to u0_genrst/rst_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y113.AQ      Tcko                  0.100   u0_genrst/counter<27>
                                                       u0_genrst/counter_24
    SLICE_X0Y114.A5      net (fanout=2)        0.137   u0_genrst/counter<24>
    SLICE_X0Y114.CLK     Tah         (-Th)     0.032   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<4>_inv1
                                                       u0_genrst/rst_o
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.068ns logic, 0.137ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point u0_genrst/rst_o (SLICE_X0Y114.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_genrst/counter_25 (FF)
  Destination:          u0_genrst/rst_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.242ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.074 - 0.061)
  Source Clock:         clk27m_bufg rising at 37.037ns
  Destination Clock:    clk27m_bufg rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_genrst/counter_25 to u0_genrst/rst_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y113.BQ      Tcko                  0.100   u0_genrst/counter<27>
                                                       u0_genrst/counter_25
    SLICE_X0Y114.A4      net (fanout=2)        0.174   u0_genrst/counter<25>
    SLICE_X0Y114.CLK     Tah         (-Th)     0.032   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_4_o_LessThan_7_o_cy<4>_inv1
                                                       u0_genrst/rst_o
    -------------------------------------------------  ---------------------------
    Total                                      0.242ns (0.068ns logic, 0.174ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_27m = PERIOD TIMEGRP "clk_27m" 37.037 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.236ns (period - min period limit)
  Period: 3.307ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u0_pll_27m/plle2_adv_inst/CLKOUT1
  Logical resource: u0_pll_27m/plle2_adv_inst/CLKOUT1
  Location pin: PLLE2_ADV_X0Y0.CLKOUT1
  Clock network: u0_pll_27m/clkout1
--------------------------------------------------------------------------------
Slack: 6.865ns (period - min period limit)
  Period: 7.936ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u0_pll_27m/plle2_adv_inst/CLKOUT0
  Logical resource: u0_pll_27m/plle2_adv_inst/CLKOUT0
  Location pin: PLLE2_ADV_X0Y0.CLKOUT0
  Clock network: u0_pll_27m/clkout0
--------------------------------------------------------------------------------
Slack: 15.596ns (max period limit - period)
  Period: 37.037ns
  Max period limit: 52.633ns (18.999MHz) (Tpllper_CLKIN)
  Physical resource: u0_pll_27m/plle2_adv_inst/CLKIN1
  Logical resource: u0_pll_27m/plle2_adv_inst/CLKIN1
  Location pin: PLLE2_ADV_X0Y0.CLKIN1
  Clock network: clk27m_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GTXQ0_LEFT_I = PERIOD TIMEGRP "GT_REFCLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GTXQ0_LEFT_I = PERIOD TIMEGRP "GT_REFCLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/GTREFCLK0
  Logical resource: u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y2.GTREFCLK0
  Clock network: gt0_gtrefclk0_common
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/GTREFCLK0
  Logical resource: u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y0.GTREFCLK0
  Clock network: gt0_gtrefclk0_common
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTNORTHREFCLK)
  Physical resource: u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/GTREFCLK0
  Logical resource: u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y6.GTNORTHREFCLK1
  Clock network: gt0_gtrefclk0_common
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_OUT_CLK_GTX1 = PERIOD TIMEGRP "TX_OUT_CLK_GTX1" 312.5 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14061 paths analyzed, 5218 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.199ns.
--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y18.WEAL0), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (1.120 - 1.219)
  Source Clock:         clk_156m<0> rising at 0.000ns
  Destination Clock:    clk_156m<0> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N to u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X14Y112.BQ        Tcko                  0.259   rx_src_rdy_n<0>
                                                          u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N
    SLICE_X13Y112.B2        net (fanout=20)       0.576   rx_src_rdy_n<0>
    SLICE_X13Y112.B         Tilo                  0.043   U_ila_pro_0/U0/iTRIG_IN<17>
                                                          u0_aurora_8b10b_gtx1_exdes/frame_chk_axi_to_ll_pdu_i/LL_OP_SOF_N1
    SLICE_X37Y92.B5         net (fanout=10)       1.059   rx_sof_n<0>
    SLICE_X37Y92.B          Tilo                  0.043   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_1_6
                                                          _LC_2_0
    SLICE_X41Y92.A6         net (fanout=1)        0.302   _LC_2_0
    SLICE_X41Y92.A          Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<1>
    RAMB36_X2Y18.WEAL0      net (fanout=14)       0.336   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<1>
    RAMB36_X2Y18.CLKARDCLKL Trcck_WEA             0.404   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.065ns (0.792ns logic, 2.273ns route)
                                                          (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_7 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.057ns (Levels of Logic = 3)
  Clock Path Skew:      -0.100ns (1.120 - 1.220)
  Source Clock:         clk_156m<0> rising at 0.000ns
  Destination Clock:    clk_156m<0> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_7 to u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X14Y110.BMUX      Tshcko                0.319   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt<6>
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_7
    SLICE_X16Y109.B1        net (fanout=8)        0.659   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt<7>
    SLICE_X16Y109.B         Tilo                  0.043   N337
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1
    SLICE_X37Y92.B6         net (fanout=9)        0.908   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o
    SLICE_X37Y92.B          Tilo                  0.043   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_1_6
                                                          _LC_2_0
    SLICE_X41Y92.A6         net (fanout=1)        0.302   _LC_2_0
    SLICE_X41Y92.A          Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<1>
    RAMB36_X2Y18.WEAL0      net (fanout=14)       0.336   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<1>
    RAMB36_X2Y18.CLKARDCLKL Trcck_WEA             0.404   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.057ns (0.852ns logic, 2.205ns route)
                                                          (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot_1 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.025ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (1.120 - 1.219)
  Source Clock:         clk_156m<0> rising at 0.000ns
  Destination Clock:    clk_156m<0> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot_1 to u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X15Y112.AMUX      Tshcko                0.287   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot<2>
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot_1
    SLICE_X37Y92.B4         net (fanout=34)       1.610   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot<1>
    SLICE_X37Y92.B          Tilo                  0.043   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_1_6
                                                          _LC_2_0
    SLICE_X41Y92.A6         net (fanout=1)        0.302   _LC_2_0
    SLICE_X41Y92.A          Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<1>
    RAMB36_X2Y18.WEAL0      net (fanout=14)       0.336   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<1>
    RAMB36_X2Y18.CLKARDCLKL Trcck_WEA             0.404   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.025ns (0.777ns logic, 2.248ns route)
                                                          (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y18.WEAL1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (1.120 - 1.219)
  Source Clock:         clk_156m<0> rising at 0.000ns
  Destination Clock:    clk_156m<0> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N to u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X14Y112.BQ        Tcko                  0.259   rx_src_rdy_n<0>
                                                          u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N
    SLICE_X13Y112.B2        net (fanout=20)       0.576   rx_src_rdy_n<0>
    SLICE_X13Y112.B         Tilo                  0.043   U_ila_pro_0/U0/iTRIG_IN<17>
                                                          u0_aurora_8b10b_gtx1_exdes/frame_chk_axi_to_ll_pdu_i/LL_OP_SOF_N1
    SLICE_X37Y92.B5         net (fanout=10)       1.059   rx_sof_n<0>
    SLICE_X37Y92.B          Tilo                  0.043   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_1_6
                                                          _LC_2_0
    SLICE_X41Y92.A6         net (fanout=1)        0.302   _LC_2_0
    SLICE_X41Y92.A          Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<1>
    RAMB36_X2Y18.WEAL1      net (fanout=14)       0.336   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<1>
    RAMB36_X2Y18.CLKARDCLKL Trcck_WEA             0.404   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.065ns (0.792ns logic, 2.273ns route)
                                                          (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_7 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.057ns (Levels of Logic = 3)
  Clock Path Skew:      -0.100ns (1.120 - 1.220)
  Source Clock:         clk_156m<0> rising at 0.000ns
  Destination Clock:    clk_156m<0> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_7 to u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X14Y110.BMUX      Tshcko                0.319   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt<6>
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_7
    SLICE_X16Y109.B1        net (fanout=8)        0.659   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt<7>
    SLICE_X16Y109.B         Tilo                  0.043   N337
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1
    SLICE_X37Y92.B6         net (fanout=9)        0.908   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o
    SLICE_X37Y92.B          Tilo                  0.043   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_1_6
                                                          _LC_2_0
    SLICE_X41Y92.A6         net (fanout=1)        0.302   _LC_2_0
    SLICE_X41Y92.A          Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<1>
    RAMB36_X2Y18.WEAL1      net (fanout=14)       0.336   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<1>
    RAMB36_X2Y18.CLKARDCLKL Trcck_WEA             0.404   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.057ns (0.852ns logic, 2.205ns route)
                                                          (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot_1 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.025ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (1.120 - 1.219)
  Source Clock:         clk_156m<0> rising at 0.000ns
  Destination Clock:    clk_156m<0> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot_1 to u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X15Y112.AMUX      Tshcko                0.287   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot<2>
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot_1
    SLICE_X37Y92.B4         net (fanout=34)       1.610   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot<1>
    SLICE_X37Y92.B          Tilo                  0.043   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_1_6
                                                          _LC_2_0
    SLICE_X41Y92.A6         net (fanout=1)        0.302   _LC_2_0
    SLICE_X41Y92.A          Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<1>
    RAMB36_X2Y18.WEAL1      net (fanout=14)       0.336   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<1>
    RAMB36_X2Y18.CLKARDCLKL Trcck_WEA             0.404   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.025ns (0.777ns logic, 2.248ns route)
                                                          (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y18.WEAL2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (1.120 - 1.219)
  Source Clock:         clk_156m<0> rising at 0.000ns
  Destination Clock:    clk_156m<0> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N to u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X14Y112.BQ        Tcko                  0.259   rx_src_rdy_n<0>
                                                          u0_aurora_8b10b_gtx1_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N
    SLICE_X13Y112.B2        net (fanout=20)       0.576   rx_src_rdy_n<0>
    SLICE_X13Y112.B         Tilo                  0.043   U_ila_pro_0/U0/iTRIG_IN<17>
                                                          u0_aurora_8b10b_gtx1_exdes/frame_chk_axi_to_ll_pdu_i/LL_OP_SOF_N1
    SLICE_X37Y92.B5         net (fanout=10)       1.059   rx_sof_n<0>
    SLICE_X37Y92.B          Tilo                  0.043   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_1_6
                                                          _LC_2_0
    SLICE_X41Y92.A6         net (fanout=1)        0.302   _LC_2_0
    SLICE_X41Y92.A          Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<1>
    RAMB36_X2Y18.WEAL2      net (fanout=14)       0.336   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<1>
    RAMB36_X2Y18.CLKARDCLKL Trcck_WEA             0.404   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.065ns (0.792ns logic, 2.273ns route)
                                                          (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_7 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.057ns (Levels of Logic = 3)
  Clock Path Skew:      -0.100ns (1.120 - 1.220)
  Source Clock:         clk_156m<0> rising at 0.000ns
  Destination Clock:    clk_156m<0> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_7 to u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X14Y110.BMUX      Tshcko                0.319   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt<6>
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt_7
    SLICE_X16Y109.B1        net (fanout=8)        0.659   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/word_cnt<7>
    SLICE_X16Y109.B         Tilo                  0.043   N337
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1
    SLICE_X37Y92.B6         net (fanout=9)        0.908   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o
    SLICE_X37Y92.B          Tilo                  0.043   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_1_6
                                                          _LC_2_0
    SLICE_X41Y92.A6         net (fanout=1)        0.302   _LC_2_0
    SLICE_X41Y92.A          Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<1>
    RAMB36_X2Y18.WEAL2      net (fanout=14)       0.336   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<1>
    RAMB36_X2Y18.CLKARDCLKL Trcck_WEA             0.404   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.057ns (0.852ns logic, 2.205ns route)
                                                          (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot_1 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.025ns (Levels of Logic = 2)
  Clock Path Skew:      -0.099ns (1.120 - 1.219)
  Source Clock:         clk_156m<0> rising at 0.000ns
  Destination Clock:    clk_156m<0> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot_1 to u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X15Y112.AMUX      Tshcko                0.287   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot<2>
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot_1
    SLICE_X37Y92.B4         net (fanout=34)       1.610   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/dst_slot<1>
    SLICE_X37Y92.B          Tilo                  0.043   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_waddr_1_6
                                                          _LC_2_0
    SLICE_X41Y92.A6         net (fanout=1)        0.302   _LC_2_0
    SLICE_X41Y92.A          Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<1>
    RAMB36_X2Y18.WEAL2      net (fanout=14)       0.336   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/ram_wren<1>
    RAMB36_X2Y18.CLKARDCLKL Trcck_WEA             0.404   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.025ns (0.777ns logic, 2.248ns route)
                                                          (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_OUT_CLK_GTX1 = PERIOD TIMEGRP "TX_OUT_CLK_GTX1" 312.5 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X1Y19.DIBDI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.075ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.632 - 0.557)
  Source Clock:         clk_156m<0> rising at 3.200ns
  Destination Clock:    clk_156m<0> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X16Y98.AMUX       Tshcko                0.253   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<21>
                                                          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF
    RAMB36_X1Y19.DIBDI3     net (fanout=1)        0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<20>
    RAMB36_X1Y19.CLKBWRCLKU Trckd_DIB   (-Th)     0.527   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.075ns (-0.274ns logic, 0.349ns route)
                                                          (-365.3% logic, 465.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X16Y98.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[19].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.219ns (Levels of Logic = 0)
  Clock Path Skew:      0.218ns (0.753 - 0.535)
  Source Clock:         clk_156m<0> rising at 3.200ns
  Destination Clock:    clk_156m<0> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_TQ0.G_TW[19].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y100.CQ     Tcko                  0.118   U_ila_pro_0/U0/iTRIG_IN<20>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[19].U_TQ
    SLICE_X16Y98.BI      net (fanout=2)        0.200   U_ila_pro_0/U0/iTRIG_IN<19>
    SLICE_X16Y98.CLK     Tdh         (-Th)     0.099   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<21>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.219ns (0.019ns logic, 0.200ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X1Y19.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.632 - 0.557)
  Source Clock:         clk_156m<0> rising at 3.200ns
  Destination Clock:    clk_156m<0> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X16Y98.CMUX       Tshcko                0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<21>
                                                          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF
    RAMB36_X1Y19.DIBDI1     net (fanout=1)        0.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<18>
    RAMB36_X1Y19.CLKBWRCLKU Trckd_DIB   (-Th)     0.527   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.077ns (-0.273ns logic, 0.350ns route)
                                                          (-354.5% logic, 454.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_OUT_CLK_GTX1 = PERIOD TIMEGRP "TX_OUT_CLK_GTX1" 312.5 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK
  Logical resource: u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK
  Clock network: clk_156m<0>
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2
  Logical resource: u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK2
  Clock network: clk_156m<0>
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK
  Logical resource: u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK
  Clock network: clk_156m<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_OUT_CLK_GTX2 = PERIOD TIMEGRP "TX_OUT_CLK_GTX2" 312.5 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9238 paths analyzed, 3625 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.186ns.
--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y17.DIBDI2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_3 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.246ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (1.289 - 1.194)
  Source Clock:         clk_156m<1> rising at 0.000ns
  Destination Clock:    clk_156m<1> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_3 to u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X37Y130.CMUX     Tshcko                0.285   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len<5>
                                                         u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_3
    RAMB18_X2Y17.DIBDI2    net (fanout=8)        2.418   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len<3>
    RAMB18_X2Y17.CLKBWRCLK Trdck_DIB             0.543   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        3.246ns (0.828ns logic, 2.418ns route)
                                                         (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y17.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_1 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.229ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (1.289 - 1.194)
  Source Clock:         clk_156m<1> rising at 0.000ns
  Destination Clock:    clk_156m<1> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_1 to u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X37Y130.BMUX     Tshcko                0.284   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len<5>
                                                         u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_1
    RAMB18_X2Y17.DIBDI0    net (fanout=8)        2.402   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len<1>
    RAMB18_X2Y17.CLKBWRCLK Trdck_DIB             0.543   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        3.229ns (0.827ns logic, 2.402ns route)
                                                         (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1 (SLICE_X37Y120.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_aurora_8b10b_gtx2_exdes/reset_logic_i/gt_txresetdone_r3 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1 (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.808ns (Levels of Logic = 1)
  Clock Path Skew:      -0.297ns (0.950 - 1.247)
  Source Clock:         clk_156m<1> rising at 0.000ns
  Destination Clock:    clk_156m<1> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx2_exdes/reset_logic_i/gt_txresetdone_r3 to u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y172.CMUX   Tshcko                0.285   u0_aurora_8b10b_gtx8_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/PWR_20_o_count_for_reset_r[19]_AND_110_o_norst32
                                                       u0_aurora_8b10b_gtx2_exdes/reset_logic_i/gt_txresetdone_r3
    SLICE_X23Y154.A5     net (fanout=2)        0.752   u0_aurora_8b10b_gtx2_exdes/reset_logic_i/gt_txresetdone_r3
    SLICE_X23Y154.A      Tilo                  0.043   u0_pkt_tm/rst<1>
                                                       u0_pkt_tm/rst<1>1
    SLICE_X37Y120.SR     net (fanout=109)      1.516   u0_pkt_tm/rst<1>
    SLICE_X37Y120.CLK    Trck                  0.212   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_7
                                                       u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1
    -------------------------------------------------  ---------------------------
    Total                                      2.808ns (0.540ns logic, 2.268ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_aurora_8b10b_gtx2_exdes/reset_logic_i/link_reset_r2 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1 (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.786ns (Levels of Logic = 1)
  Clock Path Skew:      -0.298ns (0.950 - 1.248)
  Source Clock:         clk_156m<1> rising at 0.000ns
  Destination Clock:    clk_156m<1> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx2_exdes/reset_logic_i/link_reset_r2 to u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y153.AQ     Tcko                  0.259   u0_aurora_8b10b_gtx2_exdes/reset_logic_i/link_reset_r2
                                                       u0_aurora_8b10b_gtx2_exdes/reset_logic_i/link_reset_r2
    SLICE_X23Y154.A4     net (fanout=2)        0.756   u0_aurora_8b10b_gtx2_exdes/reset_logic_i/link_reset_r2
    SLICE_X23Y154.A      Tilo                  0.043   u0_pkt_tm/rst<1>
                                                       u0_pkt_tm/rst<1>1
    SLICE_X37Y120.SR     net (fanout=109)      1.516   u0_pkt_tm/rst<1>
    SLICE_X37Y120.CLK    Trck                  0.212   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_7
                                                       u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1
    -------------------------------------------------  ---------------------------
    Total                                      2.786ns (0.514ns logic, 2.272ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_aurora_8b10b_gtx2_exdes/reset_logic_i/reset_debounce_r4 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1 (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.538ns (Levels of Logic = 1)
  Clock Path Skew:      -0.308ns (0.950 - 1.258)
  Source Clock:         clk_156m<1> rising at 0.000ns
  Destination Clock:    clk_156m<1> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx2_exdes/reset_logic_i/reset_debounce_r4 to u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y158.CQ     Tcko                  0.223   u0_aurora_8b10b_gtx2_exdes/reset_logic_i/reset_debounce_r4
                                                       u0_aurora_8b10b_gtx2_exdes/reset_logic_i/reset_debounce_r4
    SLICE_X23Y154.A3     net (fanout=2)        0.544   u0_aurora_8b10b_gtx2_exdes/reset_logic_i/reset_debounce_r4
    SLICE_X23Y154.A      Tilo                  0.043   u0_pkt_tm/rst<1>
                                                       u0_pkt_tm/rst<1>1
    SLICE_X37Y120.SR     net (fanout=109)      1.516   u0_pkt_tm/rst<1>
    SLICE_X37Y120.CLK    Trck                  0.212   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_7
                                                       u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/fifo_wren_1
    -------------------------------------------------  ---------------------------
    Total                                      2.538ns (0.478ns logic, 2.060ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_OUT_CLK_GTX2 = PERIOD TIMEGRP "TX_OUT_CLK_GTX2" 312.5 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y54.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_2 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.085ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (0.614 - 0.530)
  Source Clock:         clk_156m<1> rising at 3.200ns
  Destination Clock:    clk_156m<1> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_2 to u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y130.BQ     Tcko                  0.178   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len<5>
                                                       u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_2
    RAMB18_X2Y54.DIBDI1  net (fanout=8)        0.434   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len<2>
    RAMB18_X2Y54.WRCLK   Trckd_DIB   (-Th)     0.527   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.085ns (-0.349ns logic, 0.434ns route)
                                                       (-410.6% logic, 510.6% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[6].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y52.DIADI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/start_addr_6 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[6].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (0.621 - 0.542)
  Source Clock:         clk_156m<1> rising at 3.200ns
  Destination Clock:    clk_156m<1> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/start_addr_6 to u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[6].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y122.DQ     Tcko                  0.206   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/start_addr<6>
                                                       u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/start_addr_6
    RAMB18_X1Y52.DIADI8  net (fanout=8)        0.412   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/start_addr<6>
    RAMB18_X1Y52.WRCLK   Trckd_DIA   (-Th)     0.527   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[6].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[6].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (-0.321ns logic, 0.412ns route)
                                                       (-352.7% logic, 452.7% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y52.DIBDI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_3 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.092ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.608 - 0.530)
  Source Clock:         clk_156m<1> rising at 3.200ns
  Destination Clock:    clk_156m<1> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_3 to u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y130.CMUX   Tshcko                0.227   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len<5>
                                                       u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len_3
    RAMB18_X2Y52.DIBDI2  net (fanout=8)        0.392   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/pkt_len<3>
    RAMB18_X2Y52.WRCLK   Trckd_DIB   (-Th)     0.527   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.092ns (-0.300ns logic, 0.392ns route)
                                                       (-326.1% logic, 426.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_OUT_CLK_GTX2 = PERIOD TIMEGRP "TX_OUT_CLK_GTX2" 312.5 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK
  Logical resource: u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y5.RXUSRCLK
  Clock network: clk_156m<1>
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2
  Logical resource: u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y5.RXUSRCLK2
  Clock network: clk_156m<1>
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK
  Logical resource: u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y5.TXUSRCLK
  Clock network: clk_156m<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_OUT_CLK_GTX3 = PERIOD TIMEGRP "TX_OUT_CLK_GTX3" 312.5 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9238 paths analyzed, 3625 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.193ns.
--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y34.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr_3 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.061ns (Levels of Logic = 0)
  Clock Path Skew:      -0.097ns (1.118 - 1.215)
  Source Clock:         clk_156m<2> rising at 0.000ns
  Destination Clock:    clk_156m<2> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr_3 to u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y115.AQ     Tcko                  0.259   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr<6>
                                                       u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr_3
    RAMB18_X3Y34.DIADI3  net (fanout=8)        2.259   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr<3>
    RAMB18_X3Y34.WRCLK   Trdck_DIA             0.543   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.061ns (0.802ns logic, 2.259ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y18.DIBDI9), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/pkt_len_8 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.237ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (1.291 - 1.205)
  Source Clock:         clk_156m<2> rising at 0.000ns
  Destination Clock:    clk_156m<2> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/pkt_len_8 to u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y123.DMUX   Tshcko                0.321   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/pkt_len<9>
                                                       u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/pkt_len_8
    RAMB18_X2Y18.DIBDI9  net (fanout=8)        2.373   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/pkt_len<8>
    RAMB18_X2Y18.WRCLK   Trdck_DIB             0.543   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (0.864ns logic, 2.373ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y24.WEBWE0), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/fifo_wren_4 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.058ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (1.118 - 1.201)
  Source Clock:         clk_156m<2> rising at 0.000ns
  Destination Clock:    clk_156m<2> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/fifo_wren_4 to u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y113.CMUX   Tshcko                0.285   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/fifo_wren_7
                                                       u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/fifo_wren_4
    SLICE_X50Y72.D5      net (fanout=2)        1.570   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/fifo_wren_4
    SLICE_X50Y72.D       Tilo                  0.043   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<5>
                                                       u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB18_X3Y24.WEBWE0  net (fanout=14)       0.756   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB18_X3Y24.WRCLK   Trcck_WEB             0.404   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.058ns (0.732ns logic, 2.326ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      1.966ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (0.572 - 0.634)
  Source Clock:         clk_156m<2> rising at 0.000ns
  Destination Clock:    clk_156m<2> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y81.AQ      Tcko                  0.223   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X50Y72.D6      net (fanout=2)        0.540   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X50Y72.D       Tilo                  0.043   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<5>
                                                       u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB18_X3Y24.WEBWE0  net (fanout=14)       0.756   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB18_X3Y24.WRCLK   Trcck_WEB             0.404   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.966ns (0.670ns logic, 1.296ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_OUT_CLK_GTX3 = PERIOD TIMEGRP "TX_OUT_CLK_GTX3" 312.5 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y39.ADDRBWRADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.253ns (Levels of Logic = 0)
  Clock Path Skew:      0.250ns (0.775 - 0.525)
  Source Clock:         clk_156m<2> rising at 3.200ns
  Destination Clock:    clk_156m<2> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 to u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X53Y103.AQ          Tcko                  0.100   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                            u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1
    RAMB18_X3Y39.ADDRBWRADDR6 net (fanout=2)        0.336   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<1>
    RAMB18_X3Y39.CLKBWRCLK    Trckc_ADDRB (-Th)     0.183   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                            u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.253ns (-0.083ns logic, 0.336ns route)
                                                            (-32.8% logic, 132.8% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (SLICE_X51Y99.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.228ns (Levels of Logic = 0)
  Clock Path Skew:      0.221ns (0.746 - 0.525)
  Source Clock:         clk_156m<2> rising at 3.200ns
  Destination Clock:    clk_156m<2> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4 to u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y101.AQ     Tcko                  0.118   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<5>
                                                       u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4
    SLICE_X51Y99.DX      net (fanout=2)        0.153   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>
    SLICE_X51Y99.CLK     Tckdi       (-Th)     0.043   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    -------------------------------------------------  ---------------------------
    Total                                      0.228ns (0.075ns logic, 0.153ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y50.DIADI12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr_10 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.075ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (0.614 - 0.549)
  Source Clock:         clk_156m<2> rising at 3.200ns
  Destination Clock:    clk_156m<2> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr_10 to u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y117.BQ     Tcko                  0.178   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr<10>
                                                       u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr_10
    RAMB18_X1Y50.DIADI12 net (fanout=8)        0.424   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/start_addr<10>
    RAMB18_X1Y50.WRCLK   Trckd_DIA   (-Th)     0.527   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.075ns (-0.349ns logic, 0.424ns route)
                                                       (-465.3% logic, 565.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_OUT_CLK_GTX3 = PERIOD TIMEGRP "TX_OUT_CLK_GTX3" 312.5 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK
  Logical resource: u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK
  Clock network: clk_156m<2>
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2
  Logical resource: u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK2
  Clock network: clk_156m<2>
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK
  Logical resource: u0_aurora_8b10b_gtx3_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK
  Clock network: clk_156m<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_OUT_CLK_GTX4 = PERIOD TIMEGRP "TX_OUT_CLK_GTX4" 312.5 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9238 paths analyzed, 3625 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.183ns.
--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y18.DIADI9), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr_7 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.217ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.185 - 1.116)
  Source Clock:         clk_156m<3> rising at 0.000ns
  Destination Clock:    clk_156m<3> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr_7 to u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.CMUX    Tshcko                0.285   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr<6>
                                                       u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr_7
    RAMB18_X3Y18.DIADI9  net (fanout=8)        2.389   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr<7>
    RAMB18_X3Y18.WRCLK   Trdck_DIA             0.543   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (0.828ns logic, 2.389ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y12.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr_0 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.192ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (1.175 - 1.116)
  Source Clock:         clk_156m<3> rising at 0.000ns
  Destination Clock:    clk_156m<3> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr_0 to u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y95.CQ      Tcko                  0.223   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr<0>
                                                       u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr_0
    RAMB18_X2Y12.DIADI0  net (fanout=8)        2.426   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/start_addr<0>
    RAMB18_X2Y12.WRCLK   Trdck_DIA             0.543   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.192ns (0.766ns logic, 2.426ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y12.DIBDI4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len_5 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.199ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (1.293 - 1.223)
  Source Clock:         clk_156m<3> rising at 0.000ns
  Destination Clock:    clk_156m<3> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len_5 to u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y100.DQ     Tcko                  0.223   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len<5>
                                                       u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len_5
    RAMB18_X1Y12.DIBDI4  net (fanout=8)        2.433   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len<5>
    RAMB18_X1Y12.WRCLK   Trdck_DIB             0.543   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.199ns (0.766ns logic, 2.433ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_OUT_CLK_GTX4 = PERIOD TIMEGRP "TX_OUT_CLK_GTX4" 312.5 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (SLICE_X2Y42.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.786 - 0.522)
  Source Clock:         clk_156m<3> rising at 3.200ns
  Destination Clock:    clk_156m<3> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y50.CMUX     Tshcko                0.127   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X2Y42.B5       net (fanout=3)        0.215   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X2Y42.CLK      Tah         (-Th)     0.059   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[2]_WR_PNTR[3]_XOR_3_o_xo<0>1
                                                       u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (0.068ns logic, 0.215ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (SLICE_X2Y42.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.786 - 0.522)
  Source Clock:         clk_156m<3> rising at 3.200ns
  Destination Clock:    clk_156m<3> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 to u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y50.DMUX     Tshcko                0.127   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    SLICE_X2Y42.C5       net (fanout=2)        0.254   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
    SLICE_X2Y42.CLK      Tah         (-Th)     0.067   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[3]_WR_PNTR[4]_XOR_2_o_xo<0>1
                                                       u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.060ns logic, 0.254ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y25.DIBDI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len_4 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      0.243ns (0.778 - 0.535)
  Source Clock:         clk_156m<3> rising at 3.200ns
  Destination Clock:    clk_156m<3> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len_4 to u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X19Y100.CQ       Tcko                  0.100   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len<5>
                                                         u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len_4
    RAMB18_X1Y25.DIBDI3    net (fanout=8)        0.495   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/pkt_len<4>
    RAMB18_X1Y25.CLKBWRCLK Trckd_DIB   (-Th)     0.296   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.299ns (-0.196ns logic, 0.495ns route)
                                                         (-65.6% logic, 165.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_OUT_CLK_GTX4 = PERIOD TIMEGRP "TX_OUT_CLK_GTX4" 312.5 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK
  Logical resource: u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y6.RXUSRCLK
  Clock network: clk_156m<3>
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2
  Logical resource: u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y6.RXUSRCLK2
  Clock network: clk_156m<3>
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK
  Logical resource: u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y6.TXUSRCLK
  Clock network: clk_156m<3>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_OUT_CLK_GTX5 = PERIOD TIMEGRP "TX_OUT_CLK_GTX5" 312.5 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9362 paths analyzed, 3692 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.198ns.
--------------------------------------------------------------------------------

Paths for end point u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/mem_6 (SLICE_X51Y176.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/reset_lanes_flop_i (FF)
  Destination:          u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/mem_6 (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.114ns (Levels of Logic = 0)
  Clock Path Skew:      -0.049ns (1.185 - 1.234)
  Source Clock:         clk_156m<4> rising at 0.000ns
  Destination Clock:    clk_156m<4> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/reset_lanes_flop_i to u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/mem_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y98.CQ      Tcko                  0.223   u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r
                                                       u0_aurora_8b10b_gtx5_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/reset_lanes_flop_i
    SLICE_X51Y176.SR     net (fanout=22)       2.679   u0_aurora_8b10b_gtx5_exdes/aurora_module_i/reset_lanes_i
    SLICE_X51Y176.CLK    Trck                  0.212   u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/mem_6
                                                       u0_aurora_8b10b_gtx5_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/mem_6
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (0.435ns logic, 2.679ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y12.DIADI10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr_8 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.205ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.176 - 1.107)
  Source Clock:         clk_156m<4> rising at 0.000ns
  Destination Clock:    clk_156m<4> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr_8 to u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y66.CQ      Tcko                  0.223   u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr<6>
                                                       u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr_8
    RAMB18_X3Y12.DIADI10 net (fanout=8)        2.439   u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr<8>
    RAMB18_X3Y12.WRCLK   Trdck_DIA             0.543   u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (0.766ns logic, 2.439ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X30Y37.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_aurora_8b10b_gtx5_exdes/reset_logic_i/gt_rxresetdone_r3 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.171ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (1.156 - 1.114)
  Source Clock:         clk_156m<4> rising at 0.000ns
  Destination Clock:    clk_156m<4> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx5_exdes/reset_logic_i/gt_rxresetdone_r3 to u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y97.AQ      Tcko                  0.259   u0_aurora_8b10b_gtx5_exdes/reset_logic_i/gt_rxresetdone_r3
                                                       u0_aurora_8b10b_gtx5_exdes/reset_logic_i/gt_rxresetdone_r3
    SLICE_X20Y80.D5      net (fanout=3)        0.778   u0_aurora_8b10b_gtx5_exdes/reset_logic_i/gt_rxresetdone_r3
    SLICE_X20Y80.D       Tilo                  0.043   u0_aurora_8b10b_gtx5_exdes/reset_logic_i/gt_txresetdone_r3
                                                       u0_pkt_tm/rst<4>1
    SLICE_X30Y37.SR      net (fanout=104)      1.913   u0_pkt_tm/rst<4>
    SLICE_X30Y37.CLK     Trck                  0.178   u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      3.171ns (0.480ns logic, 2.691ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_aurora_8b10b_gtx5_exdes/reset_logic_i/link_reset_r2 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Requirement:          3.200ns
  Data Path Delay:      3.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (1.156 - 1.114)
  Source Clock:         clk_156m<4> rising at 0.000ns
  Destination Clock:    clk_156m<4> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx5_exdes/reset_logic_i/link_reset_r2 to u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y98.DQ      Tcko                  0.259   u0_aurora_8b10b_gtx5_exdes/reset_logic_i/link_reset_r2
                                                       u0_aurora_8b10b_gtx5_exdes/reset_logic_i/link_reset_r2
    SLICE_X20Y80.D6      net (fanout=3)        0.748   u0_aurora_8b10b_gtx5_exdes/reset_logic_i/link_reset_r2
    SLICE_X20Y80.D       Tilo                  0.043   u0_aurora_8b10b_gtx5_exdes/reset_logic_i/gt_txresetdone_r3
                                                       u0_pkt_tm/rst<4>1
    SLICE_X30Y37.SR      net (fanout=104)      1.913   u0_pkt_tm/rst<4>
    SLICE_X30Y37.CLK     Trck                  0.178   u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (0.480ns logic, 2.661ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_aurora_8b10b_gtx5_exdes/CHANNEL_UP (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.997ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (1.156 - 1.100)
  Source Clock:         clk_156m<4> rising at 0.000ns
  Destination Clock:    clk_156m<4> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx5_exdes/CHANNEL_UP to u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y78.DMUX    Tshcko                0.286   u0_pkt_tm/INST_RX_TM[2].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<0>13
                                                       u0_aurora_8b10b_gtx5_exdes/CHANNEL_UP
    SLICE_X20Y80.D1      net (fanout=1)        0.577   u0_aurora_8b10b_gtx5_exdes/CHANNEL_UP
    SLICE_X20Y80.D       Tilo                  0.043   u0_aurora_8b10b_gtx5_exdes/reset_logic_i/gt_txresetdone_r3
                                                       u0_pkt_tm/rst<4>1
    SLICE_X30Y37.SR      net (fanout=104)      1.913   u0_pkt_tm/rst<4>
    SLICE_X30Y37.CLK     Trck                  0.178   u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      2.997ns (0.507ns logic, 2.490ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_OUT_CLK_GTX5 = PERIOD TIMEGRP "TX_OUT_CLK_GTX5" 312.5 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y23.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr_2 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (0.631 - 0.551)
  Source Clock:         clk_156m<4> rising at 3.200ns
  Destination Clock:    clk_156m<4> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr_2 to u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X14Y66.BQ        Tcko                  0.206   u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr<0>
                                                         u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr_2
    RAMB18_X1Y23.DIADI2    net (fanout=8)        0.401   u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr<2>
    RAMB18_X1Y23.CLKBWRCLK Trckd_DIA   (-Th)     0.527   u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.080ns (-0.321ns logic, 0.401ns route)
                                                         (-401.3% logic, 501.3% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y18.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_aurora_8b10b_gtx5_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_12 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.260ns (0.780 - 0.520)
  Source Clock:         clk_156m<4> rising at 3.200ns
  Destination Clock:    clk_156m<4> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_aurora_8b10b_gtx5_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_12 to u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y108.AQ        Tcko                  0.100   rx_data<4><15>
                                                          u0_aurora_8b10b_gtx5_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_12
    RAMB36_X1Y18.DIADI3     net (fanout=1)        0.466   rx_data<4><12>
    RAMB36_X1Y18.CLKARDCLKU Trckd_DIA   (-Th)     0.296   u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.270ns (-0.196ns logic, 0.466ns route)
                                                          (-72.6% logic, 172.6% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y23.DIADI9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr_7 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.093ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (0.631 - 0.551)
  Source Clock:         clk_156m<4> rising at 3.200ns
  Destination Clock:    clk_156m<4> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr_7 to u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X15Y66.CMUX      Tshcko                0.227   u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr<6>
                                                         u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr_7
    RAMB18_X1Y23.DIADI9    net (fanout=8)        0.393   u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/start_addr<7>
    RAMB18_X1Y23.CLKBWRCLK Trckd_DIA   (-Th)     0.527   u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         u0_pkt_tm/INST_RX_TM[4].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.093ns (-0.300ns logic, 0.393ns route)
                                                         (-322.6% logic, 422.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_OUT_CLK_GTX5 = PERIOD TIMEGRP "TX_OUT_CLK_GTX5" 312.5 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK
  Logical resource: u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y2.RXUSRCLK
  Clock network: clk_156m<4>
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2
  Logical resource: u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y2.RXUSRCLK2
  Clock network: clk_156m<4>
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK
  Logical resource: u0_aurora_8b10b_gtx5_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y2.TXUSRCLK
  Clock network: clk_156m<4>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_OUT_CLK_GTX6 = PERIOD TIMEGRP "TX_OUT_CLK_GTX6" 312.5 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9519 paths analyzed, 3705 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.146ns.
--------------------------------------------------------------------------------

Paths for end point u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i (SLICE_X47Y104.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3 (FF)
  Destination:          u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.950ns (Levels of Logic = 1)
  Clock Path Skew:      -0.161ns (1.069 - 1.230)
  Source Clock:         clk_156m<5> rising at 0.000ns
  Destination Clock:    clk_156m<5> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3 to u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.CMUX    Tshcko                0.317   u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<9>2
                                                       u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3
    SLICE_X22Y87.B5      net (fanout=2)        1.148   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3
    SLICE_X22Y87.B       Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r
                                                       u0_aurora_8b10b_gtx6_exdes/reset_logic_i/SYSTEM_RESET1
    SLICE_X47Y104.SR     net (fanout=6)        1.138   rst_156m<5>
    SLICE_X47Y104.CLK    Tsrck                 0.304   u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_r
                                                       u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (0.664ns logic, 2.286ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4 (FF)
  Destination:          u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.568ns (Levels of Logic = 1)
  Clock Path Skew:      -0.146ns (1.069 - 1.215)
  Source Clock:         clk_156m<5> rising at 0.000ns
  Destination Clock:    clk_156m<5> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4 to u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y75.CQ      Tcko                  0.259   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4
                                                       u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4
    SLICE_X22Y87.B1      net (fanout=2)        0.824   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4
    SLICE_X22Y87.B       Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r
                                                       u0_aurora_8b10b_gtx6_exdes/reset_logic_i/SYSTEM_RESET1
    SLICE_X47Y104.SR     net (fanout=6)        1.138   rst_156m<5>
    SLICE_X47Y104.CLK    Tsrck                 0.304   u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_r
                                                       u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i
    -------------------------------------------------  ---------------------------
    Total                                      2.568ns (0.606ns logic, 1.962ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2 (FF)
  Destination:          u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.510ns (Levels of Logic = 1)
  Clock Path Skew:      -0.150ns (1.069 - 1.219)
  Source Clock:         clk_156m<5> rising at 0.000ns
  Destination Clock:    clk_156m<5> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2 to u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y78.AQ      Tcko                  0.259   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2
                                                       u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2
    SLICE_X22Y87.B2      net (fanout=2)        0.766   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2
    SLICE_X22Y87.B       Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r
                                                       u0_aurora_8b10b_gtx6_exdes/reset_logic_i/SYSTEM_RESET1
    SLICE_X47Y104.SR     net (fanout=6)        1.138   rst_156m<5>
    SLICE_X47Y104.CLK    Tsrck                 0.304   u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_r
                                                       u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/lfsr_taps_i
    -------------------------------------------------  ---------------------------
    Total                                      2.510ns (0.606ns logic, 1.904ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2 (SLICE_X46Y104.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3 (FF)
  Destination:          u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2 (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.927ns (Levels of Logic = 1)
  Clock Path Skew:      -0.161ns (1.069 - 1.230)
  Source Clock:         clk_156m<5> rising at 0.000ns
  Destination Clock:    clk_156m<5> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3 to u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.CMUX    Tshcko                0.317   u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<9>2
                                                       u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3
    SLICE_X22Y87.B5      net (fanout=2)        1.148   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3
    SLICE_X22Y87.B       Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r
                                                       u0_aurora_8b10b_gtx6_exdes/reset_logic_i/SYSTEM_RESET1
    SLICE_X46Y104.SR     net (fanout=6)        1.138   rst_156m<5>
    SLICE_X46Y104.CLK    Tsrck                 0.281   u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r<3>
                                                       u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.927ns (0.641ns logic, 2.286ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4 (FF)
  Destination:          u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2 (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.545ns (Levels of Logic = 1)
  Clock Path Skew:      -0.146ns (1.069 - 1.215)
  Source Clock:         clk_156m<5> rising at 0.000ns
  Destination Clock:    clk_156m<5> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4 to u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y75.CQ      Tcko                  0.259   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4
                                                       u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4
    SLICE_X22Y87.B1      net (fanout=2)        0.824   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4
    SLICE_X22Y87.B       Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r
                                                       u0_aurora_8b10b_gtx6_exdes/reset_logic_i/SYSTEM_RESET1
    SLICE_X46Y104.SR     net (fanout=6)        1.138   rst_156m<5>
    SLICE_X46Y104.CLK    Tsrck                 0.281   u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r<3>
                                                       u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.545ns (0.583ns logic, 1.962ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2 (FF)
  Destination:          u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2 (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.487ns (Levels of Logic = 1)
  Clock Path Skew:      -0.150ns (1.069 - 1.219)
  Source Clock:         clk_156m<5> rising at 0.000ns
  Destination Clock:    clk_156m<5> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2 to u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y78.AQ      Tcko                  0.259   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2
                                                       u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2
    SLICE_X22Y87.B2      net (fanout=2)        0.766   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2
    SLICE_X22Y87.B       Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r
                                                       u0_aurora_8b10b_gtx6_exdes/reset_logic_i/SYSTEM_RESET1
    SLICE_X46Y104.SR     net (fanout=6)        1.138   rst_156m<5>
    SLICE_X46Y104.CLK    Tsrck                 0.281   u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r<3>
                                                       u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.487ns (0.583ns logic, 1.904ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0 (SLICE_X46Y104.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3 (FF)
  Destination:          u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0 (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.927ns (Levels of Logic = 1)
  Clock Path Skew:      -0.161ns (1.069 - 1.230)
  Source Clock:         clk_156m<5> rising at 0.000ns
  Destination Clock:    clk_156m<5> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3 to u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y61.CMUX    Tshcko                0.317   u0_pkt_tm/INST_RX_TM[6].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<9>2
                                                       u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3
    SLICE_X22Y87.B5      net (fanout=2)        1.148   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/gt_rxresetdone_r3
    SLICE_X22Y87.B       Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r
                                                       u0_aurora_8b10b_gtx6_exdes/reset_logic_i/SYSTEM_RESET1
    SLICE_X46Y104.SR     net (fanout=6)        1.138   rst_156m<5>
    SLICE_X46Y104.CLK    Tsrck                 0.281   u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r<3>
                                                       u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.927ns (0.641ns logic, 2.286ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4 (FF)
  Destination:          u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0 (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.545ns (Levels of Logic = 1)
  Clock Path Skew:      -0.146ns (1.069 - 1.215)
  Source Clock:         clk_156m<5> rising at 0.000ns
  Destination Clock:    clk_156m<5> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4 to u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y75.CQ      Tcko                  0.259   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4
                                                       u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4
    SLICE_X22Y87.B1      net (fanout=2)        0.824   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/reset_debounce_r4
    SLICE_X22Y87.B       Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r
                                                       u0_aurora_8b10b_gtx6_exdes/reset_logic_i/SYSTEM_RESET1
    SLICE_X46Y104.SR     net (fanout=6)        1.138   rst_156m<5>
    SLICE_X46Y104.CLK    Tsrck                 0.281   u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r<3>
                                                       u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.545ns (0.583ns logic, 1.962ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2 (FF)
  Destination:          u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0 (FF)
  Requirement:          3.200ns
  Data Path Delay:      2.487ns (Levels of Logic = 1)
  Clock Path Skew:      -0.150ns (1.069 - 1.219)
  Source Clock:         clk_156m<5> rising at 0.000ns
  Destination Clock:    clk_156m<5> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2 to u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y78.AQ      Tcko                  0.259   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2
                                                       u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2
    SLICE_X22Y87.B2      net (fanout=2)        0.766   u0_aurora_8b10b_gtx6_exdes/reset_logic_i/link_reset_r2
    SLICE_X22Y87.B       Tilo                  0.043   u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r
                                                       u0_aurora_8b10b_gtx6_exdes/reset_logic_i/SYSTEM_RESET1
    SLICE_X46Y104.SR     net (fanout=6)        1.138   rst_156m<5>
    SLICE_X46Y104.CLK    Tsrck                 0.281   u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r<3>
                                                       u0_aurora_8b10b_gtx6_exdes/aurora_module_i/global_logic_i/idle_and_ver_gen_i/downcounter_r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.487ns (0.583ns logic, 1.904ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_OUT_CLK_GTX6 = PERIOD TIMEGRP "TX_OUT_CLK_GTX6" 312.5 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y17.DIBDI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/pkt_len_7 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.782 - 0.487)
  Source Clock:         clk_156m<5> rising at 3.200ns
  Destination Clock:    clk_156m<5> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/pkt_len_7 to u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X15Y62.BQ        Tcko                  0.100   u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/pkt_len<9>
                                                         u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/pkt_len_7
    RAMB18_X1Y17.DIBDI8    net (fanout=8)        0.491   u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/pkt_len<7>
    RAMB18_X1Y17.CLKBWRCLK Trckd_DIB   (-Th)     0.296   u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.295ns (-0.196ns logic, 0.491ns route)
                                                         (-66.4% logic, 166.4% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y17.DIADI9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/start_addr_7 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.300ns (Levels of Logic = 0)
  Clock Path Skew:      0.293ns (0.782 - 0.489)
  Source Clock:         clk_156m<5> rising at 3.200ns
  Destination Clock:    clk_156m<5> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/start_addr_7 to u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X12Y58.CMUX      Tshcko                0.143   u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/start_addr<6>
                                                         u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/start_addr_7
    RAMB18_X1Y17.DIADI9    net (fanout=8)        0.453   u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/start_addr<7>
    RAMB18_X1Y17.CLKBWRCLK Trckd_DIA   (-Th)     0.296   u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.300ns (-0.153ns logic, 0.453ns route)
                                                         (-51.0% logic, 151.0% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y17.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_aurora_8b10b_gtx6_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_12 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.241ns (Levels of Logic = 0)
  Clock Path Skew:      0.232ns (0.708 - 0.476)
  Source Clock:         clk_156m<5> rising at 3.200ns
  Destination Clock:    clk_156m<5> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_aurora_8b10b_gtx6_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_12 to u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y91.AMUX       Tshcko                0.129   rx_data<5><3>
                                                          u0_aurora_8b10b_gtx6_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_12
    RAMB36_X1Y17.DIADI3     net (fanout=1)        0.408   rx_data<5><12>
    RAMB36_X1Y17.CLKARDCLKU Trckd_DIA   (-Th)     0.296   u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[5].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.241ns (-0.167ns logic, 0.408ns route)
                                                          (-69.3% logic, 169.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_OUT_CLK_GTX6 = PERIOD TIMEGRP "TX_OUT_CLK_GTX6" 312.5 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK
  Logical resource: u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK
  Clock network: clk_156m<5>
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2
  Logical resource: u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK2
  Clock network: clk_156m<5>
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK
  Logical resource: u0_aurora_8b10b_gtx6_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.TXUSRCLK
  Clock network: clk_156m<5>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_OUT_CLK_GTX7 = PERIOD TIMEGRP "TX_OUT_CLK_GTX7" 312.5 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9238 paths analyzed, 3625 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.185ns.
--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y23.WEAL3), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.019ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (1.105 - 1.236)
  Source Clock:         clk_156m<6> rising at 0.000ns
  Destination Clock:    clk_156m<6> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2 to u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y95.BMUX        Tshcko                0.319   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt<4>
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2
    SLICE_X10Y96.B5         net (fanout=9)        0.381   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt<2>
    SLICE_X10Y96.B          Tilo                  0.043   N289
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1_SW0
    SLICE_X10Y96.A4         net (fanout=1)        0.244   N289
    SLICE_X10Y96.A          Tilo                  0.043   N289
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1
    SLICE_X7Y117.B2         net (fanout=9)        1.111   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o
    SLICE_X7Y117.B          Tilo                  0.043   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_waddr_0_4
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>3
    RAMB36_X0Y23.WEAL3      net (fanout=13)       0.431   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>
    RAMB36_X0Y23.CLKARDCLKL Trcck_WEA             0.404   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.019ns (0.852ns logic, 2.167ns route)
                                                          (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_8 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      2.992ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (1.105 - 1.236)
  Source Clock:         clk_156m<6> rising at 0.000ns
  Destination Clock:    clk_156m<6> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_8 to u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X9Y94.CQ          Tcko                  0.223   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt<8>
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_8
    SLICE_X10Y96.B4         net (fanout=5)        0.450   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt<8>
    SLICE_X10Y96.B          Tilo                  0.043   N289
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1_SW0
    SLICE_X10Y96.A4         net (fanout=1)        0.244   N289
    SLICE_X10Y96.A          Tilo                  0.043   N289
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1
    SLICE_X7Y117.B2         net (fanout=9)        1.111   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o
    SLICE_X7Y117.B          Tilo                  0.043   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_waddr_0_4
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>3
    RAMB36_X0Y23.WEAL3      net (fanout=13)       0.431   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>
    RAMB36_X0Y23.CLKARDCLKL Trcck_WEA             0.404   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         2.992ns (0.756ns logic, 2.236ns route)
                                                          (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_4 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      2.964ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (1.105 - 1.236)
  Source Clock:         clk_156m<6> rising at 0.000ns
  Destination Clock:    clk_156m<6> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_4 to u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y95.DQ          Tcko                  0.259   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt<4>
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_4
    SLICE_X10Y96.B3         net (fanout=6)        0.386   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt<4>
    SLICE_X10Y96.B          Tilo                  0.043   N289
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1_SW0
    SLICE_X10Y96.A4         net (fanout=1)        0.244   N289
    SLICE_X10Y96.A          Tilo                  0.043   N289
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1
    SLICE_X7Y117.B2         net (fanout=9)        1.111   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o
    SLICE_X7Y117.B          Tilo                  0.043   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_waddr_0_4
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>3
    RAMB36_X0Y23.WEAL3      net (fanout=13)       0.431   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>
    RAMB36_X0Y23.CLKARDCLKL Trcck_WEA             0.404   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         2.964ns (0.792ns logic, 2.172ns route)
                                                          (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y23.WEAU3), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.019ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (1.105 - 1.236)
  Source Clock:         clk_156m<6> rising at 0.000ns
  Destination Clock:    clk_156m<6> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2 to u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y95.BMUX        Tshcko                0.319   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt<4>
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_2
    SLICE_X10Y96.B5         net (fanout=9)        0.381   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt<2>
    SLICE_X10Y96.B          Tilo                  0.043   N289
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1_SW0
    SLICE_X10Y96.A4         net (fanout=1)        0.244   N289
    SLICE_X10Y96.A          Tilo                  0.043   N289
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1
    SLICE_X7Y117.B2         net (fanout=9)        1.111   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o
    SLICE_X7Y117.B          Tilo                  0.043   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_waddr_0_4
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>3
    RAMB36_X0Y23.WEAU3      net (fanout=13)       0.431   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>
    RAMB36_X0Y23.CLKARDCLKU Trcck_WEA             0.404   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.019ns (0.852ns logic, 2.167ns route)
                                                          (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_8 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      2.992ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (1.105 - 1.236)
  Source Clock:         clk_156m<6> rising at 0.000ns
  Destination Clock:    clk_156m<6> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_8 to u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X9Y94.CQ          Tcko                  0.223   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt<8>
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_8
    SLICE_X10Y96.B4         net (fanout=5)        0.450   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt<8>
    SLICE_X10Y96.B          Tilo                  0.043   N289
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1_SW0
    SLICE_X10Y96.A4         net (fanout=1)        0.244   N289
    SLICE_X10Y96.A          Tilo                  0.043   N289
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1
    SLICE_X7Y117.B2         net (fanout=9)        1.111   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o
    SLICE_X7Y117.B          Tilo                  0.043   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_waddr_0_4
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>3
    RAMB36_X0Y23.WEAU3      net (fanout=13)       0.431   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>
    RAMB36_X0Y23.CLKARDCLKU Trcck_WEA             0.404   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         2.992ns (0.756ns logic, 2.236ns route)
                                                          (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_4 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      2.964ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (1.105 - 1.236)
  Source Clock:         clk_156m<6> rising at 0.000ns
  Destination Clock:    clk_156m<6> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_4 to u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y95.DQ          Tcko                  0.259   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt<4>
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt_4
    SLICE_X10Y96.B3         net (fanout=6)        0.386   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/word_cnt<4>
    SLICE_X10Y96.B          Tilo                  0.043   N289
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1_SW0
    SLICE_X10Y96.A4         net (fanout=1)        0.244   N289
    SLICE_X10Y96.A          Tilo                  0.043   N289
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o1
    SLICE_X7Y117.B2         net (fanout=9)        1.111   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/GND_47_o_word_cnt[9]_LessThan_78_o
    SLICE_X7Y117.B          Tilo                  0.043   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_waddr_0_4
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>3
    RAMB36_X0Y23.WEAU3      net (fanout=13)       0.431   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/ram_wren<0>
    RAMB36_X0Y23.CLKARDCLKU Trcck_WEA             0.404   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         2.964ns (0.792ns logic, 2.172ns route)
                                                          (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y14.DIBDI10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/pkt_len_9 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.205ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (1.180 - 1.110)
  Source Clock:         clk_156m<6> rising at 0.000ns
  Destination Clock:    clk_156m<6> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/pkt_len_9 to u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y85.CQ      Tcko                  0.223   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/pkt_len<9>
                                                       u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/pkt_len_9
    RAMB18_X2Y14.DIBDI10 net (fanout=8)        2.439   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/pkt_len<9>
    RAMB18_X2Y14.WRCLK   Trdck_DIB             0.543   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[5].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (0.766ns logic, 2.439ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_OUT_CLK_GTX7 = PERIOD TIMEGRP "TX_OUT_CLK_GTX7" 312.5 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0_aurora_8b10b_gtx7_exdes/frame_chk_axi_to_ll_pdu_i/new_pkt_r (SLICE_X9Y99.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N (FF)
  Destination:          u0_aurora_8b10b_gtx7_exdes/frame_chk_axi_to_ll_pdu_i/new_pkt_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.222ns (Levels of Logic = 1)
  Clock Path Skew:      0.218ns (0.754 - 0.536)
  Source Clock:         clk_156m<6> rising at 3.200ns
  Destination Clock:    clk_156m<6> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N to u0_aurora_8b10b_gtx7_exdes/frame_chk_axi_to_ll_pdu_i/new_pkt_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.118   rx_src_rdy_n<6>
                                                       u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N
    SLICE_X9Y99.A5       net (fanout=17)       0.144   rx_src_rdy_n<6>
    SLICE_X9Y99.CLK      Tah         (-Th)     0.040   u0_aurora_8b10b_gtx7_exdes/frame_chk_axi_to_ll_pdu_i/new_pkt_r
                                                       u0_aurora_8b10b_gtx7_exdes/frame_chk_axi_to_ll_pdu_i/new_pkt_r_rstpot
                                                       u0_aurora_8b10b_gtx7_exdes/frame_chk_axi_to_ll_pdu_i/new_pkt_r
    -------------------------------------------------  ---------------------------
    Total                                      0.222ns (0.078ns logic, 0.144ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y23.DIADI11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_4 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.351 - 0.291)
  Source Clock:         clk_156m<6> rising at 3.200ns
  Destination Clock:    clk_156m<6> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_4 to u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X9Y131.AQ         Tcko                  0.100   rx_data<6><7>
                                                          u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_4
    RAMB36_X0Y23.DIADI11    net (fanout=1)        0.301   rx_data<6><4>
    RAMB36_X0Y23.CLKARDCLKU Trckd_DIA   (-Th)     0.296   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.105ns (-0.196ns logic, 0.301ns route)
                                                          (-186.7% logic, 286.7% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y23.DIADI9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_6 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.351 - 0.291)
  Source Clock:         clk_156m<6> rising at 3.200ns
  Destination Clock:    clk_156m<6> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_6 to u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X9Y131.CQ         Tcko                  0.100   rx_data<6><7>
                                                          u0_aurora_8b10b_gtx7_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_6
    RAMB36_X0Y23.DIADI9     net (fanout=1)        0.308   rx_data<6><6>
    RAMB36_X0Y23.CLKARDCLKU Trckd_DIA   (-Th)     0.296   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.112ns (-0.196ns logic, 0.308ns route)
                                                          (-175.0% logic, 275.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_OUT_CLK_GTX7 = PERIOD TIMEGRP "TX_OUT_CLK_GTX7" 312.5 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK
  Logical resource: u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK
  Clock network: clk_156m<6>
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2
  Logical resource: u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK2
  Clock network: clk_156m<6>
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK
  Logical resource: u0_aurora_8b10b_gtx7_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.TXUSRCLK
  Clock network: clk_156m<6>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_OUT_CLK_GTX8 = PERIOD TIMEGRP "TX_OUT_CLK_GTX8" 312.5 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9238 paths analyzed, 3625 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.168ns.
--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y17.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr_1 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.201ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (1.290 - 1.222)
  Source Clock:         clk_156m<7> rising at 0.000ns
  Destination Clock:    clk_156m<7> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr_1 to u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X18Y106.AQ       Tcko                  0.259   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr<0>
                                                         u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr_1
    RAMB18_X3Y17.DIADI1    net (fanout=8)        2.399   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr<1>
    RAMB18_X3Y17.CLKBWRCLK Trdck_DIA             0.543   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[4].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        3.201ns (0.802ns logic, 2.399ns route)
                                                         (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y15.DIADI13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/pkt_len_0 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.190ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.191 - 1.116)
  Source Clock:         clk_156m<7> rising at 0.000ns
  Destination Clock:    clk_156m<7> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/pkt_len_0 to u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X19Y97.AQ        Tcko                  0.223   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/pkt_len<5>
                                                         u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/pkt_len_0
    RAMB18_X1Y15.DIADI13   net (fanout=8)        2.424   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/pkt_len<0>
    RAMB18_X1Y15.CLKBWRCLK Trdck_DIA             0.543   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[3].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        3.190ns (0.766ns logic, 2.424ns route)
                                                         (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y10.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr_4 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.200ns
  Data Path Delay:      3.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.288 - 1.223)
  Source Clock:         clk_156m<7> rising at 0.000ns
  Destination Clock:    clk_156m<7> rising at 3.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr_4 to u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y105.BQ     Tcko                  0.259   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr<6>
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr_4
    RAMB18_X1Y10.DIADI4  net (fanout=8)        2.370   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr<4>
    RAMB18_X1Y10.WRCLK   Trdck_DIA             0.543   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[2].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.172ns (0.802ns logic, 2.370ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_OUT_CLK_GTX8 = PERIOD TIMEGRP "TX_OUT_CLK_GTX8" 312.5 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y22.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_aurora_8b10b_gtx8_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_12 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.157 - 0.095)
  Source Clock:         clk_156m<7> rising at 3.200ns
  Destination Clock:    clk_156m<7> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: u0_aurora_8b10b_gtx8_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_12 to u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X23Y121.AQ        Tcko                  0.178   rx_data<7><15>
                                                          u0_aurora_8b10b_gtx8_exdes/aurora_module_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_12
    RAMB36_X1Y22.DIADI3     net (fanout=1)        0.425   rx_data<7><12>
    RAMB36_X1Y22.CLKARDCLKU Trckd_DIA   (-Th)     0.527   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.076ns (-0.349ns logic, 0.425ns route)
                                                          (-459.2% logic, 559.2% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (SLICE_X55Y49.C5), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (0.777 - 0.512)
  Source Clock:         clk_156m<7> rising at 3.200ns
  Destination Clock:    clk_156m<7> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5 to u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y50.DQ      Tcko                  0.100   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<5>
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5
    SLICE_X55Y49.D5      net (fanout=3)        0.126   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<5>
    SLICE_X55Y49.D       Tilo                  0.028   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_210_o_MUX_10_o12
    SLICE_X55Y49.C5      net (fanout=1)        0.075   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_210_o_MUX_10_o11
    SLICE_X55Y49.CLK     Tah         (-Th)     0.033   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_210_o_MUX_10_o16
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.095ns logic, 0.201ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.351ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (0.777 - 0.512)
  Source Clock:         clk_156m<7> rising at 3.200ns
  Destination Clock:    clk_156m<7> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 to u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y50.CQ      Tcko                  0.100   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<5>
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    SLICE_X55Y49.D4      net (fanout=4)        0.181   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
    SLICE_X55Y49.D       Tilo                  0.028   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_210_o_MUX_10_o12
    SLICE_X55Y49.C5      net (fanout=1)        0.075   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_210_o_MUX_10_o11
    SLICE_X55Y49.CLK     Tah         (-Th)     0.033   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_210_o_MUX_10_o16
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      0.351ns (0.095ns logic, 0.256ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 2)
  Clock Path Skew:      0.031ns (0.352 - 0.321)
  Source Clock:         clk_156m<7> rising at 3.200ns
  Destination Clock:    clk_156m<7> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3 to u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y48.CMUX    Tshcko                0.127   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<5>
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3
    SLICE_X55Y49.D6      net (fanout=2)        0.148   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<3>
    SLICE_X55Y49.D       Tilo                  0.028   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_210_o_MUX_10_o12
    SLICE_X55Y49.C5      net (fanout=1)        0.075   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_210_o_MUX_10_o11
    SLICE_X55Y49.CLK     Tah         (-Th)     0.033   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_210_o_MUX_10_o16
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[1].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.122ns logic, 0.223ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y31.DIADI11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr_9 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.231ns (0.765 - 0.534)
  Source Clock:         clk_156m<7> rising at 3.200ns
  Destination Clock:    clk_156m<7> rising at 3.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr_9 to u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X19Y106.BMUX     Tshcko                0.127   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr<10>
                                                         u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr_9
    RAMB18_X1Y31.DIADI11   net (fanout=8)        0.436   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/start_addr<9>
    RAMB18_X1Y31.CLKBWRCLK Trckd_DIA   (-Th)     0.296   u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         u0_pkt_tm/INST_RX_TM[7].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.267ns (-0.169ns logic, 0.436ns route)
                                                         (-63.3% logic, 163.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_OUT_CLK_GTX8 = PERIOD TIMEGRP "TX_OUT_CLK_GTX8" 312.5 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK
  Logical resource: u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK
  Clock network: clk_156m<7>
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2
  Logical resource: u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK2
  Clock network: clk_156m<7>
--------------------------------------------------------------------------------
Slack: 0.170ns (period - min period limit)
  Period: 3.200ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK
  Logical resource: u0_aurora_8b10b_gtx8_exdes/aurora_module_i/gt_wrapper_i/aurora_8b10b_gtx1_multi_gt_i/gt0_aurora_8b10b_gtx1_i/gtxe2_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK
  Clock network: clk_156m<7>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u0_pll_27m_clkout0 = PERIOD TIMEGRP "u0_pll_27m_clkout0" 
TS_clk_27m /         4.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23938 paths analyzed, 1599 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.411ns.
--------------------------------------------------------------------------------

Paths for end point debounce_gt_rst_r_0 (SLICE_X20Y132.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/rst_o (FF)
  Destination:          debounce_gt_rst_r_0 (FF)
  Requirement:          2.645ns
  Data Path Delay:      1.811ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (1.216 - 1.274)
  Source Clock:         clk27m_bufg rising at 37.037ns
  Destination Clock:    u0_aurora_8b10b_gtx1_exdes/init_clk_i rising at 39.682ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.196ns

  Maximum Data Path at Slow Process Corner: u0_genrst/rst_o to debounce_gt_rst_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y114.AQ      Tcko                  0.223   u0_genrst/rst_o
                                                       u0_genrst/rst_o
    SLICE_X1Y117.D5      net (fanout=15)       0.441   u0_genrst/rst_o
    SLICE_X1Y117.D       Tilo                  0.043   u0_spi_if/u_spi_cmd/cmd_state_FSM_FFd2
                                                       rst1
    SLICE_X20Y132.AX     net (fanout=30)       1.102   rst
    SLICE_X20Y132.CLK    Tdick                 0.002   debounce_gt_rst_r<3>
                                                       debounce_gt_rst_r_0
    -------------------------------------------------  ---------------------------
    Total                                      1.811ns (0.268ns logic, 1.543ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point led_count_12 (SLICE_X0Y124.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/rst_o (FF)
  Destination:          led_count_12 (FF)
  Requirement:          2.645ns
  Data Path Delay:      1.590ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (1.266 - 1.274)
  Source Clock:         clk27m_bufg rising at 37.037ns
  Destination Clock:    u0_aurora_8b10b_gtx1_exdes/init_clk_i rising at 39.682ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.196ns

  Maximum Data Path at Slow Process Corner: u0_genrst/rst_o to led_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y114.AQ      Tcko                  0.223   u0_genrst/rst_o
                                                       u0_genrst/rst_o
    SLICE_X1Y117.D5      net (fanout=15)       0.441   u0_genrst/rst_o
    SLICE_X1Y117.D       Tilo                  0.043   u0_spi_if/u_spi_cmd/cmd_state_FSM_FFd2
                                                       rst1
    SLICE_X0Y124.SR      net (fanout=30)       0.671   rst
    SLICE_X0Y124.CLK     Trck                  0.212   led_count<15>
                                                       led_count_12
    -------------------------------------------------  ---------------------------
    Total                                      1.590ns (0.478ns logic, 1.112ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point led_count_13 (SLICE_X0Y124.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/rst_o (FF)
  Destination:          led_count_13 (FF)
  Requirement:          2.645ns
  Data Path Delay:      1.590ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (1.266 - 1.274)
  Source Clock:         clk27m_bufg rising at 37.037ns
  Destination Clock:    u0_aurora_8b10b_gtx1_exdes/init_clk_i rising at 39.682ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.196ns

  Maximum Data Path at Slow Process Corner: u0_genrst/rst_o to led_count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y114.AQ      Tcko                  0.223   u0_genrst/rst_o
                                                       u0_genrst/rst_o
    SLICE_X1Y117.D5      net (fanout=15)       0.441   u0_genrst/rst_o
    SLICE_X1Y117.D       Tilo                  0.043   u0_spi_if/u_spi_cmd/cmd_state_FSM_FFd2
                                                       rst1
    SLICE_X0Y124.SR      net (fanout=30)       0.671   rst
    SLICE_X0Y124.CLK     Trck                  0.212   led_count<15>
                                                       led_count_13
    -------------------------------------------------  ---------------------------
    Total                                      1.590ns (0.478ns logic, 1.112ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u0_pll_27m_clkout0 = PERIOD TIMEGRP "u0_pll_27m_clkout0" TS_clk_27m /
        4.66666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/Mshreg_link_reset_r2 (SLICE_X38Y160.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r (FF)
  Destination:          u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/Mshreg_link_reset_r2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.193ns (0.656 - 0.463)
  Source Clock:         u0_aurora_8b10b_gtx1_exdes/init_clk_i rising at 7.936ns
  Destination Clock:    u0_aurora_8b10b_gtx1_exdes/init_clk_i rising at 7.936ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r to u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/Mshreg_link_reset_r2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y165.AQ     Tcko                  0.100   u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r
                                                       u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r
    SLICE_X38Y160.CX     net (fanout=4)        0.264   u0_aurora_8b10b_gtx2_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/link_reset_r
    SLICE_X38Y160.CLK    Tdh         (-Th)     0.086   u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/link_reset_r2
                                                       u0_aurora_8b10b_gtx2_exdes/aurora_module_i/gt_wrapper_i/Mshreg_link_reset_r2
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.014ns logic, 0.264ns route)
                                                       (5.0% logic, 95.0% route)

--------------------------------------------------------------------------------

Paths for end point u0_spi_if/u_spi_slave/tx_tip (SLICE_X1Y119.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_spi_if/u_spi_slave/tx_cnt_2 (FF)
  Destination:          u0_spi_if/u_spi_slave/tx_tip (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         u0_aurora_8b10b_gtx1_exdes/init_clk_i rising at 7.936ns
  Destination Clock:    u0_aurora_8b10b_gtx1_exdes/init_clk_i rising at 7.936ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_spi_if/u_spi_slave/tx_cnt_2 to u0_spi_if/u_spi_slave/tx_tip
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y119.CQ      Tcko                  0.100   u0_spi_if/u_spi_slave/tx_cnt<2>
                                                       u0_spi_if/u_spi_slave/tx_cnt_2
    SLICE_X1Y119.A6      net (fanout=2)        0.064   u0_spi_if/u_spi_slave/tx_cnt<2>
    SLICE_X1Y119.CLK     Tah         (-Th)     0.032   u0_spi_if/u_spi_slave/tx_tip
                                                       u0_spi_if/u_spi_slave/tx_tip_rstpot
                                                       u0_spi_if/u_spi_slave/tx_tip
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.068ns logic, 0.064ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/dout (SLICE_X37Y189.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_2 (FF)
  Destination:          u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/dout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.656 - 0.465)
  Source Clock:         u0_aurora_8b10b_gtx1_exdes/init_clk_i rising at 7.936ns
  Destination Clock:    u0_aurora_8b10b_gtx1_exdes/init_clk_i rising at 7.936ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_2 to u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y190.BQ     Tcko                  0.100   u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/dout
                                                       u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_2
    SLICE_X37Y189.CX     net (fanout=4)        0.221   u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr<2>
    SLICE_X37Y189.CLK    Tckdi       (-Th)    -0.009   u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/dout
                                                       u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/Mmux_rd_ptr[2]_mem[7]_Mux_4_o_2_f7
                                                       u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/dout
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.109ns logic, 0.221ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u0_pll_27m_clkout0 = PERIOD TIMEGRP "u0_pll_27m_clkout0" TS_clk_27m /
        4.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.527ns (period - min period limit)
  Period: 7.936ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: u0_pll_27m/clkout1_buf/I0
  Logical resource: u0_pll_27m/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: u0_pll_27m/clkout0
--------------------------------------------------------------------------------
Slack: 6.652ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.936ns
  Low pulse: 3.968ns
  Low pulse limit: 0.642ns (Tmpw)
  Physical resource: u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/link_reset_r2/CLK
  Logical resource: u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/Mshreg_link_reset_r2/CLK
  Location pin: SLICE_X16Y135.CLK
  Clock network: u0_aurora_8b10b_gtx1_exdes/init_clk_i
--------------------------------------------------------------------------------
Slack: 6.652ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.936ns
  High pulse: 3.968ns
  High pulse limit: 0.642ns (Tmpw)
  Physical resource: u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/link_reset_r2/CLK
  Logical resource: u0_aurora_8b10b_gtx4_exdes/aurora_module_i/gt_wrapper_i/Mshreg_link_reset_r2/CLK
  Location pin: SLICE_X16Y135.CLK
  Clock network: u0_aurora_8b10b_gtx1_exdes/init_clk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u0_pll_27m_clkout1 = PERIOD TIMEGRP "u0_pll_27m_clkout1" 
TS_clk_27m / 11.2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 42464 paths analyzed, 16073 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.306ns.
--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4 (SLICE_X23Y77.A6), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4 (FF)
  Requirement:          3.306ns
  Data Path Delay:      3.088ns (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (1.086 - 1.239)
  Source Clock:         clk_200m rising at 0.000ns
  Destination Clock:    clk_200m rising at 3.306ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.109ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y56.DO4     Trcko_DOA_REG         0.622   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X37Y108.B6     net (fanout=1)        1.101   u0_pkt_tm/fifo_dout_out7_in<0><4>
    SLICE_X37Y108.B      Tilo                  0.043   rx_data<4><15>
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<4>5
    SLICE_X23Y77.A6      net (fanout=1)        1.313   u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<4>5
    SLICE_X23Y77.CLK     Tas                   0.009   u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout<5>
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<4>6
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (0.674ns logic, 2.414ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4 (FF)
  Requirement:          3.306ns
  Data Path Delay:      3.064ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (1.086 - 1.225)
  Source Clock:         clk_200m rising at 0.000ns
  Destination Clock:    clk_200m rising at 3.306ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.109ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y51.DOADO4  Trcko_DOA_REG         0.622   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X37Y108.B3     net (fanout=1)        1.077   u0_pkt_tm/fifo_dout_out7_in<2><4>
    SLICE_X37Y108.B      Tilo                  0.043   rx_data<4><15>
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<4>5
    SLICE_X23Y77.A6      net (fanout=1)        1.313   u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<4>5
    SLICE_X23Y77.CLK     Tas                   0.009   u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout<5>
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<4>6
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4
    -------------------------------------------------  ---------------------------
    Total                                      3.064ns (0.674ns logic, 2.390ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4 (FF)
  Requirement:          3.306ns
  Data Path Delay:      3.001ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns (1.086 - 1.236)
  Source Clock:         clk_200m rising at 0.000ns
  Destination Clock:    clk_200m rising at 3.306ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.109ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y55.DOADO4  Trcko_DOA_REG         0.622   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X37Y108.B5     net (fanout=1)        1.014   u0_pkt_tm/fifo_dout_out7_in<1><4>
    SLICE_X37Y108.B      Tilo                  0.043   rx_data<4><15>
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<4>5
    SLICE_X23Y77.A6      net (fanout=1)        1.313   u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<4>5
    SLICE_X23Y77.CLK     Tas                   0.009   u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout<5>
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<4>6
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_4
    -------------------------------------------------  ---------------------------
    Total                                      3.001ns (0.674ns logic, 2.327ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5 (SLICE_X23Y77.C6), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5 (FF)
  Requirement:          3.306ns
  Data Path Delay:      3.091ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns (1.086 - 1.236)
  Source Clock:         clk_200m rising at 0.000ns
  Destination Clock:    clk_200m rising at 3.306ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.109ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y55.DOADO5  Trcko_DOA_REG         0.622   u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[1].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X36Y109.A6     net (fanout=1)        1.382   u0_pkt_tm/fifo_dout_out7_in<1><5>
    SLICE_X36Y109.A      Tilo                  0.043   rx_data<4><3>
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>5
    SLICE_X23Y77.C6      net (fanout=1)        1.035   u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>5
    SLICE_X23Y77.CLK     Tas                   0.009   u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout<5>
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>6
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5
    -------------------------------------------------  ---------------------------
    Total                                      3.091ns (0.674ns logic, 2.417ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5 (FF)
  Requirement:          3.306ns
  Data Path Delay:      2.836ns (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (1.086 - 1.239)
  Source Clock:         clk_200m rising at 0.000ns
  Destination Clock:    clk_200m rising at 3.306ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.109ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y56.DO5     Trcko_DOA_REG         0.622   u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X36Y109.A5     net (fanout=1)        1.127   u0_pkt_tm/fifo_dout_out7_in<0><5>
    SLICE_X36Y109.A      Tilo                  0.043   rx_data<4><3>
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>5
    SLICE_X23Y77.C6      net (fanout=1)        1.035   u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>5
    SLICE_X23Y77.CLK     Tas                   0.009   u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout<5>
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>6
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5
    -------------------------------------------------  ---------------------------
    Total                                      2.836ns (0.674ns logic, 2.162ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5 (FF)
  Requirement:          3.306ns
  Data Path Delay:      2.786ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (1.086 - 1.225)
  Source Clock:         clk_200m rising at 0.000ns
  Destination Clock:    clk_200m rising at 3.306ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.109ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y51.DOADO5  Trcko_DOA_REG         0.622   u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[2].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X36Y109.A3     net (fanout=1)        1.077   u0_pkt_tm/fifo_dout_out7_in<2><5>
    SLICE_X36Y109.A      Tilo                  0.043   rx_data<4><3>
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>5
    SLICE_X23Y77.C6      net (fanout=1)        1.035   u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>5
    SLICE_X23Y77.CLK     Tas                   0.009   u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout<5>
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>6
                                                       u0_pkt_tm/INST_RX_TM[7].u0_pkt_tx_tm/fifo_dout_5
    -------------------------------------------------  ---------------------------
    Total                                      2.786ns (0.674ns logic, 2.112ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5 (SLICE_X37Y104.A5), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly_3 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5 (FF)
  Requirement:          3.306ns
  Data Path Delay:      3.087ns (Levels of Logic = 3)
  Clock Path Skew:      -0.149ns (1.067 - 1.216)
  Source Clock:         clk_200m rising at 0.000ns
  Destination Clock:    clk_200m rising at 3.306ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.109ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly_3 to u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y90.DQ      Tcko                  0.223   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly<3>
                                                       u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly_3
    SLICE_X41Y65.B1      net (fanout=70)       1.349   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly<3>
    SLICE_X41Y65.B       Tilo                  0.043   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>2
                                                       u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>2
    SLICE_X41Y65.A3      net (fanout=1)        0.371   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>2
    SLICE_X41Y65.A       Tilo                  0.043   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>2
                                                       u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>3
    SLICE_X37Y104.A5     net (fanout=1)        1.049   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>3
    SLICE_X37Y104.CLK    Tas                   0.009   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout<5>
                                                       u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>6
                                                       u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5
    -------------------------------------------------  ---------------------------
    Total                                      3.087ns (0.318ns logic, 2.769ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5 (FF)
  Requirement:          3.306ns
  Data Path Delay:      2.807ns (Levels of Logic = 2)
  Clock Path Skew:      -0.348ns (1.067 - 1.415)
  Source Clock:         clk_200m rising at 0.000ns
  Destination Clock:    clk_200m rising at 3.306ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.109ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y13.DOADO5  Trcko_DOA_REG         0.622   u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       u0_pkt_tm/INST_RX_TM[6].u0_pkt_rx_tm/INST_RX_PKT_TM[0].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X41Y65.A5      net (fanout=1)        1.084   u0_pkt_tm/fifo_dout_out0_in<6><5>
    SLICE_X41Y65.A       Tilo                  0.043   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>2
                                                       u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>3
    SLICE_X37Y104.A5     net (fanout=1)        1.049   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>3
    SLICE_X37Y104.CLK    Tas                   0.009   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout<5>
                                                       u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>6
                                                       u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5
    -------------------------------------------------  ---------------------------
    Total                                      2.807ns (0.674ns logic, 2.133ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly_5 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5 (FF)
  Requirement:          3.306ns
  Data Path Delay:      2.892ns (Levels of Logic = 4)
  Clock Path Skew:      -0.142ns (1.067 - 1.209)
  Source Clock:         clk_200m rising at 0.000ns
  Destination Clock:    clk_200m rising at 3.306ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.109ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly_5 to u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y83.BQ      Tcko                  0.223   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly<7>
                                                       u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly_5
    SLICE_X39Y82.B4      net (fanout=48)       0.335   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly<5>
    SLICE_X39Y82.B       Tilo                  0.043   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_GND_50_o_select_44_OUT<1>112
                                                       u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_GND_50_o_select_44_OUT<1>1121
    SLICE_X41Y65.B6      net (fanout=44)       0.776   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_GND_50_o_select_44_OUT<1>112
    SLICE_X41Y65.B       Tilo                  0.043   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>2
                                                       u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>2
    SLICE_X41Y65.A3      net (fanout=1)        0.371   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>2
    SLICE_X41Y65.A       Tilo                  0.043   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>2
                                                       u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>3
    SLICE_X37Y104.A5     net (fanout=1)        1.049   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>3
    SLICE_X37Y104.CLK    Tas                   0.009   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout<5>
                                                       u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_rden_2dly[7]_fifo_dout_in0[23]_select_43_OUT<5>6
                                                       u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/fifo_dout_5
    -------------------------------------------------  ---------------------------
    Total                                      2.892ns (0.361ns logic, 2.531ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u0_pll_27m_clkout1 = PERIOD TIMEGRP "u0_pll_27m_clkout1" TS_clk_27m / 11.2
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden_1dly_0 (SLICE_X38Y49.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden_0 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden_1dly_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.266ns (0.743 - 0.477)
  Source Clock:         clk_200m rising at 0.000ns
  Destination Clock:    clk_200m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden_0 to u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden_1dly_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y55.AQ      Tcko                  0.100   u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden<2>
                                                       u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden_0
    SLICE_X38Y49.AX      net (fanout=4)        0.205   u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden<0>
    SLICE_X38Y49.CLK     Tckdi       (-Th)     0.037   u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden_1dly<3>
                                                       u0_pkt_tm/INST_RX_TM[3].u0_pkt_tx_tm/fifo_rden_1dly_0
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.063ns logic, 0.205ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/u0_asynfifo_w18d4096/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y16.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/dram_din_buf_1dly_3 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/u0_asynfifo_w18d4096/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.244ns (Levels of Logic = 0)
  Clock Path Skew:      0.241ns (0.774 - 0.533)
  Source Clock:         clk_200m rising at 0.000ns
  Destination Clock:    clk_200m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/dram_din_buf_1dly_3 to u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/u0_asynfifo_w18d4096/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X11Y113.CQ        Tcko                  0.100   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/dram_din_buf_1dly<3>
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/dram_din_buf_1dly_3
    RAMB36_X0Y16.DIADI3     net (fanout=2)        0.440   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/dram_din_buf_1dly<3>
    RAMB36_X0Y16.CLKARDCLKU Trckd_DIA   (-Th)     0.296   u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/u0_asynfifo_w18d4096/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          u0_pkt_tm/INST_RX_TM[0].u0_pkt_tx_tm/u0_asynfifo_w18d4096/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.244ns (-0.196ns logic, 0.440ns route)
                                                          (-80.3% logic, 180.3% route)

--------------------------------------------------------------------------------

Paths for end point u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y19.ADDRARDADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:          u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.784 - 0.490)
  Source Clock:         clk_200m rising at 0.000ns
  Destination Clock:    clk_200m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X12Y54.AQ           Tcko                  0.118   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                            u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    RAMB18_X1Y19.ADDRARDADDR6 net (fanout=3)        0.363   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>
    RAMB18_X1Y19.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                            u0_pkt_tm/INST_RX_TM[3].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.298ns (-0.065ns logic, 0.363ns route)
                                                            (-21.8% logic, 121.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u0_pll_27m_clkout1 = PERIOD TIMEGRP "u0_pll_27m_clkout1" TS_clk_27m / 11.2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.467ns (period - min period limit)
  Period: 3.306ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[6].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[6].u0_asynfifo_w24d64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y58.RDCLK
  Clock network: clk_200m
--------------------------------------------------------------------------------
Slack: 1.467ns (period - min period limit)
  Period: 3.306ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X0Y24.CLKBWRCLKL
  Clock network: clk_200m
--------------------------------------------------------------------------------
Slack: 1.467ns (period - min period limit)
  Period: 3.306ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: u0_pkt_tm/INST_RX_TM[0].u0_pkt_rx_tm/INST_RX_PKT_TM[7].u0_asynram_w16d2048/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X0Y24.CLKBWRCLKU
  Clock network: clk_200m
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_27m
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_27m                     |     37.037ns|     10.000ns|     37.027ns|            0|            0|         1508|        66402|
| TS_u0_pll_27m_clkout0         |      7.936ns|      6.411ns|          N/A|            0|            0|        23938|            0|
| TS_u0_pll_27m_clkout1         |      3.307ns|      3.306ns|          N/A|            0|            0|        42464|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_27m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_27m        |    5.542|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 151678 paths, 0 nets, and 56162 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)
   Maximum path delay from/to any node:   1.712ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 02 17:27:58 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 834 MB



