{
	"finish__design__instance__count__class:antenna_cell": 2,
	"finish__design__instance__area__class:antenna_cell": 11.2896,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 107.251,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 321.754,
	"finish__design__instance__count__class:timing_repair_buffer": 21,
	"finish__design__instance__area__class:timing_repair_buffer": 838.253,
	"finish__design__instance__count__class:sequential_cell": 16,
	"finish__design__instance__area__class:sequential_cell": 1535.39,
	"finish__design__instance__count__class:multi_input_combinational_cell": 16,
	"finish__design__instance__area__class:multi_input_combinational_cell": 677.376,
	"finish__design__instance__count": 59,
	"finish__design__instance__area": 3491.31,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 8.43645,
	"finish__clock__skew__setup": 0.00328004,
	"finish__clock__skew__hold": 0.00328004,
	"finish__timing__drv__max_slew_limit": 0.889679,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.940374,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00389675,
	"finish__power__switching__total": 0.000863217,
	"finish__power__leakage__total": 2.58842e-07,
	"finish__power__total": 0.00476023,
	"finish__design__io": 21,
	"finish__design__die__area": 436776,
	"finish__design__core__area": 428169,
	"finish__design__instance__count": 710,
	"finish__design__instance__area": 7166.07,
	"finish__design__instance__count__stdcell": 710,
	"finish__design__instance__area__stdcell": 7166.07,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0167365,
	"finish__design__instance__utilization__stdcell": 0.0167365,
	"finish__design__rows": 129,
	"finish__design__rows:GF018hv5v_green_sc9": 129,
	"finish__design__sites": 151704,
	"finish__design__sites:GF018hv5v_green_sc9": 151704,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}