Reading timing models for corner nom_ff_n40C_5v50…
Reading cell library for the 'nom_ff_n40C_5v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_20-34-08/06-yosys-synthesis/tt_um_felixfeierabend.nl.v'…
Linking design 'tt_um_felixfeierabend' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- unpropagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.008760    0.098549    0.464690    0.464690 v _221_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.098549    0.000000    0.464690 v _166_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004220    0.146988    0.116389    0.581080 ^ _166_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _082_ (net)
                      0.146988    0.000000    0.581080 ^ _167_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.096038    0.080190    0.661269 v _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.096038    0.000000    0.661269 v _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.661269   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.104009    0.354009   library hold time
                                              0.354009   data required time
---------------------------------------------------------------------------------------------
                                              0.354009   data required time
                                             -0.661269   data arrival time
---------------------------------------------------------------------------------------------
                                              0.307260   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011480    0.114525    0.476800    0.476800 v _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.114525    0.000000    0.476800 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003982    0.145292    0.110852    0.587652 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _079_ (net)
                      0.145292    0.000000    0.587652 ^ _163_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003038    0.109784    0.096303    0.683955 v _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.109784    0.000000    0.683955 v _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.683955   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.101053    0.351053   library hold time
                                              0.351053   data required time
---------------------------------------------------------------------------------------------
                                              0.351053   data required time
                                             -0.683955   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332902   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.010839    0.110760    0.473946    0.473946 v _218_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.110760    0.000000    0.473946 v _158_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003982    0.145856    0.116914    0.590860 ^ _158_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _077_ (net)
                      0.145856    0.000000    0.590860 ^ _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003038    0.109931    0.096381    0.687241 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.109931    0.000000    0.687241 v _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.687241   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.101023    0.351023   library hold time
                                              0.351023   data required time
---------------------------------------------------------------------------------------------
                                              0.351023   data required time
                                             -0.687241   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336218   slack (MET)


Startpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019261    0.257698    0.645736    0.645736 ^ _216_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.257698    0.000000    0.645736 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.101595    0.068950    0.714686 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.101595    0.000000    0.714686 v _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.714686   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.102742    0.352742   library hold time
                                              0.352742   data required time
---------------------------------------------------------------------------------------------
                                              0.352742   data required time
                                             -0.714686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361943   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016364    0.143210    0.498543    0.498543 v _220_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.143210    0.000000    0.498543 v _164_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004220    0.171755    0.150719    0.649262 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _081_ (net)
                      0.171755    0.000000    0.649262 ^ _165_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.102795    0.083137    0.732399 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.102795    0.000000    0.732399 v _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.732399   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.102495    0.352495   library hold time
                                              0.352495   data required time
---------------------------------------------------------------------------------------------
                                              0.352495   data required time
                                             -0.732399   data arrival time
---------------------------------------------------------------------------------------------
                                              0.379904   slack (MET)


Startpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.018700    0.156931    0.508943    0.508943 v _217_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.156931    0.000000    0.508943 v _156_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004220    0.171180    0.155001    0.663944 ^ _156_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _076_ (net)
                      0.171180    0.000000    0.663944 ^ _157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.102638    0.083069    0.747013 v _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.102638    0.000000    0.747013 v _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.747013   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.102527    0.352527   library hold time
                                              0.352527   data required time
---------------------------------------------------------------------------------------------
                                              0.352527   data required time
                                             -0.747013   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394485   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004447    0.106782    0.547911    0.547911 ^ _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.106782    0.000000    0.547911 ^ _150_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004489    0.077549    0.070847    0.618758 v _150_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _071_ (net)
                      0.077549    0.000000    0.618758 v _152_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.013650    0.327735    0.218530    0.837288 ^ _152_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _073_ (net)
                      0.327735    0.000000    0.837288 ^ _203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003038    0.113289    0.061918    0.899206 v _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.113289    0.000000    0.899206 v _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              0.899206   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100330    0.350330   library hold time
                                              0.350330   data required time
---------------------------------------------------------------------------------------------
                                              0.350330   data required time
                                             -0.899206   data arrival time
---------------------------------------------------------------------------------------------
                                              0.548876   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.261521    0.511521   library removal time
                                              0.511521   data required time
---------------------------------------------------------------------------------------------
                                              0.511521   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                              4.666971   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009478    0.135546    0.063076    4.063076 ^ ena (in)
                                                         ena (net)
                      0.135546    0.000000    4.063076 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025991    0.282591    0.197002    4.260078 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.282591    0.000000    4.260078 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003038    0.218717    0.183026    4.443104 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.218717    0.000000    4.443104 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.443104   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.197052   19.552950   library setup time
                                             19.552950   data required time
---------------------------------------------------------------------------------------------
                                             19.552950   data required time
                                             -4.443104   data arrival time
---------------------------------------------------------------------------------------------
                                             15.109846   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009478    0.135546    0.063076    4.063076 ^ ena (in)
                                                         ena (net)
                      0.135546    0.000000    4.063076 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025991    0.282591    0.197002    4.260078 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.282591    0.000000    4.260078 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003038    0.218717    0.183026    4.443104 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.218717    0.000000    4.443104 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.443104   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.197052   19.552950   library setup time
                                             19.552950   data required time
---------------------------------------------------------------------------------------------
                                             19.552950   data required time
                                             -4.443104   data arrival time
---------------------------------------------------------------------------------------------
                                             15.109846   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009478    0.135546    0.063076    4.063076 ^ ena (in)
                                                         ena (net)
                      0.135546    0.000000    4.063076 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025991    0.282591    0.197002    4.260078 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.282591    0.000000    4.260078 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.154319    0.149059    4.409137 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.154319    0.000000    4.409137 ^ _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.409137   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.183502   19.566498   library setup time
                                             19.566498   data required time
---------------------------------------------------------------------------------------------
                                             19.566498   data required time
                                             -4.409137   data arrival time
---------------------------------------------------------------------------------------------
                                             15.157362   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009478    0.135546    0.063076    4.063076 ^ ena (in)
                                                         ena (net)
                      0.135546    0.000000    4.063076 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025991    0.282591    0.197002    4.260078 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.282591    0.000000    4.260078 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.154319    0.149059    4.409137 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.154319    0.000000    4.409137 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.409137   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.183502   19.566498   library setup time
                                             19.566498   data required time
---------------------------------------------------------------------------------------------
                                             19.566498   data required time
                                             -4.409137   data arrival time
---------------------------------------------------------------------------------------------
                                             15.157362   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009478    0.135546    0.063076    4.063076 ^ ena (in)
                                                         ena (net)
                      0.135546    0.000000    4.063076 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025991    0.282591    0.197002    4.260078 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.282591    0.000000    4.260078 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.154319    0.149059    4.409137 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.154319    0.000000    4.409137 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.409137   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.183502   19.566498   library setup time
                                             19.566498   data required time
---------------------------------------------------------------------------------------------
                                             19.566498   data required time
                                             -4.409137   data arrival time
---------------------------------------------------------------------------------------------
                                             15.157362   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009478    0.135546    0.063076    4.063076 ^ ena (in)
                                                         ena (net)
                      0.135546    0.000000    4.063076 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025991    0.282591    0.197002    4.260078 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.282591    0.000000    4.260078 v _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.160128    0.138733    4.398811 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.160128    0.000000    4.398811 ^ _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.398811   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.184725   19.565277   library setup time
                                             19.565277   data required time
---------------------------------------------------------------------------------------------
                                             19.565277   data required time
                                             -4.398811   data arrival time
---------------------------------------------------------------------------------------------
                                             15.166464   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009478    0.135546    0.063076    4.063076 ^ ena (in)
                                                         ena (net)
                      0.135546    0.000000    4.063076 ^ _202_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.235195    0.103747    4.166823 v _202_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _103_ (net)
                      0.235195    0.000000    4.166823 v _203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003038    0.200831    0.168427    4.335250 ^ _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.200831    0.000000    4.335250 ^ _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.335250   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.193289   19.556713   library setup time
                                             19.556713   data required time
---------------------------------------------------------------------------------------------
                                             19.556713   data required time
                                             -4.335250   data arrival time
---------------------------------------------------------------------------------------------
                                             15.221462   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.185277    2.064671    1.178492    5.178492 ^ rst_n (in)
                                                         rst_n (net)
                      2.064671    0.000000    5.178492 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.178492   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.559298   19.190702   library recovery time
                                             19.190702   data required time
---------------------------------------------------------------------------------------------
                                             19.190702   data required time
                                             -5.178492   data arrival time
---------------------------------------------------------------------------------------------
                                             14.012212   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009478    0.135546    0.063076    4.063076 ^ ena (in)
                                                         ena (net)
                      0.135546    0.000000    4.063076 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025991    0.282591    0.197002    4.260078 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.282591    0.000000    4.260078 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003038    0.218717    0.183026    4.443104 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.218717    0.000000    4.443104 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.443104   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.197052   19.552950   library setup time
                                             19.552950   data required time
---------------------------------------------------------------------------------------------
                                             19.552950   data required time
                                             -4.443104   data arrival time
---------------------------------------------------------------------------------------------
                                             15.109846   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
rst_n                                    10     31    -21 (VIOLATED)
_247_/Q                                  10     21    -11 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 188 unannotated drivers.
 clk
 ena
 rst_n
 ui_in[0]
 ui_in[1]
 ui_in[2]
 ui_in[3]
 ui_in[4]
 ui_in[5]
 ui_in[6]
 ui_in[7]
 uio_in[0]
 uio_in[1]
 uio_in[2]
 uio_in[3]
 uio_in[4]
 uio_in[5]
 uio_in[6]
 uio_in[7]
 _113_/ZN
 _114_/ZN
 _115_/ZN
 _116_/ZN
 _117_/ZN
 _118_/ZN
 _119_/ZN
 _120_/ZN
 _121_/ZN
 _122_/ZN
 _123_/ZN
 _124_/ZN
 _125_/ZN
 _126_/ZN
 _127_/ZN
 _128_/ZN
 _129_/ZN
 _130_/ZN
 _131_/ZN
 _132_/ZN
 _133_/ZN
 _134_/ZN
 _135_/ZN
 _136_/ZN
 _137_/ZN
 _138_/ZN
 _139_/ZN
 _140_/ZN
 _141_/ZN
 _142_/ZN
 _143_/Z
 _144_/ZN
 _145_/ZN
 _146_/ZN
 _147_/ZN
 _148_/ZN
 _149_/ZN
 _150_/ZN
 _151_/ZN
 _152_/ZN
 _153_/ZN
 _154_/ZN
 _155_/ZN
 _156_/ZN
 _157_/ZN
 _158_/ZN
 _159_/Z
 _160_/ZN
 _161_/ZN
 _162_/Z
 _163_/ZN
 _164_/ZN
 _165_/ZN
 _166_/ZN
 _167_/ZN
 _168_/ZN
 _169_/ZN
 _170_/Z
 _171_/ZN
 _172_/ZN
 _173_/ZN
 _174_/ZN
 _175_/Z
 _176_/ZN
 _177_/ZN
 _178_/Z
 _179_/ZN
 _180_/ZN
 _181_/Z
 _182_/ZN
 _183_/ZN
 _184_/ZN
 _185_/ZN
 _186_/ZN
 _187_/Z
 _188_/ZN
 _189_/ZN
 _190_/ZN
 _191_/Z
 _192_/ZN
 _193_/ZN
 _194_/ZN
 _195_/ZN
 _196_/ZN
 _197_/ZN
 _198_/ZN
 _199_/ZN
 _200_/ZN
 _201_/Z
 _202_/ZN
 _203_/ZN
 _204_/ZN
 _205_/ZN
 _206_/ZN
 _207_/ZN
 _208_/ZN
 _209_/ZN
 _210_/ZN
 _211_/ZN
 _212_/ZN
 _213_/ZN
 _214_/ZN
 _215_/ZN
 _216_/Q
 _217_/Q
 _218_/Q
 _219_/Q
 _220_/Q
 _221_/Q
 _222_/Q
 _223_/Q
 _224_/Q
 _225_/Q
 _226_/Q
 _227_/Q
 _228_/Q
 _229_/Q
 _230_/Q
 _231_/Q
 _232_/Q
 _233_/Q
 _234_/Q
 _235_/Q
 _236_/Q
 _237_/Q
 _238_/Q
 _239_/Q
 _240_/Q
 _241_/Q
 _242_/Q
 _243_/Q
 _244_/Q
 _245_/Q
 _246_/Q
 _247_/Q
 _248_/Z
 _249_/Z
 _250_/Z
 _251_/ZN
 _252_/ZN
 _253_/ZN
 _254_/ZN
 _255_/ZN
 _256_/ZN
 _257_/ZN
 _258_/ZN
 _259_/ZN
 _260_/ZN
 _261_/ZN
 _262_/ZN
 _263_/ZN
 _264_/ZN
 _265_/ZN
 _266_/ZN
 _267_/ZN
 _268_/ZN
 _269_/ZN
 _270_/ZN
 _271_/ZN
 _272_/ZN
 _273_/ZN
 _274_/ZN
 _275_/ZN
 _276_/ZN
 _277_/ZN
 _278_/ZN
 _279_/ZN
 _280_/ZN
 _281_/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_ff_n40C_5v50 0
max fanout violation count 2
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_ff_n40C_5v50 2
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_ff_n40C_5v50 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _228_/CLK
  _229_/CLK
  _230_/CLK
  _231_/CLK
  _232_/CLK
  _233_/CLK
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
Warning: There are 49 unconstrained endpoints.
  uio_oe[0]
  uio_oe[1]
  uio_oe[2]
  uio_oe[3]
  uio_oe[4]
  uio_oe[5]
  uio_oe[6]
  uio_oe[7]
  uio_out[0]
  uio_out[1]
  uio_out[2]
  uio_out[3]
  uio_out[4]
  uio_out[5]
  uio_out[6]
  uio_out[7]
  uo_out[0]
  uo_out[1]
  uo_out[2]
  uo_out[3]
  uo_out[4]
  uo_out[5]
  uo_out[6]
  uo_out[7]
  _222_/D
  _223_/D
  _224_/D
  _225_/D
  _226_/D
  _227_/D
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           6.846557e-04 7.578814e-05 1.641074e-08 7.604603e-04  87.2%
Combinational        8.921434e-05 2.266155e-05 1.519882e-08 1.118911e-04  12.8%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                7.738701e-04 9.844968e-05 3.160958e-08 8.723514e-04 100.0%
                            88.7%        11.3%         0.0%
%OL_METRIC_F power__internal__total 0.0007738700951449573
%OL_METRIC_F power__switching__total 9.8449680081103e-5
%OL_METRIC_F power__leakage__total 3.160958428338745e-8
%OL_METRIC_F power__total 0.0008723514038138092

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_ff_n40C_5v50 -0.25
======================= nom_ff_n40C_5v50 Corner ===================================

Clock clk
0.073974 source latency _216_/CLK ^
-0.073974 target latency _216_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_ff_n40C_5v50 0.25
======================= nom_ff_n40C_5v50 Corner ===================================

Clock clk
0.073974 source latency _216_/CLK ^
-0.073974 target latency _216_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_ff_n40C_5v50 0.30726042024829253
nom_ff_n40C_5v50: 0.30726042024829253
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_ff_n40C_5v50 14.012211343393213
nom_ff_n40C_5v50: 14.012211343393213
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_ff_n40C_5v50 0.0
nom_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_ff_n40C_5v50 0.0
nom_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_ff_n40C_5v50 0
nom_ff_n40C_5v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_ff_n40C_5v50 0.0
nom_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_ff_n40C_5v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_ff_n40C_5v50 0.307260
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_ff_n40C_5v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_ff_n40C_5v50 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.073974         network latency _216_/CLK
        0.989672 network latency _228_/CLK
---------------
0.073974 0.989672 latency
        0.915699 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
0.733282         network latency _228_/CLK
        0.733282 network latency _228_/CLK
---------------
0.733282 0.733282 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.044203         network latency _216_/CLK
        0.044203 network latency _216_/CLK
---------------
0.044203 0.044203 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.86 fmax = 538.01
%OL_END_REPORT
Writing SDF files for all corners…
