{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672376494536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672376494551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 13:01:32 2022 " "Processing started: Fri Dec 30 13:01:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672376494551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376494551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376494551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672376495724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672376495724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376509510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojectpart2.v 1 1 " "Found 1 design units, including 1 entities, in source file finalprojectpart2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProjectPart2 " "Found entity 1: FinalProjectPart2" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376509510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputnumber.v 1 1 " "Found 1 design units, including 1 entities, in source file inputnumber.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputnumber " "Found entity 1: inputnumber" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376509525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmatrixdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file dotmatrixdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotMatrixDisplay " "Found entity 1: DotMatrixDisplay" {  } { { "DotMatrixDisplay.v" "" { Text "C:/Verilog/FinalProject/DotMatrixDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376509525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_dot_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_dot_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_dot_matrix " "Found entity 1: clk_div_dot_matrix" {  } { { "clk_div_dot_matrix.v" "" { Text "C:/Verilog/FinalProject/clk_div_dot_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376509541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absevendisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file absevendisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ABSevenDisplay " "Found entity 1: ABSevenDisplay" {  } { { "ABSevenDisplay.v" "" { Text "C:/Verilog/FinalProject/ABSevenDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376509541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numbersevendisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file numbersevendisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 NumberSevenDisplay " "Found entity 1: NumberSevenDisplay" {  } { { "NumberSevenDisplay.v" "" { Text "C:/Verilog/FinalProject/NumberSevenDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376509557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509557 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.v(33) " "Verilog HDL Instantiation warning at FinalProject.v(33): instance has no name" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1672376509557 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.v(36) " "Verilog HDL Instantiation warning at FinalProject.v(36): instance has no name" {  } { { "FinalProject.v" "" { Text "C:/Verilog/FinalProject/FinalProject.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1672376509557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672376509659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputnumber inputnumber:inNum " "Elaborating entity \"inputnumber\" for hierarchy \"inputnumber:inNum\"" {  } { { "FinalProject.v" "inNum" { Text "C:/Verilog/FinalProject/FinalProject.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672376509659 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "inputnumber.v(16) " "Verilog HDL Case Statement information at inputnumber.v(16): all case item expressions in this case statement are onehot" {  } { { "inputnumber.v" "" { Text "C:/Verilog/FinalProject/inputnumber.v" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672376509659 "|FinalProject|inputnumber:inNum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinalProjectPart2 FinalProjectPart2:FP2 " "Elaborating entity \"FinalProjectPart2\" for hierarchy \"FinalProjectPart2:FP2\"" {  } { { "FinalProject.v" "FP2" { Text "C:/Verilog/FinalProject/FinalProject.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672376509659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FinalProjectPart2.v(34) " "Verilog HDL assignment warning at FinalProjectPart2.v(34): truncated value with size 32 to match size of target (16)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672376509659 "|FinalProject|FinalProjectPart2:FP2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "answer FinalProjectPart2.v(28) " "Verilog HDL Always Construct warning at FinalProjectPart2.v(28): inferring latch(es) for variable \"answer\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672376509659 "|FinalProject|FinalProjectPart2:FP2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lockAns FinalProjectPart2.v(37) " "Verilog HDL Always Construct warning at FinalProjectPart2.v(37): inferring latch(es) for variable \"lockAns\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672376509659 "|FinalProject|FinalProjectPart2:FP2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A0 FinalProjectPart2.v(37) " "Verilog HDL Always Construct warning at FinalProjectPart2.v(37): inferring latch(es) for variable \"A0\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672376509659 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FinalProjectPart2.v(69) " "Verilog HDL Case Statement information at FinalProjectPart2.v(69): all case item expressions in this case statement are onehot" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 69 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672376509659 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FinalProjectPart2.v(94) " "Verilog HDL Case Statement information at FinalProjectPart2.v(94): all case item expressions in this case statement are onehot" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672376509659 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FinalProjectPart2.v(129) " "Verilog HDL Case Statement information at FinalProjectPart2.v(129): all case item expressions in this case statement are onehot" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672376509659 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[0\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[0\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[1\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[1\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[2\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[2\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0\[3\] FinalProjectPart2.v(37) " "Inferred latch for \"A0\[3\]\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lockAns FinalProjectPart2.v(37) " "Inferred latch for \"lockAns\" at FinalProjectPart2.v(37)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[0\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[0\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[1\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[1\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[2\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[2\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[3\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[3\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[4\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[4\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[5\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[5\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[6\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[6\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[7\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[7\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[8\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[8\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[9\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[9\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[10\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[10\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[11\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[11\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[12\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[12\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[13\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[13\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[14\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[14\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answer\[15\] FinalProjectPart2.v(28) " "Inferred latch for \"answer\[15\]\" at FinalProjectPart2.v(28)" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376509674 "|FinalProject|FinalProjectPart2:FP2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_dot_matrix clk_div_dot_matrix:div_clk " "Elaborating entity \"clk_div_dot_matrix\" for hierarchy \"clk_div_dot_matrix:div_clk\"" {  } { { "FinalProject.v" "div_clk" { Text "C:/Verilog/FinalProject/FinalProject.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672376509779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotMatrixDisplay DotMatrixDisplay:dot " "Elaborating entity \"DotMatrixDisplay\" for hierarchy \"DotMatrixDisplay:dot\"" {  } { { "FinalProject.v" "dot" { Text "C:/Verilog/FinalProject/FinalProject.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672376509779 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DotMatrixDisplay.v(54) " "Verilog HDL assignment warning at DotMatrixDisplay.v(54): truncated value with size 32 to match size of target (3)" {  } { { "DotMatrixDisplay.v" "" { Text "C:/Verilog/FinalProject/DotMatrixDisplay.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672376509779 "|FinalProject|DotMatrixDisplay:dot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABSevenDisplay ABSevenDisplay:comb_3 " "Elaborating entity \"ABSevenDisplay\" for hierarchy \"ABSevenDisplay:comb_3\"" {  } { { "FinalProject.v" "comb_3" { Text "C:/Verilog/FinalProject/FinalProject.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672376509779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumberSevenDisplay NumberSevenDisplay:comb_4 " "Elaborating entity \"NumberSevenDisplay\" for hierarchy \"NumberSevenDisplay:comb_4\"" {  } { { "FinalProject.v" "comb_4" { Text "C:/Verilog/FinalProject/FinalProject.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672376509795 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FinalProjectPart2:FP2\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FinalProjectPart2:FP2\|Mod4\"" {  } { { "FinalProjectPart2.v" "Mod4" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376510414 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FinalProjectPart2:FP2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FinalProjectPart2:FP2\|Mod1\"" {  } { { "FinalProjectPart2.v" "Mod1" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376510414 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FinalProjectPart2:FP2\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FinalProjectPart2:FP2\|Mod5\"" {  } { { "FinalProjectPart2.v" "Mod5" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376510414 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FinalProjectPart2:FP2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FinalProjectPart2:FP2\|Mod2\"" {  } { { "FinalProjectPart2.v" "Mod2" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376510414 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FinalProjectPart2:FP2\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FinalProjectPart2:FP2\|Mod6\"" {  } { { "FinalProjectPart2.v" "Mod6" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376510414 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FinalProjectPart2:FP2\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FinalProjectPart2:FP2\|Mod3\"" {  } { { "FinalProjectPart2.v" "Mod3" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376510414 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FinalProjectPart2:FP2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FinalProjectPart2:FP2\|Mod0\"" {  } { { "FinalProjectPart2.v" "Mod0" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376510414 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1672376510414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FinalProjectPart2:FP2\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"FinalProjectPart2:FP2\|lpm_divide:Mod4\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672376510530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FinalProjectPart2:FP2\|lpm_divide:Mod4 " "Instantiated megafunction \"FinalProjectPart2:FP2\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672376510530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672376510530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672376510530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672376510530 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672376510530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "C:/Verilog/FinalProject/db/lpm_divide_42m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376510646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376510646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Verilog/FinalProject/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376510677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376510677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/Verilog/FinalProject/db/alt_u_div_kse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672376510722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376510722 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A1\[0\] FinalProjectPart2:FP2\|A1\[0\]~_emulated FinalProjectPart2:FP2\|A1\[0\]~1 " "Register \"FinalProjectPart2:FP2\|A1\[0\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A1\[0\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A1\[0\]~1\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376511038 "|FinalProject|FinalProjectPart2:FP2|A1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A1\[1\] FinalProjectPart2:FP2\|A1\[1\]~_emulated FinalProjectPart2:FP2\|A1\[1\]~5 " "Register \"FinalProjectPart2:FP2\|A1\[1\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A1\[1\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A1\[1\]~5\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376511038 "|FinalProject|FinalProjectPart2:FP2|A1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A1\[2\] FinalProjectPart2:FP2\|A1\[2\]~_emulated FinalProjectPart2:FP2\|A1\[2\]~9 " "Register \"FinalProjectPart2:FP2\|A1\[2\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A1\[2\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A1\[2\]~9\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376511038 "|FinalProject|FinalProjectPart2:FP2|A1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A1\[3\] FinalProjectPart2:FP2\|A1\[3\]~_emulated FinalProjectPart2:FP2\|A1\[3\]~13 " "Register \"FinalProjectPart2:FP2\|A1\[3\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A1\[3\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A1\[3\]~13\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376511038 "|FinalProject|FinalProjectPart2:FP2|A1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A2\[0\] FinalProjectPart2:FP2\|A2\[0\]~_emulated FinalProjectPart2:FP2\|A2\[0\]~1 " "Register \"FinalProjectPart2:FP2\|A2\[0\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A2\[0\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A2\[0\]~1\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376511038 "|FinalProject|FinalProjectPart2:FP2|A2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A2\[1\] FinalProjectPart2:FP2\|A2\[1\]~_emulated FinalProjectPart2:FP2\|A2\[1\]~5 " "Register \"FinalProjectPart2:FP2\|A2\[1\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A2\[1\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A2\[1\]~5\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376511038 "|FinalProject|FinalProjectPart2:FP2|A2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A2\[2\] FinalProjectPart2:FP2\|A2\[2\]~_emulated FinalProjectPart2:FP2\|A2\[2\]~9 " "Register \"FinalProjectPart2:FP2\|A2\[2\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A2\[2\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A2\[2\]~9\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376511038 "|FinalProject|FinalProjectPart2:FP2|A2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A2\[3\] FinalProjectPart2:FP2\|A2\[3\]~_emulated FinalProjectPart2:FP2\|A2\[3\]~13 " "Register \"FinalProjectPart2:FP2\|A2\[3\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A2\[3\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A2\[3\]~13\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376511038 "|FinalProject|FinalProjectPart2:FP2|A2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A3\[0\] FinalProjectPart2:FP2\|A3\[0\]~_emulated FinalProjectPart2:FP2\|A3\[0\]~1 " "Register \"FinalProjectPart2:FP2\|A3\[0\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A3\[0\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A3\[0\]~1\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376511038 "|FinalProject|FinalProjectPart2:FP2|A3[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A3\[1\] FinalProjectPart2:FP2\|A3\[1\]~_emulated FinalProjectPart2:FP2\|A3\[1\]~5 " "Register \"FinalProjectPart2:FP2\|A3\[1\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A3\[1\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A3\[1\]~5\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376511038 "|FinalProject|FinalProjectPart2:FP2|A3[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A3\[2\] FinalProjectPart2:FP2\|A3\[2\]~_emulated FinalProjectPart2:FP2\|A3\[2\]~9 " "Register \"FinalProjectPart2:FP2\|A3\[2\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A3\[2\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A3\[2\]~9\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376511038 "|FinalProject|FinalProjectPart2:FP2|A3[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FinalProjectPart2:FP2\|A3\[3\] FinalProjectPart2:FP2\|A3\[3\]~_emulated FinalProjectPart2:FP2\|A3\[3\]~13 " "Register \"FinalProjectPart2:FP2\|A3\[3\]\" is converted into an equivalent circuit using register \"FinalProjectPart2:FP2\|A3\[3\]~_emulated\" and latch \"FinalProjectPart2:FP2\|A3\[3\]~13\"" {  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672376511038 "|FinalProject|FinalProjectPart2:FP2|A3[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1672376511038 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672376511879 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1672376518612 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672376518949 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672376518949 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "423 " "Implemented 423 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672376519060 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672376519060 ""} { "Info" "ICUT_CUT_TM_LCELLS" "365 " "Implemented 365 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672376519060 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672376519060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4913 " "Peak virtual memory: 4913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672376519098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 13:01:59 2022 " "Processing ended: Fri Dec 30 13:01:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672376519098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672376519098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672376519098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672376519098 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1672376522791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672376522807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 13:02:00 2022 " "Processing started: Fri Dec 30 13:02:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672376522807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1672376522807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1672376522807 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1672376523123 ""}
{ "Info" "0" "" "Project  = FinalProject" {  } {  } 0 0 "Project  = FinalProject" 0 0 "Fitter" 0 0 1672376523123 ""}
{ "Info" "0" "" "Revision = FinalProject" {  } {  } 0 0 "Revision = FinalProject" 0 0 "Fitter" 0 0 1672376523123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1672376523464 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1672376523464 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinalProject 5CEFA4F23C7 " "Selected device 5CEFA4F23C7 for design \"FinalProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1672376523477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672376523573 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672376523573 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1672376524158 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1672376524211 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1672376524797 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1672376530939 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 60 global CLKCTRL_G6 " "clock~inputCLKENA0 with 60 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1672376531119 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "checkButt~inputCLKENA0 39 global CLKCTRL_G4 " "checkButt~inputCLKENA0 with 39 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1672376531119 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1672376531119 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1672376531119 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver checkButt~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver checkButt~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad checkButt PIN_W9 " "Refclk input I/O pad checkButt is placed onto PIN_W9" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1672376531119 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1672376531119 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1672376531119 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672376531119 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1672376531119 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672376531119 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672376531135 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1672376531135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1672376531135 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1672376531135 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1672376532236 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1672376532237 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1672376532238 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A3~34\|combout " "Node \"FP2\|A3~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532242 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3\[2\]~10\|datad " "Node \"FP2\|A3\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532242 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3\[2\]~10\|combout " "Node \"FP2\|A3\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532242 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3~34\|datae " "Node \"FP2\|A3~34\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532242 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1672376532242 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A3~33\|combout " "Node \"FP2\|A3~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3\[1\]~6\|datad " "Node \"FP2\|A3\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3\[1\]~6\|combout " "Node \"FP2\|A3\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3~33\|datae " "Node \"FP2\|A3~33\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1672376532244 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A2~30\|combout " "Node \"FP2\|A2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2\[2\]~10\|datad " "Node \"FP2\|A2\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2\[2\]~10\|combout " "Node \"FP2\|A2\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2~30\|datae " "Node \"FP2\|A2~30\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1672376532244 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A2~29\|combout " "Node \"FP2\|A2~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2\[1\]~6\|datad " "Node \"FP2\|A2\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2\[1\]~6\|combout " "Node \"FP2\|A2\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2~29\|datae " "Node \"FP2\|A2~29\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1672376532244 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A2~28\|combout " "Node \"FP2\|A2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2\[0\]~2\|datad " "Node \"FP2\|A2\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2\[0\]~2\|combout " "Node \"FP2\|A2\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2~28\|datae " "Node \"FP2\|A2~28\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1672376532244 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A3~32\|combout " "Node \"FP2\|A3~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3\[0\]~2\|datad " "Node \"FP2\|A3\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3\[0\]~2\|combout " "Node \"FP2\|A3\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3~32\|datae " "Node \"FP2\|A3~32\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532244 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1672376532244 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A3~31\|combout " "Node \"FP2\|A3~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3\[3\]~14\|datad " "Node \"FP2\|A3\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3\[3\]~14\|combout " "Node \"FP2\|A3\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3~31\|datae " "Node \"FP2\|A3~31\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1672376532245 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A2~27\|combout " "Node \"FP2\|A2~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2\[3\]~14\|datad " "Node \"FP2\|A2\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2\[3\]~14\|combout " "Node \"FP2\|A2\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2~27\|datae " "Node \"FP2\|A2~27\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1672376532245 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A1\[3\]~14\|combout " "Node \"FP2\|A1\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1~28\|datae " "Node \"FP2\|A1~28\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1~28\|combout " "Node \"FP2\|A1~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1\[3\]~14\|datad " "Node \"FP2\|A1\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1672376532245 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A1\[2\]~10\|combout " "Node \"FP2\|A1\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1~31\|datae " "Node \"FP2\|A1~31\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1~31\|combout " "Node \"FP2\|A1~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1\[2\]~10\|datad " "Node \"FP2\|A1\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1672376532245 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A1\[0\]~2\|combout " "Node \"FP2\|A1\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1~29\|datae " "Node \"FP2\|A1~29\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1~29\|combout " "Node \"FP2\|A1~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1\[0\]~2\|datad " "Node \"FP2\|A1\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1672376532245 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A1\[1\]~6\|combout " "Node \"FP2\|A1\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1~30\|datae " "Node \"FP2\|A1~30\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1~30\|combout " "Node \"FP2\|A1~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1\[1\]~6\|datad " "Node \"FP2\|A1\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376532245 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1672376532245 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1672376532245 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1672376532245 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1672376532245 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1672376532344 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1672376532344 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1672376532344 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672376532460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1672376535501 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1672376535985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672376544222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1672376557888 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1672376560950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672376560950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1672376563040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Verilog/FinalProject/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1672376567873 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1672376567873 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1672376584049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1672376590408 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1672376590408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672376590408 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.56 " "Total time spent on timing analysis during the Fitter is 3.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1672376593718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672376593749 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672376594740 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672376594740 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672376596914 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672376606220 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog/FinalProject/output_files/FinalProject.fit.smsg " "Generated suppressed messages file C:/Verilog/FinalProject/output_files/FinalProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1672376606740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 67 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7623 " "Peak virtual memory: 7623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672376608077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 13:03:28 2022 " "Processing ended: Fri Dec 30 13:03:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672376608077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672376608077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:58 " "Total CPU time (on all processors): 00:04:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672376608077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1672376608077 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1672376611578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672376611594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 13:03:29 2022 " "Processing started: Fri Dec 30 13:03:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672376611594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1672376611594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1672376611594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1672376613121 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1672376618378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672376619596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 13:03:39 2022 " "Processing ended: Fri Dec 30 13:03:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672376619596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672376619596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672376619596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1672376619596 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1672376620297 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1672376623289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672376623289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 13:03:40 2022 " "Processing started: Fri Dec 30 13:03:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672376623289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1672376623289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalProject -c FinalProject " "Command: quartus_sta FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1672376623289 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1672376623627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1672376625409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1672376625409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376625469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376625469 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1672376626035 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1672376626164 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376626164 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name startButt startButt " "create_clock -period 1.000 -name startButt startButt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name checkButt checkButt " "create_clock -period 1.000 -name checkButt checkButt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_dot_matrix:div_clk\|clk_div_dot_matrix clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " "create_clock -period 1.000 -name clk_div_dot_matrix:div_clk\|clk_div_dot_matrix clk_div_dot_matrix:div_clk\|clk_div_dot_matrix" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672376626164 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672376626164 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A3~34\|combout " "Node \"FP2\|A3~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3\[2\]~10\|datad " "Node \"FP2\|A3\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3\[2\]~10\|combout " "Node \"FP2\|A3\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3~34\|datad " "Node \"FP2\|A3~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672376626164 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A3~33\|combout " "Node \"FP2\|A3~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3\[1\]~6\|datac " "Node \"FP2\|A3\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3\[1\]~6\|combout " "Node \"FP2\|A3\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3~33\|datad " "Node \"FP2\|A3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672376626164 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A3~32\|combout " "Node \"FP2\|A3~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3\[0\]~2\|datac " "Node \"FP2\|A3\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3\[0\]~2\|combout " "Node \"FP2\|A3\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3~32\|datac " "Node \"FP2\|A3~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672376626164 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A3~31\|combout " "Node \"FP2\|A3~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3\[3\]~14\|datad " "Node \"FP2\|A3\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3\[3\]~14\|combout " "Node \"FP2\|A3\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A3~31\|datad " "Node \"FP2\|A3~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672376626164 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A2~27\|combout " "Node \"FP2\|A2~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2\[3\]~14\|datac " "Node \"FP2\|A2\[3\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2\[3\]~14\|combout " "Node \"FP2\|A2\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2~27\|datad " "Node \"FP2\|A2~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672376626164 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A2~30\|combout " "Node \"FP2\|A2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2\[2\]~10\|datad " "Node \"FP2\|A2\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2\[2\]~10\|combout " "Node \"FP2\|A2\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2~30\|datad " "Node \"FP2\|A2~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672376626164 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A2~29\|combout " "Node \"FP2\|A2~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2\[1\]~6\|datad " "Node \"FP2\|A2\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2\[1\]~6\|combout " "Node \"FP2\|A2\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2~29\|datad " "Node \"FP2\|A2~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672376626164 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A2~28\|combout " "Node \"FP2\|A2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2\[0\]~2\|datad " "Node \"FP2\|A2\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2\[0\]~2\|combout " "Node \"FP2\|A2\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A2~28\|datac " "Node \"FP2\|A2~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672376626164 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A1\[1\]~6\|combout " "Node \"FP2\|A1\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1~30\|datad " "Node \"FP2\|A1~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1~30\|combout " "Node \"FP2\|A1~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1\[1\]~6\|datac " "Node \"FP2\|A1\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672376626164 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A1\[0\]~2\|combout " "Node \"FP2\|A1\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1~29\|dataa " "Node \"FP2\|A1~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1~29\|combout " "Node \"FP2\|A1~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1\[0\]~2\|datad " "Node \"FP2\|A1\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672376626164 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A1\[2\]~10\|combout " "Node \"FP2\|A1\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1~31\|datad " "Node \"FP2\|A1~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1~31\|combout " "Node \"FP2\|A1~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1\[2\]~10\|datad " "Node \"FP2\|A1\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672376626164 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "FP2\|A1\[3\]~14\|combout " "Node \"FP2\|A1\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1~28\|datac " "Node \"FP2\|A1~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1~28\|combout " "Node \"FP2\|A1~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""} { "Warning" "WSTA_SCC_NODE" "FP2\|A1\[3\]~14\|datad " "Node \"FP2\|A1\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1672376626164 ""}  } { { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 52 -1 0 } } { "FinalProjectPart2.v" "" { Text "C:/Verilog/FinalProject/FinalProjectPart2.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1672376626164 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1672376626179 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672376626179 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1672376626179 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1672376626195 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672376626264 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672376626264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.545 " "Worst-case setup slack is -11.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.545            -115.679 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "  -11.545            -115.679 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.649            -201.319 checkButt  " "  -10.649            -201.319 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.658            -264.441 clock  " "   -8.658            -264.441 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.832            -121.978 startButt  " "   -6.832            -121.978 startButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376626264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.621 " "Worst-case hold slack is -2.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.621             -14.627 checkButt  " "   -2.621             -14.627 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.759              -1.491 startButt  " "   -0.759              -1.491 startButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061              -0.061 clock  " "   -0.061              -0.061 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.690               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "    0.690               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376626279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.671 " "Worst-case recovery slack is -5.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.671             -57.884 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "   -5.671             -57.884 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.630            -136.470 checkButt  " "   -3.630            -136.470 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.150             -36.982 clock  " "   -3.150             -36.982 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376626311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.865 " "Worst-case removal slack is -0.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.865             -28.132 checkButt  " "   -0.865             -28.132 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.276               0.000 clock  " "    1.276               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "    1.513               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376626311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -47.409 clock  " "   -0.538             -47.409 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -32.959 checkButt  " "   -0.538             -32.959 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -16.598 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "   -0.538             -16.598 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097              -0.292 startButt  " "   -0.097              -0.292 startButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376626326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376626326 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1672376626348 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1672376626411 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1672376629615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672376629863 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672376629878 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672376629878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.608 " "Worst-case setup slack is -11.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.608            -116.482 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "  -11.608            -116.482 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.567            -194.120 checkButt  " "  -10.567            -194.120 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.410            -256.356 clock  " "   -8.410            -256.356 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.746            -123.787 startButt  " "   -6.746            -123.787 startButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376629893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.593 " "Worst-case hold slack is -2.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.593             -15.018 checkButt  " "   -2.593             -15.018 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.642              -0.985 startButt  " "   -0.642              -0.985 startButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.339              -0.339 clock  " "   -0.339              -0.339 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "    0.629               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376629900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.556 " "Worst-case recovery slack is -5.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.556             -57.559 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "   -5.556             -57.559 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.336            -125.930 checkButt  " "   -3.336            -125.930 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.825             -33.085 clock  " "   -2.825             -33.085 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376629916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.044 " "Worst-case removal slack is -1.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.044             -34.854 checkButt  " "   -1.044             -34.854 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.973               0.000 clock  " "    0.973               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.522               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "    1.522               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376629916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -48.552 clock  " "   -0.538             -48.552 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -32.614 checkButt  " "   -0.538             -32.614 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -16.625 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "   -0.538             -16.625 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108              -0.416 startButt  " "   -0.108              -0.416 startButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376629931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376629931 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1672376629962 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1672376630494 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1672376632089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672376632280 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672376632297 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672376632297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.875 " "Worst-case setup slack is -5.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.875             -57.350 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "   -5.875             -57.350 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.065             -82.052 checkButt  " "   -5.065             -82.052 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.034            -122.104 clock  " "   -4.034            -122.104 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.868             -47.469 startButt  " "   -2.868             -47.469 startButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376632390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.358 " "Worst-case hold slack is -1.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.358              -7.757 checkButt  " "   -1.358              -7.757 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.387              -0.655 clock  " "   -0.387              -0.655 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.356              -0.671 startButt  " "   -0.356              -0.671 startButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "    0.320               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376632390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.431 " "Worst-case recovery slack is -3.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.431             -34.872 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "   -3.431             -34.872 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.666             -19.305 clock  " "   -1.666             -19.305 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.504             -55.709 checkButt  " "   -1.504             -55.709 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376632406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.317 " "Worst-case removal slack is -0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317              -8.142 checkButt  " "   -0.317              -8.142 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 clock  " "    0.342               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "    0.546               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376632406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.400 " "Worst-case minimum pulse width slack is -0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.400              -6.115 clock  " "   -0.400              -6.115 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281              -8.871 startButt  " "   -0.281              -8.871 startButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268             -11.295 checkButt  " "   -0.268             -11.295 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.516 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "   -0.051              -0.516 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376632418 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1672376632434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672376632735 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672376632735 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672376632735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.583 " "Worst-case setup slack is -5.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.583             -54.073 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "   -5.583             -54.073 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.244             -68.307 checkButt  " "   -4.244             -68.307 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.547            -106.172 clock  " "   -3.547            -106.172 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.503             -41.604 startButt  " "   -2.503             -41.604 startButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376632835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.407 " "Worst-case hold slack is -1.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.407              -8.444 checkButt  " "   -1.407              -8.444 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.468              -0.965 clock  " "   -0.468              -0.965 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.308              -0.584 startButt  " "   -0.308              -0.584 startButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "    0.277               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376632881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.159 " "Worst-case recovery slack is -3.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.159             -33.110 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "   -3.159             -33.110 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.456             -16.885 clock  " "   -1.456             -16.885 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.084             -39.647 checkButt  " "   -1.084             -39.647 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376632881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.512 " "Worst-case removal slack is -0.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512             -16.698 checkButt  " "   -0.512             -16.698 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 clock  " "    0.199               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "    0.553               0.000 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376632897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.402 " "Worst-case minimum pulse width slack is -0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.402              -6.198 clock  " "   -0.402              -6.198 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.276             -11.574 checkButt  " "   -0.276             -11.574 checkButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.240              -8.345 startButt  " "   -0.240              -8.345 startButt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -0.020 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix  " "   -0.006              -0.020 clk_div_dot_matrix:div_clk\|clk_div_dot_matrix " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672376632897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672376632897 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1672376636061 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1672376636061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 67 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5254 " "Peak virtual memory: 5254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672376636192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 13:03:56 2022 " "Processing ended: Fri Dec 30 13:03:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672376636192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672376636192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672376636192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1672376636192 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1672376639629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672376639639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 13:03:57 2022 " "Processing started: Fri Dec 30 13:03:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672376639639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1672376639639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1672376639639 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1672376641815 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1672376641882 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject.vo C:/Verilog/FinalProject/simulation/modelsim/ simulation " "Generated file FinalProject.vo in folder \"C:/Verilog/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1672376642271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672376642445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 13:04:02 2022 " "Processing ended: Fri Dec 30 13:04:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672376642445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672376642445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672376642445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1672376642445 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 158 s " "Quartus Prime Full Compilation was successful. 0 errors, 158 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1672376643187 ""}
