Analysis & Synthesis report for Janus
Sat Apr 11 19:02:00 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. State Machine - |Janus|IQ_state
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Source assignments for counter1:counter1|lpm_counter:lpm_counter_component
 11. Source assignments for counter2:counter2|lpm_counter:lpm_counter_component
 12. Parameter Settings for User Entity Instance: counter1:counter1|lpm_counter:lpm_counter_component
 13. Parameter Settings for User Entity Instance: counter2:counter2|lpm_counter:lpm_counter_component
 14. Port Connectivity Checks: "counter2:counter2"
 15. Port Connectivity Checks: "counter1:counter1"
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Sat Apr 11 19:02:00 2009   ;
; Quartus II Version          ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name               ; Janus                                   ;
; Top-level Entity Name       ; Janus                                   ;
; Family                      ; MAX II                                  ;
; Total logic elements        ; 196                                     ;
; Total pins                  ; 46                                      ;
; Total virtual pins          ; 0                                       ;
; UFM blocks                  ; 0 / 1 ( 0 % )                           ;
+-----------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EPM240T100C5       ;                    ;
; Top-level entity name                                          ; Janus              ; Janus              ;
; Family name                                                    ; MAX II             ; Stratix            ;
; Power-Up Don't Care                                            ; Off                ; On                 ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Maximum Number of M512 Memory Blocks                           ; -1                 ; -1                 ;
; Maximum Number of M4K/M9K Memory Blocks                        ; -1                 ; -1                 ;
; Maximum Number of M-RAM/M144K Memory Blocks                    ; -1                 ; -1                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------+
; counter2.v                       ; yes             ; User Wizard-Generated File         ; C:/HPSDR/trunk/Janus-CPLDV3/counter2.v                               ;
; counter1.v                       ; yes             ; User Wizard-Generated File         ; C:/HPSDR/trunk/Janus-CPLDV3/counter1.v                               ;
; pfd.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/HPSDR/trunk/Janus-CPLDV3/pfd.bdf                                  ;
; Janus.v                          ; yes             ; User Verilog HDL File              ; C:/HPSDR/trunk/Janus-CPLDV3/Janus.v                                  ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_constant.inc        ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.inc         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter.inc   ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.inc   ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc           ;
; db/cntr_45j.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_45j.tdf                          ;
; db/cmpr_e0c.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/HPSDR/trunk/Janus-CPLDV3/db/cmpr_e0c.tdf                          ;
; db/cntr_c5j.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/HPSDR/trunk/Janus-CPLDV3/db/cntr_c5j.tdf                          ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Total logic elements                        ; 196       ;
;     -- Combinational with no register       ; 30        ;
;     -- Register only                        ; 64        ;
;     -- Combinational with a register        ; 102       ;
;                                             ;           ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 60        ;
;     -- 3 input functions                    ; 33        ;
;     -- 2 input functions                    ; 26        ;
;     -- 1 input functions                    ; 11        ;
;     -- 0 input functions                    ; 2         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 144       ;
;     -- arithmetic mode                      ; 52        ;
;     -- qfbk mode                            ; 0         ;
;     -- register cascade mode                ; 0         ;
;     -- synchronous clear/load mode          ; 21        ;
;     -- asynchronous clear/load mode         ; 3         ;
;                                             ;           ;
; Total registers                             ; 166       ;
; Total logic cells in carry chains           ; 56        ;
; I/O pins                                    ; 46        ;
; Maximum fan-out node                        ; CLK_48MHZ ;
; Maximum fan-out                             ; 66        ;
; Total fan-out                               ; 700       ;
; Average fan-out                             ; 2.89      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                               ; Library Name ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------+--------------+
; |Janus                                    ; 196 (163)   ; 166          ; 0          ; 46   ; 0            ; 30 (21)      ; 64 (62)           ; 102 (80)         ; 56 (34)         ; 0 (0)      ; |Janus                                                                                            ; work         ;
;    |counter1:counter1|                    ; 14 (0)      ; 10           ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 10 (0)           ; 11 (0)          ; 0 (0)      ; |Janus|counter1:counter1                                                                          ; work         ;
;       |lpm_counter:lpm_counter_component| ; 14 (0)      ; 10           ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 10 (0)           ; 11 (0)          ; 0 (0)      ; |Janus|counter1:counter1|lpm_counter:lpm_counter_component                                        ; work         ;
;          |cntr_45j:auto_generated|        ; 14 (11)     ; 10           ; 0          ; 0    ; 0            ; 4 (1)        ; 0 (0)             ; 10 (10)          ; 11 (11)         ; 0 (0)      ; |Janus|counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated                ; work         ;
;             |cmpr_e0c:cmpr1|              ; 3 (3)       ; 0            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Janus|counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1 ; work         ;
;    |counter2:counter2|                    ; 14 (0)      ; 10           ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 10 (0)           ; 11 (0)          ; 0 (0)      ; |Janus|counter2:counter2                                                                          ; work         ;
;       |lpm_counter:lpm_counter_component| ; 14 (0)      ; 10           ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 10 (0)           ; 11 (0)          ; 0 (0)      ; |Janus|counter2:counter2|lpm_counter:lpm_counter_component                                        ; work         ;
;          |cntr_c5j:auto_generated|        ; 14 (11)     ; 10           ; 0          ; 0    ; 0            ; 4 (1)        ; 0 (0)             ; 10 (10)          ; 11 (11)         ; 0 (0)      ; |Janus|counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated                ; work         ;
;             |cmpr_e0c:cmpr1|              ; 3 (3)       ; 0            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Janus|counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated|cmpr_e0c:cmpr1 ; work         ;
;    |pfd:Janus_pfd|                        ; 5 (5)       ; 4            ; 0          ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |Janus|pfd:Janus_pfd                                                                              ; work         ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |Janus|IQ_state                                                         ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; IQ_state.011 ; IQ_state.010 ; IQ_state.001 ; IQ_state.000 ; IQ_state.100 ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; IQ_state.000 ; 0            ; 0            ; 0            ; 0            ; 0            ;
; IQ_state.001 ; 0            ; 0            ; 1            ; 1            ; 0            ;
; IQ_state.010 ; 0            ; 1            ; 0            ; 1            ; 0            ;
; IQ_state.011 ; 1            ; 0            ; 0            ; 1            ; 0            ;
; IQ_state.100 ; 0            ; 0            ; 0            ; 1            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; IQ_state~5                            ; Lost fanout        ;
; IQ_state~6                            ; Lost fanout        ;
; Total Number of Removed Registers = 2 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 166   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 2     ;
; Number of registers using Asynchronous Load  ; 1     ;
; Number of registers using Clock Enable       ; 4     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------+
; Source assignments for counter1:counter1|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+---------------------------------+
; Assignment                ; Value ; From ; To                              ;
+---------------------------+-------+------+---------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                               ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                               ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                               ;
+---------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for counter2:counter2|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+---------------------------------+
; Assignment                ; Value ; From ; To                              ;
+---------------------------+-------+------+---------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                               ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                               ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                               ;
+---------------------------+-------+------+---------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter1:counter1|lpm_counter:lpm_counter_component ;
+------------------------+-------------+-----------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                      ;
+------------------------+-------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                            ;
; LPM_WIDTH              ; 10          ; Signed Integer                                            ;
; LPM_DIRECTION          ; UP          ; Untyped                                                   ;
; LPM_MODULUS            ; 625         ; Signed Integer                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                   ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                   ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                   ;
; DEVICE_FAMILY          ; MAX II      ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                        ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                        ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                   ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                   ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                   ;
; CBXI_PARAMETER         ; cntr_45j    ; Untyped                                                   ;
+------------------------+-------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter2:counter2|lpm_counter:lpm_counter_component ;
+------------------------+-------------+-----------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                      ;
+------------------------+-------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                            ;
; LPM_WIDTH              ; 10          ; Signed Integer                                            ;
; LPM_DIRECTION          ; UP          ; Untyped                                                   ;
; LPM_MODULUS            ; 768         ; Signed Integer                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                   ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                   ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                   ;
; DEVICE_FAMILY          ; MAX II      ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                        ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                        ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                   ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                   ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                   ;
; CBXI_PARAMETER         ; cntr_c5j    ; Untyped                                                   ;
+------------------------+-------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter2:counter2"                                                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter1:counter1"                                                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sat Apr 11 19:01:58 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Janus -c Janus
Info: Found 1 design units, including 1 entities, in source file NWire_rcv.v
    Info: Found entity 1: NWire_rcv
Info: Found 1 design units, including 1 entities, in source file counter2.v
    Info: Found entity 1: counter2
Info: Found 1 design units, including 1 entities, in source file counter1.v
    Info: Found entity 1: counter1
Info: Found 1 design units, including 1 entities, in source file pfd.bdf
    Info: Found entity 1: pfd
Info: Found 1 design units, including 1 entities, in source file Janus.v
    Info: Found entity 1: Janus
Info: Elaborating entity "Janus" for the top level hierarchy
Info: Elaborating entity "counter1" for hierarchy "counter1:counter1"
Info: Elaborating entity "lpm_counter" for hierarchy "counter1:counter1|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "counter1:counter1|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "counter1:counter1|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_modulus" = "625"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "10"
Info: Found 1 design units, including 1 entities, in source file db/cntr_45j.tdf
    Info: Found entity 1: cntr_45j
Info: Elaborating entity "cntr_45j" for hierarchy "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_e0c.tdf
    Info: Found entity 1: cmpr_e0c
Info: Elaborating entity "cmpr_e0c" for hierarchy "counter1:counter1|lpm_counter:lpm_counter_component|cntr_45j:auto_generated|cmpr_e0c:cmpr1"
Info: Elaborating entity "counter2" for hierarchy "counter2:counter2"
Info: Elaborating entity "lpm_counter" for hierarchy "counter2:counter2|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "counter2:counter2|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "counter2:counter2|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_modulus" = "768"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "10"
Info: Found 1 design units, including 1 entities, in source file db/cntr_c5j.tdf
    Info: Found entity 1: cntr_c5j
Info: Elaborating entity "cntr_c5j" for hierarchy "counter2:counter2|lpm_counter:lpm_counter_component|cntr_c5j:auto_generated"
Info: Elaborating entity "pfd" for hierarchy "pfd:Janus_pfd"
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "CMODE" is stuck at GND
    Warning (13410): Pin "EXP4" is stuck at GND
    Warning (13410): Pin "HPF" is stuck at VCC
    Warning (13410): Pin "nCS" is stuck at GND
    Warning (13410): Pin "SMODE1" is stuck at GND
    Warning (13410): Pin "SMODE2" is stuck at VCC
    Warning (13410): Pin "ZCAL" is stuck at VCC
Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info: Register "IQ_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "IQ_state~6" lost all its fanouts during netlist optimizations.
Warning: Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CAL"
    Warning (15610): No output dependent on input pin "FSYNC"
    Warning (15610): No output dependent on input pin "SSCK"
    Warning (15610): No output dependent on input pin "MOSI"
Info: Implemented 242 device resources after synthesis - the final resource count might be different
    Info: Implemented 19 input pins
    Info: Implemented 26 output pins
    Info: Implemented 1 bidirectional pins
    Info: Implemented 196 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Sat Apr 11 19:02:00 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


