INFO: [VRFC 10-163] Analyzing VHDL file "D:/.GitHub/ECE-351-Project/Signal Generator/Signal Generator.gen/sources_1/ip/dsp_macro_0/sim/dsp_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dsp_macro_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/.GitHub/ECE-351-Project/Signal Generator/Signal Generator.gen/sources_1/ip/c_accum_1/sim/c_accum_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_accum_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/.GitHub/ECE-351-Project/Signal Generator/Signal Generator.gen/sources_1/ip/c_accum_0/sim/c_accum_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_accum_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/.GitHub/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/new/Phase Accumulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'phase_accumulator'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/.GitHub/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/new/phase_accumulator_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'phase_accumulator_2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/.GitHub/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/new/phase_for_Diego.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Phase_accumulator_for_diego_ref'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/.GitHub/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/new/testDDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testDDS'
