;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -0, 8
	ADD #270, <1
	JMP <0, 90
	JMP <0, 90
	MOV -7, <-20
	SUB #0, 80
	JMP -0, 8
	SUB -37, <-20
	SUB -37, <-20
	JMN -1, @-20
	SUB #0, -33
	SUB 0, 90
	JMN 0, 900
	SUB @121, 106
	ADD 0, 900
	SUB #0, 80
	MOV -1, <-26
	MOV 20, @12
	MOV @121, 106
	SUB @127, 107
	MOV @121, 106
	JMP 0, 80
	ADD @127, 106
	JMP @72, #200
	SUB -1, <-26
	DJN 0, 900
	JMN 0, 900
	JMP -1, @-26
	JMN 0, 900
	MOV @121, 106
	SUB @-127, 100
	SPL 0, 806
	MOV -7, <-20
	ADD 0, @0
	MOV -7, <-20
	JMP @72, #200
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	SUB #72, @200
	SPL 0, <332
	CMP -207, <-120
