{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651262257495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651262257496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 14:57:37 2022 " "Processing started: Fri Apr 29 14:57:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651262257496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262257496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trisc2 -c trisc2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off trisc2 -c trisc2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262257496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651262258068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651262258068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/fabehav/fabehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/fabehav/fabehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "../FAbehav/FAbehav.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/FAbehav/FAbehav.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262268339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/twotoone/twotoone.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/twotoone/twotoone.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoToOne " "Found entity 1: twoToOne" {  } { { "../twoToOne/twoToOne.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoToOne/twoToOne.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262268342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/twocompaddsub/twocompaddsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/twocompaddsub/twocompaddsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoCompAddSub " "Found entity 1: twoCompAddSub" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262268344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/twocomp/twocomp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/twocomp/twocomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoComp " "Found entity 1: twoComp" {  } { { "../twoComp/twoComp.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoComp/twoComp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262268347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/accumulator/accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/accumulator/accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "../accumulator/accumulator.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262268349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262268351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/controller/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262268354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/controllertester/controllertester.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/controllertester/controllertester.v" { { "Info" "ISGN_ENTITY_NAME" "1 controllerTester " "Found entity 1: controllerTester" {  } { { "../controllerTester/controllerTester.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262268356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268356 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "binaryCounter.v(7) " "Verilog HDL information at binaryCounter.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651262268359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/binarycounter/binarycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/binarycounter/binarycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryCounter " "Found entity 1: binaryCounter" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262268359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/pinpout/pinpout.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/pinpout/pinpout.v" { { "Info" "ISGN_ENTITY_NAME" "1 pInPOut " "Found entity 1: pInPOut" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262268362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/instructiondecoder/instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/instructiondecoder/instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecoder " "Found entity 1: instructionDecoder" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262268364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/ramtestercode/binary2seven/binary2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/binary2seven/binary2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "../RAMtesterCode/binary2seven/binary2seven.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/binary2seven/binary2seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262268367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/ramtestercode/binup/binup.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/binup/binup.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinUp " "Found entity 1: BinUp" {  } { { "../RAMtesterCode/BinUp/BinUp.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/BinUp/BinUp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262268369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/ramtestercode/lab11ram/lab11ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/lab11ram/lab11ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab11RAM " "Found entity 1: Lab11RAM" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262268372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shore/desktop/digitallogicverilog/ramtestercode/onofftoggle/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/onofftoggle/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "../RAMtesterCode/OnOffToggle/OnOffToggle.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/OnOffToggle/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262268375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trisc2.v 1 1 " "Found 1 design units, including 1 entities, in source file trisc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 trisc2 " "Found entity 1: trisc2" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262268377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268377 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(10) " "Verilog HDL Instantiation warning at twoCompAddSub.v(10): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262268378 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(11) " "Verilog HDL Instantiation warning at twoCompAddSub.v(11): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262268378 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(12) " "Verilog HDL Instantiation warning at twoCompAddSub.v(12): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262268378 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(13) " "Verilog HDL Instantiation warning at twoCompAddSub.v(13): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262268378 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "accumulator.v(9) " "Verilog HDL Instantiation warning at accumulator.v(9): instance has no name" {  } { { "../accumulator/accumulator.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262268379 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "accumulator.v(10) " "Verilog HDL Instantiation warning at accumulator.v(10): instance has no name" {  } { { "../accumulator/accumulator.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262268379 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(12) " "Verilog HDL Instantiation warning at alu.v(12): instance has no name" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262268379 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(19) " "Verilog HDL Instantiation warning at alu.v(19): instance has no name" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262268379 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controllerTester.v(6) " "Verilog HDL Instantiation warning at controllerTester.v(6): instance has no name" {  } { { "../controllerTester/controllerTester.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262268380 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controllerTester.v(8) " "Verilog HDL Instantiation warning at controllerTester.v(8): instance has no name" {  } { { "../controllerTester/controllerTester.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262268380 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(138) " "Verilog HDL Instantiation warning at trisc2.v(138): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 138 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262268381 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(139) " "Verilog HDL Instantiation warning at trisc2.v(139): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 139 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262268381 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(141) " "Verilog HDL Instantiation warning at trisc2.v(141): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 141 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262268381 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(142) " "Verilog HDL Instantiation warning at trisc2.v(142): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 142 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262268382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(143) " "Verilog HDL Instantiation warning at trisc2.v(143): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 143 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262268382 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(144) " "Verilog HDL Instantiation warning at trisc2.v(144): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 144 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651262268382 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trisc2 " "Elaborating entity \"trisc2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651262268447 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accToAlu trisc2.v(50) " "Verilog HDL or VHDL warning at trisc2.v(50): object \"accToAlu\" assigned a value but never read" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651262268448 "|trisc2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MDI\[7..4\] 0 trisc2.v(14) " "Net \"MDI\[7..4\]\" at trisc2.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651262268448 "|trisc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle OnOffToggle:DivideX2 " "Elaborating entity \"OnOffToggle\" for hierarchy \"OnOffToggle:DivideX2\"" {  } { { "trisc2.v" "DivideX2" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262268450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinUp BinUp:AddressGen " "Elaborating entity \"BinUp\" for hierarchy \"BinUp:AddressGen\"" {  } { { "trisc2.v" "AddressGen" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262268452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab11RAM Lab11RAM:RAM " "Elaborating entity \"Lab11RAM\" for hierarchy \"Lab11RAM:RAM\"" {  } { { "trisc2.v" "RAM" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262268453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab11RAM:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Lab11RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "altsyncram_component" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262268524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab11RAM:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Lab11RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262268526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab11RAM:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Lab11RAM:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262268526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262268526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262268526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262268526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262268526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262268526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262268526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262268526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262268526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262268526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262268526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262268526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262268526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651262268526 ""}  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651262268526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ene1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ene1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ene1 " "Found entity 1: altsyncram_ene1" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651262268590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ene1 Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated " "Elaborating entity \"altsyncram_ene1\" for hierarchy \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262268590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pInPOut pInPOut:IR " "Elaborating entity \"pInPOut\" for hierarchy \"pInPOut:IR\"" {  } { { "trisc2.v" "IR" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262268594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controllerTester controllerTester:controllerTester_inst " "Elaborating entity \"controllerTester\" for hierarchy \"controllerTester:controllerTester_inst\"" {  } { { "trisc2.v" "controllerTester_inst" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262268595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionDecoder controllerTester:controllerTester_inst\|instructionDecoder:comb_3 " "Elaborating entity \"instructionDecoder\" for hierarchy \"controllerTester:controllerTester_inst\|instructionDecoder:comb_3\"" {  } { { "../controllerTester/controllerTester.v" "comb_3" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262268597 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "instructionDecoder.v(5) " "Verilog HDL Case Statement warning at instructionDecoder.v(5): incomplete case statement has no default case item" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651262268598 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262268598 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262268598 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262268598 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262268598 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262268598 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262268598 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262268598 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"h\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262268598 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262268598 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262268598 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262268599 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k instructionDecoder.v(4) " "Inferred latch for \"k\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268599 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j instructionDecoder.v(4) " "Inferred latch for \"j\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268599 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i instructionDecoder.v(4) " "Inferred latch for \"i\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268599 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h instructionDecoder.v(4) " "Inferred latch for \"h\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268599 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g instructionDecoder.v(4) " "Inferred latch for \"g\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268599 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f instructionDecoder.v(4) " "Inferred latch for \"f\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268599 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e instructionDecoder.v(4) " "Inferred latch for \"e\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268599 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d instructionDecoder.v(4) " "Inferred latch for \"d\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268599 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c instructionDecoder.v(4) " "Inferred latch for \"c\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268599 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b instructionDecoder.v(4) " "Inferred latch for \"b\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268599 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a instructionDecoder.v(4) " "Inferred latch for \"a\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268599 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controllerTester:controllerTester_inst\|controller:comb_4 " "Elaborating entity \"controller\" for hierarchy \"controllerTester:controllerTester_inst\|controller:comb_4\"" {  } { { "../controllerTester/controllerTester.v" "comb_4" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262268600 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate controller.v(15) " "Verilog HDL Always Construct warning at controller.v(15): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651262268607 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.V controller.v(15) " "Inferred latch for \"nextstate.V\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268610 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.U controller.v(15) " "Inferred latch for \"nextstate.U\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268610 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.T controller.v(15) " "Inferred latch for \"nextstate.T\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268610 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S controller.v(15) " "Inferred latch for \"nextstate.S\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268610 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.R controller.v(15) " "Inferred latch for \"nextstate.R\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268611 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Q controller.v(15) " "Inferred latch for \"nextstate.Q\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268611 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.P controller.v(15) " "Inferred latch for \"nextstate.P\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268611 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.O controller.v(15) " "Inferred latch for \"nextstate.O\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268611 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.N controller.v(15) " "Inferred latch for \"nextstate.N\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268611 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.M controller.v(15) " "Inferred latch for \"nextstate.M\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268611 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.L controller.v(15) " "Inferred latch for \"nextstate.L\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268612 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.K controller.v(15) " "Inferred latch for \"nextstate.K\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268612 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.J controller.v(15) " "Inferred latch for \"nextstate.J\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268612 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.I controller.v(15) " "Inferred latch for \"nextstate.I\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268612 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.H controller.v(15) " "Inferred latch for \"nextstate.H\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268612 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.G controller.v(15) " "Inferred latch for \"nextstate.G\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268612 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.F controller.v(15) " "Inferred latch for \"nextstate.F\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268612 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E controller.v(15) " "Inferred latch for \"nextstate.E\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268613 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.D controller.v(15) " "Inferred latch for \"nextstate.D\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268613 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C controller.v(15) " "Inferred latch for \"nextstate.C\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268613 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.B controller.v(15) " "Inferred latch for \"nextstate.B\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262268613 "|trisc2|controllerTester:controllerTester_inst|controller:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "trisc2.v" "alu_inst" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262268629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(15) " "Verilog HDL assignment warning at alu.v(15): truncated value with size 32 to match size of target (1)" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651262268630 "|trisc2|alu:comb_28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(16) " "Verilog HDL assignment warning at alu.v(16): truncated value with size 32 to match size of target (1)" {  } { { "../alu/alu.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651262268630 "|trisc2|alu:comb_28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoCompAddSub alu:alu_inst\|twoCompAddSub:comb_3 " "Elaborating entity \"twoCompAddSub\" for hierarchy \"alu:alu_inst\|twoCompAddSub:comb_3\"" {  } { { "../alu/alu.v" "comb_3" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262268631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav alu:alu_inst\|twoCompAddSub:comb_3\|FAbehav:comb_4 " "Elaborating entity \"FAbehav\" for hierarchy \"alu:alu_inst\|twoCompAddSub:comb_3\|FAbehav:comb_4\"" {  } { { "../twoCompAddSub/twoCompAddSub.v" "comb_4" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262268633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoComp alu:alu_inst\|twoComp:comb_26 " "Elaborating entity \"twoComp\" for hierarchy \"alu:alu_inst\|twoComp:comb_26\"" {  } { { "../alu/alu.v" "comb_26" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/alu/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262268637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:accumulator_inst " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:accumulator_inst\"" {  } { { "trisc2.v" "accumulator_inst" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262268639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoToOne accumulator:accumulator_inst\|twoToOne:comb_3 " "Elaborating entity \"twoToOne\" for hierarchy \"accumulator:accumulator_inst\|twoToOne:comb_3\"" {  } { { "../accumulator/accumulator.v" "comb_3" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262268641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryCounter accumulator:accumulator_inst\|binaryCounter:comb_4 " "Elaborating entity \"binaryCounter\" for hierarchy \"accumulator:accumulator_inst\|binaryCounter:comb_4\"" {  } { { "../accumulator/accumulator.v" "comb_4" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262268643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryCounter.v(13) " "Verilog HDL assignment warning at binaryCounter.v(13): truncated value with size 32 to match size of target (4)" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651262268644 "|trisc2|accumulator:accumulator_inst|binaryCounter:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven binary2seven:comb_42 " "Elaborating entity \"binary2seven\" for hierarchy \"binary2seven:comb_42\"" {  } { { "trisc2.v" "comb_42" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262268647 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RAMin " "Found clock multiplexer RAMin" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651262268882 "|trisc2|RAMin"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1651262268882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|h " "Latch controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|h has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pInPOut:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal pInPOut:IR\|Q\[0\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651262269260 ""}  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651262269260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|g " "Latch controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|g has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pInPOut:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal pInPOut:IR\|Q\[0\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651262269260 ""}  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651262269260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|f " "Latch controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|f has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pInPOut:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal pInPOut:IR\|Q\[0\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651262269260 ""}  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651262269260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|c " "Latch controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|c has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pInPOut:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal pInPOut:IR\|Q\[0\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651262269260 ""}  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651262269260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|b " "Latch controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pInPOut:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal pInPOut:IR\|Q\[0\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651262269260 ""}  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651262269260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|a " "Latch controllerTester:controllerTester_inst\|instructionDecoder:comb_3\|a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pInPOut:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal pInPOut:IR\|Q\[0\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651262269261 ""}  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651262269261 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCounter:binaryCounter_inst\|Q\[0\] binaryCounter:binaryCounter_inst\|Q\[0\]~_emulated binaryCounter:binaryCounter_inst\|Q\[0\]~1 " "Register \"binaryCounter:binaryCounter_inst\|Q\[0\]\" is converted into an equivalent circuit using register \"binaryCounter:binaryCounter_inst\|Q\[0\]~_emulated\" and latch \"binaryCounter:binaryCounter_inst\|Q\[0\]~1\"" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651262269263 "|trisc2|binaryCounter:binaryCounter_inst|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCounter:binaryCounter_inst\|Q\[1\] binaryCounter:binaryCounter_inst\|Q\[1\]~_emulated binaryCounter:binaryCounter_inst\|Q\[1\]~6 " "Register \"binaryCounter:binaryCounter_inst\|Q\[1\]\" is converted into an equivalent circuit using register \"binaryCounter:binaryCounter_inst\|Q\[1\]~_emulated\" and latch \"binaryCounter:binaryCounter_inst\|Q\[1\]~6\"" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651262269263 "|trisc2|binaryCounter:binaryCounter_inst|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCounter:binaryCounter_inst\|Q\[2\] binaryCounter:binaryCounter_inst\|Q\[2\]~_emulated binaryCounter:binaryCounter_inst\|Q\[2\]~11 " "Register \"binaryCounter:binaryCounter_inst\|Q\[2\]\" is converted into an equivalent circuit using register \"binaryCounter:binaryCounter_inst\|Q\[2\]~_emulated\" and latch \"binaryCounter:binaryCounter_inst\|Q\[2\]~11\"" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651262269263 "|trisc2|binaryCounter:binaryCounter_inst|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCounter:binaryCounter_inst\|Q\[3\] binaryCounter:binaryCounter_inst\|Q\[3\]~_emulated binaryCounter:binaryCounter_inst\|Q\[3\]~16 " "Register \"binaryCounter:binaryCounter_inst\|Q\[3\]\" is converted into an equivalent circuit using register \"binaryCounter:binaryCounter_inst\|Q\[3\]~_emulated\" and latch \"binaryCounter:binaryCounter_inst\|Q\[3\]~16\"" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651262269263 "|trisc2|binaryCounter:binaryCounter_inst|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\] accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\]~_emulated accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\]~1 " "Register \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\]\" is converted into an equivalent circuit using register \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\]~_emulated\" and latch \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\]~1\"" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651262269263 "|trisc2|accumulator:accumulator_inst|binaryCounter:comb_4|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[1\] accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[1\]~_emulated accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[1\]~6 " "Register \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[1\]\" is converted into an equivalent circuit using register \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[1\]~_emulated\" and latch \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[1\]~6\"" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651262269263 "|trisc2|accumulator:accumulator_inst|binaryCounter:comb_4|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[2\] accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[2\]~_emulated accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[2\]~11 " "Register \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[2\]\" is converted into an equivalent circuit using register \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[2\]~_emulated\" and latch \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[2\]~11\"" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651262269263 "|trisc2|accumulator:accumulator_inst|binaryCounter:comb_4|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\] accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]~_emulated accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]~16 " "Register \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]\" is converted into an equivalent circuit using register \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]~_emulated\" and latch \"accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]~16\"" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651262269263 "|trisc2|accumulator:accumulator_inst|binaryCounter:comb_4|Q[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1651262269263 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c12 GND " "Pin \"c12\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651262269307 "|trisc2|c12"} { "Warning" "WMLS_MLS_STUCK_PIN" "c13 GND " "Pin \"c13\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651262269307 "|trisc2|c13"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651262269307 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651262269399 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651262269848 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "OnOffToggle:DivideX2\|Mult0 " "Logic cell \"OnOffToggle:DivideX2\|Mult0\"" {  } { { "../RAMtesterCode/OnOffToggle/OnOffToggle.v" "Mult0" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/OnOffToggle/OnOffToggle.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651262269854 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1651262269854 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/output_files/trisc2.map.smsg " "Generated suppressed messages file C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/output_files/trisc2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262269900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651262270047 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651262270047 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "276 " "Implemented 276 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651262270126 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651262270126 ""} { "Info" "ICUT_CUT_TM_LCELLS" "198 " "Implemented 198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651262270126 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651262270126 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651262270126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651262270155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 14:57:50 2022 " "Processing ended: Fri Apr 29 14:57:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651262270155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651262270155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651262270155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651262270155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651262271763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651262271764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 14:57:51 2022 " "Processing started: Fri Apr 29 14:57:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651262271764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651262271764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off trisc2 -c trisc2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off trisc2 -c trisc2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651262271764 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651262271918 ""}
{ "Info" "0" "" "Project  = trisc2" {  } {  } 0 0 "Project  = trisc2" 0 0 "Fitter" 0 0 1651262271919 ""}
{ "Info" "0" "" "Revision = trisc2" {  } {  } 0 0 "Revision = trisc2" 0 0 "Fitter" 0 0 1651262271919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651262272030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651262272031 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "trisc2 10M50DCF484C7G " "Selected device 10M50DCF484C7G for design \"trisc2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651262272043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651262272095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651262272095 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651262272326 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651262272338 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DCF484I7G " "Device 10M08DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262272551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484A7G " "Device 10M16DCF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262272551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484C7G " "Device 10M16DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262272551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484I7G " "Device 10M16DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262272551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484A7G " "Device 10M25DCF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262272551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484C7G " "Device 10M25DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262272551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484I7G " "Device 10M25DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262272551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DCF484I7G " "Device 10M50DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262272551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF484C7G " "Device 10M40DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262272551 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF484I7G " "Device 10M40DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262272551 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651262272551 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651262272554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651262272554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651262272554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651262272554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651262272554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651262272554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651262272554 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651262272554 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651262272554 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651262272555 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651262272555 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651262272555 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651262272555 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651262272556 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651262272587 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "35 " "The Timing Analyzer is analyzing 35 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1651262273550 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "trisc2.sdc " "Synopsys Design Constraints File file not found: 'trisc2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651262273551 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651262273551 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controllerTester_inst\|comb_3\|WideOr1~0  from: dataa  to: combout " "Cell: controllerTester_inst\|comb_3\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651262273554 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1651262273554 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651262273556 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1651262273559 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1651262273560 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controllerTester:controllerTester_inst\|controller:comb_4\|Selector29~2  " "Automatically promoted node controllerTester:controllerTester_inst\|controller:comb_4\|Selector29~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651262273589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|comb~1 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|comb~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|comb~2 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|comb~2" {  } { { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|comb~9 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|comb~9" {  } { { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|comb~10 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|comb~10" {  } { { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|comb~11 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|comb~11" {  } { { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273589 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651262273589 ""}  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651262273589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAMin  " "Automatically promoted node RAMin " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651262273590 ""}  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651262273590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controllerTester:controllerTester_inst\|controller:comb_4\|state.E  " "Automatically promoted node controllerTester:controllerTester_inst\|controller:comb_4\|state.E " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651262273590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|WideOr0~0 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|WideOr0~0" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|nextstate.I~0 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|nextstate.I~0" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|comb~3 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|comb~3" {  } { { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|comb~5 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|comb~5" {  } { { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|comb~6 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|comb~6" {  } { { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|comb~7 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|comb~7" {  } { { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pInPOut:IR\|Q\[3\] " "Destination node pInPOut:IR\|Q\[3\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pInPOut:IR\|Q\[2\] " "Destination node pInPOut:IR\|Q\[2\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pInPOut:IR\|Q\[1\] " "Destination node pInPOut:IR\|Q\[1\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|Selector29~2 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|Selector29~2" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1651262273590 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651262273590 ""}  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651262273590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]~29  " "Automatically promoted node accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]~29 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651262273591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\]~0 " "Destination node accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\]~0" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\]~2 " "Destination node accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\]~2" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[1\]~7 " "Destination node accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[1\]~7" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[2\]~12 " "Destination node accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[2\]~12" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]~17 " "Destination node accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]~17" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273591 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651262273591 ""}  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651262273591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controllerTester:controllerTester_inst\|controller:comb_4\|state.F  " "Automatically promoted node controllerTester:controllerTester_inst\|controller:comb_4\|state.F " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651262273591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|WideOr3~0 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|WideOr3~0" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c9~output " "Destination node c9~output" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273591 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651262273591 ""}  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651262273591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controllerTester:controllerTester_inst\|controller:comb_4\|state.H  " "Automatically promoted node controllerTester:controllerTester_inst\|controller:comb_4\|state.H " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651262273591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "binaryCounter:binaryCounter_inst\|Q\[0\]~2 " "Destination node binaryCounter:binaryCounter_inst\|Q\[0\]~2" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "binaryCounter:binaryCounter_inst\|Q\[1\]~7 " "Destination node binaryCounter:binaryCounter_inst\|Q\[1\]~7" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "binaryCounter:binaryCounter_inst\|Q\[2\]~12 " "Destination node binaryCounter:binaryCounter_inst\|Q\[2\]~12" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "binaryCounter:binaryCounter_inst\|Q\[3\]~17 " "Destination node binaryCounter:binaryCounter_inst\|Q\[3\]~17" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "binaryCounter:binaryCounter_inst\|Q\[0\]~0 " "Destination node binaryCounter:binaryCounter_inst\|Q\[0\]~0" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|WideOr3 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|WideOr3" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c1~output " "Destination node c1~output" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273591 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651262273591 ""}  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651262273591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controllerTester:controllerTester_inst\|controller:comb_4\|state.T  " "Automatically promoted node controllerTester:controllerTester_inst\|controller:comb_4\|state.T " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651262273592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|nextstate.U_514 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|nextstate.U_514" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c14~output " "Destination node c14~output" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262273592 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651262273592 ""}  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651262273592 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OnOffToggle:DivideX2\|Mult0  " "Automatically promoted node OnOffToggle:DivideX2\|Mult0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651262273592 ""}  } { { "../RAMtesterCode/OnOffToggle/OnOffToggle.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/OnOffToggle/OnOffToggle.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651262273592 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651262274147 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651262274147 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651262274147 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651262274148 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651262274149 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651262274150 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651262274150 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651262274151 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651262274202 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651262274203 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651262274203 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651262274397 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651262274481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651262276158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651262276319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651262276348 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651262279837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651262279837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651262280641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651262282727 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651262282727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651262285354 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651262285354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651262285359 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.02 " "Total time spent on timing analysis during the Fitter is 1.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651262285558 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651262285570 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651262286039 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651262286040 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651262286538 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651262287273 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/output_files/trisc2.fit.smsg " "Generated suppressed messages file C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/output_files/trisc2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651262287776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5920 " "Peak virtual memory: 5920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651262288257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 14:58:08 2022 " "Processing ended: Fri Apr 29 14:58:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651262288257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651262288257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651262288257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651262288257 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651262289541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651262289541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 14:58:09 2022 " "Processing started: Fri Apr 29 14:58:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651262289541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651262289541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off trisc2 -c trisc2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off trisc2 -c trisc2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651262289541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651262290062 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651262292034 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651262292281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651262293339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 14:58:13 2022 " "Processing ended: Fri Apr 29 14:58:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651262293339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651262293339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651262293339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651262293339 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651262293982 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651262294819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651262294819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 14:58:14 2022 " "Processing started: Fri Apr 29 14:58:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651262294819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651262294819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta trisc2 -c trisc2 " "Command: quartus_sta trisc2 -c trisc2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651262294819 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651262294976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651262295314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651262295314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651262295365 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651262295365 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "35 " "The Timing Analyzer is analyzing 35 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651262295636 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "trisc2.sdc " "Synopsys Design Constraints File file not found: 'trisc2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651262295742 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651262295743 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockIn ClockIn " "create_clock -period 1.000 -name ClockIn ClockIn" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651262295745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651262295745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controllerTester:controllerTester_inst\|controller:comb_4\|state.E controllerTester:controllerTester_inst\|controller:comb_4\|state.E " "create_clock -period 1.000 -name controllerTester:controllerTester_inst\|controller:comb_4\|state.E controllerTester:controllerTester_inst\|controller:comb_4\|state.E" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651262295745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pInPOut:IR\|Q\[0\] pInPOut:IR\|Q\[0\] " "create_clock -period 1.000 -name pInPOut:IR\|Q\[0\] pInPOut:IR\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651262295745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controllerTester:controllerTester_inst\|controller:comb_4\|state.G controllerTester:controllerTester_inst\|controller:comb_4\|state.G " "create_clock -period 1.000 -name controllerTester:controllerTester_inst\|controller:comb_4\|state.G controllerTester:controllerTester_inst\|controller:comb_4\|state.G" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651262295745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controllerTester:controllerTester_inst\|controller:comb_4\|state.T controllerTester:controllerTester_inst\|controller:comb_4\|state.T " "create_clock -period 1.000 -name controllerTester:controllerTester_inst\|controller:comb_4\|state.T controllerTester:controllerTester_inst\|controller:comb_4\|state.T" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651262295745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controllerTester:controllerTester_inst\|controller:comb_4\|state.F controllerTester:controllerTester_inst\|controller:comb_4\|state.F " "create_clock -period 1.000 -name controllerTester:controllerTester_inst\|controller:comb_4\|state.F controllerTester:controllerTester_inst\|controller:comb_4\|state.F" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651262295745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controllerTester:controllerTester_inst\|controller:comb_4\|state.H controllerTester:controllerTester_inst\|controller:comb_4\|state.H " "create_clock -period 1.000 -name controllerTester:controllerTester_inst\|controller:comb_4\|state.H controllerTester:controllerTester_inst\|controller:comb_4\|state.H" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651262295745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OnOffToggle:DivideX2\|state OnOffToggle:DivideX2\|state " "create_clock -period 1.000 -name OnOffToggle:DivideX2\|state OnOffToggle:DivideX2\|state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651262295745 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651262295745 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controllerTester_inst\|comb_3\|WideOr1~0  from: datad  to: combout " "Cell: controllerTester_inst\|comb_3\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651262295747 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651262295747 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651262295748 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651262295752 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651262295753 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651262295768 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1651262295778 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651262295786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.797 " "Worst-case setup slack is -11.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.797             -73.494 clock  " "  -11.797             -73.494 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.216             -39.697 ClockIn  " "  -10.216             -39.697 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.799             -33.964 controllerTester:controllerTester_inst\|controller:comb_4\|state.F  " "   -8.799             -33.964 controllerTester:controllerTester_inst\|controller:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.335             -94.158 controllerTester:controllerTester_inst\|controller:comb_4\|state.E  " "   -8.335             -94.158 controllerTester:controllerTester_inst\|controller:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.266             -31.461 controllerTester:controllerTester_inst\|controller:comb_4\|state.T  " "   -8.266             -31.461 controllerTester:controllerTester_inst\|controller:comb_4\|state.T " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.016             -27.635 controllerTester:controllerTester_inst\|controller:comb_4\|state.G  " "   -7.016             -27.635 controllerTester:controllerTester_inst\|controller:comb_4\|state.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.868             -27.004 controllerTester:controllerTester_inst\|controller:comb_4\|state.H  " "   -6.868             -27.004 controllerTester:controllerTester_inst\|controller:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.034             -14.331 pInPOut:IR\|Q\[0\]  " "   -3.034             -14.331 pInPOut:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.295              -0.450 OnOffToggle:DivideX2\|state  " "   -0.295              -0.450 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651262295789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.216 " "Worst-case hold slack is -0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.216              -0.216 pInPOut:IR\|Q\[0\]  " "   -0.216              -0.216 pInPOut:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.E  " "    0.290               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 OnOffToggle:DivideX2\|state  " "    0.348               0.000 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 ClockIn  " "    0.547               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.G  " "    0.644               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.346               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.T  " "    1.346               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.T " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.458               0.000 clock  " "    1.458               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.931               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.F  " "    1.931               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.436               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.H  " "    4.436               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651262295800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.331 " "Worst-case recovery slack is -4.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.331             -17.306 controllerTester:controllerTester_inst\|controller:comb_4\|state.F  " "   -4.331             -17.306 controllerTester:controllerTester_inst\|controller:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.530              -9.752 controllerTester:controllerTester_inst\|controller:comb_4\|state.G  " "   -2.530              -9.752 controllerTester:controllerTester_inst\|controller:comb_4\|state.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.377              -8.810 controllerTester:controllerTester_inst\|controller:comb_4\|state.H  " "   -2.377              -8.810 controllerTester:controllerTester_inst\|controller:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.226              -8.802 controllerTester:controllerTester_inst\|controller:comb_4\|state.E  " "   -2.226              -8.802 controllerTester:controllerTester_inst\|controller:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651262295806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.309 " "Worst-case removal slack is 1.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.309               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.F  " "    1.309               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.469               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.G  " "    1.469               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.558               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.H  " "    1.558               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.950               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.E  " "    1.950               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651262295815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -60.508 clock  " "   -3.000             -60.508 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.045 ClockIn  " "   -3.000             -31.045 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 controllerTester:controllerTester_inst\|controller:comb_4\|state.E  " "   -1.403             -11.224 controllerTester:controllerTester_inst\|controller:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 OnOffToggle:DivideX2\|state  " "   -1.403              -5.612 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 controllerTester:controllerTester_inst\|controller:comb_4\|state.F  " "   -1.403              -5.612 controllerTester:controllerTester_inst\|controller:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 controllerTester:controllerTester_inst\|controller:comb_4\|state.T  " "   -1.403              -5.612 controllerTester:controllerTester_inst\|controller:comb_4\|state.T " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 pInPOut:IR\|Q\[0\]  " "    0.370               0.000 pInPOut:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.G  " "    0.375               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.H  " "    0.406               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262295819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651262295819 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651262295839 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651262295866 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651262296374 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controllerTester_inst\|comb_3\|WideOr1~0  from: datad  to: combout " "Cell: controllerTester_inst\|comb_3\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651262296513 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651262296513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651262296517 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651262296531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.893 " "Worst-case setup slack is -10.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.893             -63.113 clock  " "  -10.893             -63.113 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.491             -36.257 ClockIn  " "   -9.491             -36.257 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.044             -30.984 controllerTester:controllerTester_inst\|controller:comb_4\|state.F  " "   -8.044             -30.984 controllerTester:controllerTester_inst\|controller:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.539             -28.607 controllerTester:controllerTester_inst\|controller:comb_4\|state.T  " "   -7.539             -28.607 controllerTester:controllerTester_inst\|controller:comb_4\|state.T " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.535             -87.422 controllerTester:controllerTester_inst\|controller:comb_4\|state.E  " "   -7.535             -87.422 controllerTester:controllerTester_inst\|controller:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.443             -25.320 controllerTester:controllerTester_inst\|controller:comb_4\|state.G  " "   -6.443             -25.320 controllerTester:controllerTester_inst\|controller:comb_4\|state.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.218             -24.451 controllerTester:controllerTester_inst\|controller:comb_4\|state.H  " "   -6.218             -24.451 controllerTester:controllerTester_inst\|controller:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.734             -12.816 pInPOut:IR\|Q\[0\]  " "   -2.734             -12.816 pInPOut:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.175              -0.231 OnOffToggle:DivideX2\|state  " "   -0.175              -0.231 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651262296535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.214 " "Worst-case hold slack is -0.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214              -0.214 pInPOut:IR\|Q\[0\]  " "   -0.214              -0.214 pInPOut:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.E  " "    0.236               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 OnOffToggle:DivideX2\|state  " "    0.312               0.000 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 ClockIn  " "    0.555               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.G  " "    0.598               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.167               0.000 clock  " "    1.167               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.220               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.T  " "    1.220               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.T " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.738               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.F  " "    1.738               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.084               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.H  " "    4.084               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651262296545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.064 " "Worst-case recovery slack is -4.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.064             -16.238 controllerTester:controllerTester_inst\|controller:comb_4\|state.F  " "   -4.064             -16.238 controllerTester:controllerTester_inst\|controller:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.264              -8.449 controllerTester:controllerTester_inst\|controller:comb_4\|state.H  " "   -2.264              -8.449 controllerTester:controllerTester_inst\|controller:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.223              -8.525 controllerTester:controllerTester_inst\|controller:comb_4\|state.G  " "   -2.223              -8.525 controllerTester:controllerTester_inst\|controller:comb_4\|state.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064              -8.165 controllerTester:controllerTester_inst\|controller:comb_4\|state.E  " "   -2.064              -8.165 controllerTester:controllerTester_inst\|controller:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651262296552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.154 " "Worst-case removal slack is 1.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.154               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.F  " "    1.154               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.G  " "    1.500               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.626               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.H  " "    1.626               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.882               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.E  " "    1.882               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651262296558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -59.529 clock  " "   -3.000             -59.529 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.066 ClockIn  " "   -3.000             -30.066 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 controllerTester:controllerTester_inst\|controller:comb_4\|state.E  " "   -1.403             -11.224 controllerTester:controllerTester_inst\|controller:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 OnOffToggle:DivideX2\|state  " "   -1.403              -5.612 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 controllerTester:controllerTester_inst\|controller:comb_4\|state.F  " "   -1.403              -5.612 controllerTester:controllerTester_inst\|controller:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 controllerTester:controllerTester_inst\|controller:comb_4\|state.T  " "   -1.403              -5.612 controllerTester:controllerTester_inst\|controller:comb_4\|state.T " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.G  " "    0.313               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 pInPOut:IR\|Q\[0\]  " "    0.388               0.000 pInPOut:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.H  " "    0.446               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651262296563 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651262296583 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controllerTester_inst\|comb_3\|WideOr1~0  from: datad  to: combout " "Cell: controllerTester_inst\|comb_3\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651262296696 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651262296696 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651262296700 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651262296705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.310 " "Worst-case setup slack is -5.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.310             -24.966 clock  " "   -5.310             -24.966 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.471             -11.904 ClockIn  " "   -4.471             -11.904 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.067             -15.757 controllerTester:controllerTester_inst\|controller:comb_4\|state.F  " "   -4.067             -15.757 controllerTester:controllerTester_inst\|controller:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.045             -34.869 controllerTester:controllerTester_inst\|controller:comb_4\|state.E  " "   -4.045             -34.869 controllerTester:controllerTester_inst\|controller:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.826             -14.601 controllerTester:controllerTester_inst\|controller:comb_4\|state.T  " "   -3.826             -14.601 controllerTester:controllerTester_inst\|controller:comb_4\|state.T " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.196             -12.615 controllerTester:controllerTester_inst\|controller:comb_4\|state.G  " "   -3.196             -12.615 controllerTester:controllerTester_inst\|controller:comb_4\|state.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.893             -11.313 controllerTester:controllerTester_inst\|controller:comb_4\|state.H  " "   -2.893             -11.313 controllerTester:controllerTester_inst\|controller:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.797              -2.784 pInPOut:IR\|Q\[0\]  " "   -0.797              -2.784 pInPOut:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 OnOffToggle:DivideX2\|state  " "    0.437               0.000 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651262296708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.058 " "Worst-case hold slack is -0.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058              -0.058 pInPOut:IR\|Q\[0\]  " "   -0.058              -0.058 pInPOut:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.G  " "    0.096               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 ClockIn  " "    0.101               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 OnOffToggle:DivideX2\|state  " "    0.153               0.000 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.E  " "    0.280               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.T  " "    0.462               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.T " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.F  " "    0.779               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 clock  " "    0.911               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.209               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.H  " "    2.209               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651262296717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.237 " "Worst-case recovery slack is -1.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.237              -4.946 controllerTester:controllerTester_inst\|controller:comb_4\|state.F  " "   -1.237              -4.946 controllerTester:controllerTester_inst\|controller:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.996              -3.838 controllerTester:controllerTester_inst\|controller:comb_4\|state.G  " "   -0.996              -3.838 controllerTester:controllerTester_inst\|controller:comb_4\|state.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.778              -3.038 controllerTester:controllerTester_inst\|controller:comb_4\|state.E  " "   -0.778              -3.038 controllerTester:controllerTester_inst\|controller:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.510              -1.646 controllerTester:controllerTester_inst\|controller:comb_4\|state.H  " "   -0.510              -1.646 controllerTester:controllerTester_inst\|controller:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651262296725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.422 " "Worst-case removal slack is 0.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.G  " "    0.422               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.F  " "    0.430               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.592               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.E  " "    0.592               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.H  " "    0.646               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651262296731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.373 clock  " "   -3.000             -40.373 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.540 ClockIn  " "   -3.000             -19.540 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.E  " "   -1.000              -8.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 OnOffToggle:DivideX2\|state  " "   -1.000              -4.000 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.F  " "   -1.000              -4.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.T  " "   -1.000              -4.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.T " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.H  " "    0.396               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.G  " "    0.415               0.000 controllerTester:controllerTester_inst\|controller:comb_4\|state.G " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 pInPOut:IR\|Q\[0\]  " "    0.417               0.000 pInPOut:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651262296737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651262296737 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651262297898 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651262297900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651262297982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 14:58:17 2022 " "Processing ended: Fri Apr 29 14:58:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651262297982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651262297982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651262297982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651262297982 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Quartus Prime Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651262298695 ""}
