$date
	Sun Oct 23 05:27:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#216800
b11100 !
1"
#216802
b11100 &
b11100 %
1$
#216803
0"
#216806
b1110 &
b1110 %
#216810
b111 &
b111 %
#216814
b10110 &
b10110 %
#216818
b1011 &
b1011 %
#216822
b100010 &
b100010 %
#216826
b10001 &
b10001 %
#216830
b110100 &
b110100 %
#216834
b11010 &
b11010 %
#216838
b1101 &
b1101 %
#216842
b101000 &
b101000 %
#216846
b10100 &
b10100 %
#216850
b1010 &
b1010 %
#216854
b101 &
b101 %
#216858
b10000 &
b10000 %
#216862
b1000 &
b1000 %
#216866
b100 &
b100 %
#216870
b10 &
b10 %
#216874
b1 &
b1 %
1#
#216878
b0 &
0#
b0 %
0$
#1203655
b10100 !
1"
#1203658
b10100 &
b10100 %
1$
#1203659
0"
#1203662
b1010 &
b1010 %
#1203666
b101 &
b101 %
#1203670
b10000 &
b10000 %
#1203674
b1000 &
b1000 %
#1203678
b100 &
b100 %
#1203682
b10 &
b10 %
#1203686
b1 &
1#
b1 %
#1203690
b0 &
b0 %
0#
0$
#2130301
b11000 !
1"
#2130302
b11000 &
b11000 %
1$
#2130303
0"
#2130306
b1100 &
b1100 %
#2130310
b110 &
b110 %
#2130314
b11 &
b11 %
#2130318
b1010 &
b1010 %
#2130322
b101 &
b101 %
#2130326
b10000 &
b10000 %
#2130330
b1000 &
b1000 %
#2130334
b100 &
b100 %
#2130338
b10 &
b10 %
#2130342
b1 &
1#
b1 %
#2130346
b0 &
b0 %
0#
0$
#4500012
