

================================================================
== Vitis HLS Report for 'loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5'
================================================================
* Date:           Fri Aug  2 15:04:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparsefpgaimp
* Solution:       loop_uhat_sparse_imp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_5  |        ?|        ?|        18|          7|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 7, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rhs = alloca i32 1" [sparsefpgaimp/loop_uhat_sparse.cpp:81]   --->   Operation 21 'alloca' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%e = alloca i32 1" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 22 'alloca' 'e' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%wide_trip_count_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wide_trip_count"   --->   Operation 23 'read' 'wide_trip_count_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln83_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln83"   --->   Operation 24 'read' 'sext_ln83_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%wide_trip_count_cast = sext i32 %wide_trip_count_read"   --->   Operation 25 'sext' 'wide_trip_count_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln83_cast = sext i32 %sext_ln83_read"   --->   Operation 26 'sext' 'sext_ln83_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln83 = store i64 %sext_ln83_cast, i64 %e" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 27 'store' 'store_ln83' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln81 = store i64 0, i64 %rhs" [sparsefpgaimp/loop_uhat_sparse.cpp:81]   --->   Operation 28 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc67"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%e_1 = load i64 %e" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 30 'load' 'e_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (3.52ns)   --->   "%icmp_ln83 = icmp_slt  i64 %e_1, i64 %wide_trip_count_cast" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 31 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %for.inc82.loopexit.exitStub, void %for.inc67.split" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 32 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%input_data_value_addr = getelementptr i64 %input_data_value, i64 0, i64 %e_1" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 33 'getelementptr' 'input_data_value_addr' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (3.25ns)   --->   "%input_data_value_load = load i15 %input_data_value_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 34 'load' 'input_data_value_load' <Predicate = (icmp_ln83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%input_data_colIndex_addr = getelementptr i15 %input_data_colIndex, i64 0, i64 %e_1" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 35 'getelementptr' 'input_data_colIndex_addr' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%input_data_colIndex_load = load i15 %input_data_colIndex_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 36 'load' 'input_data_colIndex_load' <Predicate = (icmp_ln83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 17048> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 37 [1/2] (3.25ns)   --->   "%input_data_value_load = load i15 %input_data_value_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 37 'load' 'input_data_value_load' <Predicate = (icmp_ln83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>
ST_3 : Operation 38 [1/2] (3.25ns)   --->   "%input_data_colIndex_load = load i15 %input_data_colIndex_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 38 'load' 'input_data_colIndex_load' <Predicate = (icmp_ln83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 17048> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i15 %input_data_colIndex_load" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 39 'zext' 'zext_ln84' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%integral_addr = getelementptr i64 %integral, i64 0, i64 %zext_ln84" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 40 'getelementptr' 'integral_addr' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%integral_load = load i15 %integral_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 41 'load' 'integral_load' <Predicate = (icmp_ln83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 42 [1/2] (3.25ns)   --->   "%integral_load = load i15 %integral_addr" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 42 'load' 'integral_load' <Predicate = (icmp_ln83)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 17048> <RAM>

State 5 <SV = 4> <Delay = 6.71>
ST_5 : Operation 43 [7/7] (6.71ns)   --->   "%mul1 = dmul i64 %input_data_value_load, i64 %integral_load" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 43 'dmul' 'mul1' <Predicate = (icmp_ln83)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.71>
ST_6 : Operation 44 [6/7] (6.71ns)   --->   "%mul1 = dmul i64 %input_data_value_load, i64 %integral_load" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 44 'dmul' 'mul1' <Predicate = (icmp_ln83)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.71>
ST_7 : Operation 45 [5/7] (6.71ns)   --->   "%mul1 = dmul i64 %input_data_value_load, i64 %integral_load" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 45 'dmul' 'mul1' <Predicate = (icmp_ln83)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.71>
ST_8 : Operation 46 [4/7] (6.71ns)   --->   "%mul1 = dmul i64 %input_data_value_load, i64 %integral_load" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 46 'dmul' 'mul1' <Predicate = (icmp_ln83)> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 47 [1/1] (3.52ns)   --->   "%add_ln83 = add i64 %e_1, i64 1" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 47 'add' 'add_ln83' <Predicate = (icmp_ln83)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln83 = store i64 %add_ln83, i64 %e" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 48 'store' 'store_ln83' <Predicate = (icmp_ln83)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.71>
ST_9 : Operation 49 [3/7] (6.71ns)   --->   "%mul1 = dmul i64 %input_data_value_load, i64 %integral_load" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 49 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.71>
ST_10 : Operation 50 [2/7] (6.71ns)   --->   "%mul1 = dmul i64 %input_data_value_load, i64 %integral_load" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 50 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.71>
ST_11 : Operation 51 [1/7] (6.71ns)   --->   "%mul1 = dmul i64 %input_data_value_load, i64 %integral_load" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 51 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%rhs_load = load i64 %rhs" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 52 'load' 'rhs_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [7/7] (7.29ns)   --->   "%rhs_1 = dadd i64 %rhs_load, i64 %mul1" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 53 'dadd' 'rhs_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%rhs_load_1 = load i64 %rhs"   --->   Operation 64 'load' 'rhs_load_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %rhs_out, i64 %rhs_load_1"   --->   Operation 65 'write' 'write_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 54 [6/7] (7.29ns)   --->   "%rhs_1 = dadd i64 %rhs_load, i64 %mul1" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 54 'dadd' 'rhs_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 55 [5/7] (7.29ns)   --->   "%rhs_1 = dadd i64 %rhs_load, i64 %mul1" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 55 'dadd' 'rhs_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 56 [4/7] (7.29ns)   --->   "%rhs_1 = dadd i64 %rhs_load, i64 %mul1" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 56 'dadd' 'rhs_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 57 [3/7] (7.29ns)   --->   "%rhs_1 = dadd i64 %rhs_load, i64 %mul1" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 57 'dadd' 'rhs_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 58 [2/7] (7.29ns)   --->   "%rhs_1 = dadd i64 %rhs_load, i64 %mul1" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 58 'dadd' 'rhs_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 59 [1/7] (7.29ns)   --->   "%rhs_1 = dadd i64 %rhs_load, i64 %mul1" [sparsefpgaimp/loop_uhat_sparse.cpp:84]   --->   Operation 59 'dadd' 'rhs_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.58>
ST_19 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [sparsefpgaimp/loop_uhat_sparse.cpp:81]   --->   Operation 60 'specpipeline' 'specpipeline_ln81' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 61 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln81 = store i64 %rhs_1, i64 %rhs" [sparsefpgaimp/loop_uhat_sparse.cpp:81]   --->   Operation 62 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_19 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln83 = br void %for.inc67" [sparsefpgaimp/loop_uhat_sparse.cpp:83]   --->   Operation 63 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 64 bit ('e', sparsefpgaimp/loop_uhat_sparse.cpp:83) [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln83', sparsefpgaimp/loop_uhat_sparse.cpp:83) of variable 'sext_ln83_cast' on local variable 'e', sparsefpgaimp/loop_uhat_sparse.cpp:83 [13]  (1.588 ns)

 <State 2>: 3.520ns
The critical path consists of the following:
	'load' operation 64 bit ('e', sparsefpgaimp/loop_uhat_sparse.cpp:83) on local variable 'e', sparsefpgaimp/loop_uhat_sparse.cpp:83 [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln83', sparsefpgaimp/loop_uhat_sparse.cpp:83) [18]  (3.520 ns)

 <State 3>: 6.508ns
The critical path consists of the following:
	'load' operation 15 bit ('input_data_colIndex_load', sparsefpgaimp/loop_uhat_sparse.cpp:84) on array 'input_data_colIndex' [27]  (3.254 ns)
	'getelementptr' operation 15 bit ('integral_addr', sparsefpgaimp/loop_uhat_sparse.cpp:84) [29]  (0.000 ns)
	'load' operation 64 bit ('integral_load', sparsefpgaimp/loop_uhat_sparse.cpp:84) on array 'integral' [30]  (3.254 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('integral_load', sparsefpgaimp/loop_uhat_sparse.cpp:84) on array 'integral' [30]  (3.254 ns)

 <State 5>: 6.719ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1', sparsefpgaimp/loop_uhat_sparse.cpp:84) [31]  (6.719 ns)

 <State 6>: 6.719ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1', sparsefpgaimp/loop_uhat_sparse.cpp:84) [31]  (6.719 ns)

 <State 7>: 6.719ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1', sparsefpgaimp/loop_uhat_sparse.cpp:84) [31]  (6.719 ns)

 <State 8>: 6.719ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1', sparsefpgaimp/loop_uhat_sparse.cpp:84) [31]  (6.719 ns)

 <State 9>: 6.719ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1', sparsefpgaimp/loop_uhat_sparse.cpp:84) [31]  (6.719 ns)

 <State 10>: 6.719ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1', sparsefpgaimp/loop_uhat_sparse.cpp:84) [31]  (6.719 ns)

 <State 11>: 6.719ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1', sparsefpgaimp/loop_uhat_sparse.cpp:84) [31]  (6.719 ns)

 <State 12>: 7.297ns
The critical path consists of the following:
	'load' operation 64 bit ('rhs_load', sparsefpgaimp/loop_uhat_sparse.cpp:84) on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81 [21]  (0.000 ns)
	'dadd' operation 64 bit ('rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84) [32]  (7.297 ns)

 <State 13>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84) [32]  (7.297 ns)

 <State 14>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84) [32]  (7.297 ns)

 <State 15>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84) [32]  (7.297 ns)

 <State 16>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84) [32]  (7.297 ns)

 <State 17>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84) [32]  (7.297 ns)

 <State 18>: 7.297ns
The critical path consists of the following:
	'dadd' operation 64 bit ('rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84) [32]  (7.297 ns)

 <State 19>: 1.588ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln81', sparsefpgaimp/loop_uhat_sparse.cpp:81) of variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84 on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81 [35]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
