#ifndef BCM56960_A0_CMIC_ACC_H
#define BCM56960_A0_CMIC_ACC_H
/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * Copyright: (c) 2018 Broadcom. All Rights Reserved. "Broadcom" refers to 
 * Broadcom Limited and/or its subsidiaries.
 * 
 * Broadcom Switch Software License
 * 
 * This license governs the use of the accompanying Broadcom software. Your 
 * use of the software indicates your acceptance of the terms and conditions 
 * of this license. If you do not agree to the terms and conditions of this 
 * license, do not use the software.
 * 1. Definitions
 *    "Licensor" means any person or entity that distributes its Work.
 *    "Software" means the original work of authorship made available under 
 *    this license.
 *    "Work" means the Software and any additions to or derivative works of 
 *    the Software that are made available under this license.
 *    The terms "reproduce," "reproduction," "derivative works," and 
 *    "distribution" have the meaning as provided under U.S. copyright law.
 *    Works, including the Software, are "made available" under this license 
 *    by including in or with the Work either (a) a copyright notice 
 *    referencing the applicability of this license to the Work, or (b) a copy 
 *    of this license.
 * 2. Grant of Copyright License
 *    Subject to the terms and conditions of this license, each Licensor 
 *    grants to you a perpetual, worldwide, non-exclusive, and royalty-free 
 *    copyright license to reproduce, prepare derivative works of, publicly 
 *    display, publicly perform, sublicense and distribute its Work and any 
 *    resulting derivative works in any form.
 * 3. Grant of Patent License
 *    Subject to the terms and conditions of this license, each Licensor 
 *    grants to you a perpetual, worldwide, non-exclusive, and royalty-free 
 *    patent license to make, have made, use, offer to sell, sell, import, and 
 *    otherwise transfer its Work, in whole or in part. This patent license 
 *    applies only to the patent claims licensable by Licensor that would be 
 *    infringed by Licensor's Work (or portion thereof) individually and 
 *    excluding any combinations with any other materials or technology.
 *    If you institute patent litigation against any Licensor (including a 
 *    cross-claim or counterclaim in a lawsuit) to enforce any patents that 
 *    you allege are infringed by any Work, then your patent license from such 
 *    Licensor to the Work shall terminate as of the date such litigation is 
 *    filed.
 * 4. Redistribution
 *    You may reproduce or distribute the Work only if (a) you do so under 
 *    this License, (b) you include a complete copy of this License with your 
 *    distribution, and (c) you retain without modification any copyright, 
 *    patent, trademark, or attribution notices that are present in the Work.
 * 5. Derivative Works
 *    You may specify that additional or different terms apply to the use, 
 *    reproduction, and distribution of your derivative works of the Work 
 *    ("Your Terms") only if (a) Your Terms provide that the limitations of 
 *    Section 7 apply to your derivative works, and (b) you identify the 
 *    specific derivative works that are subject to Your Terms. 
 *    Notwithstanding Your Terms, this license (including the redistribution 
 *    requirements in Section 4) will continue to apply to the Work itself.
 * 6. Trademarks
 *    This license does not grant any rights to use any Licensor's or its 
 *    affiliates' names, logos, or trademarks, except as necessary to 
 *    reproduce the notices described in this license.
 * 7. Limitations
 *    Platform. The Work and any derivative works thereof may only be used, or 
 *    intended for use, with a Broadcom switch integrated circuit.
 *    No Reverse Engineering. You will not use the Work to disassemble, 
 *    reverse engineer, decompile, or attempt to ascertain the underlying 
 *    technology of a Broadcom switch integrated circuit.
 * 8. Termination
 *    If you violate any term of this license, then your rights under this 
 *    license (including the license grants of Sections 2 and 3) will 
 *    terminate immediately.
 * 9. Disclaimer of Warranty
 *    THE WORK IS PROVIDED "AS IS" WITHOUT WARRANTIES OR CONDITIONS OF ANY 
 *    KIND, EITHER EXPRESS OR IMPLIED, INCLUDING WARRANTIES OR CONDITIONS OF 
 *    MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE OR 
 *    NON-INFRINGEMENT. YOU BEAR THE RISK OF UNDERTAKING ANY ACTIVITIES UNDER 
 *    THIS LICENSE. SOME STATES' CONSUMER LAWS DO NOT ALLOW EXCLUSION OF AN 
 *    IMPLIED WARRANTY, SO THIS DISCLAIMER MAY NOT APPLY TO YOU.
 * 10. Limitation of Liability
 *    EXCEPT AS PROHIBITED BY APPLICABLE LAW, IN NO EVENT AND UNDER NO LEGAL 
 *    THEORY, WHETHER IN TORT (INCLUDING NEGLIGENCE), CONTRACT, OR OTHERWISE 
 *    SHALL ANY LICENSOR BE LIABLE TO YOU FOR DAMAGES, INCLUDING ANY DIRECT, 
 *    INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES ARISING OUT OF 
 *    OR RELATED TO THIS LICENSE, THE USE OR INABILITY TO USE THE WORK 
 *    (INCLUDING BUT NOT LIMITED TO LOSS OF GOODWILL, BUSINESS INTERRUPTION, 
 *    LOST PROFITS OR DATA, COMPUTER FAILURE OR MALFUNCTION, OR ANY OTHER 
 *    COMMERCIAL DAMAGES OR LOSSES), EVEN IF THE LICENSOR HAS BEEN ADVISED OF 
 *    THE POSSIBILITY OF SUCH DAMAGES.
 * 
 * 
 *
 * Definition file for the BCM56960_A0.
 */
#include <sal/sal_libc.h>
#include <bcmdrd/bcmdrd_chip.h>
#include <bcmbd/bcmbd_cmicd.h>
#include <bcmbd/bcmbd_cmicd_mem.h>
#include <bcmbd/bcmbd_cmicd_reg.h>
#include <bcmdrd/chip/bcm56960_a0_enum.h>
#include <bcmdrd/chip/bcm56960_a0_cmic_defs.h>

/*******************************************************************************
 *
 *                    CHIP DEFINITIONS BEGIN HERE
 */



/*******************************************************************************
 * REGISTER:  CMICM_BSPI_B0_CNTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMICM_BSPI_B0_CNTRL.
 */
#define READ_CMICM_BSPI_B0_CNTRLr(u,r) BCMDRD_DEV_READ32(u,CMICM_BSPI_B0_CNTRLr_OFFSET,r._cmicm_bspi_b0_cntrl)
#define WRITE_CMICM_BSPI_B0_CNTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMICM_BSPI_B0_CNTRLr_OFFSET,r._cmicm_bspi_b0_cntrl)

/*******************************************************************************
 * End of 'CMICM_BSPI_B0_CNTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMICM_BSPI_B0_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMICM_BSPI_B0_STATUS.
 */
#define READ_CMICM_BSPI_B0_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMICM_BSPI_B0_STATUSr_OFFSET,r._cmicm_bspi_b0_status)
#define WRITE_CMICM_BSPI_B0_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMICM_BSPI_B0_STATUSr_OFFSET,r._cmicm_bspi_b0_status)

/*******************************************************************************
 * End of 'CMICM_BSPI_B0_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMICM_BSPI_B1_CNTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMICM_BSPI_B1_CNTRL.
 */
#define READ_CMICM_BSPI_B1_CNTRLr(u,r) BCMDRD_DEV_READ32(u,CMICM_BSPI_B1_CNTRLr_OFFSET,r._cmicm_bspi_b1_cntrl)
#define WRITE_CMICM_BSPI_B1_CNTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMICM_BSPI_B1_CNTRLr_OFFSET,r._cmicm_bspi_b1_cntrl)

/*******************************************************************************
 * End of 'CMICM_BSPI_B1_CNTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMICM_BSPI_B1_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMICM_BSPI_B1_STATUS.
 */
#define READ_CMICM_BSPI_B1_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMICM_BSPI_B1_STATUSr_OFFSET,r._cmicm_bspi_b1_status)
#define WRITE_CMICM_BSPI_B1_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMICM_BSPI_B1_STATUSr_OFFSET,r._cmicm_bspi_b1_status)

/*******************************************************************************
 * End of 'CMICM_BSPI_B1_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMICM_BSPI_BUSY_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMICM_BSPI_BUSY_STATUS.
 */
#define READ_CMICM_BSPI_BUSY_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMICM_BSPI_BUSY_STATUSr_OFFSET,r._cmicm_bspi_busy_status)
#define WRITE_CMICM_BSPI_BUSY_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMICM_BSPI_BUSY_STATUSr_OFFSET,r._cmicm_bspi_busy_status)

/*******************************************************************************
 * End of 'CMICM_BSPI_BUSY_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMICM_BSPI_B_CNTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMICM_BSPI_B_CNTRL.
 */
#define READ_CMICM_BSPI_B_CNTRLr(u,i,r) BCMDRD_DEV_READ32(u,CMICM_BSPI_B_CNTRLr_OFFSET+(4*(i)*2),r._cmicm_bspi_b_cntrl)
#define WRITE_CMICM_BSPI_B_CNTRLr(u,i,r) BCMDRD_DEV_WRITE32(u,CMICM_BSPI_B_CNTRLr_OFFSET+(4*(i)*2),r._cmicm_bspi_b_cntrl)

/*******************************************************************************
 * End of 'CMICM_BSPI_B_CNTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMICM_BSPI_B_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMICM_BSPI_B_STATUS.
 */
#define READ_CMICM_BSPI_B_STATUSr(u,i,r) BCMDRD_DEV_READ32(u,CMICM_BSPI_B_STATUSr_OFFSET+(4*(i)*2),r._cmicm_bspi_b_status)
#define WRITE_CMICM_BSPI_B_STATUSr(u,i,r) BCMDRD_DEV_WRITE32(u,CMICM_BSPI_B_STATUSr_OFFSET+(4*(i)*2),r._cmicm_bspi_b_status)

/*******************************************************************************
 * End of 'CMICM_BSPI_B_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMICM_BSPI_INTR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMICM_BSPI_INTR_STATUS.
 */
#define READ_CMICM_BSPI_INTR_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMICM_BSPI_INTR_STATUSr_OFFSET,r._cmicm_bspi_intr_status)
#define WRITE_CMICM_BSPI_INTR_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMICM_BSPI_INTR_STATUSr_OFFSET,r._cmicm_bspi_intr_status)

/*******************************************************************************
 * End of 'CMICM_BSPI_INTR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMICM_BSPI_MAST_N_BOOT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMICM_BSPI_MAST_N_BOOT.
 */
#define READ_CMICM_BSPI_MAST_N_BOOTr(u,r) BCMDRD_DEV_READ32(u,CMICM_BSPI_MAST_N_BOOTr_OFFSET,r._cmicm_bspi_mast_n_boot)
#define WRITE_CMICM_BSPI_MAST_N_BOOTr(u,r) BCMDRD_DEV_WRITE32(u,CMICM_BSPI_MAST_N_BOOTr_OFFSET,r._cmicm_bspi_mast_n_boot)

/*******************************************************************************
 * End of 'CMICM_BSPI_MAST_N_BOOTr'
 */




/*******************************************************************************
 * REGISTER:  CMICM_COMMON_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMICM_COMMON_CONFIG.
 */
#define READ_CMICM_COMMON_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMICM_COMMON_CONFIGr_OFFSET,r._cmicm_common_config)
#define WRITE_CMICM_COMMON_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMICM_COMMON_CONFIGr_OFFSET,r._cmicm_common_config)

/*******************************************************************************
 * End of 'CMICM_COMMON_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMICM_REVID
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMICM_REVID.
 */
#define READ_CMICM_REVIDr(u,r) BCMDRD_DEV_READ32(u,CMICM_REVIDr_OFFSET,r._cmicm_revid)
#define WRITE_CMICM_REVIDr(u,r) BCMDRD_DEV_WRITE32(u,CMICM_REVIDr_OFFSET,r._cmicm_revid)

/*******************************************************************************
 * End of 'CMICM_REVIDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BROADSYNC_REF_CLK_GEN_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BROADSYNC_REF_CLK_GEN_CTRL.
 */
#define READ_CMIC_BROADSYNC_REF_CLK_GEN_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_BROADSYNC_REF_CLK_GEN_CTRLr_OFFSET,r._cmic_broadsync_ref_clk_gen_ctrl)
#define WRITE_CMIC_BROADSYNC_REF_CLK_GEN_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BROADSYNC_REF_CLK_GEN_CTRLr_OFFSET,r._cmic_broadsync_ref_clk_gen_ctrl)

/*******************************************************************************
 * End of 'CMIC_BROADSYNC_REF_CLK_GEN_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS0_CLK_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS0_CLK_CTRL.
 */
#define READ_CMIC_BS0_CLK_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_BS0_CLK_CTRLr_OFFSET,r._cmic_bs0_clk_ctrl)
#define WRITE_CMIC_BS0_CLK_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS0_CLK_CTRLr_OFFSET,r._cmic_bs0_clk_ctrl)

/*******************************************************************************
 * End of 'CMIC_BS0_CLK_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS0_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS0_CONFIG.
 */
#define READ_CMIC_BS0_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_BS0_CONFIGr_OFFSET,r._cmic_bs0_config)
#define WRITE_CMIC_BS0_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS0_CONFIGr_OFFSET,r._cmic_bs0_config)

/*******************************************************************************
 * End of 'CMIC_BS0_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS0_HEARTBEAT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS0_HEARTBEAT_CTRL.
 */
#define READ_CMIC_BS0_HEARTBEAT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_BS0_HEARTBEAT_CTRLr_OFFSET,r._cmic_bs0_heartbeat_ctrl)
#define WRITE_CMIC_BS0_HEARTBEAT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS0_HEARTBEAT_CTRLr_OFFSET,r._cmic_bs0_heartbeat_ctrl)

/*******************************************************************************
 * End of 'CMIC_BS0_HEARTBEAT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS0_HEARTBEAT_DOWN_DURATION
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS0_HEARTBEAT_DOWN_DURATION.
 */
#define READ_CMIC_BS0_HEARTBEAT_DOWN_DURATIONr(u,r) BCMDRD_DEV_READ32(u,CMIC_BS0_HEARTBEAT_DOWN_DURATIONr_OFFSET,r._cmic_bs0_heartbeat_down_duration)
#define WRITE_CMIC_BS0_HEARTBEAT_DOWN_DURATIONr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS0_HEARTBEAT_DOWN_DURATIONr_OFFSET,r._cmic_bs0_heartbeat_down_duration)

/*******************************************************************************
 * End of 'CMIC_BS0_HEARTBEAT_DOWN_DURATIONr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS0_HEARTBEAT_UP_DURATION
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS0_HEARTBEAT_UP_DURATION.
 */
#define READ_CMIC_BS0_HEARTBEAT_UP_DURATIONr(u,r) BCMDRD_DEV_READ32(u,CMIC_BS0_HEARTBEAT_UP_DURATIONr_OFFSET,r._cmic_bs0_heartbeat_up_duration)
#define WRITE_CMIC_BS0_HEARTBEAT_UP_DURATIONr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS0_HEARTBEAT_UP_DURATIONr_OFFSET,r._cmic_bs0_heartbeat_up_duration)

/*******************************************************************************
 * End of 'CMIC_BS0_HEARTBEAT_UP_DURATIONr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS0_INITIAL_CRC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS0_INITIAL_CRC.
 */
#define READ_CMIC_BS0_INITIAL_CRCr(u,r) BCMDRD_DEV_READ32(u,CMIC_BS0_INITIAL_CRCr_OFFSET,r._cmic_bs0_initial_crc)
#define WRITE_CMIC_BS0_INITIAL_CRCr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS0_INITIAL_CRCr_OFFSET,r._cmic_bs0_initial_crc)

/*******************************************************************************
 * End of 'CMIC_BS0_INITIAL_CRCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS0_INPUT_TIME_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS0_INPUT_TIME_0.
 */
#define READ_CMIC_BS0_INPUT_TIME_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_BS0_INPUT_TIME_0r_OFFSET,r._cmic_bs0_input_time_0)
#define WRITE_CMIC_BS0_INPUT_TIME_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS0_INPUT_TIME_0r_OFFSET,r._cmic_bs0_input_time_0)

/*******************************************************************************
 * End of 'CMIC_BS0_INPUT_TIME_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS0_INPUT_TIME_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS0_INPUT_TIME_1.
 */
#define READ_CMIC_BS0_INPUT_TIME_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_BS0_INPUT_TIME_1r_OFFSET,r._cmic_bs0_input_time_1)
#define WRITE_CMIC_BS0_INPUT_TIME_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS0_INPUT_TIME_1r_OFFSET,r._cmic_bs0_input_time_1)

/*******************************************************************************
 * End of 'CMIC_BS0_INPUT_TIME_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS0_INPUT_TIME_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS0_INPUT_TIME_2.
 */
#define READ_CMIC_BS0_INPUT_TIME_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_BS0_INPUT_TIME_2r_OFFSET,r._cmic_bs0_input_time_2)
#define WRITE_CMIC_BS0_INPUT_TIME_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS0_INPUT_TIME_2r_OFFSET,r._cmic_bs0_input_time_2)

/*******************************************************************************
 * End of 'CMIC_BS0_INPUT_TIME_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS0_OUTPUT_TIME_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS0_OUTPUT_TIME_0.
 */
#define READ_CMIC_BS0_OUTPUT_TIME_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_BS0_OUTPUT_TIME_0r_OFFSET,r._cmic_bs0_output_time_0)
#define WRITE_CMIC_BS0_OUTPUT_TIME_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS0_OUTPUT_TIME_0r_OFFSET,r._cmic_bs0_output_time_0)

/*******************************************************************************
 * End of 'CMIC_BS0_OUTPUT_TIME_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS0_OUTPUT_TIME_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS0_OUTPUT_TIME_1.
 */
#define READ_CMIC_BS0_OUTPUT_TIME_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_BS0_OUTPUT_TIME_1r_OFFSET,r._cmic_bs0_output_time_1)
#define WRITE_CMIC_BS0_OUTPUT_TIME_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS0_OUTPUT_TIME_1r_OFFSET,r._cmic_bs0_output_time_1)

/*******************************************************************************
 * End of 'CMIC_BS0_OUTPUT_TIME_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS0_OUTPUT_TIME_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS0_OUTPUT_TIME_2.
 */
#define READ_CMIC_BS0_OUTPUT_TIME_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_BS0_OUTPUT_TIME_2r_OFFSET,r._cmic_bs0_output_time_2)
#define WRITE_CMIC_BS0_OUTPUT_TIME_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS0_OUTPUT_TIME_2r_OFFSET,r._cmic_bs0_output_time_2)

/*******************************************************************************
 * End of 'CMIC_BS0_OUTPUT_TIME_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS1_CLK_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS1_CLK_CTRL.
 */
#define READ_CMIC_BS1_CLK_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_BS1_CLK_CTRLr_OFFSET,r._cmic_bs1_clk_ctrl)
#define WRITE_CMIC_BS1_CLK_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS1_CLK_CTRLr_OFFSET,r._cmic_bs1_clk_ctrl)

/*******************************************************************************
 * End of 'CMIC_BS1_CLK_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS1_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS1_CONFIG.
 */
#define READ_CMIC_BS1_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_BS1_CONFIGr_OFFSET,r._cmic_bs1_config)
#define WRITE_CMIC_BS1_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS1_CONFIGr_OFFSET,r._cmic_bs1_config)

/*******************************************************************************
 * End of 'CMIC_BS1_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS1_HEARTBEAT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS1_HEARTBEAT_CTRL.
 */
#define READ_CMIC_BS1_HEARTBEAT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_BS1_HEARTBEAT_CTRLr_OFFSET,r._cmic_bs1_heartbeat_ctrl)
#define WRITE_CMIC_BS1_HEARTBEAT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS1_HEARTBEAT_CTRLr_OFFSET,r._cmic_bs1_heartbeat_ctrl)

/*******************************************************************************
 * End of 'CMIC_BS1_HEARTBEAT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS1_HEARTBEAT_DOWN_DURATION
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS1_HEARTBEAT_DOWN_DURATION.
 */
#define READ_CMIC_BS1_HEARTBEAT_DOWN_DURATIONr(u,r) BCMDRD_DEV_READ32(u,CMIC_BS1_HEARTBEAT_DOWN_DURATIONr_OFFSET,r._cmic_bs1_heartbeat_down_duration)
#define WRITE_CMIC_BS1_HEARTBEAT_DOWN_DURATIONr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS1_HEARTBEAT_DOWN_DURATIONr_OFFSET,r._cmic_bs1_heartbeat_down_duration)

/*******************************************************************************
 * End of 'CMIC_BS1_HEARTBEAT_DOWN_DURATIONr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS1_HEARTBEAT_UP_DURATION
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS1_HEARTBEAT_UP_DURATION.
 */
#define READ_CMIC_BS1_HEARTBEAT_UP_DURATIONr(u,r) BCMDRD_DEV_READ32(u,CMIC_BS1_HEARTBEAT_UP_DURATIONr_OFFSET,r._cmic_bs1_heartbeat_up_duration)
#define WRITE_CMIC_BS1_HEARTBEAT_UP_DURATIONr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS1_HEARTBEAT_UP_DURATIONr_OFFSET,r._cmic_bs1_heartbeat_up_duration)

/*******************************************************************************
 * End of 'CMIC_BS1_HEARTBEAT_UP_DURATIONr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS1_INITIAL_CRC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS1_INITIAL_CRC.
 */
#define READ_CMIC_BS1_INITIAL_CRCr(u,r) BCMDRD_DEV_READ32(u,CMIC_BS1_INITIAL_CRCr_OFFSET,r._cmic_bs1_initial_crc)
#define WRITE_CMIC_BS1_INITIAL_CRCr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS1_INITIAL_CRCr_OFFSET,r._cmic_bs1_initial_crc)

/*******************************************************************************
 * End of 'CMIC_BS1_INITIAL_CRCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS1_INPUT_TIME_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS1_INPUT_TIME_0.
 */
#define READ_CMIC_BS1_INPUT_TIME_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_BS1_INPUT_TIME_0r_OFFSET,r._cmic_bs1_input_time_0)
#define WRITE_CMIC_BS1_INPUT_TIME_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS1_INPUT_TIME_0r_OFFSET,r._cmic_bs1_input_time_0)

/*******************************************************************************
 * End of 'CMIC_BS1_INPUT_TIME_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS1_INPUT_TIME_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS1_INPUT_TIME_1.
 */
#define READ_CMIC_BS1_INPUT_TIME_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_BS1_INPUT_TIME_1r_OFFSET,r._cmic_bs1_input_time_1)
#define WRITE_CMIC_BS1_INPUT_TIME_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS1_INPUT_TIME_1r_OFFSET,r._cmic_bs1_input_time_1)

/*******************************************************************************
 * End of 'CMIC_BS1_INPUT_TIME_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS1_INPUT_TIME_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS1_INPUT_TIME_2.
 */
#define READ_CMIC_BS1_INPUT_TIME_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_BS1_INPUT_TIME_2r_OFFSET,r._cmic_bs1_input_time_2)
#define WRITE_CMIC_BS1_INPUT_TIME_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS1_INPUT_TIME_2r_OFFSET,r._cmic_bs1_input_time_2)

/*******************************************************************************
 * End of 'CMIC_BS1_INPUT_TIME_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS1_OUTPUT_TIME_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS1_OUTPUT_TIME_0.
 */
#define READ_CMIC_BS1_OUTPUT_TIME_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_BS1_OUTPUT_TIME_0r_OFFSET,r._cmic_bs1_output_time_0)
#define WRITE_CMIC_BS1_OUTPUT_TIME_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS1_OUTPUT_TIME_0r_OFFSET,r._cmic_bs1_output_time_0)

/*******************************************************************************
 * End of 'CMIC_BS1_OUTPUT_TIME_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS1_OUTPUT_TIME_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS1_OUTPUT_TIME_1.
 */
#define READ_CMIC_BS1_OUTPUT_TIME_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_BS1_OUTPUT_TIME_1r_OFFSET,r._cmic_bs1_output_time_1)
#define WRITE_CMIC_BS1_OUTPUT_TIME_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS1_OUTPUT_TIME_1r_OFFSET,r._cmic_bs1_output_time_1)

/*******************************************************************************
 * End of 'CMIC_BS1_OUTPUT_TIME_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_BS1_OUTPUT_TIME_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_BS1_OUTPUT_TIME_2.
 */
#define READ_CMIC_BS1_OUTPUT_TIME_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_BS1_OUTPUT_TIME_2r_OFFSET,r._cmic_bs1_output_time_2)
#define WRITE_CMIC_BS1_OUTPUT_TIME_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_BS1_OUTPUT_TIME_2r_OFFSET,r._cmic_bs1_output_time_2)

/*******************************************************************************
 * End of 'CMIC_BS1_OUTPUT_TIME_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_2BIT_ECC_ERROR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_2BIT_ECC_ERROR_STATUS.
 */
#define READ_CMIC_CMC0_2BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_cmc0_2bit_ecc_error_status)
#define WRITE_CMIC_CMC0_2BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_cmc0_2bit_ecc_error_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_2BIT_ECC_ERROR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASK
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASK.
 */
#define READ_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_OFFSET,r._cmic_cmc0_2bit_ecc_error_status_mask)
#define WRITE_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_OFFSET,r._cmic_cmc0_2bit_ecc_error_status_mask)

/*******************************************************************************
 * End of 'CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_AXIIC_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_AXIIC_TM_CONTROL_0.
 */
#define READ_CMIC_CMC0_AXIIC_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_AXIIC_TM_CONTROL_0r_OFFSET,r._cmic_cmc0_axiic_tm_control_0)
#define WRITE_CMIC_CMC0_AXIIC_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_AXIIC_TM_CONTROL_0r_OFFSET,r._cmic_cmc0_axiic_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_AXIIC_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_AXIIC_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_AXIIC_TM_CONTROL_1.
 */
#define READ_CMIC_CMC0_AXIIC_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_AXIIC_TM_CONTROL_1r_OFFSET,r._cmic_cmc0_axiic_tm_control_1)
#define WRITE_CMIC_CMC0_AXIIC_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_AXIIC_TM_CONTROL_1r_OFFSET,r._cmic_cmc0_axiic_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_AXIIC_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_AXIIC_TM_CONTROL_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_AXIIC_TM_CONTROL_2.
 */
#define READ_CMIC_CMC0_AXIIC_TM_CONTROL_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_AXIIC_TM_CONTROL_2r_OFFSET,r._cmic_cmc0_axiic_tm_control_2)
#define WRITE_CMIC_CMC0_AXIIC_TM_CONTROL_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_AXIIC_TM_CONTROL_2r_OFFSET,r._cmic_cmc0_axiic_tm_control_2)

/*******************************************************************************
 * End of 'CMIC_CMC0_AXIIC_TM_CONTROL_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_TM_CONTROL_0.
 */
#define READ_CMIC_CMC0_CCMDMA_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_TM_CONTROL_0r_OFFSET,r._cmic_cmc0_ccmdma_tm_control_0)
#define WRITE_CMIC_CMC0_CCMDMA_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_TM_CONTROL_0r_OFFSET,r._cmic_cmc0_ccmdma_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCMDMA_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCMDMA_TM_CONTROL_1.
 */
#define READ_CMIC_CMC0_CCMDMA_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCMDMA_TM_CONTROL_1r_OFFSET,r._cmic_cmc0_ccmdma_tm_control_1)
#define WRITE_CMIC_CMC0_CCMDMA_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCMDMA_TM_CONTROL_1r_OFFSET,r._cmic_cmc0_ccmdma_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCMDMA_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCM_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCM_DMA_CFG.
 */
#define READ_CMIC_CMC0_CCM_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCM_DMA_CFGr_OFFSET,r._cmic_cmc0_ccm_dma_cfg)
#define WRITE_CMIC_CMC0_CCM_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCM_DMA_CFGr_OFFSET,r._cmic_cmc0_ccm_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCM_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR.
 */
#define READ_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_OFFSET,r._cmic_cmc0_ccm_dma_cur_host0_addr)
#define WRITE_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_OFFSET,r._cmic_cmc0_ccm_dma_cur_host0_addr)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDR.
 */
#define READ_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_OFFSET,r._cmic_cmc0_ccm_dma_cur_host1_addr)
#define WRITE_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_OFFSET,r._cmic_cmc0_ccm_dma_cur_host1_addr)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCM_DMA_ECCERR_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCM_DMA_ECCERR_ADDR.
 */
#define READ_CMIC_CMC0_CCM_DMA_ECCERR_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCM_DMA_ECCERR_ADDRr_OFFSET,r._cmic_cmc0_ccm_dma_eccerr_addr)
#define WRITE_CMIC_CMC0_CCM_DMA_ECCERR_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCM_DMA_ECCERR_ADDRr_OFFSET,r._cmic_cmc0_ccm_dma_eccerr_addr)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCM_DMA_ECCERR_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCM_DMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCM_DMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc0_ccm_dma_eccerr_control)
#define WRITE_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc0_ccm_dma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCM_DMA_ENTRY_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCM_DMA_ENTRY_COUNT.
 */
#define READ_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_OFFSET,r._cmic_cmc0_ccm_dma_entry_count)
#define WRITE_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_OFFSET,r._cmic_cmc0_ccm_dma_entry_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCM_DMA_ENTRY_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR.
 */
#define READ_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_OFFSET,r._cmic_cmc0_ccm_dma_host0_mem_start_addr)
#define WRITE_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_OFFSET,r._cmic_cmc0_ccm_dma_host0_mem_start_addr)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDR.
 */
#define READ_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_OFFSET,r._cmic_cmc0_ccm_dma_host1_mem_start_addr)
#define WRITE_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_OFFSET,r._cmic_cmc0_ccm_dma_host1_mem_start_addr)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCM_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCM_DMA_STAT.
 */
#define READ_CMIC_CMC0_CCM_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCM_DMA_STATr_OFFSET,r._cmic_cmc0_ccm_dma_stat)
#define WRITE_CMIC_CMC0_CCM_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCM_DMA_STATr_OFFSET,r._cmic_cmc0_ccm_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCM_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CCM_DMA_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CCM_DMA_STATUS_CLR.
 */
#define READ_CMIC_CMC0_CCM_DMA_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CCM_DMA_STATUS_CLRr_OFFSET,r._cmic_cmc0_ccm_dma_status_clr)
#define WRITE_CMIC_CMC0_CCM_DMA_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CCM_DMA_STATUS_CLRr_OFFSET,r._cmic_cmc0_ccm_dma_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_CCM_DMA_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH0_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH0_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC0_CH0_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH0_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_ch0_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC0_CH0_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH0_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_ch0_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH0_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH0_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH0_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC0_CH0_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH0_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_ch0_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC0_CH0_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH0_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_ch0_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH0_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH0_DMA_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH0_DMA_CTRL.
 */
#define READ_CMIC_CMC0_CH0_DMA_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH0_DMA_CTRLr_OFFSET,r._cmic_cmc0_ch0_dma_ctrl)
#define WRITE_CMIC_CMC0_CH0_DMA_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH0_DMA_CTRLr_OFFSET,r._cmic_cmc0_ch0_dma_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH0_DMA_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH0_DMA_CURR_DESC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH0_DMA_CURR_DESC.
 */
#define READ_CMIC_CMC0_CH0_DMA_CURR_DESCr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH0_DMA_CURR_DESCr_OFFSET,r._cmic_cmc0_ch0_dma_curr_desc)
#define WRITE_CMIC_CMC0_CH0_DMA_CURR_DESCr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH0_DMA_CURR_DESCr_OFFSET,r._cmic_cmc0_ch0_dma_curr_desc)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH0_DMA_CURR_DESCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_ch0_rxbuf_threshold_config)
#define WRITE_CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_ch0_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH1_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH1_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC0_CH1_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH1_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_ch1_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC0_CH1_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH1_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_ch1_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH1_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH1_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH1_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC0_CH1_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH1_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_ch1_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC0_CH1_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH1_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_ch1_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH1_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH1_DMA_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH1_DMA_CTRL.
 */
#define READ_CMIC_CMC0_CH1_DMA_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH1_DMA_CTRLr_OFFSET,r._cmic_cmc0_ch1_dma_ctrl)
#define WRITE_CMIC_CMC0_CH1_DMA_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH1_DMA_CTRLr_OFFSET,r._cmic_cmc0_ch1_dma_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH1_DMA_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH1_DMA_CURR_DESC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH1_DMA_CURR_DESC.
 */
#define READ_CMIC_CMC0_CH1_DMA_CURR_DESCr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH1_DMA_CURR_DESCr_OFFSET,r._cmic_cmc0_ch1_dma_curr_desc)
#define WRITE_CMIC_CMC0_CH1_DMA_CURR_DESCr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH1_DMA_CURR_DESCr_OFFSET,r._cmic_cmc0_ch1_dma_curr_desc)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH1_DMA_CURR_DESCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_ch1_rxbuf_threshold_config)
#define WRITE_CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_ch1_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH2_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH2_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC0_CH2_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH2_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_ch2_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC0_CH2_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH2_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_ch2_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH2_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH2_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH2_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC0_CH2_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH2_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_ch2_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC0_CH2_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH2_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_ch2_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH2_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH2_DMA_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH2_DMA_CTRL.
 */
#define READ_CMIC_CMC0_CH2_DMA_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH2_DMA_CTRLr_OFFSET,r._cmic_cmc0_ch2_dma_ctrl)
#define WRITE_CMIC_CMC0_CH2_DMA_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH2_DMA_CTRLr_OFFSET,r._cmic_cmc0_ch2_dma_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH2_DMA_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH2_DMA_CURR_DESC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH2_DMA_CURR_DESC.
 */
#define READ_CMIC_CMC0_CH2_DMA_CURR_DESCr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH2_DMA_CURR_DESCr_OFFSET,r._cmic_cmc0_ch2_dma_curr_desc)
#define WRITE_CMIC_CMC0_CH2_DMA_CURR_DESCr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH2_DMA_CURR_DESCr_OFFSET,r._cmic_cmc0_ch2_dma_curr_desc)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH2_DMA_CURR_DESCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_ch2_rxbuf_threshold_config)
#define WRITE_CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_ch2_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH3_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH3_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC0_CH3_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH3_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_ch3_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC0_CH3_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH3_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc0_ch3_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH3_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH3_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH3_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC0_CH3_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH3_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_ch3_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC0_CH3_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH3_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc0_ch3_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH3_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH3_DMA_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH3_DMA_CTRL.
 */
#define READ_CMIC_CMC0_CH3_DMA_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH3_DMA_CTRLr_OFFSET,r._cmic_cmc0_ch3_dma_ctrl)
#define WRITE_CMIC_CMC0_CH3_DMA_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH3_DMA_CTRLr_OFFSET,r._cmic_cmc0_ch3_dma_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH3_DMA_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH3_DMA_CURR_DESC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH3_DMA_CURR_DESC.
 */
#define READ_CMIC_CMC0_CH3_DMA_CURR_DESCr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH3_DMA_CURR_DESCr_OFFSET,r._cmic_cmc0_ch3_dma_curr_desc)
#define WRITE_CMIC_CMC0_CH3_DMA_CURR_DESCr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH3_DMA_CURR_DESCr_OFFSET,r._cmic_cmc0_ch3_dma_curr_desc)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH3_DMA_CURR_DESCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_ch3_rxbuf_threshold_config)
#define WRITE_CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc0_ch3_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_CONFIG.
 */
#define READ_CMIC_CMC0_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_CONFIGr_OFFSET,r._cmic_cmc0_config)
#define WRITE_CMIC_CMC0_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_CONFIGr_OFFSET,r._cmic_cmc0_config)

/*******************************************************************************
 * End of 'CMIC_CMC0_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_DMA_CH0_DESC_HALT_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_DMA_CH0_DESC_HALT_ADDR.
 */
#define READ_CMIC_CMC0_DMA_CH0_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_DMA_CH0_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc0_dma_ch0_desc_halt_addr)
#define WRITE_CMIC_CMC0_DMA_CH0_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_DMA_CH0_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc0_dma_ch0_desc_halt_addr)

/*******************************************************************************
 * End of 'CMIC_CMC0_DMA_CH0_DESC_HALT_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_DMA_CH0_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_DMA_CH0_INTR_COAL.
 */
#define READ_CMIC_CMC0_DMA_CH0_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_DMA_CH0_INTR_COALr_OFFSET,r._cmic_cmc0_dma_ch0_intr_coal)
#define WRITE_CMIC_CMC0_DMA_CH0_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_DMA_CH0_INTR_COALr_OFFSET,r._cmic_cmc0_dma_ch0_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC0_DMA_CH0_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_DMA_CH1_DESC_HALT_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_DMA_CH1_DESC_HALT_ADDR.
 */
#define READ_CMIC_CMC0_DMA_CH1_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_DMA_CH1_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc0_dma_ch1_desc_halt_addr)
#define WRITE_CMIC_CMC0_DMA_CH1_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_DMA_CH1_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc0_dma_ch1_desc_halt_addr)

/*******************************************************************************
 * End of 'CMIC_CMC0_DMA_CH1_DESC_HALT_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_DMA_CH1_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_DMA_CH1_INTR_COAL.
 */
#define READ_CMIC_CMC0_DMA_CH1_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_DMA_CH1_INTR_COALr_OFFSET,r._cmic_cmc0_dma_ch1_intr_coal)
#define WRITE_CMIC_CMC0_DMA_CH1_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_DMA_CH1_INTR_COALr_OFFSET,r._cmic_cmc0_dma_ch1_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC0_DMA_CH1_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_DMA_CH2_DESC_HALT_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_DMA_CH2_DESC_HALT_ADDR.
 */
#define READ_CMIC_CMC0_DMA_CH2_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_DMA_CH2_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc0_dma_ch2_desc_halt_addr)
#define WRITE_CMIC_CMC0_DMA_CH2_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_DMA_CH2_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc0_dma_ch2_desc_halt_addr)

/*******************************************************************************
 * End of 'CMIC_CMC0_DMA_CH2_DESC_HALT_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_DMA_CH2_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_DMA_CH2_INTR_COAL.
 */
#define READ_CMIC_CMC0_DMA_CH2_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_DMA_CH2_INTR_COALr_OFFSET,r._cmic_cmc0_dma_ch2_intr_coal)
#define WRITE_CMIC_CMC0_DMA_CH2_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_DMA_CH2_INTR_COALr_OFFSET,r._cmic_cmc0_dma_ch2_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC0_DMA_CH2_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_DMA_CH3_DESC_HALT_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_DMA_CH3_DESC_HALT_ADDR.
 */
#define READ_CMIC_CMC0_DMA_CH3_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_DMA_CH3_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc0_dma_ch3_desc_halt_addr)
#define WRITE_CMIC_CMC0_DMA_CH3_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_DMA_CH3_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc0_dma_ch3_desc_halt_addr)

/*******************************************************************************
 * End of 'CMIC_CMC0_DMA_CH3_DESC_HALT_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_DMA_CH3_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_DMA_CH3_INTR_COAL.
 */
#define READ_CMIC_CMC0_DMA_CH3_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_DMA_CH3_INTR_COALr_OFFSET,r._cmic_cmc0_dma_ch3_intr_coal)
#define WRITE_CMIC_CMC0_DMA_CH3_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_DMA_CH3_INTR_COALr_OFFSET,r._cmic_cmc0_dma_ch3_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC0_DMA_CH3_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_DMA_DESC0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_DMA_DESC0.
 */
#define READ_CMIC_CMC0_DMA_DESC0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_DMA_DESC0r_OFFSET,r._cmic_cmc0_dma_desc0)
#define WRITE_CMIC_CMC0_DMA_DESC0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_DMA_DESC0r_OFFSET,r._cmic_cmc0_dma_desc0)

/*******************************************************************************
 * End of 'CMIC_CMC0_DMA_DESC0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_DMA_DESC1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_DMA_DESC1.
 */
#define READ_CMIC_CMC0_DMA_DESC1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_DMA_DESC1r_OFFSET,r._cmic_cmc0_dma_desc1)
#define WRITE_CMIC_CMC0_DMA_DESC1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_DMA_DESC1r_OFFSET,r._cmic_cmc0_dma_desc1)

/*******************************************************************************
 * End of 'CMIC_CMC0_DMA_DESC1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_DMA_DESC2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_DMA_DESC2.
 */
#define READ_CMIC_CMC0_DMA_DESC2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_DMA_DESC2r_OFFSET,r._cmic_cmc0_dma_desc2)
#define WRITE_CMIC_CMC0_DMA_DESC2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_DMA_DESC2r_OFFSET,r._cmic_cmc0_dma_desc2)

/*******************************************************************************
 * End of 'CMIC_CMC0_DMA_DESC2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_DMA_DESC3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_DMA_DESC3.
 */
#define READ_CMIC_CMC0_DMA_DESC3r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_DMA_DESC3r_OFFSET,r._cmic_cmc0_dma_desc3)
#define WRITE_CMIC_CMC0_DMA_DESC3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_DMA_DESC3r_OFFSET,r._cmic_cmc0_dma_desc3)

/*******************************************************************************
 * End of 'CMIC_CMC0_DMA_DESC3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_DMA_STAT.
 */
#define READ_CMIC_CMC0_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_DMA_STATr_OFFSET,r._cmic_cmc0_dma_stat)
#define WRITE_CMIC_CMC0_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_DMA_STATr_OFFSET,r._cmic_cmc0_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_DMA_STAT_CLR.
 */
#define READ_CMIC_CMC0_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_DMA_STAT_CLRr_OFFSET,r._cmic_cmc0_dma_stat_clr)
#define WRITE_CMIC_CMC0_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_DMA_STAT_CLRr_OFFSET,r._cmic_cmc0_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_DMA_STAT_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_DMA_STAT_HI.
 */
#define READ_CMIC_CMC0_DMA_STAT_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_DMA_STAT_HIr_OFFSET,r._cmic_cmc0_dma_stat_hi)
#define WRITE_CMIC_CMC0_DMA_STAT_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_DMA_STAT_HIr_OFFSET,r._cmic_cmc0_dma_stat_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_DMA_STAT_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0.
 */
#define READ_CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0r_OFFSET,r._cmic_cmc0_fiforddma_ch0_tm_control_0)
#define WRITE_CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0r_OFFSET,r._cmic_cmc0_fiforddma_ch0_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1.
 */
#define READ_CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1r_OFFSET,r._cmic_cmc0_fiforddma_ch0_tm_control_1)
#define WRITE_CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1r_OFFSET,r._cmic_cmc0_fiforddma_ch0_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0.
 */
#define READ_CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0r_OFFSET,r._cmic_cmc0_fiforddma_ch1_tm_control_0)
#define WRITE_CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0r_OFFSET,r._cmic_cmc0_fiforddma_ch1_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1.
 */
#define READ_CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1r_OFFSET,r._cmic_cmc0_fiforddma_ch1_tm_control_1)
#define WRITE_CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1r_OFFSET,r._cmic_cmc0_fiforddma_ch1_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0.
 */
#define READ_CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0r_OFFSET,r._cmic_cmc0_fiforddma_ch2_tm_control_0)
#define WRITE_CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0r_OFFSET,r._cmic_cmc0_fiforddma_ch2_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1.
 */
#define READ_CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1r_OFFSET,r._cmic_cmc0_fiforddma_ch2_tm_control_1)
#define WRITE_CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1r_OFFSET,r._cmic_cmc0_fiforddma_ch2_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0.
 */
#define READ_CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0r_OFFSET,r._cmic_cmc0_fiforddma_ch3_tm_control_0)
#define WRITE_CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0r_OFFSET,r._cmic_cmc0_fiforddma_ch3_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1.
 */
#define READ_CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1r_OFFSET,r._cmic_cmc0_fiforddma_ch3_tm_control_1)
#define WRITE_CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1r_OFFSET,r._cmic_cmc0_fiforddma_ch3_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH0_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH0_RD_DMA_CFG.
 */
#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_cfg)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR.
 */
#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_cur_hostmem_write_ptr)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_cur_hostmem_write_ptr)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_eccerr_address)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_eccerr_control)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_hostmem_start_address)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_hostmem_threshold)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE.
 */
#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_opcode)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_sbus_start_address)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH0_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH0_RD_DMA_STAT.
 */
#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_stat)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH0_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_stat_clr)
#define WRITE_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc0_fifo_ch0_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH1_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH1_RD_DMA_CFG.
 */
#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_cfg)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR.
 */
#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_cur_hostmem_write_ptr)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_cur_hostmem_write_ptr)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_eccerr_address)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_eccerr_control)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_hostmem_start_address)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_hostmem_threshold)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODE.
 */
#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_opcode)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_sbus_start_address)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH1_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH1_RD_DMA_STAT.
 */
#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_stat)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH1_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_stat_clr)
#define WRITE_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc0_fifo_ch1_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH2_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH2_RD_DMA_CFG.
 */
#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_cfg)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR.
 */
#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_cur_hostmem_write_ptr)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_cur_hostmem_write_ptr)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_eccerr_address)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_eccerr_control)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_hostmem_start_address)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_hostmem_threshold)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODE.
 */
#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_opcode)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_sbus_start_address)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH2_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH2_RD_DMA_STAT.
 */
#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_stat)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH2_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_stat_clr)
#define WRITE_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc0_fifo_ch2_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH3_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH3_RD_DMA_CFG.
 */
#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_cfg)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR.
 */
#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_cur_hostmem_write_ptr)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_cur_hostmem_write_ptr)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_eccerr_address)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_eccerr_control)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_hostmem_start_address)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_hostmem_threshold)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODE.
 */
#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_opcode)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_sbus_start_address)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH3_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH3_RD_DMA_STAT.
 */
#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_stat)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH3_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_stat_clr)
#define WRITE_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc0_fifo_ch3_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FSCHAN_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FSCHAN_ADDRESS.
 */
#define READ_CMIC_CMC0_FSCHAN_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FSCHAN_ADDRESSr_OFFSET,r._cmic_cmc0_fschan_address)
#define WRITE_CMIC_CMC0_FSCHAN_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FSCHAN_ADDRESSr_OFFSET,r._cmic_cmc0_fschan_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_FSCHAN_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FSCHAN_DATA32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FSCHAN_DATA32.
 */
#define READ_CMIC_CMC0_FSCHAN_DATA32r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FSCHAN_DATA32r_OFFSET,r._cmic_cmc0_fschan_data32)
#define WRITE_CMIC_CMC0_FSCHAN_DATA32r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FSCHAN_DATA32r_OFFSET,r._cmic_cmc0_fschan_data32)

/*******************************************************************************
 * End of 'CMIC_CMC0_FSCHAN_DATA32r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FSCHAN_DATA64_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FSCHAN_DATA64_HI.
 */
#define READ_CMIC_CMC0_FSCHAN_DATA64_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FSCHAN_DATA64_HIr_OFFSET,r._cmic_cmc0_fschan_data64_hi)
#define WRITE_CMIC_CMC0_FSCHAN_DATA64_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FSCHAN_DATA64_HIr_OFFSET,r._cmic_cmc0_fschan_data64_hi)

/*******************************************************************************
 * End of 'CMIC_CMC0_FSCHAN_DATA64_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FSCHAN_DATA64_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FSCHAN_DATA64_LO.
 */
#define READ_CMIC_CMC0_FSCHAN_DATA64_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FSCHAN_DATA64_LOr_OFFSET,r._cmic_cmc0_fschan_data64_lo)
#define WRITE_CMIC_CMC0_FSCHAN_DATA64_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FSCHAN_DATA64_LOr_OFFSET,r._cmic_cmc0_fschan_data64_lo)

/*******************************************************************************
 * End of 'CMIC_CMC0_FSCHAN_DATA64_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FSCHAN_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FSCHAN_OPCODE.
 */
#define READ_CMIC_CMC0_FSCHAN_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FSCHAN_OPCODEr_OFFSET,r._cmic_cmc0_fschan_opcode)
#define WRITE_CMIC_CMC0_FSCHAN_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FSCHAN_OPCODEr_OFFSET,r._cmic_cmc0_fschan_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_FSCHAN_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_FSCHAN_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_FSCHAN_STATUS.
 */
#define READ_CMIC_CMC0_FSCHAN_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_FSCHAN_STATUSr_OFFSET,r._cmic_cmc0_fschan_status)
#define WRITE_CMIC_CMC0_FSCHAN_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_FSCHAN_STATUSr_OFFSET,r._cmic_cmc0_fschan_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_FSCHAN_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_HOSTMEM_ADDR_REMAP_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_HOSTMEM_ADDR_REMAP_0.
 */
#define READ_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_OFFSET,r._cmic_cmc0_hostmem_addr_remap_0)
#define WRITE_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_OFFSET,r._cmic_cmc0_hostmem_addr_remap_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_HOSTMEM_ADDR_REMAP_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_HOSTMEM_ADDR_REMAP_1.
 */
#define READ_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_OFFSET,r._cmic_cmc0_hostmem_addr_remap_1)
#define WRITE_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_OFFSET,r._cmic_cmc0_hostmem_addr_remap_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_HOSTMEM_ADDR_REMAP_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_HOSTMEM_ADDR_REMAP_2.
 */
#define READ_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_OFFSET,r._cmic_cmc0_hostmem_addr_remap_2)
#define WRITE_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_OFFSET,r._cmic_cmc0_hostmem_addr_remap_2)

/*******************************************************************************
 * End of 'CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_HOSTMEM_ADDR_REMAP_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_HOSTMEM_ADDR_REMAP_3.
 */
#define READ_CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r_OFFSET,r._cmic_cmc0_hostmem_addr_remap_3)
#define WRITE_CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r_OFFSET,r._cmic_cmc0_hostmem_addr_remap_3)

/*******************************************************************************
 * End of 'CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_IRQ_STAT0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_IRQ_STAT0.
 */
#define READ_CMIC_CMC0_IRQ_STAT0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_IRQ_STAT0r_OFFSET,r._cmic_cmc0_irq_stat0)
#define WRITE_CMIC_CMC0_IRQ_STAT0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_IRQ_STAT0r_OFFSET,r._cmic_cmc0_irq_stat0)

/*******************************************************************************
 * End of 'CMIC_CMC0_IRQ_STAT0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_IRQ_STAT1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_IRQ_STAT1.
 */
#define READ_CMIC_CMC0_IRQ_STAT1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_IRQ_STAT1r_OFFSET,r._cmic_cmc0_irq_stat1)
#define WRITE_CMIC_CMC0_IRQ_STAT1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_IRQ_STAT1r_OFFSET,r._cmic_cmc0_irq_stat1)

/*******************************************************************************
 * End of 'CMIC_CMC0_IRQ_STAT1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_IRQ_STAT2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_IRQ_STAT2.
 */
#define READ_CMIC_CMC0_IRQ_STAT2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_IRQ_STAT2r_OFFSET,r._cmic_cmc0_irq_stat2)
#define WRITE_CMIC_CMC0_IRQ_STAT2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_IRQ_STAT2r_OFFSET,r._cmic_cmc0_irq_stat2)

/*******************************************************************************
 * End of 'CMIC_CMC0_IRQ_STAT2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_IRQ_STAT3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_IRQ_STAT3.
 */
#define READ_CMIC_CMC0_IRQ_STAT3r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_IRQ_STAT3r_OFFSET,r._cmic_cmc0_irq_stat3)
#define WRITE_CMIC_CMC0_IRQ_STAT3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_IRQ_STAT3r_OFFSET,r._cmic_cmc0_irq_stat3)

/*******************************************************************************
 * End of 'CMIC_CMC0_IRQ_STAT3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_IRQ_STAT4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_IRQ_STAT4.
 */
#define READ_CMIC_CMC0_IRQ_STAT4r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_IRQ_STAT4r_OFFSET,r._cmic_cmc0_irq_stat4)
#define WRITE_CMIC_CMC0_IRQ_STAT4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_IRQ_STAT4r_OFFSET,r._cmic_cmc0_irq_stat4)

/*******************************************************************************
 * End of 'CMIC_CMC0_IRQ_STAT4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_IRQ_STAT5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_IRQ_STAT5.
 */
#define READ_CMIC_CMC0_IRQ_STAT5r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_IRQ_STAT5r_OFFSET,r._cmic_cmc0_irq_stat5)
#define WRITE_CMIC_CMC0_IRQ_STAT5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_IRQ_STAT5r_OFFSET,r._cmic_cmc0_irq_stat5)

/*******************************************************************************
 * End of 'CMIC_CMC0_IRQ_STAT5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_IRQ_STAT6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_IRQ_STAT6.
 */
#define READ_CMIC_CMC0_IRQ_STAT6r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_IRQ_STAT6r_OFFSET,r._cmic_cmc0_irq_stat6)
#define WRITE_CMIC_CMC0_IRQ_STAT6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_IRQ_STAT6r_OFFSET,r._cmic_cmc0_irq_stat6)

/*******************************************************************************
 * End of 'CMIC_CMC0_IRQ_STAT6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_MIIM_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_MIIM_ADDRESS.
 */
#define READ_CMIC_CMC0_MIIM_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_MIIM_ADDRESSr_OFFSET,r._cmic_cmc0_miim_address)
#define WRITE_CMIC_CMC0_MIIM_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_MIIM_ADDRESSr_OFFSET,r._cmic_cmc0_miim_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_MIIM_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_MIIM_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_MIIM_CTRL.
 */
#define READ_CMIC_CMC0_MIIM_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_MIIM_CTRLr_OFFSET,r._cmic_cmc0_miim_ctrl)
#define WRITE_CMIC_CMC0_MIIM_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_MIIM_CTRLr_OFFSET,r._cmic_cmc0_miim_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_MIIM_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_MIIM_PARAM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_MIIM_PARAM.
 */
#define READ_CMIC_CMC0_MIIM_PARAMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_MIIM_PARAMr_OFFSET,r._cmic_cmc0_miim_param)
#define WRITE_CMIC_CMC0_MIIM_PARAMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_MIIM_PARAMr_OFFSET,r._cmic_cmc0_miim_param)

/*******************************************************************************
 * End of 'CMIC_CMC0_MIIM_PARAMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_MIIM_READ_DATA
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_MIIM_READ_DATA.
 */
#define READ_CMIC_CMC0_MIIM_READ_DATAr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_MIIM_READ_DATAr_OFFSET,r._cmic_cmc0_miim_read_data)
#define WRITE_CMIC_CMC0_MIIM_READ_DATAr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_MIIM_READ_DATAr_OFFSET,r._cmic_cmc0_miim_read_data)

/*******************************************************************************
 * End of 'CMIC_CMC0_MIIM_READ_DATAr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_MIIM_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_MIIM_STAT.
 */
#define READ_CMIC_CMC0_MIIM_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_MIIM_STATr_OFFSET,r._cmic_cmc0_miim_stat)
#define WRITE_CMIC_CMC0_MIIM_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_MIIM_STATr_OFFSET,r._cmic_cmc0_miim_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_MIIM_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PCIE_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PCIE_IRQ_MASK0.
 */
#define READ_CMIC_CMC0_PCIE_IRQ_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PCIE_IRQ_MASK0r_OFFSET,r._cmic_cmc0_pcie_irq_mask0)
#define WRITE_CMIC_CMC0_PCIE_IRQ_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PCIE_IRQ_MASK0r_OFFSET,r._cmic_cmc0_pcie_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC0_PCIE_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PCIE_IRQ_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PCIE_IRQ_MASK1.
 */
#define READ_CMIC_CMC0_PCIE_IRQ_MASK1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PCIE_IRQ_MASK1r_OFFSET,r._cmic_cmc0_pcie_irq_mask1)
#define WRITE_CMIC_CMC0_PCIE_IRQ_MASK1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PCIE_IRQ_MASK1r_OFFSET,r._cmic_cmc0_pcie_irq_mask1)

/*******************************************************************************
 * End of 'CMIC_CMC0_PCIE_IRQ_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PCIE_IRQ_MASK2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PCIE_IRQ_MASK2.
 */
#define READ_CMIC_CMC0_PCIE_IRQ_MASK2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PCIE_IRQ_MASK2r_OFFSET,r._cmic_cmc0_pcie_irq_mask2)
#define WRITE_CMIC_CMC0_PCIE_IRQ_MASK2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PCIE_IRQ_MASK2r_OFFSET,r._cmic_cmc0_pcie_irq_mask2)

/*******************************************************************************
 * End of 'CMIC_CMC0_PCIE_IRQ_MASK2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PCIE_IRQ_MASK3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PCIE_IRQ_MASK3.
 */
#define READ_CMIC_CMC0_PCIE_IRQ_MASK3r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PCIE_IRQ_MASK3r_OFFSET,r._cmic_cmc0_pcie_irq_mask3)
#define WRITE_CMIC_CMC0_PCIE_IRQ_MASK3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PCIE_IRQ_MASK3r_OFFSET,r._cmic_cmc0_pcie_irq_mask3)

/*******************************************************************************
 * End of 'CMIC_CMC0_PCIE_IRQ_MASK3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PCIE_IRQ_MASK4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PCIE_IRQ_MASK4.
 */
#define READ_CMIC_CMC0_PCIE_IRQ_MASK4r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PCIE_IRQ_MASK4r_OFFSET,r._cmic_cmc0_pcie_irq_mask4)
#define WRITE_CMIC_CMC0_PCIE_IRQ_MASK4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PCIE_IRQ_MASK4r_OFFSET,r._cmic_cmc0_pcie_irq_mask4)

/*******************************************************************************
 * End of 'CMIC_CMC0_PCIE_IRQ_MASK4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PCIE_IRQ_MASK5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PCIE_IRQ_MASK5.
 */
#define READ_CMIC_CMC0_PCIE_IRQ_MASK5r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PCIE_IRQ_MASK5r_OFFSET,r._cmic_cmc0_pcie_irq_mask5)
#define WRITE_CMIC_CMC0_PCIE_IRQ_MASK5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PCIE_IRQ_MASK5r_OFFSET,r._cmic_cmc0_pcie_irq_mask5)

/*******************************************************************************
 * End of 'CMIC_CMC0_PCIE_IRQ_MASK5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PCIE_IRQ_MASK6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PCIE_IRQ_MASK6.
 */
#define READ_CMIC_CMC0_PCIE_IRQ_MASK6r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PCIE_IRQ_MASK6r_OFFSET,r._cmic_cmc0_pcie_irq_mask6)
#define WRITE_CMIC_CMC0_PCIE_IRQ_MASK6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PCIE_IRQ_MASK6r_OFFSET,r._cmic_cmc0_pcie_irq_mask6)

/*******************************************************************************
 * End of 'CMIC_CMC0_PCIE_IRQ_MASK6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PCIE_MISCEL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PCIE_MISCEL.
 */
#define READ_CMIC_CMC0_PCIE_MISCELr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PCIE_MISCELr_OFFSET,r._cmic_cmc0_pcie_miscel)
#define WRITE_CMIC_CMC0_PCIE_MISCELr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PCIE_MISCELr_OFFSET,r._cmic_cmc0_pcie_miscel)

/*******************************************************************************
 * End of 'CMIC_CMC0_PCIE_MISCELr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKT_COUNT_CH0_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKT_COUNT_CH0_RXPKT.
 */
#define READ_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_OFFSET,r._cmic_cmc0_pkt_count_ch0_rxpkt)
#define WRITE_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_OFFSET,r._cmic_cmc0_pkt_count_ch0_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKT_COUNT_CH0_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKT_COUNT_CH0_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKT_COUNT_CH0_TXPKT.
 */
#define READ_CMIC_CMC0_PKT_COUNT_CH0_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_OFFSET,r._cmic_cmc0_pkt_count_ch0_txpkt)
#define WRITE_CMIC_CMC0_PKT_COUNT_CH0_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_OFFSET,r._cmic_cmc0_pkt_count_ch0_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKT_COUNT_CH0_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKT_COUNT_CH1_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKT_COUNT_CH1_RXPKT.
 */
#define READ_CMIC_CMC0_PKT_COUNT_CH1_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_OFFSET,r._cmic_cmc0_pkt_count_ch1_rxpkt)
#define WRITE_CMIC_CMC0_PKT_COUNT_CH1_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_OFFSET,r._cmic_cmc0_pkt_count_ch1_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKT_COUNT_CH1_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKT_COUNT_CH1_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKT_COUNT_CH1_TXPKT.
 */
#define READ_CMIC_CMC0_PKT_COUNT_CH1_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_OFFSET,r._cmic_cmc0_pkt_count_ch1_txpkt)
#define WRITE_CMIC_CMC0_PKT_COUNT_CH1_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_OFFSET,r._cmic_cmc0_pkt_count_ch1_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKT_COUNT_CH1_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKT_COUNT_CH2_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKT_COUNT_CH2_RXPKT.
 */
#define READ_CMIC_CMC0_PKT_COUNT_CH2_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_OFFSET,r._cmic_cmc0_pkt_count_ch2_rxpkt)
#define WRITE_CMIC_CMC0_PKT_COUNT_CH2_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_OFFSET,r._cmic_cmc0_pkt_count_ch2_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKT_COUNT_CH2_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKT_COUNT_CH2_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKT_COUNT_CH2_TXPKT.
 */
#define READ_CMIC_CMC0_PKT_COUNT_CH2_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_OFFSET,r._cmic_cmc0_pkt_count_ch2_txpkt)
#define WRITE_CMIC_CMC0_PKT_COUNT_CH2_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_OFFSET,r._cmic_cmc0_pkt_count_ch2_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKT_COUNT_CH2_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKT_COUNT_CH3_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKT_COUNT_CH3_RXPKT.
 */
#define READ_CMIC_CMC0_PKT_COUNT_CH3_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_OFFSET,r._cmic_cmc0_pkt_count_ch3_rxpkt)
#define WRITE_CMIC_CMC0_PKT_COUNT_CH3_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_OFFSET,r._cmic_cmc0_pkt_count_ch3_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKT_COUNT_CH3_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKT_COUNT_CH3_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKT_COUNT_CH3_TXPKT.
 */
#define READ_CMIC_CMC0_PKT_COUNT_CH3_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_OFFSET,r._cmic_cmc0_pkt_count_ch3_txpkt)
#define WRITE_CMIC_CMC0_PKT_COUNT_CH3_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_OFFSET,r._cmic_cmc0_pkt_count_ch3_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKT_COUNT_CH3_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC0_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_pkt_count_rxpkt)
#define WRITE_CMIC_CMC0_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc0_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC0_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_pkt_count_txpkt)
#define WRITE_CMIC_CMC0_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc0_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC0_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PROGRAMMABLE_COS_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PROGRAMMABLE_COS_MASK0.
 */
#define READ_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_OFFSET,r._cmic_cmc0_programmable_cos_mask0)
#define WRITE_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_OFFSET,r._cmic_cmc0_programmable_cos_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC0_PROGRAMMABLE_COS_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_PROGRAMMABLE_COS_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_PROGRAMMABLE_COS_MASK1.
 */
#define READ_CMIC_CMC0_PROGRAMMABLE_COS_MASK1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_OFFSET,r._cmic_cmc0_programmable_cos_mask1)
#define WRITE_CMIC_CMC0_PROGRAMMABLE_COS_MASK1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_OFFSET,r._cmic_cmc0_programmable_cos_mask1)

/*******************************************************************************
 * End of 'CMIC_CMC0_PROGRAMMABLE_COS_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_RCPU_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_RCPU_IRQ_MASK0.
 */
#define READ_CMIC_CMC0_RCPU_IRQ_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_RCPU_IRQ_MASK0r_OFFSET,r._cmic_cmc0_rcpu_irq_mask0)
#define WRITE_CMIC_CMC0_RCPU_IRQ_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_RCPU_IRQ_MASK0r_OFFSET,r._cmic_cmc0_rcpu_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC0_RCPU_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch0_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch0_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_desc_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_desc_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_hostmem_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_hostmem_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_hostmem_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbus_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_desc_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_desc_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_hostmem_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_ITER_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_iter_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch0_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch0_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch0_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbusdma_debug)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbusdma_debug_clr)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbusdma_eccerr_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbusdma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbusdma_eccerr_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbusdma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_STATUS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_status)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch0_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_TIMER.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch0_timer)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch0_timer)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0r_OFFSET,r._cmic_cmc0_sbusdma_ch0_tm_control_0)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0r_OFFSET,r._cmic_cmc0_sbusdma_ch0_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1r_OFFSET,r._cmic_cmc0_sbusdma_ch0_tm_control_1)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1r_OFFSET,r._cmic_cmc0_sbusdma_ch0_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2r_OFFSET,r._cmic_cmc0_sbusdma_ch0_tm_control_2)
#define WRITE_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2r_OFFSET,r._cmic_cmc0_sbusdma_ch0_tm_control_2)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch1_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch1_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_desc_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_desc_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_hostmem_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_hostmem_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_hostmem_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbus_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_desc_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_desc_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_hostmem_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_ITER_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_iter_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch1_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch1_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch1_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbusdma_debug)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbusdma_debug_clr)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbusdma_eccerr_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbusdma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbusdma_eccerr_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbusdma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_STATUS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_status)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch1_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_TIMER.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch1_timer)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch1_timer)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0r_OFFSET,r._cmic_cmc0_sbusdma_ch1_tm_control_0)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0r_OFFSET,r._cmic_cmc0_sbusdma_ch1_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1r_OFFSET,r._cmic_cmc0_sbusdma_ch1_tm_control_1)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1r_OFFSET,r._cmic_cmc0_sbusdma_ch1_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2r_OFFSET,r._cmic_cmc0_sbusdma_ch1_tm_control_2)
#define WRITE_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2r_OFFSET,r._cmic_cmc0_sbusdma_ch1_tm_control_2)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch2_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch2_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_desc_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_desc_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_hostmem_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_hostmem_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_hostmem_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbus_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_desc_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_desc_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_hostmem_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_ITER_COUNT.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_iter_count)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_OPCODE.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch2_opcode)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_OPCODEr_OFFSET,r._cmic_cmc0_sbusdma_ch2_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_REQUEST.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_request)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_REQUESTr_OFFSET,r._cmic_cmc0_sbusdma_ch2_request)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbusdma_debug)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbusdma_debug_clr)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbusdma_eccerr_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbusdma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbusdma_eccerr_control)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbusdma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbus_start_address)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_STATUS.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_status)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_STATUSr_OFFSET,r._cmic_cmc0_sbusdma_ch2_status)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_TIMER.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch2_timer)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_TIMERr_OFFSET,r._cmic_cmc0_sbusdma_ch2_timer)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0r_OFFSET,r._cmic_cmc0_sbusdma_ch2_tm_control_0)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0r_OFFSET,r._cmic_cmc0_sbusdma_ch2_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1r_OFFSET,r._cmic_cmc0_sbusdma_ch2_tm_control_1)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1r_OFFSET,r._cmic_cmc0_sbusdma_ch2_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2.
 */
#define READ_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2r_OFFSET,r._cmic_cmc0_sbusdma_ch2_tm_control_2)
#define WRITE_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2r_OFFSET,r._cmic_cmc0_sbusdma_ch2_tm_control_2)

/*******************************************************************************
 * End of 'CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNT.
 */
#define READ_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_cmc0_schan_ack_data_beat_count)
#define WRITE_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_cmc0_schan_ack_data_beat_count)

/*******************************************************************************
 * End of 'CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SCHAN_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SCHAN_CTRL.
 */
#define READ_CMIC_CMC0_SCHAN_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SCHAN_CTRLr_OFFSET,r._cmic_cmc0_schan_ctrl)
#define WRITE_CMIC_CMC0_SCHAN_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SCHAN_CTRLr_OFFSET,r._cmic_cmc0_schan_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC0_SCHAN_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SCHAN_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SCHAN_ERR.
 */
#define READ_CMIC_CMC0_SCHAN_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SCHAN_ERRr_OFFSET,r._cmic_cmc0_schan_err)
#define WRITE_CMIC_CMC0_SCHAN_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SCHAN_ERRr_OFFSET,r._cmic_cmc0_schan_err)

/*******************************************************************************
 * End of 'CMIC_CMC0_SCHAN_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SCHAN_MESSAGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SCHAN_MESSAGE.
 */
#define READ_CMIC_CMC0_SCHAN_MESSAGEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SCHAN_MESSAGEr_OFFSET+(4*(i)),r._cmic_cmc0_schan_message)
#define WRITE_CMIC_CMC0_SCHAN_MESSAGEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SCHAN_MESSAGEr_OFFSET+(4*(i)),r._cmic_cmc0_schan_message)

/*******************************************************************************
 * End of 'CMIC_CMC0_SCHAN_MESSAGEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_STAT.
 */
#define READ_CMIC_CMC0_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_STATr_OFFSET,r._cmic_cmc0_stat)
#define WRITE_CMIC_CMC0_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_STATr_OFFSET,r._cmic_cmc0_stat)

/*******************************************************************************
 * End of 'CMIC_CMC0_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_SW_INTR_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_SW_INTR_CONFIG.
 */
#define READ_CMIC_CMC0_SW_INTR_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_SW_INTR_CONFIGr_OFFSET,r._cmic_cmc0_sw_intr_config)
#define WRITE_CMIC_CMC0_SW_INTR_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_SW_INTR_CONFIGr_OFFSET,r._cmic_cmc0_sw_intr_config)

/*******************************************************************************
 * End of 'CMIC_CMC0_SW_INTR_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_UC0_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_UC0_IRQ_MASK0.
 */
#define READ_CMIC_CMC0_UC0_IRQ_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_UC0_IRQ_MASK0r_OFFSET,r._cmic_cmc0_uc0_irq_mask0)
#define WRITE_CMIC_CMC0_UC0_IRQ_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_UC0_IRQ_MASK0r_OFFSET,r._cmic_cmc0_uc0_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC0_UC0_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_UC0_IRQ_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_UC0_IRQ_MASK1.
 */
#define READ_CMIC_CMC0_UC0_IRQ_MASK1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_UC0_IRQ_MASK1r_OFFSET,r._cmic_cmc0_uc0_irq_mask1)
#define WRITE_CMIC_CMC0_UC0_IRQ_MASK1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_UC0_IRQ_MASK1r_OFFSET,r._cmic_cmc0_uc0_irq_mask1)

/*******************************************************************************
 * End of 'CMIC_CMC0_UC0_IRQ_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_UC0_IRQ_MASK2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_UC0_IRQ_MASK2.
 */
#define READ_CMIC_CMC0_UC0_IRQ_MASK2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_UC0_IRQ_MASK2r_OFFSET,r._cmic_cmc0_uc0_irq_mask2)
#define WRITE_CMIC_CMC0_UC0_IRQ_MASK2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_UC0_IRQ_MASK2r_OFFSET,r._cmic_cmc0_uc0_irq_mask2)

/*******************************************************************************
 * End of 'CMIC_CMC0_UC0_IRQ_MASK2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_UC0_IRQ_MASK3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_UC0_IRQ_MASK3.
 */
#define READ_CMIC_CMC0_UC0_IRQ_MASK3r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_UC0_IRQ_MASK3r_OFFSET,r._cmic_cmc0_uc0_irq_mask3)
#define WRITE_CMIC_CMC0_UC0_IRQ_MASK3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_UC0_IRQ_MASK3r_OFFSET,r._cmic_cmc0_uc0_irq_mask3)

/*******************************************************************************
 * End of 'CMIC_CMC0_UC0_IRQ_MASK3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_UC0_IRQ_MASK4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_UC0_IRQ_MASK4.
 */
#define READ_CMIC_CMC0_UC0_IRQ_MASK4r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_UC0_IRQ_MASK4r_OFFSET,r._cmic_cmc0_uc0_irq_mask4)
#define WRITE_CMIC_CMC0_UC0_IRQ_MASK4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_UC0_IRQ_MASK4r_OFFSET,r._cmic_cmc0_uc0_irq_mask4)

/*******************************************************************************
 * End of 'CMIC_CMC0_UC0_IRQ_MASK4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_UC0_IRQ_MASK5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_UC0_IRQ_MASK5.
 */
#define READ_CMIC_CMC0_UC0_IRQ_MASK5r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_UC0_IRQ_MASK5r_OFFSET,r._cmic_cmc0_uc0_irq_mask5)
#define WRITE_CMIC_CMC0_UC0_IRQ_MASK5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_UC0_IRQ_MASK5r_OFFSET,r._cmic_cmc0_uc0_irq_mask5)

/*******************************************************************************
 * End of 'CMIC_CMC0_UC0_IRQ_MASK5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_UC0_IRQ_MASK6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_UC0_IRQ_MASK6.
 */
#define READ_CMIC_CMC0_UC0_IRQ_MASK6r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_UC0_IRQ_MASK6r_OFFSET,r._cmic_cmc0_uc0_irq_mask6)
#define WRITE_CMIC_CMC0_UC0_IRQ_MASK6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_UC0_IRQ_MASK6r_OFFSET,r._cmic_cmc0_uc0_irq_mask6)

/*******************************************************************************
 * End of 'CMIC_CMC0_UC0_IRQ_MASK6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_UC1_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_UC1_IRQ_MASK0.
 */
#define READ_CMIC_CMC0_UC1_IRQ_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_UC1_IRQ_MASK0r_OFFSET,r._cmic_cmc0_uc1_irq_mask0)
#define WRITE_CMIC_CMC0_UC1_IRQ_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_UC1_IRQ_MASK0r_OFFSET,r._cmic_cmc0_uc1_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC0_UC1_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_UC1_IRQ_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_UC1_IRQ_MASK1.
 */
#define READ_CMIC_CMC0_UC1_IRQ_MASK1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_UC1_IRQ_MASK1r_OFFSET,r._cmic_cmc0_uc1_irq_mask1)
#define WRITE_CMIC_CMC0_UC1_IRQ_MASK1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_UC1_IRQ_MASK1r_OFFSET,r._cmic_cmc0_uc1_irq_mask1)

/*******************************************************************************
 * End of 'CMIC_CMC0_UC1_IRQ_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_UC1_IRQ_MASK2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_UC1_IRQ_MASK2.
 */
#define READ_CMIC_CMC0_UC1_IRQ_MASK2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_UC1_IRQ_MASK2r_OFFSET,r._cmic_cmc0_uc1_irq_mask2)
#define WRITE_CMIC_CMC0_UC1_IRQ_MASK2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_UC1_IRQ_MASK2r_OFFSET,r._cmic_cmc0_uc1_irq_mask2)

/*******************************************************************************
 * End of 'CMIC_CMC0_UC1_IRQ_MASK2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_UC1_IRQ_MASK3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_UC1_IRQ_MASK3.
 */
#define READ_CMIC_CMC0_UC1_IRQ_MASK3r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_UC1_IRQ_MASK3r_OFFSET,r._cmic_cmc0_uc1_irq_mask3)
#define WRITE_CMIC_CMC0_UC1_IRQ_MASK3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_UC1_IRQ_MASK3r_OFFSET,r._cmic_cmc0_uc1_irq_mask3)

/*******************************************************************************
 * End of 'CMIC_CMC0_UC1_IRQ_MASK3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_UC1_IRQ_MASK4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_UC1_IRQ_MASK4.
 */
#define READ_CMIC_CMC0_UC1_IRQ_MASK4r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_UC1_IRQ_MASK4r_OFFSET,r._cmic_cmc0_uc1_irq_mask4)
#define WRITE_CMIC_CMC0_UC1_IRQ_MASK4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_UC1_IRQ_MASK4r_OFFSET,r._cmic_cmc0_uc1_irq_mask4)

/*******************************************************************************
 * End of 'CMIC_CMC0_UC1_IRQ_MASK4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_UC1_IRQ_MASK5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_UC1_IRQ_MASK5.
 */
#define READ_CMIC_CMC0_UC1_IRQ_MASK5r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_UC1_IRQ_MASK5r_OFFSET,r._cmic_cmc0_uc1_irq_mask5)
#define WRITE_CMIC_CMC0_UC1_IRQ_MASK5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_UC1_IRQ_MASK5r_OFFSET,r._cmic_cmc0_uc1_irq_mask5)

/*******************************************************************************
 * End of 'CMIC_CMC0_UC1_IRQ_MASK5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC0_UC1_IRQ_MASK6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC0_UC1_IRQ_MASK6.
 */
#define READ_CMIC_CMC0_UC1_IRQ_MASK6r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC0_UC1_IRQ_MASK6r_OFFSET,r._cmic_cmc0_uc1_irq_mask6)
#define WRITE_CMIC_CMC0_UC1_IRQ_MASK6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC0_UC1_IRQ_MASK6r_OFFSET,r._cmic_cmc0_uc1_irq_mask6)

/*******************************************************************************
 * End of 'CMIC_CMC0_UC1_IRQ_MASK6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_2BIT_ECC_ERROR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_2BIT_ECC_ERROR_STATUS.
 */
#define READ_CMIC_CMC1_2BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_2BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_cmc1_2bit_ecc_error_status)
#define WRITE_CMIC_CMC1_2BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_2BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_cmc1_2bit_ecc_error_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_2BIT_ECC_ERROR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASK
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASK.
 */
#define READ_CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr_OFFSET,r._cmic_cmc1_2bit_ecc_error_status_mask)
#define WRITE_CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr_OFFSET,r._cmic_cmc1_2bit_ecc_error_status_mask)

/*******************************************************************************
 * End of 'CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_AXIIC_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_AXIIC_TM_CONTROL_0.
 */
#define READ_CMIC_CMC1_AXIIC_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_AXIIC_TM_CONTROL_0r_OFFSET,r._cmic_cmc1_axiic_tm_control_0)
#define WRITE_CMIC_CMC1_AXIIC_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_AXIIC_TM_CONTROL_0r_OFFSET,r._cmic_cmc1_axiic_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_AXIIC_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_AXIIC_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_AXIIC_TM_CONTROL_1.
 */
#define READ_CMIC_CMC1_AXIIC_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_AXIIC_TM_CONTROL_1r_OFFSET,r._cmic_cmc1_axiic_tm_control_1)
#define WRITE_CMIC_CMC1_AXIIC_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_AXIIC_TM_CONTROL_1r_OFFSET,r._cmic_cmc1_axiic_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_AXIIC_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_AXIIC_TM_CONTROL_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_AXIIC_TM_CONTROL_2.
 */
#define READ_CMIC_CMC1_AXIIC_TM_CONTROL_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_AXIIC_TM_CONTROL_2r_OFFSET,r._cmic_cmc1_axiic_tm_control_2)
#define WRITE_CMIC_CMC1_AXIIC_TM_CONTROL_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_AXIIC_TM_CONTROL_2r_OFFSET,r._cmic_cmc1_axiic_tm_control_2)

/*******************************************************************************
 * End of 'CMIC_CMC1_AXIIC_TM_CONTROL_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_TM_CONTROL_0.
 */
#define READ_CMIC_CMC1_CCMDMA_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_TM_CONTROL_0r_OFFSET,r._cmic_cmc1_ccmdma_tm_control_0)
#define WRITE_CMIC_CMC1_CCMDMA_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_TM_CONTROL_0r_OFFSET,r._cmic_cmc1_ccmdma_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCMDMA_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCMDMA_TM_CONTROL_1.
 */
#define READ_CMIC_CMC1_CCMDMA_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCMDMA_TM_CONTROL_1r_OFFSET,r._cmic_cmc1_ccmdma_tm_control_1)
#define WRITE_CMIC_CMC1_CCMDMA_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCMDMA_TM_CONTROL_1r_OFFSET,r._cmic_cmc1_ccmdma_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCMDMA_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCM_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCM_DMA_CFG.
 */
#define READ_CMIC_CMC1_CCM_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCM_DMA_CFGr_OFFSET,r._cmic_cmc1_ccm_dma_cfg)
#define WRITE_CMIC_CMC1_CCM_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCM_DMA_CFGr_OFFSET,r._cmic_cmc1_ccm_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCM_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDR.
 */
#define READ_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_OFFSET,r._cmic_cmc1_ccm_dma_cur_host0_addr)
#define WRITE_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_OFFSET,r._cmic_cmc1_ccm_dma_cur_host0_addr)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDR.
 */
#define READ_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_OFFSET,r._cmic_cmc1_ccm_dma_cur_host1_addr)
#define WRITE_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_OFFSET,r._cmic_cmc1_ccm_dma_cur_host1_addr)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCM_DMA_ECCERR_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCM_DMA_ECCERR_ADDR.
 */
#define READ_CMIC_CMC1_CCM_DMA_ECCERR_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCM_DMA_ECCERR_ADDRr_OFFSET,r._cmic_cmc1_ccm_dma_eccerr_addr)
#define WRITE_CMIC_CMC1_CCM_DMA_ECCERR_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCM_DMA_ECCERR_ADDRr_OFFSET,r._cmic_cmc1_ccm_dma_eccerr_addr)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCM_DMA_ECCERR_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCM_DMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCM_DMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc1_ccm_dma_eccerr_control)
#define WRITE_CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc1_ccm_dma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCM_DMA_ENTRY_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCM_DMA_ENTRY_COUNT.
 */
#define READ_CMIC_CMC1_CCM_DMA_ENTRY_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_OFFSET,r._cmic_cmc1_ccm_dma_entry_count)
#define WRITE_CMIC_CMC1_CCM_DMA_ENTRY_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_OFFSET,r._cmic_cmc1_ccm_dma_entry_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCM_DMA_ENTRY_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDR.
 */
#define READ_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_OFFSET,r._cmic_cmc1_ccm_dma_host0_mem_start_addr)
#define WRITE_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_OFFSET,r._cmic_cmc1_ccm_dma_host0_mem_start_addr)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDR.
 */
#define READ_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_OFFSET,r._cmic_cmc1_ccm_dma_host1_mem_start_addr)
#define WRITE_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_OFFSET,r._cmic_cmc1_ccm_dma_host1_mem_start_addr)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCM_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCM_DMA_STAT.
 */
#define READ_CMIC_CMC1_CCM_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCM_DMA_STATr_OFFSET,r._cmic_cmc1_ccm_dma_stat)
#define WRITE_CMIC_CMC1_CCM_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCM_DMA_STATr_OFFSET,r._cmic_cmc1_ccm_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCM_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CCM_DMA_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CCM_DMA_STATUS_CLR.
 */
#define READ_CMIC_CMC1_CCM_DMA_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CCM_DMA_STATUS_CLRr_OFFSET,r._cmic_cmc1_ccm_dma_status_clr)
#define WRITE_CMIC_CMC1_CCM_DMA_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CCM_DMA_STATUS_CLRr_OFFSET,r._cmic_cmc1_ccm_dma_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_CCM_DMA_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH0_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH0_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC1_CH0_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH0_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_ch0_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC1_CH0_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH0_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_ch0_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH0_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH0_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH0_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC1_CH0_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH0_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_ch0_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC1_CH0_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH0_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_ch0_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH0_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH0_DMA_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH0_DMA_CTRL.
 */
#define READ_CMIC_CMC1_CH0_DMA_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH0_DMA_CTRLr_OFFSET,r._cmic_cmc1_ch0_dma_ctrl)
#define WRITE_CMIC_CMC1_CH0_DMA_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH0_DMA_CTRLr_OFFSET,r._cmic_cmc1_ch0_dma_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH0_DMA_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH0_DMA_CURR_DESC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH0_DMA_CURR_DESC.
 */
#define READ_CMIC_CMC1_CH0_DMA_CURR_DESCr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH0_DMA_CURR_DESCr_OFFSET,r._cmic_cmc1_ch0_dma_curr_desc)
#define WRITE_CMIC_CMC1_CH0_DMA_CURR_DESCr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH0_DMA_CURR_DESCr_OFFSET,r._cmic_cmc1_ch0_dma_curr_desc)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH0_DMA_CURR_DESCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_ch0_rxbuf_threshold_config)
#define WRITE_CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_ch0_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH1_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH1_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC1_CH1_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH1_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_ch1_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC1_CH1_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH1_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_ch1_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH1_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH1_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH1_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC1_CH1_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH1_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_ch1_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC1_CH1_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH1_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_ch1_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH1_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH1_DMA_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH1_DMA_CTRL.
 */
#define READ_CMIC_CMC1_CH1_DMA_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH1_DMA_CTRLr_OFFSET,r._cmic_cmc1_ch1_dma_ctrl)
#define WRITE_CMIC_CMC1_CH1_DMA_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH1_DMA_CTRLr_OFFSET,r._cmic_cmc1_ch1_dma_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH1_DMA_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH1_DMA_CURR_DESC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH1_DMA_CURR_DESC.
 */
#define READ_CMIC_CMC1_CH1_DMA_CURR_DESCr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH1_DMA_CURR_DESCr_OFFSET,r._cmic_cmc1_ch1_dma_curr_desc)
#define WRITE_CMIC_CMC1_CH1_DMA_CURR_DESCr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH1_DMA_CURR_DESCr_OFFSET,r._cmic_cmc1_ch1_dma_curr_desc)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH1_DMA_CURR_DESCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_ch1_rxbuf_threshold_config)
#define WRITE_CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_ch1_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH2_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH2_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC1_CH2_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH2_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_ch2_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC1_CH2_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH2_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_ch2_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH2_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH2_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH2_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC1_CH2_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH2_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_ch2_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC1_CH2_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH2_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_ch2_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH2_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH2_DMA_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH2_DMA_CTRL.
 */
#define READ_CMIC_CMC1_CH2_DMA_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH2_DMA_CTRLr_OFFSET,r._cmic_cmc1_ch2_dma_ctrl)
#define WRITE_CMIC_CMC1_CH2_DMA_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH2_DMA_CTRLr_OFFSET,r._cmic_cmc1_ch2_dma_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH2_DMA_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH2_DMA_CURR_DESC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH2_DMA_CURR_DESC.
 */
#define READ_CMIC_CMC1_CH2_DMA_CURR_DESCr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH2_DMA_CURR_DESCr_OFFSET,r._cmic_cmc1_ch2_dma_curr_desc)
#define WRITE_CMIC_CMC1_CH2_DMA_CURR_DESCr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH2_DMA_CURR_DESCr_OFFSET,r._cmic_cmc1_ch2_dma_curr_desc)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH2_DMA_CURR_DESCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_ch2_rxbuf_threshold_config)
#define WRITE_CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_ch2_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH3_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH3_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC1_CH3_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH3_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_ch3_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC1_CH3_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH3_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc1_ch3_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH3_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH3_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH3_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC1_CH3_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH3_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_ch3_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC1_CH3_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH3_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc1_ch3_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH3_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH3_DMA_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH3_DMA_CTRL.
 */
#define READ_CMIC_CMC1_CH3_DMA_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH3_DMA_CTRLr_OFFSET,r._cmic_cmc1_ch3_dma_ctrl)
#define WRITE_CMIC_CMC1_CH3_DMA_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH3_DMA_CTRLr_OFFSET,r._cmic_cmc1_ch3_dma_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH3_DMA_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH3_DMA_CURR_DESC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH3_DMA_CURR_DESC.
 */
#define READ_CMIC_CMC1_CH3_DMA_CURR_DESCr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH3_DMA_CURR_DESCr_OFFSET,r._cmic_cmc1_ch3_dma_curr_desc)
#define WRITE_CMIC_CMC1_CH3_DMA_CURR_DESCr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH3_DMA_CURR_DESCr_OFFSET,r._cmic_cmc1_ch3_dma_curr_desc)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH3_DMA_CURR_DESCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_ch3_rxbuf_threshold_config)
#define WRITE_CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc1_ch3_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_CONFIG.
 */
#define READ_CMIC_CMC1_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_CONFIGr_OFFSET,r._cmic_cmc1_config)
#define WRITE_CMIC_CMC1_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_CONFIGr_OFFSET,r._cmic_cmc1_config)

/*******************************************************************************
 * End of 'CMIC_CMC1_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_DMA_CH0_DESC_HALT_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_DMA_CH0_DESC_HALT_ADDR.
 */
#define READ_CMIC_CMC1_DMA_CH0_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_DMA_CH0_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc1_dma_ch0_desc_halt_addr)
#define WRITE_CMIC_CMC1_DMA_CH0_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_DMA_CH0_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc1_dma_ch0_desc_halt_addr)

/*******************************************************************************
 * End of 'CMIC_CMC1_DMA_CH0_DESC_HALT_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_DMA_CH0_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_DMA_CH0_INTR_COAL.
 */
#define READ_CMIC_CMC1_DMA_CH0_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_DMA_CH0_INTR_COALr_OFFSET,r._cmic_cmc1_dma_ch0_intr_coal)
#define WRITE_CMIC_CMC1_DMA_CH0_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_DMA_CH0_INTR_COALr_OFFSET,r._cmic_cmc1_dma_ch0_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC1_DMA_CH0_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_DMA_CH1_DESC_HALT_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_DMA_CH1_DESC_HALT_ADDR.
 */
#define READ_CMIC_CMC1_DMA_CH1_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_DMA_CH1_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc1_dma_ch1_desc_halt_addr)
#define WRITE_CMIC_CMC1_DMA_CH1_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_DMA_CH1_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc1_dma_ch1_desc_halt_addr)

/*******************************************************************************
 * End of 'CMIC_CMC1_DMA_CH1_DESC_HALT_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_DMA_CH1_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_DMA_CH1_INTR_COAL.
 */
#define READ_CMIC_CMC1_DMA_CH1_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_DMA_CH1_INTR_COALr_OFFSET,r._cmic_cmc1_dma_ch1_intr_coal)
#define WRITE_CMIC_CMC1_DMA_CH1_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_DMA_CH1_INTR_COALr_OFFSET,r._cmic_cmc1_dma_ch1_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC1_DMA_CH1_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_DMA_CH2_DESC_HALT_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_DMA_CH2_DESC_HALT_ADDR.
 */
#define READ_CMIC_CMC1_DMA_CH2_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_DMA_CH2_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc1_dma_ch2_desc_halt_addr)
#define WRITE_CMIC_CMC1_DMA_CH2_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_DMA_CH2_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc1_dma_ch2_desc_halt_addr)

/*******************************************************************************
 * End of 'CMIC_CMC1_DMA_CH2_DESC_HALT_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_DMA_CH2_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_DMA_CH2_INTR_COAL.
 */
#define READ_CMIC_CMC1_DMA_CH2_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_DMA_CH2_INTR_COALr_OFFSET,r._cmic_cmc1_dma_ch2_intr_coal)
#define WRITE_CMIC_CMC1_DMA_CH2_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_DMA_CH2_INTR_COALr_OFFSET,r._cmic_cmc1_dma_ch2_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC1_DMA_CH2_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_DMA_CH3_DESC_HALT_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_DMA_CH3_DESC_HALT_ADDR.
 */
#define READ_CMIC_CMC1_DMA_CH3_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_DMA_CH3_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc1_dma_ch3_desc_halt_addr)
#define WRITE_CMIC_CMC1_DMA_CH3_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_DMA_CH3_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc1_dma_ch3_desc_halt_addr)

/*******************************************************************************
 * End of 'CMIC_CMC1_DMA_CH3_DESC_HALT_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_DMA_CH3_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_DMA_CH3_INTR_COAL.
 */
#define READ_CMIC_CMC1_DMA_CH3_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_DMA_CH3_INTR_COALr_OFFSET,r._cmic_cmc1_dma_ch3_intr_coal)
#define WRITE_CMIC_CMC1_DMA_CH3_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_DMA_CH3_INTR_COALr_OFFSET,r._cmic_cmc1_dma_ch3_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC1_DMA_CH3_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_DMA_DESC0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_DMA_DESC0.
 */
#define READ_CMIC_CMC1_DMA_DESC0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_DMA_DESC0r_OFFSET,r._cmic_cmc1_dma_desc0)
#define WRITE_CMIC_CMC1_DMA_DESC0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_DMA_DESC0r_OFFSET,r._cmic_cmc1_dma_desc0)

/*******************************************************************************
 * End of 'CMIC_CMC1_DMA_DESC0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_DMA_DESC1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_DMA_DESC1.
 */
#define READ_CMIC_CMC1_DMA_DESC1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_DMA_DESC1r_OFFSET,r._cmic_cmc1_dma_desc1)
#define WRITE_CMIC_CMC1_DMA_DESC1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_DMA_DESC1r_OFFSET,r._cmic_cmc1_dma_desc1)

/*******************************************************************************
 * End of 'CMIC_CMC1_DMA_DESC1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_DMA_DESC2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_DMA_DESC2.
 */
#define READ_CMIC_CMC1_DMA_DESC2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_DMA_DESC2r_OFFSET,r._cmic_cmc1_dma_desc2)
#define WRITE_CMIC_CMC1_DMA_DESC2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_DMA_DESC2r_OFFSET,r._cmic_cmc1_dma_desc2)

/*******************************************************************************
 * End of 'CMIC_CMC1_DMA_DESC2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_DMA_DESC3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_DMA_DESC3.
 */
#define READ_CMIC_CMC1_DMA_DESC3r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_DMA_DESC3r_OFFSET,r._cmic_cmc1_dma_desc3)
#define WRITE_CMIC_CMC1_DMA_DESC3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_DMA_DESC3r_OFFSET,r._cmic_cmc1_dma_desc3)

/*******************************************************************************
 * End of 'CMIC_CMC1_DMA_DESC3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_DMA_STAT.
 */
#define READ_CMIC_CMC1_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_DMA_STATr_OFFSET,r._cmic_cmc1_dma_stat)
#define WRITE_CMIC_CMC1_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_DMA_STATr_OFFSET,r._cmic_cmc1_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_DMA_STAT_CLR.
 */
#define READ_CMIC_CMC1_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_DMA_STAT_CLRr_OFFSET,r._cmic_cmc1_dma_stat_clr)
#define WRITE_CMIC_CMC1_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_DMA_STAT_CLRr_OFFSET,r._cmic_cmc1_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_DMA_STAT_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_DMA_STAT_HI.
 */
#define READ_CMIC_CMC1_DMA_STAT_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_DMA_STAT_HIr_OFFSET,r._cmic_cmc1_dma_stat_hi)
#define WRITE_CMIC_CMC1_DMA_STAT_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_DMA_STAT_HIr_OFFSET,r._cmic_cmc1_dma_stat_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_DMA_STAT_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0.
 */
#define READ_CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0r_OFFSET,r._cmic_cmc1_fiforddma_ch0_tm_control_0)
#define WRITE_CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0r_OFFSET,r._cmic_cmc1_fiforddma_ch0_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1.
 */
#define READ_CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1r_OFFSET,r._cmic_cmc1_fiforddma_ch0_tm_control_1)
#define WRITE_CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1r_OFFSET,r._cmic_cmc1_fiforddma_ch0_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0.
 */
#define READ_CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0r_OFFSET,r._cmic_cmc1_fiforddma_ch1_tm_control_0)
#define WRITE_CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0r_OFFSET,r._cmic_cmc1_fiforddma_ch1_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1.
 */
#define READ_CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1r_OFFSET,r._cmic_cmc1_fiforddma_ch1_tm_control_1)
#define WRITE_CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1r_OFFSET,r._cmic_cmc1_fiforddma_ch1_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0.
 */
#define READ_CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0r_OFFSET,r._cmic_cmc1_fiforddma_ch2_tm_control_0)
#define WRITE_CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0r_OFFSET,r._cmic_cmc1_fiforddma_ch2_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1.
 */
#define READ_CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1r_OFFSET,r._cmic_cmc1_fiforddma_ch2_tm_control_1)
#define WRITE_CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1r_OFFSET,r._cmic_cmc1_fiforddma_ch2_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0.
 */
#define READ_CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0r_OFFSET,r._cmic_cmc1_fiforddma_ch3_tm_control_0)
#define WRITE_CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0r_OFFSET,r._cmic_cmc1_fiforddma_ch3_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1.
 */
#define READ_CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1r_OFFSET,r._cmic_cmc1_fiforddma_ch3_tm_control_1)
#define WRITE_CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1r_OFFSET,r._cmic_cmc1_fiforddma_ch3_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH0_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH0_RD_DMA_CFG.
 */
#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_cfg)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR.
 */
#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_cur_hostmem_write_ptr)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_cur_hostmem_write_ptr)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_eccerr_address)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_eccerr_control)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_hostmem_start_address)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_hostmem_threshold)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODE.
 */
#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_opcode)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_sbus_start_address)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH0_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH0_RD_DMA_STAT.
 */
#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_stat)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH0_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_stat_clr)
#define WRITE_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc1_fifo_ch0_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH1_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH1_RD_DMA_CFG.
 */
#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_cfg)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR.
 */
#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_cur_hostmem_write_ptr)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_cur_hostmem_write_ptr)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_eccerr_address)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_eccerr_control)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_hostmem_start_address)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_hostmem_threshold)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODE.
 */
#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_opcode)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_sbus_start_address)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH1_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH1_RD_DMA_STAT.
 */
#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_stat)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH1_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_stat_clr)
#define WRITE_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc1_fifo_ch1_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH2_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH2_RD_DMA_CFG.
 */
#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_cfg)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR.
 */
#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_cur_hostmem_write_ptr)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_cur_hostmem_write_ptr)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_eccerr_address)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_eccerr_control)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_hostmem_start_address)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_hostmem_threshold)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODE.
 */
#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_opcode)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_sbus_start_address)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH2_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH2_RD_DMA_STAT.
 */
#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_stat)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH2_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_stat_clr)
#define WRITE_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc1_fifo_ch2_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH3_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH3_RD_DMA_CFG.
 */
#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_cfg)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR.
 */
#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_cur_hostmem_write_ptr)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_cur_hostmem_write_ptr)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_eccerr_address)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_eccerr_control)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_hostmem_start_address)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_hostmem_threshold)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODE.
 */
#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_opcode)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_sbus_start_address)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH3_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH3_RD_DMA_STAT.
 */
#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_stat)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH3_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_stat_clr)
#define WRITE_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc1_fifo_ch3_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FSCHAN_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FSCHAN_ADDRESS.
 */
#define READ_CMIC_CMC1_FSCHAN_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FSCHAN_ADDRESSr_OFFSET,r._cmic_cmc1_fschan_address)
#define WRITE_CMIC_CMC1_FSCHAN_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FSCHAN_ADDRESSr_OFFSET,r._cmic_cmc1_fschan_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_FSCHAN_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FSCHAN_DATA32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FSCHAN_DATA32.
 */
#define READ_CMIC_CMC1_FSCHAN_DATA32r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FSCHAN_DATA32r_OFFSET,r._cmic_cmc1_fschan_data32)
#define WRITE_CMIC_CMC1_FSCHAN_DATA32r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FSCHAN_DATA32r_OFFSET,r._cmic_cmc1_fschan_data32)

/*******************************************************************************
 * End of 'CMIC_CMC1_FSCHAN_DATA32r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FSCHAN_DATA64_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FSCHAN_DATA64_HI.
 */
#define READ_CMIC_CMC1_FSCHAN_DATA64_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FSCHAN_DATA64_HIr_OFFSET,r._cmic_cmc1_fschan_data64_hi)
#define WRITE_CMIC_CMC1_FSCHAN_DATA64_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FSCHAN_DATA64_HIr_OFFSET,r._cmic_cmc1_fschan_data64_hi)

/*******************************************************************************
 * End of 'CMIC_CMC1_FSCHAN_DATA64_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FSCHAN_DATA64_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FSCHAN_DATA64_LO.
 */
#define READ_CMIC_CMC1_FSCHAN_DATA64_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FSCHAN_DATA64_LOr_OFFSET,r._cmic_cmc1_fschan_data64_lo)
#define WRITE_CMIC_CMC1_FSCHAN_DATA64_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FSCHAN_DATA64_LOr_OFFSET,r._cmic_cmc1_fschan_data64_lo)

/*******************************************************************************
 * End of 'CMIC_CMC1_FSCHAN_DATA64_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FSCHAN_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FSCHAN_OPCODE.
 */
#define READ_CMIC_CMC1_FSCHAN_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FSCHAN_OPCODEr_OFFSET,r._cmic_cmc1_fschan_opcode)
#define WRITE_CMIC_CMC1_FSCHAN_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FSCHAN_OPCODEr_OFFSET,r._cmic_cmc1_fschan_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_FSCHAN_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_FSCHAN_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_FSCHAN_STATUS.
 */
#define READ_CMIC_CMC1_FSCHAN_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_FSCHAN_STATUSr_OFFSET,r._cmic_cmc1_fschan_status)
#define WRITE_CMIC_CMC1_FSCHAN_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_FSCHAN_STATUSr_OFFSET,r._cmic_cmc1_fschan_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_FSCHAN_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_HOSTMEM_ADDR_REMAP_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_HOSTMEM_ADDR_REMAP_0.
 */
#define READ_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_OFFSET,r._cmic_cmc1_hostmem_addr_remap_0)
#define WRITE_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_OFFSET,r._cmic_cmc1_hostmem_addr_remap_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_HOSTMEM_ADDR_REMAP_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_HOSTMEM_ADDR_REMAP_1.
 */
#define READ_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_OFFSET,r._cmic_cmc1_hostmem_addr_remap_1)
#define WRITE_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_OFFSET,r._cmic_cmc1_hostmem_addr_remap_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_HOSTMEM_ADDR_REMAP_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_HOSTMEM_ADDR_REMAP_2.
 */
#define READ_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_OFFSET,r._cmic_cmc1_hostmem_addr_remap_2)
#define WRITE_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_OFFSET,r._cmic_cmc1_hostmem_addr_remap_2)

/*******************************************************************************
 * End of 'CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_HOSTMEM_ADDR_REMAP_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_HOSTMEM_ADDR_REMAP_3.
 */
#define READ_CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r_OFFSET,r._cmic_cmc1_hostmem_addr_remap_3)
#define WRITE_CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r_OFFSET,r._cmic_cmc1_hostmem_addr_remap_3)

/*******************************************************************************
 * End of 'CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_IRQ_STAT0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_IRQ_STAT0.
 */
#define READ_CMIC_CMC1_IRQ_STAT0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_IRQ_STAT0r_OFFSET,r._cmic_cmc1_irq_stat0)
#define WRITE_CMIC_CMC1_IRQ_STAT0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_IRQ_STAT0r_OFFSET,r._cmic_cmc1_irq_stat0)

/*******************************************************************************
 * End of 'CMIC_CMC1_IRQ_STAT0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_IRQ_STAT1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_IRQ_STAT1.
 */
#define READ_CMIC_CMC1_IRQ_STAT1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_IRQ_STAT1r_OFFSET,r._cmic_cmc1_irq_stat1)
#define WRITE_CMIC_CMC1_IRQ_STAT1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_IRQ_STAT1r_OFFSET,r._cmic_cmc1_irq_stat1)

/*******************************************************************************
 * End of 'CMIC_CMC1_IRQ_STAT1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_IRQ_STAT2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_IRQ_STAT2.
 */
#define READ_CMIC_CMC1_IRQ_STAT2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_IRQ_STAT2r_OFFSET,r._cmic_cmc1_irq_stat2)
#define WRITE_CMIC_CMC1_IRQ_STAT2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_IRQ_STAT2r_OFFSET,r._cmic_cmc1_irq_stat2)

/*******************************************************************************
 * End of 'CMIC_CMC1_IRQ_STAT2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_IRQ_STAT3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_IRQ_STAT3.
 */
#define READ_CMIC_CMC1_IRQ_STAT3r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_IRQ_STAT3r_OFFSET,r._cmic_cmc1_irq_stat3)
#define WRITE_CMIC_CMC1_IRQ_STAT3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_IRQ_STAT3r_OFFSET,r._cmic_cmc1_irq_stat3)

/*******************************************************************************
 * End of 'CMIC_CMC1_IRQ_STAT3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_IRQ_STAT4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_IRQ_STAT4.
 */
#define READ_CMIC_CMC1_IRQ_STAT4r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_IRQ_STAT4r_OFFSET,r._cmic_cmc1_irq_stat4)
#define WRITE_CMIC_CMC1_IRQ_STAT4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_IRQ_STAT4r_OFFSET,r._cmic_cmc1_irq_stat4)

/*******************************************************************************
 * End of 'CMIC_CMC1_IRQ_STAT4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_IRQ_STAT5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_IRQ_STAT5.
 */
#define READ_CMIC_CMC1_IRQ_STAT5r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_IRQ_STAT5r_OFFSET,r._cmic_cmc1_irq_stat5)
#define WRITE_CMIC_CMC1_IRQ_STAT5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_IRQ_STAT5r_OFFSET,r._cmic_cmc1_irq_stat5)

/*******************************************************************************
 * End of 'CMIC_CMC1_IRQ_STAT5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_IRQ_STAT6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_IRQ_STAT6.
 */
#define READ_CMIC_CMC1_IRQ_STAT6r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_IRQ_STAT6r_OFFSET,r._cmic_cmc1_irq_stat6)
#define WRITE_CMIC_CMC1_IRQ_STAT6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_IRQ_STAT6r_OFFSET,r._cmic_cmc1_irq_stat6)

/*******************************************************************************
 * End of 'CMIC_CMC1_IRQ_STAT6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_MIIM_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_MIIM_ADDRESS.
 */
#define READ_CMIC_CMC1_MIIM_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_MIIM_ADDRESSr_OFFSET,r._cmic_cmc1_miim_address)
#define WRITE_CMIC_CMC1_MIIM_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_MIIM_ADDRESSr_OFFSET,r._cmic_cmc1_miim_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_MIIM_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_MIIM_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_MIIM_CTRL.
 */
#define READ_CMIC_CMC1_MIIM_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_MIIM_CTRLr_OFFSET,r._cmic_cmc1_miim_ctrl)
#define WRITE_CMIC_CMC1_MIIM_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_MIIM_CTRLr_OFFSET,r._cmic_cmc1_miim_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_MIIM_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_MIIM_PARAM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_MIIM_PARAM.
 */
#define READ_CMIC_CMC1_MIIM_PARAMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_MIIM_PARAMr_OFFSET,r._cmic_cmc1_miim_param)
#define WRITE_CMIC_CMC1_MIIM_PARAMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_MIIM_PARAMr_OFFSET,r._cmic_cmc1_miim_param)

/*******************************************************************************
 * End of 'CMIC_CMC1_MIIM_PARAMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_MIIM_READ_DATA
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_MIIM_READ_DATA.
 */
#define READ_CMIC_CMC1_MIIM_READ_DATAr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_MIIM_READ_DATAr_OFFSET,r._cmic_cmc1_miim_read_data)
#define WRITE_CMIC_CMC1_MIIM_READ_DATAr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_MIIM_READ_DATAr_OFFSET,r._cmic_cmc1_miim_read_data)

/*******************************************************************************
 * End of 'CMIC_CMC1_MIIM_READ_DATAr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_MIIM_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_MIIM_STAT.
 */
#define READ_CMIC_CMC1_MIIM_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_MIIM_STATr_OFFSET,r._cmic_cmc1_miim_stat)
#define WRITE_CMIC_CMC1_MIIM_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_MIIM_STATr_OFFSET,r._cmic_cmc1_miim_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_MIIM_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PCIE_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PCIE_IRQ_MASK0.
 */
#define READ_CMIC_CMC1_PCIE_IRQ_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PCIE_IRQ_MASK0r_OFFSET,r._cmic_cmc1_pcie_irq_mask0)
#define WRITE_CMIC_CMC1_PCIE_IRQ_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PCIE_IRQ_MASK0r_OFFSET,r._cmic_cmc1_pcie_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC1_PCIE_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PCIE_IRQ_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PCIE_IRQ_MASK1.
 */
#define READ_CMIC_CMC1_PCIE_IRQ_MASK1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PCIE_IRQ_MASK1r_OFFSET,r._cmic_cmc1_pcie_irq_mask1)
#define WRITE_CMIC_CMC1_PCIE_IRQ_MASK1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PCIE_IRQ_MASK1r_OFFSET,r._cmic_cmc1_pcie_irq_mask1)

/*******************************************************************************
 * End of 'CMIC_CMC1_PCIE_IRQ_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PCIE_IRQ_MASK2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PCIE_IRQ_MASK2.
 */
#define READ_CMIC_CMC1_PCIE_IRQ_MASK2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PCIE_IRQ_MASK2r_OFFSET,r._cmic_cmc1_pcie_irq_mask2)
#define WRITE_CMIC_CMC1_PCIE_IRQ_MASK2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PCIE_IRQ_MASK2r_OFFSET,r._cmic_cmc1_pcie_irq_mask2)

/*******************************************************************************
 * End of 'CMIC_CMC1_PCIE_IRQ_MASK2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PCIE_IRQ_MASK3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PCIE_IRQ_MASK3.
 */
#define READ_CMIC_CMC1_PCIE_IRQ_MASK3r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PCIE_IRQ_MASK3r_OFFSET,r._cmic_cmc1_pcie_irq_mask3)
#define WRITE_CMIC_CMC1_PCIE_IRQ_MASK3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PCIE_IRQ_MASK3r_OFFSET,r._cmic_cmc1_pcie_irq_mask3)

/*******************************************************************************
 * End of 'CMIC_CMC1_PCIE_IRQ_MASK3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PCIE_IRQ_MASK4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PCIE_IRQ_MASK4.
 */
#define READ_CMIC_CMC1_PCIE_IRQ_MASK4r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PCIE_IRQ_MASK4r_OFFSET,r._cmic_cmc1_pcie_irq_mask4)
#define WRITE_CMIC_CMC1_PCIE_IRQ_MASK4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PCIE_IRQ_MASK4r_OFFSET,r._cmic_cmc1_pcie_irq_mask4)

/*******************************************************************************
 * End of 'CMIC_CMC1_PCIE_IRQ_MASK4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PCIE_IRQ_MASK5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PCIE_IRQ_MASK5.
 */
#define READ_CMIC_CMC1_PCIE_IRQ_MASK5r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PCIE_IRQ_MASK5r_OFFSET,r._cmic_cmc1_pcie_irq_mask5)
#define WRITE_CMIC_CMC1_PCIE_IRQ_MASK5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PCIE_IRQ_MASK5r_OFFSET,r._cmic_cmc1_pcie_irq_mask5)

/*******************************************************************************
 * End of 'CMIC_CMC1_PCIE_IRQ_MASK5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PCIE_IRQ_MASK6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PCIE_IRQ_MASK6.
 */
#define READ_CMIC_CMC1_PCIE_IRQ_MASK6r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PCIE_IRQ_MASK6r_OFFSET,r._cmic_cmc1_pcie_irq_mask6)
#define WRITE_CMIC_CMC1_PCIE_IRQ_MASK6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PCIE_IRQ_MASK6r_OFFSET,r._cmic_cmc1_pcie_irq_mask6)

/*******************************************************************************
 * End of 'CMIC_CMC1_PCIE_IRQ_MASK6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PCIE_MISCEL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PCIE_MISCEL.
 */
#define READ_CMIC_CMC1_PCIE_MISCELr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PCIE_MISCELr_OFFSET,r._cmic_cmc1_pcie_miscel)
#define WRITE_CMIC_CMC1_PCIE_MISCELr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PCIE_MISCELr_OFFSET,r._cmic_cmc1_pcie_miscel)

/*******************************************************************************
 * End of 'CMIC_CMC1_PCIE_MISCELr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKT_COUNT_CH0_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKT_COUNT_CH0_RXPKT.
 */
#define READ_CMIC_CMC1_PKT_COUNT_CH0_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_OFFSET,r._cmic_cmc1_pkt_count_ch0_rxpkt)
#define WRITE_CMIC_CMC1_PKT_COUNT_CH0_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_OFFSET,r._cmic_cmc1_pkt_count_ch0_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKT_COUNT_CH0_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKT_COUNT_CH0_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKT_COUNT_CH0_TXPKT.
 */
#define READ_CMIC_CMC1_PKT_COUNT_CH0_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_OFFSET,r._cmic_cmc1_pkt_count_ch0_txpkt)
#define WRITE_CMIC_CMC1_PKT_COUNT_CH0_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_OFFSET,r._cmic_cmc1_pkt_count_ch0_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKT_COUNT_CH0_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKT_COUNT_CH1_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKT_COUNT_CH1_RXPKT.
 */
#define READ_CMIC_CMC1_PKT_COUNT_CH1_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_OFFSET,r._cmic_cmc1_pkt_count_ch1_rxpkt)
#define WRITE_CMIC_CMC1_PKT_COUNT_CH1_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_OFFSET,r._cmic_cmc1_pkt_count_ch1_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKT_COUNT_CH1_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKT_COUNT_CH1_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKT_COUNT_CH1_TXPKT.
 */
#define READ_CMIC_CMC1_PKT_COUNT_CH1_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_OFFSET,r._cmic_cmc1_pkt_count_ch1_txpkt)
#define WRITE_CMIC_CMC1_PKT_COUNT_CH1_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_OFFSET,r._cmic_cmc1_pkt_count_ch1_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKT_COUNT_CH1_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKT_COUNT_CH2_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKT_COUNT_CH2_RXPKT.
 */
#define READ_CMIC_CMC1_PKT_COUNT_CH2_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_OFFSET,r._cmic_cmc1_pkt_count_ch2_rxpkt)
#define WRITE_CMIC_CMC1_PKT_COUNT_CH2_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_OFFSET,r._cmic_cmc1_pkt_count_ch2_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKT_COUNT_CH2_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKT_COUNT_CH2_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKT_COUNT_CH2_TXPKT.
 */
#define READ_CMIC_CMC1_PKT_COUNT_CH2_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_OFFSET,r._cmic_cmc1_pkt_count_ch2_txpkt)
#define WRITE_CMIC_CMC1_PKT_COUNT_CH2_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_OFFSET,r._cmic_cmc1_pkt_count_ch2_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKT_COUNT_CH2_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKT_COUNT_CH3_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKT_COUNT_CH3_RXPKT.
 */
#define READ_CMIC_CMC1_PKT_COUNT_CH3_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_OFFSET,r._cmic_cmc1_pkt_count_ch3_rxpkt)
#define WRITE_CMIC_CMC1_PKT_COUNT_CH3_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_OFFSET,r._cmic_cmc1_pkt_count_ch3_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKT_COUNT_CH3_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKT_COUNT_CH3_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKT_COUNT_CH3_TXPKT.
 */
#define READ_CMIC_CMC1_PKT_COUNT_CH3_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_OFFSET,r._cmic_cmc1_pkt_count_ch3_txpkt)
#define WRITE_CMIC_CMC1_PKT_COUNT_CH3_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_OFFSET,r._cmic_cmc1_pkt_count_ch3_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKT_COUNT_CH3_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC1_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_pkt_count_rxpkt)
#define WRITE_CMIC_CMC1_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc1_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC1_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_pkt_count_txpkt)
#define WRITE_CMIC_CMC1_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc1_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC1_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PROGRAMMABLE_COS_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PROGRAMMABLE_COS_MASK0.
 */
#define READ_CMIC_CMC1_PROGRAMMABLE_COS_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_OFFSET,r._cmic_cmc1_programmable_cos_mask0)
#define WRITE_CMIC_CMC1_PROGRAMMABLE_COS_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_OFFSET,r._cmic_cmc1_programmable_cos_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC1_PROGRAMMABLE_COS_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_PROGRAMMABLE_COS_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_PROGRAMMABLE_COS_MASK1.
 */
#define READ_CMIC_CMC1_PROGRAMMABLE_COS_MASK1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_OFFSET,r._cmic_cmc1_programmable_cos_mask1)
#define WRITE_CMIC_CMC1_PROGRAMMABLE_COS_MASK1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_OFFSET,r._cmic_cmc1_programmable_cos_mask1)

/*******************************************************************************
 * End of 'CMIC_CMC1_PROGRAMMABLE_COS_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_RCPU_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_RCPU_IRQ_MASK0.
 */
#define READ_CMIC_CMC1_RCPU_IRQ_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_RCPU_IRQ_MASK0r_OFFSET,r._cmic_cmc1_rcpu_irq_mask0)
#define WRITE_CMIC_CMC1_RCPU_IRQ_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_RCPU_IRQ_MASK0r_OFFSET,r._cmic_cmc1_rcpu_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC1_RCPU_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch0_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch0_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_desc_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_desc_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_hostmem_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_hostmem_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_hostmem_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbus_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_desc_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_desc_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_hostmem_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_ITER_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_iter_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch0_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch0_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch0_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbusdma_debug)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbusdma_debug_clr)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbusdma_eccerr_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbusdma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbusdma_eccerr_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbusdma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_STATUS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_status)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch0_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_TIMER.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch0_timer)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch0_timer)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0r_OFFSET,r._cmic_cmc1_sbusdma_ch0_tm_control_0)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0r_OFFSET,r._cmic_cmc1_sbusdma_ch0_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1r_OFFSET,r._cmic_cmc1_sbusdma_ch0_tm_control_1)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1r_OFFSET,r._cmic_cmc1_sbusdma_ch0_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2r_OFFSET,r._cmic_cmc1_sbusdma_ch0_tm_control_2)
#define WRITE_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2r_OFFSET,r._cmic_cmc1_sbusdma_ch0_tm_control_2)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch1_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch1_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_desc_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_desc_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_hostmem_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_hostmem_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_hostmem_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbus_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_desc_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_desc_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_hostmem_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_ITER_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_iter_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch1_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch1_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch1_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbusdma_debug)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbusdma_debug_clr)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbusdma_eccerr_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbusdma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbusdma_eccerr_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbusdma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_STATUS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_status)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch1_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_TIMER.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch1_timer)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch1_timer)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0r_OFFSET,r._cmic_cmc1_sbusdma_ch1_tm_control_0)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0r_OFFSET,r._cmic_cmc1_sbusdma_ch1_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1r_OFFSET,r._cmic_cmc1_sbusdma_ch1_tm_control_1)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1r_OFFSET,r._cmic_cmc1_sbusdma_ch1_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2r_OFFSET,r._cmic_cmc1_sbusdma_ch1_tm_control_2)
#define WRITE_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2r_OFFSET,r._cmic_cmc1_sbusdma_ch1_tm_control_2)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch2_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch2_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_desc_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_desc_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_hostmem_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_hostmem_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_hostmem_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbus_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_desc_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_desc_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_hostmem_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_ITER_COUNT.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_iter_count)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_OPCODE.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch2_opcode)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_OPCODEr_OFFSET,r._cmic_cmc1_sbusdma_ch2_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_REQUEST.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_request)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_REQUESTr_OFFSET,r._cmic_cmc1_sbusdma_ch2_request)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbusdma_debug)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbusdma_debug_clr)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbusdma_eccerr_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbusdma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbusdma_eccerr_control)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbusdma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbus_start_address)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_STATUS.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_status)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_STATUSr_OFFSET,r._cmic_cmc1_sbusdma_ch2_status)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_TIMER.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch2_timer)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_TIMERr_OFFSET,r._cmic_cmc1_sbusdma_ch2_timer)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0r_OFFSET,r._cmic_cmc1_sbusdma_ch2_tm_control_0)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0r_OFFSET,r._cmic_cmc1_sbusdma_ch2_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1r_OFFSET,r._cmic_cmc1_sbusdma_ch2_tm_control_1)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1r_OFFSET,r._cmic_cmc1_sbusdma_ch2_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2.
 */
#define READ_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2r_OFFSET,r._cmic_cmc1_sbusdma_ch2_tm_control_2)
#define WRITE_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2r_OFFSET,r._cmic_cmc1_sbusdma_ch2_tm_control_2)

/*******************************************************************************
 * End of 'CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNT.
 */
#define READ_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_cmc1_schan_ack_data_beat_count)
#define WRITE_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_cmc1_schan_ack_data_beat_count)

/*******************************************************************************
 * End of 'CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SCHAN_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SCHAN_CTRL.
 */
#define READ_CMIC_CMC1_SCHAN_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SCHAN_CTRLr_OFFSET,r._cmic_cmc1_schan_ctrl)
#define WRITE_CMIC_CMC1_SCHAN_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SCHAN_CTRLr_OFFSET,r._cmic_cmc1_schan_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC1_SCHAN_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SCHAN_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SCHAN_ERR.
 */
#define READ_CMIC_CMC1_SCHAN_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SCHAN_ERRr_OFFSET,r._cmic_cmc1_schan_err)
#define WRITE_CMIC_CMC1_SCHAN_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SCHAN_ERRr_OFFSET,r._cmic_cmc1_schan_err)

/*******************************************************************************
 * End of 'CMIC_CMC1_SCHAN_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SCHAN_MESSAGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SCHAN_MESSAGE.
 */
#define READ_CMIC_CMC1_SCHAN_MESSAGEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SCHAN_MESSAGEr_OFFSET+(4*(i)),r._cmic_cmc1_schan_message)
#define WRITE_CMIC_CMC1_SCHAN_MESSAGEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SCHAN_MESSAGEr_OFFSET+(4*(i)),r._cmic_cmc1_schan_message)

/*******************************************************************************
 * End of 'CMIC_CMC1_SCHAN_MESSAGEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_STAT.
 */
#define READ_CMIC_CMC1_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_STATr_OFFSET,r._cmic_cmc1_stat)
#define WRITE_CMIC_CMC1_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_STATr_OFFSET,r._cmic_cmc1_stat)

/*******************************************************************************
 * End of 'CMIC_CMC1_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_SW_INTR_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_SW_INTR_CONFIG.
 */
#define READ_CMIC_CMC1_SW_INTR_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_SW_INTR_CONFIGr_OFFSET,r._cmic_cmc1_sw_intr_config)
#define WRITE_CMIC_CMC1_SW_INTR_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_SW_INTR_CONFIGr_OFFSET,r._cmic_cmc1_sw_intr_config)

/*******************************************************************************
 * End of 'CMIC_CMC1_SW_INTR_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_UC0_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_UC0_IRQ_MASK0.
 */
#define READ_CMIC_CMC1_UC0_IRQ_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_UC0_IRQ_MASK0r_OFFSET,r._cmic_cmc1_uc0_irq_mask0)
#define WRITE_CMIC_CMC1_UC0_IRQ_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_UC0_IRQ_MASK0r_OFFSET,r._cmic_cmc1_uc0_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC1_UC0_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_UC0_IRQ_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_UC0_IRQ_MASK1.
 */
#define READ_CMIC_CMC1_UC0_IRQ_MASK1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_UC0_IRQ_MASK1r_OFFSET,r._cmic_cmc1_uc0_irq_mask1)
#define WRITE_CMIC_CMC1_UC0_IRQ_MASK1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_UC0_IRQ_MASK1r_OFFSET,r._cmic_cmc1_uc0_irq_mask1)

/*******************************************************************************
 * End of 'CMIC_CMC1_UC0_IRQ_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_UC0_IRQ_MASK2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_UC0_IRQ_MASK2.
 */
#define READ_CMIC_CMC1_UC0_IRQ_MASK2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_UC0_IRQ_MASK2r_OFFSET,r._cmic_cmc1_uc0_irq_mask2)
#define WRITE_CMIC_CMC1_UC0_IRQ_MASK2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_UC0_IRQ_MASK2r_OFFSET,r._cmic_cmc1_uc0_irq_mask2)

/*******************************************************************************
 * End of 'CMIC_CMC1_UC0_IRQ_MASK2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_UC0_IRQ_MASK3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_UC0_IRQ_MASK3.
 */
#define READ_CMIC_CMC1_UC0_IRQ_MASK3r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_UC0_IRQ_MASK3r_OFFSET,r._cmic_cmc1_uc0_irq_mask3)
#define WRITE_CMIC_CMC1_UC0_IRQ_MASK3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_UC0_IRQ_MASK3r_OFFSET,r._cmic_cmc1_uc0_irq_mask3)

/*******************************************************************************
 * End of 'CMIC_CMC1_UC0_IRQ_MASK3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_UC0_IRQ_MASK4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_UC0_IRQ_MASK4.
 */
#define READ_CMIC_CMC1_UC0_IRQ_MASK4r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_UC0_IRQ_MASK4r_OFFSET,r._cmic_cmc1_uc0_irq_mask4)
#define WRITE_CMIC_CMC1_UC0_IRQ_MASK4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_UC0_IRQ_MASK4r_OFFSET,r._cmic_cmc1_uc0_irq_mask4)

/*******************************************************************************
 * End of 'CMIC_CMC1_UC0_IRQ_MASK4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_UC0_IRQ_MASK5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_UC0_IRQ_MASK5.
 */
#define READ_CMIC_CMC1_UC0_IRQ_MASK5r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_UC0_IRQ_MASK5r_OFFSET,r._cmic_cmc1_uc0_irq_mask5)
#define WRITE_CMIC_CMC1_UC0_IRQ_MASK5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_UC0_IRQ_MASK5r_OFFSET,r._cmic_cmc1_uc0_irq_mask5)

/*******************************************************************************
 * End of 'CMIC_CMC1_UC0_IRQ_MASK5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_UC0_IRQ_MASK6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_UC0_IRQ_MASK6.
 */
#define READ_CMIC_CMC1_UC0_IRQ_MASK6r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_UC0_IRQ_MASK6r_OFFSET,r._cmic_cmc1_uc0_irq_mask6)
#define WRITE_CMIC_CMC1_UC0_IRQ_MASK6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_UC0_IRQ_MASK6r_OFFSET,r._cmic_cmc1_uc0_irq_mask6)

/*******************************************************************************
 * End of 'CMIC_CMC1_UC0_IRQ_MASK6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_UC1_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_UC1_IRQ_MASK0.
 */
#define READ_CMIC_CMC1_UC1_IRQ_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_UC1_IRQ_MASK0r_OFFSET,r._cmic_cmc1_uc1_irq_mask0)
#define WRITE_CMIC_CMC1_UC1_IRQ_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_UC1_IRQ_MASK0r_OFFSET,r._cmic_cmc1_uc1_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC1_UC1_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_UC1_IRQ_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_UC1_IRQ_MASK1.
 */
#define READ_CMIC_CMC1_UC1_IRQ_MASK1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_UC1_IRQ_MASK1r_OFFSET,r._cmic_cmc1_uc1_irq_mask1)
#define WRITE_CMIC_CMC1_UC1_IRQ_MASK1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_UC1_IRQ_MASK1r_OFFSET,r._cmic_cmc1_uc1_irq_mask1)

/*******************************************************************************
 * End of 'CMIC_CMC1_UC1_IRQ_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_UC1_IRQ_MASK2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_UC1_IRQ_MASK2.
 */
#define READ_CMIC_CMC1_UC1_IRQ_MASK2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_UC1_IRQ_MASK2r_OFFSET,r._cmic_cmc1_uc1_irq_mask2)
#define WRITE_CMIC_CMC1_UC1_IRQ_MASK2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_UC1_IRQ_MASK2r_OFFSET,r._cmic_cmc1_uc1_irq_mask2)

/*******************************************************************************
 * End of 'CMIC_CMC1_UC1_IRQ_MASK2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_UC1_IRQ_MASK3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_UC1_IRQ_MASK3.
 */
#define READ_CMIC_CMC1_UC1_IRQ_MASK3r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_UC1_IRQ_MASK3r_OFFSET,r._cmic_cmc1_uc1_irq_mask3)
#define WRITE_CMIC_CMC1_UC1_IRQ_MASK3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_UC1_IRQ_MASK3r_OFFSET,r._cmic_cmc1_uc1_irq_mask3)

/*******************************************************************************
 * End of 'CMIC_CMC1_UC1_IRQ_MASK3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_UC1_IRQ_MASK4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_UC1_IRQ_MASK4.
 */
#define READ_CMIC_CMC1_UC1_IRQ_MASK4r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_UC1_IRQ_MASK4r_OFFSET,r._cmic_cmc1_uc1_irq_mask4)
#define WRITE_CMIC_CMC1_UC1_IRQ_MASK4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_UC1_IRQ_MASK4r_OFFSET,r._cmic_cmc1_uc1_irq_mask4)

/*******************************************************************************
 * End of 'CMIC_CMC1_UC1_IRQ_MASK4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_UC1_IRQ_MASK5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_UC1_IRQ_MASK5.
 */
#define READ_CMIC_CMC1_UC1_IRQ_MASK5r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_UC1_IRQ_MASK5r_OFFSET,r._cmic_cmc1_uc1_irq_mask5)
#define WRITE_CMIC_CMC1_UC1_IRQ_MASK5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_UC1_IRQ_MASK5r_OFFSET,r._cmic_cmc1_uc1_irq_mask5)

/*******************************************************************************
 * End of 'CMIC_CMC1_UC1_IRQ_MASK5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC1_UC1_IRQ_MASK6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC1_UC1_IRQ_MASK6.
 */
#define READ_CMIC_CMC1_UC1_IRQ_MASK6r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC1_UC1_IRQ_MASK6r_OFFSET,r._cmic_cmc1_uc1_irq_mask6)
#define WRITE_CMIC_CMC1_UC1_IRQ_MASK6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC1_UC1_IRQ_MASK6r_OFFSET,r._cmic_cmc1_uc1_irq_mask6)

/*******************************************************************************
 * End of 'CMIC_CMC1_UC1_IRQ_MASK6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_2BIT_ECC_ERROR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_2BIT_ECC_ERROR_STATUS.
 */
#define READ_CMIC_CMC2_2BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_2BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_cmc2_2bit_ecc_error_status)
#define WRITE_CMIC_CMC2_2BIT_ECC_ERROR_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_2BIT_ECC_ERROR_STATUSr_OFFSET,r._cmic_cmc2_2bit_ecc_error_status)

/*******************************************************************************
 * End of 'CMIC_CMC2_2BIT_ECC_ERROR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASK
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASK.
 */
#define READ_CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr_OFFSET,r._cmic_cmc2_2bit_ecc_error_status_mask)
#define WRITE_CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr_OFFSET,r._cmic_cmc2_2bit_ecc_error_status_mask)

/*******************************************************************************
 * End of 'CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_AXIIC_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_AXIIC_TM_CONTROL_0.
 */
#define READ_CMIC_CMC2_AXIIC_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_AXIIC_TM_CONTROL_0r_OFFSET,r._cmic_cmc2_axiic_tm_control_0)
#define WRITE_CMIC_CMC2_AXIIC_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_AXIIC_TM_CONTROL_0r_OFFSET,r._cmic_cmc2_axiic_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC2_AXIIC_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_AXIIC_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_AXIIC_TM_CONTROL_1.
 */
#define READ_CMIC_CMC2_AXIIC_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_AXIIC_TM_CONTROL_1r_OFFSET,r._cmic_cmc2_axiic_tm_control_1)
#define WRITE_CMIC_CMC2_AXIIC_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_AXIIC_TM_CONTROL_1r_OFFSET,r._cmic_cmc2_axiic_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC2_AXIIC_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_AXIIC_TM_CONTROL_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_AXIIC_TM_CONTROL_2.
 */
#define READ_CMIC_CMC2_AXIIC_TM_CONTROL_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_AXIIC_TM_CONTROL_2r_OFFSET,r._cmic_cmc2_axiic_tm_control_2)
#define WRITE_CMIC_CMC2_AXIIC_TM_CONTROL_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_AXIIC_TM_CONTROL_2r_OFFSET,r._cmic_cmc2_axiic_tm_control_2)

/*******************************************************************************
 * End of 'CMIC_CMC2_AXIIC_TM_CONTROL_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CCMDMA_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CCMDMA_TM_CONTROL_0.
 */
#define READ_CMIC_CMC2_CCMDMA_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CCMDMA_TM_CONTROL_0r_OFFSET,r._cmic_cmc2_ccmdma_tm_control_0)
#define WRITE_CMIC_CMC2_CCMDMA_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CCMDMA_TM_CONTROL_0r_OFFSET,r._cmic_cmc2_ccmdma_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC2_CCMDMA_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CCMDMA_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CCMDMA_TM_CONTROL_1.
 */
#define READ_CMIC_CMC2_CCMDMA_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CCMDMA_TM_CONTROL_1r_OFFSET,r._cmic_cmc2_ccmdma_tm_control_1)
#define WRITE_CMIC_CMC2_CCMDMA_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CCMDMA_TM_CONTROL_1r_OFFSET,r._cmic_cmc2_ccmdma_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC2_CCMDMA_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CCM_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CCM_DMA_CFG.
 */
#define READ_CMIC_CMC2_CCM_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CCM_DMA_CFGr_OFFSET,r._cmic_cmc2_ccm_dma_cfg)
#define WRITE_CMIC_CMC2_CCM_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CCM_DMA_CFGr_OFFSET,r._cmic_cmc2_ccm_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC2_CCM_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDR.
 */
#define READ_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_OFFSET,r._cmic_cmc2_ccm_dma_cur_host0_addr)
#define WRITE_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_OFFSET,r._cmic_cmc2_ccm_dma_cur_host0_addr)

/*******************************************************************************
 * End of 'CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDR.
 */
#define READ_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_OFFSET,r._cmic_cmc2_ccm_dma_cur_host1_addr)
#define WRITE_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_OFFSET,r._cmic_cmc2_ccm_dma_cur_host1_addr)

/*******************************************************************************
 * End of 'CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CCM_DMA_ECCERR_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CCM_DMA_ECCERR_ADDR.
 */
#define READ_CMIC_CMC2_CCM_DMA_ECCERR_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CCM_DMA_ECCERR_ADDRr_OFFSET,r._cmic_cmc2_ccm_dma_eccerr_addr)
#define WRITE_CMIC_CMC2_CCM_DMA_ECCERR_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CCM_DMA_ECCERR_ADDRr_OFFSET,r._cmic_cmc2_ccm_dma_eccerr_addr)

/*******************************************************************************
 * End of 'CMIC_CMC2_CCM_DMA_ECCERR_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CCM_DMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CCM_DMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc2_ccm_dma_eccerr_control)
#define WRITE_CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc2_ccm_dma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CCM_DMA_ENTRY_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CCM_DMA_ENTRY_COUNT.
 */
#define READ_CMIC_CMC2_CCM_DMA_ENTRY_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_OFFSET,r._cmic_cmc2_ccm_dma_entry_count)
#define WRITE_CMIC_CMC2_CCM_DMA_ENTRY_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_OFFSET,r._cmic_cmc2_ccm_dma_entry_count)

/*******************************************************************************
 * End of 'CMIC_CMC2_CCM_DMA_ENTRY_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDR.
 */
#define READ_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_OFFSET,r._cmic_cmc2_ccm_dma_host0_mem_start_addr)
#define WRITE_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_OFFSET,r._cmic_cmc2_ccm_dma_host0_mem_start_addr)

/*******************************************************************************
 * End of 'CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDR.
 */
#define READ_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_OFFSET,r._cmic_cmc2_ccm_dma_host1_mem_start_addr)
#define WRITE_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_OFFSET,r._cmic_cmc2_ccm_dma_host1_mem_start_addr)

/*******************************************************************************
 * End of 'CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CCM_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CCM_DMA_STAT.
 */
#define READ_CMIC_CMC2_CCM_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CCM_DMA_STATr_OFFSET,r._cmic_cmc2_ccm_dma_stat)
#define WRITE_CMIC_CMC2_CCM_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CCM_DMA_STATr_OFFSET,r._cmic_cmc2_ccm_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC2_CCM_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CCM_DMA_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CCM_DMA_STATUS_CLR.
 */
#define READ_CMIC_CMC2_CCM_DMA_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CCM_DMA_STATUS_CLRr_OFFSET,r._cmic_cmc2_ccm_dma_status_clr)
#define WRITE_CMIC_CMC2_CCM_DMA_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CCM_DMA_STATUS_CLRr_OFFSET,r._cmic_cmc2_ccm_dma_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC2_CCM_DMA_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH0_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH0_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC2_CH0_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH0_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc2_ch0_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC2_CH0_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH0_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc2_ch0_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH0_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH0_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH0_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC2_CH0_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH0_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc2_ch0_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC2_CH0_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH0_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc2_ch0_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH0_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH0_DMA_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH0_DMA_CTRL.
 */
#define READ_CMIC_CMC2_CH0_DMA_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH0_DMA_CTRLr_OFFSET,r._cmic_cmc2_ch0_dma_ctrl)
#define WRITE_CMIC_CMC2_CH0_DMA_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH0_DMA_CTRLr_OFFSET,r._cmic_cmc2_ch0_dma_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH0_DMA_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH0_DMA_CURR_DESC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH0_DMA_CURR_DESC.
 */
#define READ_CMIC_CMC2_CH0_DMA_CURR_DESCr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH0_DMA_CURR_DESCr_OFFSET,r._cmic_cmc2_ch0_dma_curr_desc)
#define WRITE_CMIC_CMC2_CH0_DMA_CURR_DESCr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH0_DMA_CURR_DESCr_OFFSET,r._cmic_cmc2_ch0_dma_curr_desc)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH0_DMA_CURR_DESCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc2_ch0_rxbuf_threshold_config)
#define WRITE_CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc2_ch0_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH1_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH1_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC2_CH1_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH1_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc2_ch1_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC2_CH1_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH1_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc2_ch1_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH1_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH1_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH1_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC2_CH1_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH1_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc2_ch1_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC2_CH1_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH1_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc2_ch1_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH1_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH1_DMA_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH1_DMA_CTRL.
 */
#define READ_CMIC_CMC2_CH1_DMA_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH1_DMA_CTRLr_OFFSET,r._cmic_cmc2_ch1_dma_ctrl)
#define WRITE_CMIC_CMC2_CH1_DMA_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH1_DMA_CTRLr_OFFSET,r._cmic_cmc2_ch1_dma_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH1_DMA_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH1_DMA_CURR_DESC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH1_DMA_CURR_DESC.
 */
#define READ_CMIC_CMC2_CH1_DMA_CURR_DESCr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH1_DMA_CURR_DESCr_OFFSET,r._cmic_cmc2_ch1_dma_curr_desc)
#define WRITE_CMIC_CMC2_CH1_DMA_CURR_DESCr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH1_DMA_CURR_DESCr_OFFSET,r._cmic_cmc2_ch1_dma_curr_desc)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH1_DMA_CURR_DESCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc2_ch1_rxbuf_threshold_config)
#define WRITE_CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc2_ch1_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH2_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH2_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC2_CH2_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH2_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc2_ch2_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC2_CH2_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH2_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc2_ch2_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH2_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH2_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH2_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC2_CH2_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH2_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc2_ch2_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC2_CH2_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH2_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc2_ch2_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH2_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH2_DMA_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH2_DMA_CTRL.
 */
#define READ_CMIC_CMC2_CH2_DMA_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH2_DMA_CTRLr_OFFSET,r._cmic_cmc2_ch2_dma_ctrl)
#define WRITE_CMIC_CMC2_CH2_DMA_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH2_DMA_CTRLr_OFFSET,r._cmic_cmc2_ch2_dma_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH2_DMA_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH2_DMA_CURR_DESC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH2_DMA_CURR_DESC.
 */
#define READ_CMIC_CMC2_CH2_DMA_CURR_DESCr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH2_DMA_CURR_DESCr_OFFSET,r._cmic_cmc2_ch2_dma_curr_desc)
#define WRITE_CMIC_CMC2_CH2_DMA_CURR_DESCr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH2_DMA_CURR_DESCr_OFFSET,r._cmic_cmc2_ch2_dma_curr_desc)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH2_DMA_CURR_DESCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc2_ch2_rxbuf_threshold_config)
#define WRITE_CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc2_ch2_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH3_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH3_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC2_CH3_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH3_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc2_ch3_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC2_CH3_COS_CTRL_RX_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH3_COS_CTRL_RX_0r_OFFSET,r._cmic_cmc2_ch3_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH3_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH3_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH3_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC2_CH3_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH3_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc2_ch3_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC2_CH3_COS_CTRL_RX_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH3_COS_CTRL_RX_1r_OFFSET,r._cmic_cmc2_ch3_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH3_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH3_DMA_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH3_DMA_CTRL.
 */
#define READ_CMIC_CMC2_CH3_DMA_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH3_DMA_CTRLr_OFFSET,r._cmic_cmc2_ch3_dma_ctrl)
#define WRITE_CMIC_CMC2_CH3_DMA_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH3_DMA_CTRLr_OFFSET,r._cmic_cmc2_ch3_dma_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH3_DMA_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH3_DMA_CURR_DESC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH3_DMA_CURR_DESC.
 */
#define READ_CMIC_CMC2_CH3_DMA_CURR_DESCr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH3_DMA_CURR_DESCr_OFFSET,r._cmic_cmc2_ch3_dma_curr_desc)
#define WRITE_CMIC_CMC2_CH3_DMA_CURR_DESCr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH3_DMA_CURR_DESCr_OFFSET,r._cmic_cmc2_ch3_dma_curr_desc)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH3_DMA_CURR_DESCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc2_ch3_rxbuf_threshold_config)
#define WRITE_CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIGr_OFFSET,r._cmic_cmc2_ch3_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_CONFIG.
 */
#define READ_CMIC_CMC2_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_CONFIGr_OFFSET,r._cmic_cmc2_config)
#define WRITE_CMIC_CMC2_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_CONFIGr_OFFSET,r._cmic_cmc2_config)

/*******************************************************************************
 * End of 'CMIC_CMC2_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_DMA_CH0_DESC_HALT_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_DMA_CH0_DESC_HALT_ADDR.
 */
#define READ_CMIC_CMC2_DMA_CH0_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_DMA_CH0_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc2_dma_ch0_desc_halt_addr)
#define WRITE_CMIC_CMC2_DMA_CH0_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_DMA_CH0_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc2_dma_ch0_desc_halt_addr)

/*******************************************************************************
 * End of 'CMIC_CMC2_DMA_CH0_DESC_HALT_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_DMA_CH0_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_DMA_CH0_INTR_COAL.
 */
#define READ_CMIC_CMC2_DMA_CH0_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_DMA_CH0_INTR_COALr_OFFSET,r._cmic_cmc2_dma_ch0_intr_coal)
#define WRITE_CMIC_CMC2_DMA_CH0_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_DMA_CH0_INTR_COALr_OFFSET,r._cmic_cmc2_dma_ch0_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC2_DMA_CH0_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_DMA_CH1_DESC_HALT_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_DMA_CH1_DESC_HALT_ADDR.
 */
#define READ_CMIC_CMC2_DMA_CH1_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_DMA_CH1_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc2_dma_ch1_desc_halt_addr)
#define WRITE_CMIC_CMC2_DMA_CH1_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_DMA_CH1_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc2_dma_ch1_desc_halt_addr)

/*******************************************************************************
 * End of 'CMIC_CMC2_DMA_CH1_DESC_HALT_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_DMA_CH1_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_DMA_CH1_INTR_COAL.
 */
#define READ_CMIC_CMC2_DMA_CH1_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_DMA_CH1_INTR_COALr_OFFSET,r._cmic_cmc2_dma_ch1_intr_coal)
#define WRITE_CMIC_CMC2_DMA_CH1_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_DMA_CH1_INTR_COALr_OFFSET,r._cmic_cmc2_dma_ch1_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC2_DMA_CH1_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_DMA_CH2_DESC_HALT_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_DMA_CH2_DESC_HALT_ADDR.
 */
#define READ_CMIC_CMC2_DMA_CH2_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_DMA_CH2_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc2_dma_ch2_desc_halt_addr)
#define WRITE_CMIC_CMC2_DMA_CH2_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_DMA_CH2_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc2_dma_ch2_desc_halt_addr)

/*******************************************************************************
 * End of 'CMIC_CMC2_DMA_CH2_DESC_HALT_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_DMA_CH2_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_DMA_CH2_INTR_COAL.
 */
#define READ_CMIC_CMC2_DMA_CH2_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_DMA_CH2_INTR_COALr_OFFSET,r._cmic_cmc2_dma_ch2_intr_coal)
#define WRITE_CMIC_CMC2_DMA_CH2_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_DMA_CH2_INTR_COALr_OFFSET,r._cmic_cmc2_dma_ch2_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC2_DMA_CH2_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_DMA_CH3_DESC_HALT_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_DMA_CH3_DESC_HALT_ADDR.
 */
#define READ_CMIC_CMC2_DMA_CH3_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_DMA_CH3_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc2_dma_ch3_desc_halt_addr)
#define WRITE_CMIC_CMC2_DMA_CH3_DESC_HALT_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_DMA_CH3_DESC_HALT_ADDRr_OFFSET,r._cmic_cmc2_dma_ch3_desc_halt_addr)

/*******************************************************************************
 * End of 'CMIC_CMC2_DMA_CH3_DESC_HALT_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_DMA_CH3_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_DMA_CH3_INTR_COAL.
 */
#define READ_CMIC_CMC2_DMA_CH3_INTR_COALr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_DMA_CH3_INTR_COALr_OFFSET,r._cmic_cmc2_dma_ch3_intr_coal)
#define WRITE_CMIC_CMC2_DMA_CH3_INTR_COALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_DMA_CH3_INTR_COALr_OFFSET,r._cmic_cmc2_dma_ch3_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC2_DMA_CH3_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_DMA_DESC0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_DMA_DESC0.
 */
#define READ_CMIC_CMC2_DMA_DESC0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_DMA_DESC0r_OFFSET,r._cmic_cmc2_dma_desc0)
#define WRITE_CMIC_CMC2_DMA_DESC0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_DMA_DESC0r_OFFSET,r._cmic_cmc2_dma_desc0)

/*******************************************************************************
 * End of 'CMIC_CMC2_DMA_DESC0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_DMA_DESC1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_DMA_DESC1.
 */
#define READ_CMIC_CMC2_DMA_DESC1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_DMA_DESC1r_OFFSET,r._cmic_cmc2_dma_desc1)
#define WRITE_CMIC_CMC2_DMA_DESC1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_DMA_DESC1r_OFFSET,r._cmic_cmc2_dma_desc1)

/*******************************************************************************
 * End of 'CMIC_CMC2_DMA_DESC1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_DMA_DESC2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_DMA_DESC2.
 */
#define READ_CMIC_CMC2_DMA_DESC2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_DMA_DESC2r_OFFSET,r._cmic_cmc2_dma_desc2)
#define WRITE_CMIC_CMC2_DMA_DESC2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_DMA_DESC2r_OFFSET,r._cmic_cmc2_dma_desc2)

/*******************************************************************************
 * End of 'CMIC_CMC2_DMA_DESC2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_DMA_DESC3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_DMA_DESC3.
 */
#define READ_CMIC_CMC2_DMA_DESC3r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_DMA_DESC3r_OFFSET,r._cmic_cmc2_dma_desc3)
#define WRITE_CMIC_CMC2_DMA_DESC3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_DMA_DESC3r_OFFSET,r._cmic_cmc2_dma_desc3)

/*******************************************************************************
 * End of 'CMIC_CMC2_DMA_DESC3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_DMA_STAT.
 */
#define READ_CMIC_CMC2_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_DMA_STATr_OFFSET,r._cmic_cmc2_dma_stat)
#define WRITE_CMIC_CMC2_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_DMA_STATr_OFFSET,r._cmic_cmc2_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC2_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_DMA_STAT_CLR.
 */
#define READ_CMIC_CMC2_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_DMA_STAT_CLRr_OFFSET,r._cmic_cmc2_dma_stat_clr)
#define WRITE_CMIC_CMC2_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_DMA_STAT_CLRr_OFFSET,r._cmic_cmc2_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_CMC2_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_DMA_STAT_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_DMA_STAT_HI.
 */
#define READ_CMIC_CMC2_DMA_STAT_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_DMA_STAT_HIr_OFFSET,r._cmic_cmc2_dma_stat_hi)
#define WRITE_CMIC_CMC2_DMA_STAT_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_DMA_STAT_HIr_OFFSET,r._cmic_cmc2_dma_stat_hi)

/*******************************************************************************
 * End of 'CMIC_CMC2_DMA_STAT_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0.
 */
#define READ_CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0r_OFFSET,r._cmic_cmc2_fiforddma_ch0_tm_control_0)
#define WRITE_CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0r_OFFSET,r._cmic_cmc2_fiforddma_ch0_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1.
 */
#define READ_CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1r_OFFSET,r._cmic_cmc2_fiforddma_ch0_tm_control_1)
#define WRITE_CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1r_OFFSET,r._cmic_cmc2_fiforddma_ch0_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0.
 */
#define READ_CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0r_OFFSET,r._cmic_cmc2_fiforddma_ch1_tm_control_0)
#define WRITE_CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0r_OFFSET,r._cmic_cmc2_fiforddma_ch1_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1.
 */
#define READ_CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1r_OFFSET,r._cmic_cmc2_fiforddma_ch1_tm_control_1)
#define WRITE_CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1r_OFFSET,r._cmic_cmc2_fiforddma_ch1_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0.
 */
#define READ_CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0r_OFFSET,r._cmic_cmc2_fiforddma_ch2_tm_control_0)
#define WRITE_CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0r_OFFSET,r._cmic_cmc2_fiforddma_ch2_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1.
 */
#define READ_CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1r_OFFSET,r._cmic_cmc2_fiforddma_ch2_tm_control_1)
#define WRITE_CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1r_OFFSET,r._cmic_cmc2_fiforddma_ch2_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0.
 */
#define READ_CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0r_OFFSET,r._cmic_cmc2_fiforddma_ch3_tm_control_0)
#define WRITE_CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0r_OFFSET,r._cmic_cmc2_fiforddma_ch3_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1.
 */
#define READ_CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1r_OFFSET,r._cmic_cmc2_fiforddma_ch3_tm_control_1)
#define WRITE_CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1r_OFFSET,r._cmic_cmc2_fiforddma_ch3_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH0_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH0_RD_DMA_CFG.
 */
#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_cfg)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR.
 */
#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_cur_hostmem_write_ptr)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_cur_hostmem_write_ptr)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_eccerr_address)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_eccerr_control)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_hostmem_start_address)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_hostmem_threshold)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODE.
 */
#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_opcode)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_sbus_start_address)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH0_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH0_RD_DMA_STAT.
 */
#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_stat)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH0_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_stat_clr)
#define WRITE_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc2_fifo_ch0_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH1_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH1_RD_DMA_CFG.
 */
#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_cfg)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR.
 */
#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_cur_hostmem_write_ptr)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_cur_hostmem_write_ptr)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_eccerr_address)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_eccerr_control)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_hostmem_start_address)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_hostmem_threshold)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODE.
 */
#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_opcode)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_sbus_start_address)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH1_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH1_RD_DMA_STAT.
 */
#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_stat)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH1_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_stat_clr)
#define WRITE_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc2_fifo_ch1_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH2_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH2_RD_DMA_CFG.
 */
#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_cfg)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR.
 */
#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_cur_hostmem_write_ptr)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_cur_hostmem_write_ptr)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_eccerr_address)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_eccerr_control)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_hostmem_start_address)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_hostmem_threshold)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODE.
 */
#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_opcode)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_sbus_start_address)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH2_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH2_RD_DMA_STAT.
 */
#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_stat)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH2_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_stat_clr)
#define WRITE_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc2_fifo_ch2_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH3_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH3_RD_DMA_CFG.
 */
#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_cfg)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR.
 */
#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_cur_hostmem_write_ptr)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_cur_hostmem_write_ptr)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_eccerr_address)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_eccerr_control)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_hostmem_start_address)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_hostmem_threshold)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODE.
 */
#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_opcode)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_sbus_start_address)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH3_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH3_RD_DMA_STAT.
 */
#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_stat)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH3_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_stat_clr)
#define WRITE_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_OFFSET,r._cmic_cmc2_fifo_ch3_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FSCHAN_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FSCHAN_ADDRESS.
 */
#define READ_CMIC_CMC2_FSCHAN_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FSCHAN_ADDRESSr_OFFSET,r._cmic_cmc2_fschan_address)
#define WRITE_CMIC_CMC2_FSCHAN_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FSCHAN_ADDRESSr_OFFSET,r._cmic_cmc2_fschan_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_FSCHAN_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FSCHAN_DATA32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FSCHAN_DATA32.
 */
#define READ_CMIC_CMC2_FSCHAN_DATA32r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FSCHAN_DATA32r_OFFSET,r._cmic_cmc2_fschan_data32)
#define WRITE_CMIC_CMC2_FSCHAN_DATA32r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FSCHAN_DATA32r_OFFSET,r._cmic_cmc2_fschan_data32)

/*******************************************************************************
 * End of 'CMIC_CMC2_FSCHAN_DATA32r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FSCHAN_DATA64_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FSCHAN_DATA64_HI.
 */
#define READ_CMIC_CMC2_FSCHAN_DATA64_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FSCHAN_DATA64_HIr_OFFSET,r._cmic_cmc2_fschan_data64_hi)
#define WRITE_CMIC_CMC2_FSCHAN_DATA64_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FSCHAN_DATA64_HIr_OFFSET,r._cmic_cmc2_fschan_data64_hi)

/*******************************************************************************
 * End of 'CMIC_CMC2_FSCHAN_DATA64_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FSCHAN_DATA64_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FSCHAN_DATA64_LO.
 */
#define READ_CMIC_CMC2_FSCHAN_DATA64_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FSCHAN_DATA64_LOr_OFFSET,r._cmic_cmc2_fschan_data64_lo)
#define WRITE_CMIC_CMC2_FSCHAN_DATA64_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FSCHAN_DATA64_LOr_OFFSET,r._cmic_cmc2_fschan_data64_lo)

/*******************************************************************************
 * End of 'CMIC_CMC2_FSCHAN_DATA64_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FSCHAN_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FSCHAN_OPCODE.
 */
#define READ_CMIC_CMC2_FSCHAN_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FSCHAN_OPCODEr_OFFSET,r._cmic_cmc2_fschan_opcode)
#define WRITE_CMIC_CMC2_FSCHAN_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FSCHAN_OPCODEr_OFFSET,r._cmic_cmc2_fschan_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC2_FSCHAN_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_FSCHAN_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_FSCHAN_STATUS.
 */
#define READ_CMIC_CMC2_FSCHAN_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_FSCHAN_STATUSr_OFFSET,r._cmic_cmc2_fschan_status)
#define WRITE_CMIC_CMC2_FSCHAN_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_FSCHAN_STATUSr_OFFSET,r._cmic_cmc2_fschan_status)

/*******************************************************************************
 * End of 'CMIC_CMC2_FSCHAN_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_HOSTMEM_ADDR_REMAP_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_HOSTMEM_ADDR_REMAP_0.
 */
#define READ_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_OFFSET,r._cmic_cmc2_hostmem_addr_remap_0)
#define WRITE_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_OFFSET,r._cmic_cmc2_hostmem_addr_remap_0)

/*******************************************************************************
 * End of 'CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_HOSTMEM_ADDR_REMAP_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_HOSTMEM_ADDR_REMAP_1.
 */
#define READ_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_OFFSET,r._cmic_cmc2_hostmem_addr_remap_1)
#define WRITE_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_OFFSET,r._cmic_cmc2_hostmem_addr_remap_1)

/*******************************************************************************
 * End of 'CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_HOSTMEM_ADDR_REMAP_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_HOSTMEM_ADDR_REMAP_2.
 */
#define READ_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_OFFSET,r._cmic_cmc2_hostmem_addr_remap_2)
#define WRITE_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_OFFSET,r._cmic_cmc2_hostmem_addr_remap_2)

/*******************************************************************************
 * End of 'CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_HOSTMEM_ADDR_REMAP_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_HOSTMEM_ADDR_REMAP_3.
 */
#define READ_CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r_OFFSET,r._cmic_cmc2_hostmem_addr_remap_3)
#define WRITE_CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r_OFFSET,r._cmic_cmc2_hostmem_addr_remap_3)

/*******************************************************************************
 * End of 'CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_IRQ_STAT0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_IRQ_STAT0.
 */
#define READ_CMIC_CMC2_IRQ_STAT0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_IRQ_STAT0r_OFFSET,r._cmic_cmc2_irq_stat0)
#define WRITE_CMIC_CMC2_IRQ_STAT0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_IRQ_STAT0r_OFFSET,r._cmic_cmc2_irq_stat0)

/*******************************************************************************
 * End of 'CMIC_CMC2_IRQ_STAT0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_IRQ_STAT1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_IRQ_STAT1.
 */
#define READ_CMIC_CMC2_IRQ_STAT1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_IRQ_STAT1r_OFFSET,r._cmic_cmc2_irq_stat1)
#define WRITE_CMIC_CMC2_IRQ_STAT1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_IRQ_STAT1r_OFFSET,r._cmic_cmc2_irq_stat1)

/*******************************************************************************
 * End of 'CMIC_CMC2_IRQ_STAT1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_IRQ_STAT2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_IRQ_STAT2.
 */
#define READ_CMIC_CMC2_IRQ_STAT2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_IRQ_STAT2r_OFFSET,r._cmic_cmc2_irq_stat2)
#define WRITE_CMIC_CMC2_IRQ_STAT2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_IRQ_STAT2r_OFFSET,r._cmic_cmc2_irq_stat2)

/*******************************************************************************
 * End of 'CMIC_CMC2_IRQ_STAT2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_IRQ_STAT3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_IRQ_STAT3.
 */
#define READ_CMIC_CMC2_IRQ_STAT3r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_IRQ_STAT3r_OFFSET,r._cmic_cmc2_irq_stat3)
#define WRITE_CMIC_CMC2_IRQ_STAT3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_IRQ_STAT3r_OFFSET,r._cmic_cmc2_irq_stat3)

/*******************************************************************************
 * End of 'CMIC_CMC2_IRQ_STAT3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_IRQ_STAT4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_IRQ_STAT4.
 */
#define READ_CMIC_CMC2_IRQ_STAT4r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_IRQ_STAT4r_OFFSET,r._cmic_cmc2_irq_stat4)
#define WRITE_CMIC_CMC2_IRQ_STAT4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_IRQ_STAT4r_OFFSET,r._cmic_cmc2_irq_stat4)

/*******************************************************************************
 * End of 'CMIC_CMC2_IRQ_STAT4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_IRQ_STAT5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_IRQ_STAT5.
 */
#define READ_CMIC_CMC2_IRQ_STAT5r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_IRQ_STAT5r_OFFSET,r._cmic_cmc2_irq_stat5)
#define WRITE_CMIC_CMC2_IRQ_STAT5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_IRQ_STAT5r_OFFSET,r._cmic_cmc2_irq_stat5)

/*******************************************************************************
 * End of 'CMIC_CMC2_IRQ_STAT5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_IRQ_STAT6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_IRQ_STAT6.
 */
#define READ_CMIC_CMC2_IRQ_STAT6r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_IRQ_STAT6r_OFFSET,r._cmic_cmc2_irq_stat6)
#define WRITE_CMIC_CMC2_IRQ_STAT6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_IRQ_STAT6r_OFFSET,r._cmic_cmc2_irq_stat6)

/*******************************************************************************
 * End of 'CMIC_CMC2_IRQ_STAT6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_MIIM_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_MIIM_ADDRESS.
 */
#define READ_CMIC_CMC2_MIIM_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_MIIM_ADDRESSr_OFFSET,r._cmic_cmc2_miim_address)
#define WRITE_CMIC_CMC2_MIIM_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_MIIM_ADDRESSr_OFFSET,r._cmic_cmc2_miim_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_MIIM_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_MIIM_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_MIIM_CTRL.
 */
#define READ_CMIC_CMC2_MIIM_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_MIIM_CTRLr_OFFSET,r._cmic_cmc2_miim_ctrl)
#define WRITE_CMIC_CMC2_MIIM_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_MIIM_CTRLr_OFFSET,r._cmic_cmc2_miim_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC2_MIIM_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_MIIM_PARAM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_MIIM_PARAM.
 */
#define READ_CMIC_CMC2_MIIM_PARAMr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_MIIM_PARAMr_OFFSET,r._cmic_cmc2_miim_param)
#define WRITE_CMIC_CMC2_MIIM_PARAMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_MIIM_PARAMr_OFFSET,r._cmic_cmc2_miim_param)

/*******************************************************************************
 * End of 'CMIC_CMC2_MIIM_PARAMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_MIIM_READ_DATA
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_MIIM_READ_DATA.
 */
#define READ_CMIC_CMC2_MIIM_READ_DATAr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_MIIM_READ_DATAr_OFFSET,r._cmic_cmc2_miim_read_data)
#define WRITE_CMIC_CMC2_MIIM_READ_DATAr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_MIIM_READ_DATAr_OFFSET,r._cmic_cmc2_miim_read_data)

/*******************************************************************************
 * End of 'CMIC_CMC2_MIIM_READ_DATAr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_MIIM_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_MIIM_STAT.
 */
#define READ_CMIC_CMC2_MIIM_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_MIIM_STATr_OFFSET,r._cmic_cmc2_miim_stat)
#define WRITE_CMIC_CMC2_MIIM_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_MIIM_STATr_OFFSET,r._cmic_cmc2_miim_stat)

/*******************************************************************************
 * End of 'CMIC_CMC2_MIIM_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PCIE_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PCIE_IRQ_MASK0.
 */
#define READ_CMIC_CMC2_PCIE_IRQ_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PCIE_IRQ_MASK0r_OFFSET,r._cmic_cmc2_pcie_irq_mask0)
#define WRITE_CMIC_CMC2_PCIE_IRQ_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PCIE_IRQ_MASK0r_OFFSET,r._cmic_cmc2_pcie_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC2_PCIE_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PCIE_IRQ_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PCIE_IRQ_MASK1.
 */
#define READ_CMIC_CMC2_PCIE_IRQ_MASK1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PCIE_IRQ_MASK1r_OFFSET,r._cmic_cmc2_pcie_irq_mask1)
#define WRITE_CMIC_CMC2_PCIE_IRQ_MASK1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PCIE_IRQ_MASK1r_OFFSET,r._cmic_cmc2_pcie_irq_mask1)

/*******************************************************************************
 * End of 'CMIC_CMC2_PCIE_IRQ_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PCIE_IRQ_MASK2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PCIE_IRQ_MASK2.
 */
#define READ_CMIC_CMC2_PCIE_IRQ_MASK2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PCIE_IRQ_MASK2r_OFFSET,r._cmic_cmc2_pcie_irq_mask2)
#define WRITE_CMIC_CMC2_PCIE_IRQ_MASK2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PCIE_IRQ_MASK2r_OFFSET,r._cmic_cmc2_pcie_irq_mask2)

/*******************************************************************************
 * End of 'CMIC_CMC2_PCIE_IRQ_MASK2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PCIE_IRQ_MASK3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PCIE_IRQ_MASK3.
 */
#define READ_CMIC_CMC2_PCIE_IRQ_MASK3r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PCIE_IRQ_MASK3r_OFFSET,r._cmic_cmc2_pcie_irq_mask3)
#define WRITE_CMIC_CMC2_PCIE_IRQ_MASK3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PCIE_IRQ_MASK3r_OFFSET,r._cmic_cmc2_pcie_irq_mask3)

/*******************************************************************************
 * End of 'CMIC_CMC2_PCIE_IRQ_MASK3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PCIE_IRQ_MASK4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PCIE_IRQ_MASK4.
 */
#define READ_CMIC_CMC2_PCIE_IRQ_MASK4r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PCIE_IRQ_MASK4r_OFFSET,r._cmic_cmc2_pcie_irq_mask4)
#define WRITE_CMIC_CMC2_PCIE_IRQ_MASK4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PCIE_IRQ_MASK4r_OFFSET,r._cmic_cmc2_pcie_irq_mask4)

/*******************************************************************************
 * End of 'CMIC_CMC2_PCIE_IRQ_MASK4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PCIE_IRQ_MASK5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PCIE_IRQ_MASK5.
 */
#define READ_CMIC_CMC2_PCIE_IRQ_MASK5r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PCIE_IRQ_MASK5r_OFFSET,r._cmic_cmc2_pcie_irq_mask5)
#define WRITE_CMIC_CMC2_PCIE_IRQ_MASK5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PCIE_IRQ_MASK5r_OFFSET,r._cmic_cmc2_pcie_irq_mask5)

/*******************************************************************************
 * End of 'CMIC_CMC2_PCIE_IRQ_MASK5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PCIE_IRQ_MASK6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PCIE_IRQ_MASK6.
 */
#define READ_CMIC_CMC2_PCIE_IRQ_MASK6r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PCIE_IRQ_MASK6r_OFFSET,r._cmic_cmc2_pcie_irq_mask6)
#define WRITE_CMIC_CMC2_PCIE_IRQ_MASK6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PCIE_IRQ_MASK6r_OFFSET,r._cmic_cmc2_pcie_irq_mask6)

/*******************************************************************************
 * End of 'CMIC_CMC2_PCIE_IRQ_MASK6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PCIE_MISCEL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PCIE_MISCEL.
 */
#define READ_CMIC_CMC2_PCIE_MISCELr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PCIE_MISCELr_OFFSET,r._cmic_cmc2_pcie_miscel)
#define WRITE_CMIC_CMC2_PCIE_MISCELr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PCIE_MISCELr_OFFSET,r._cmic_cmc2_pcie_miscel)

/*******************************************************************************
 * End of 'CMIC_CMC2_PCIE_MISCELr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PKT_COUNT_CH0_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PKT_COUNT_CH0_RXPKT.
 */
#define READ_CMIC_CMC2_PKT_COUNT_CH0_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_OFFSET,r._cmic_cmc2_pkt_count_ch0_rxpkt)
#define WRITE_CMIC_CMC2_PKT_COUNT_CH0_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_OFFSET,r._cmic_cmc2_pkt_count_ch0_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC2_PKT_COUNT_CH0_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PKT_COUNT_CH0_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PKT_COUNT_CH0_TXPKT.
 */
#define READ_CMIC_CMC2_PKT_COUNT_CH0_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_OFFSET,r._cmic_cmc2_pkt_count_ch0_txpkt)
#define WRITE_CMIC_CMC2_PKT_COUNT_CH0_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_OFFSET,r._cmic_cmc2_pkt_count_ch0_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC2_PKT_COUNT_CH0_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PKT_COUNT_CH1_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PKT_COUNT_CH1_RXPKT.
 */
#define READ_CMIC_CMC2_PKT_COUNT_CH1_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_OFFSET,r._cmic_cmc2_pkt_count_ch1_rxpkt)
#define WRITE_CMIC_CMC2_PKT_COUNT_CH1_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_OFFSET,r._cmic_cmc2_pkt_count_ch1_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC2_PKT_COUNT_CH1_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PKT_COUNT_CH1_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PKT_COUNT_CH1_TXPKT.
 */
#define READ_CMIC_CMC2_PKT_COUNT_CH1_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_OFFSET,r._cmic_cmc2_pkt_count_ch1_txpkt)
#define WRITE_CMIC_CMC2_PKT_COUNT_CH1_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_OFFSET,r._cmic_cmc2_pkt_count_ch1_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC2_PKT_COUNT_CH1_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PKT_COUNT_CH2_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PKT_COUNT_CH2_RXPKT.
 */
#define READ_CMIC_CMC2_PKT_COUNT_CH2_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_OFFSET,r._cmic_cmc2_pkt_count_ch2_rxpkt)
#define WRITE_CMIC_CMC2_PKT_COUNT_CH2_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_OFFSET,r._cmic_cmc2_pkt_count_ch2_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC2_PKT_COUNT_CH2_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PKT_COUNT_CH2_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PKT_COUNT_CH2_TXPKT.
 */
#define READ_CMIC_CMC2_PKT_COUNT_CH2_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_OFFSET,r._cmic_cmc2_pkt_count_ch2_txpkt)
#define WRITE_CMIC_CMC2_PKT_COUNT_CH2_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_OFFSET,r._cmic_cmc2_pkt_count_ch2_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC2_PKT_COUNT_CH2_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PKT_COUNT_CH3_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PKT_COUNT_CH3_RXPKT.
 */
#define READ_CMIC_CMC2_PKT_COUNT_CH3_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_OFFSET,r._cmic_cmc2_pkt_count_ch3_rxpkt)
#define WRITE_CMIC_CMC2_PKT_COUNT_CH3_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_OFFSET,r._cmic_cmc2_pkt_count_ch3_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC2_PKT_COUNT_CH3_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PKT_COUNT_CH3_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PKT_COUNT_CH3_TXPKT.
 */
#define READ_CMIC_CMC2_PKT_COUNT_CH3_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_OFFSET,r._cmic_cmc2_pkt_count_ch3_txpkt)
#define WRITE_CMIC_CMC2_PKT_COUNT_CH3_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_OFFSET,r._cmic_cmc2_pkt_count_ch3_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC2_PKT_COUNT_CH3_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC2_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc2_pkt_count_rxpkt)
#define WRITE_CMIC_CMC2_PKT_COUNT_RXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PKT_COUNT_RXPKTr_OFFSET,r._cmic_cmc2_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC2_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC2_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc2_pkt_count_txpkt)
#define WRITE_CMIC_CMC2_PKT_COUNT_TXPKTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PKT_COUNT_TXPKTr_OFFSET,r._cmic_cmc2_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC2_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PROGRAMMABLE_COS_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PROGRAMMABLE_COS_MASK0.
 */
#define READ_CMIC_CMC2_PROGRAMMABLE_COS_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_OFFSET,r._cmic_cmc2_programmable_cos_mask0)
#define WRITE_CMIC_CMC2_PROGRAMMABLE_COS_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_OFFSET,r._cmic_cmc2_programmable_cos_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC2_PROGRAMMABLE_COS_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_PROGRAMMABLE_COS_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_PROGRAMMABLE_COS_MASK1.
 */
#define READ_CMIC_CMC2_PROGRAMMABLE_COS_MASK1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_OFFSET,r._cmic_cmc2_programmable_cos_mask1)
#define WRITE_CMIC_CMC2_PROGRAMMABLE_COS_MASK1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_OFFSET,r._cmic_cmc2_programmable_cos_mask1)

/*******************************************************************************
 * End of 'CMIC_CMC2_PROGRAMMABLE_COS_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_RCPU_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_RCPU_IRQ_MASK0.
 */
#define READ_CMIC_CMC2_RCPU_IRQ_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_RCPU_IRQ_MASK0r_OFFSET,r._cmic_cmc2_rcpu_irq_mask0)
#define WRITE_CMIC_CMC2_RCPU_IRQ_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_RCPU_IRQ_MASK0r_OFFSET,r._cmic_cmc2_rcpu_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC2_RCPU_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_CONTROL.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_CONTROLr_OFFSET,r._cmic_cmc2_sbusdma_ch0_control)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_CONTROLr_OFFSET,r._cmic_cmc2_sbusdma_ch0_control)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_COUNT.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_COUNTr_OFFSET,r._cmic_cmc2_sbusdma_ch0_count)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_COUNTr_OFFSET,r._cmic_cmc2_sbusdma_ch0_count)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_cur_desc_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_cur_desc_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_cur_hostmem_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_cur_hostmem_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc2_sbusdma_ch0_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc2_sbusdma_ch0_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_cur_sbusdma_config_hostmem_start_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_cur_sbusdma_config_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc2_sbusdma_ch0_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc2_sbusdma_ch0_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc2_sbusdma_ch0_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc2_sbusdma_ch0_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_cur_sbus_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_desc_start_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_desc_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_hostmem_start_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_ITER_COUNT.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr_OFFSET,r._cmic_cmc2_sbusdma_ch0_iter_count)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr_OFFSET,r._cmic_cmc2_sbusdma_ch0_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_OPCODE.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_OPCODEr_OFFSET,r._cmic_cmc2_sbusdma_ch0_opcode)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_OPCODEr_OFFSET,r._cmic_cmc2_sbusdma_ch0_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_REQUEST.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_REQUESTr_OFFSET,r._cmic_cmc2_sbusdma_ch0_request)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_REQUESTr_OFFSET,r._cmic_cmc2_sbusdma_ch0_request)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc2_sbusdma_ch0_sbusdma_debug)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc2_sbusdma_ch0_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc2_sbusdma_ch0_sbusdma_debug_clr)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc2_sbusdma_ch0_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_sbusdma_eccerr_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_sbusdma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc2_sbusdma_ch0_sbusdma_eccerr_control)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc2_sbusdma_ch0_sbusdma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_sbus_start_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_STATUS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_STATUSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_status)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_STATUSr_OFFSET,r._cmic_cmc2_sbusdma_ch0_status)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_TIMER.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_TIMERr_OFFSET,r._cmic_cmc2_sbusdma_ch0_timer)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_TIMERr_OFFSET,r._cmic_cmc2_sbusdma_ch0_timer)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0r_OFFSET,r._cmic_cmc2_sbusdma_ch0_tm_control_0)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0r_OFFSET,r._cmic_cmc2_sbusdma_ch0_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1r_OFFSET,r._cmic_cmc2_sbusdma_ch0_tm_control_1)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1r_OFFSET,r._cmic_cmc2_sbusdma_ch0_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2r_OFFSET,r._cmic_cmc2_sbusdma_ch0_tm_control_2)
#define WRITE_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2r_OFFSET,r._cmic_cmc2_sbusdma_ch0_tm_control_2)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_CONTROL.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_CONTROLr_OFFSET,r._cmic_cmc2_sbusdma_ch1_control)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_CONTROLr_OFFSET,r._cmic_cmc2_sbusdma_ch1_control)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_COUNT.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_COUNTr_OFFSET,r._cmic_cmc2_sbusdma_ch1_count)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_COUNTr_OFFSET,r._cmic_cmc2_sbusdma_ch1_count)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_cur_desc_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_cur_desc_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_cur_hostmem_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_cur_hostmem_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc2_sbusdma_ch1_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc2_sbusdma_ch1_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_cur_sbusdma_config_hostmem_start_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_cur_sbusdma_config_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc2_sbusdma_ch1_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc2_sbusdma_ch1_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc2_sbusdma_ch1_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc2_sbusdma_ch1_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_cur_sbus_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_desc_start_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_desc_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_hostmem_start_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_ITER_COUNT.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr_OFFSET,r._cmic_cmc2_sbusdma_ch1_iter_count)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr_OFFSET,r._cmic_cmc2_sbusdma_ch1_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_OPCODE.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_OPCODEr_OFFSET,r._cmic_cmc2_sbusdma_ch1_opcode)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_OPCODEr_OFFSET,r._cmic_cmc2_sbusdma_ch1_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_REQUEST.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_REQUESTr_OFFSET,r._cmic_cmc2_sbusdma_ch1_request)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_REQUESTr_OFFSET,r._cmic_cmc2_sbusdma_ch1_request)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc2_sbusdma_ch1_sbusdma_debug)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc2_sbusdma_ch1_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc2_sbusdma_ch1_sbusdma_debug_clr)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc2_sbusdma_ch1_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_sbusdma_eccerr_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_sbusdma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc2_sbusdma_ch1_sbusdma_eccerr_control)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc2_sbusdma_ch1_sbusdma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_sbus_start_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_STATUS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_STATUSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_status)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_STATUSr_OFFSET,r._cmic_cmc2_sbusdma_ch1_status)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_TIMER.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_TIMERr_OFFSET,r._cmic_cmc2_sbusdma_ch1_timer)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_TIMERr_OFFSET,r._cmic_cmc2_sbusdma_ch1_timer)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0r_OFFSET,r._cmic_cmc2_sbusdma_ch1_tm_control_0)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0r_OFFSET,r._cmic_cmc2_sbusdma_ch1_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1r_OFFSET,r._cmic_cmc2_sbusdma_ch1_tm_control_1)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1r_OFFSET,r._cmic_cmc2_sbusdma_ch1_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2r_OFFSET,r._cmic_cmc2_sbusdma_ch1_tm_control_2)
#define WRITE_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2r_OFFSET,r._cmic_cmc2_sbusdma_ch1_tm_control_2)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_CONTROL.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_CONTROLr_OFFSET,r._cmic_cmc2_sbusdma_ch2_control)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_CONTROLr_OFFSET,r._cmic_cmc2_sbusdma_ch2_control)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_COUNT.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_COUNTr_OFFSET,r._cmic_cmc2_sbusdma_ch2_count)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_COUNTr_OFFSET,r._cmic_cmc2_sbusdma_ch2_count)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_cur_desc_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_cur_desc_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_cur_hostmem_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_cur_hostmem_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc2_sbusdma_ch2_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET,r._cmic_cmc2_sbusdma_ch2_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_cur_sbusdma_config_hostmem_start_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_cur_sbusdma_config_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc2_sbusdma_ch2_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET,r._cmic_cmc2_sbusdma_ch2_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc2_sbusdma_ch2_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET,r._cmic_cmc2_sbusdma_ch2_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_cur_sbus_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_desc_start_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_desc_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_hostmem_start_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_ITER_COUNT.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr_OFFSET,r._cmic_cmc2_sbusdma_ch2_iter_count)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr_OFFSET,r._cmic_cmc2_sbusdma_ch2_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_OPCODE.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_OPCODEr_OFFSET,r._cmic_cmc2_sbusdma_ch2_opcode)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_OPCODEr_OFFSET,r._cmic_cmc2_sbusdma_ch2_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_REQUEST.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_REQUESTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_REQUESTr_OFFSET,r._cmic_cmc2_sbusdma_ch2_request)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_REQUESTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_REQUESTr_OFFSET,r._cmic_cmc2_sbusdma_ch2_request)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc2_sbusdma_ch2_sbusdma_debug)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr_OFFSET,r._cmic_cmc2_sbusdma_ch2_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc2_sbusdma_ch2_sbusdma_debug_clr)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_OFFSET,r._cmic_cmc2_sbusdma_ch2_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_sbusdma_eccerr_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_sbusdma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc2_sbusdma_ch2_sbusdma_eccerr_control)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_OFFSET,r._cmic_cmc2_sbusdma_ch2_sbusdma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_sbus_start_address)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_STATUS.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_STATUSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_status)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_STATUSr_OFFSET,r._cmic_cmc2_sbusdma_ch2_status)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_TIMER.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_TIMERr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_TIMERr_OFFSET,r._cmic_cmc2_sbusdma_ch2_timer)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_TIMERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_TIMERr_OFFSET,r._cmic_cmc2_sbusdma_ch2_timer)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0r_OFFSET,r._cmic_cmc2_sbusdma_ch2_tm_control_0)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0r_OFFSET,r._cmic_cmc2_sbusdma_ch2_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1r_OFFSET,r._cmic_cmc2_sbusdma_ch2_tm_control_1)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1r_OFFSET,r._cmic_cmc2_sbusdma_ch2_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2.
 */
#define READ_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2r_OFFSET,r._cmic_cmc2_sbusdma_ch2_tm_control_2)
#define WRITE_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2r_OFFSET,r._cmic_cmc2_sbusdma_ch2_tm_control_2)

/*******************************************************************************
 * End of 'CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNT.
 */
#define READ_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_cmc2_schan_ack_data_beat_count)
#define WRITE_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_cmc2_schan_ack_data_beat_count)

/*******************************************************************************
 * End of 'CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SCHAN_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SCHAN_CTRL.
 */
#define READ_CMIC_CMC2_SCHAN_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SCHAN_CTRLr_OFFSET,r._cmic_cmc2_schan_ctrl)
#define WRITE_CMIC_CMC2_SCHAN_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SCHAN_CTRLr_OFFSET,r._cmic_cmc2_schan_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC2_SCHAN_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SCHAN_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SCHAN_ERR.
 */
#define READ_CMIC_CMC2_SCHAN_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SCHAN_ERRr_OFFSET,r._cmic_cmc2_schan_err)
#define WRITE_CMIC_CMC2_SCHAN_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SCHAN_ERRr_OFFSET,r._cmic_cmc2_schan_err)

/*******************************************************************************
 * End of 'CMIC_CMC2_SCHAN_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SCHAN_MESSAGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SCHAN_MESSAGE.
 */
#define READ_CMIC_CMC2_SCHAN_MESSAGEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SCHAN_MESSAGEr_OFFSET+(4*(i)),r._cmic_cmc2_schan_message)
#define WRITE_CMIC_CMC2_SCHAN_MESSAGEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SCHAN_MESSAGEr_OFFSET+(4*(i)),r._cmic_cmc2_schan_message)

/*******************************************************************************
 * End of 'CMIC_CMC2_SCHAN_MESSAGEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_STAT.
 */
#define READ_CMIC_CMC2_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_STATr_OFFSET,r._cmic_cmc2_stat)
#define WRITE_CMIC_CMC2_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_STATr_OFFSET,r._cmic_cmc2_stat)

/*******************************************************************************
 * End of 'CMIC_CMC2_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_SW_INTR_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_SW_INTR_CONFIG.
 */
#define READ_CMIC_CMC2_SW_INTR_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_SW_INTR_CONFIGr_OFFSET,r._cmic_cmc2_sw_intr_config)
#define WRITE_CMIC_CMC2_SW_INTR_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_SW_INTR_CONFIGr_OFFSET,r._cmic_cmc2_sw_intr_config)

/*******************************************************************************
 * End of 'CMIC_CMC2_SW_INTR_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_UC0_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_UC0_IRQ_MASK0.
 */
#define READ_CMIC_CMC2_UC0_IRQ_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_UC0_IRQ_MASK0r_OFFSET,r._cmic_cmc2_uc0_irq_mask0)
#define WRITE_CMIC_CMC2_UC0_IRQ_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_UC0_IRQ_MASK0r_OFFSET,r._cmic_cmc2_uc0_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC2_UC0_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_UC0_IRQ_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_UC0_IRQ_MASK1.
 */
#define READ_CMIC_CMC2_UC0_IRQ_MASK1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_UC0_IRQ_MASK1r_OFFSET,r._cmic_cmc2_uc0_irq_mask1)
#define WRITE_CMIC_CMC2_UC0_IRQ_MASK1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_UC0_IRQ_MASK1r_OFFSET,r._cmic_cmc2_uc0_irq_mask1)

/*******************************************************************************
 * End of 'CMIC_CMC2_UC0_IRQ_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_UC0_IRQ_MASK2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_UC0_IRQ_MASK2.
 */
#define READ_CMIC_CMC2_UC0_IRQ_MASK2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_UC0_IRQ_MASK2r_OFFSET,r._cmic_cmc2_uc0_irq_mask2)
#define WRITE_CMIC_CMC2_UC0_IRQ_MASK2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_UC0_IRQ_MASK2r_OFFSET,r._cmic_cmc2_uc0_irq_mask2)

/*******************************************************************************
 * End of 'CMIC_CMC2_UC0_IRQ_MASK2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_UC0_IRQ_MASK3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_UC0_IRQ_MASK3.
 */
#define READ_CMIC_CMC2_UC0_IRQ_MASK3r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_UC0_IRQ_MASK3r_OFFSET,r._cmic_cmc2_uc0_irq_mask3)
#define WRITE_CMIC_CMC2_UC0_IRQ_MASK3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_UC0_IRQ_MASK3r_OFFSET,r._cmic_cmc2_uc0_irq_mask3)

/*******************************************************************************
 * End of 'CMIC_CMC2_UC0_IRQ_MASK3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_UC0_IRQ_MASK4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_UC0_IRQ_MASK4.
 */
#define READ_CMIC_CMC2_UC0_IRQ_MASK4r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_UC0_IRQ_MASK4r_OFFSET,r._cmic_cmc2_uc0_irq_mask4)
#define WRITE_CMIC_CMC2_UC0_IRQ_MASK4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_UC0_IRQ_MASK4r_OFFSET,r._cmic_cmc2_uc0_irq_mask4)

/*******************************************************************************
 * End of 'CMIC_CMC2_UC0_IRQ_MASK4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_UC0_IRQ_MASK5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_UC0_IRQ_MASK5.
 */
#define READ_CMIC_CMC2_UC0_IRQ_MASK5r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_UC0_IRQ_MASK5r_OFFSET,r._cmic_cmc2_uc0_irq_mask5)
#define WRITE_CMIC_CMC2_UC0_IRQ_MASK5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_UC0_IRQ_MASK5r_OFFSET,r._cmic_cmc2_uc0_irq_mask5)

/*******************************************************************************
 * End of 'CMIC_CMC2_UC0_IRQ_MASK5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_UC0_IRQ_MASK6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_UC0_IRQ_MASK6.
 */
#define READ_CMIC_CMC2_UC0_IRQ_MASK6r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_UC0_IRQ_MASK6r_OFFSET,r._cmic_cmc2_uc0_irq_mask6)
#define WRITE_CMIC_CMC2_UC0_IRQ_MASK6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_UC0_IRQ_MASK6r_OFFSET,r._cmic_cmc2_uc0_irq_mask6)

/*******************************************************************************
 * End of 'CMIC_CMC2_UC0_IRQ_MASK6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_UC1_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_UC1_IRQ_MASK0.
 */
#define READ_CMIC_CMC2_UC1_IRQ_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_UC1_IRQ_MASK0r_OFFSET,r._cmic_cmc2_uc1_irq_mask0)
#define WRITE_CMIC_CMC2_UC1_IRQ_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_UC1_IRQ_MASK0r_OFFSET,r._cmic_cmc2_uc1_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC2_UC1_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_UC1_IRQ_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_UC1_IRQ_MASK1.
 */
#define READ_CMIC_CMC2_UC1_IRQ_MASK1r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_UC1_IRQ_MASK1r_OFFSET,r._cmic_cmc2_uc1_irq_mask1)
#define WRITE_CMIC_CMC2_UC1_IRQ_MASK1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_UC1_IRQ_MASK1r_OFFSET,r._cmic_cmc2_uc1_irq_mask1)

/*******************************************************************************
 * End of 'CMIC_CMC2_UC1_IRQ_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_UC1_IRQ_MASK2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_UC1_IRQ_MASK2.
 */
#define READ_CMIC_CMC2_UC1_IRQ_MASK2r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_UC1_IRQ_MASK2r_OFFSET,r._cmic_cmc2_uc1_irq_mask2)
#define WRITE_CMIC_CMC2_UC1_IRQ_MASK2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_UC1_IRQ_MASK2r_OFFSET,r._cmic_cmc2_uc1_irq_mask2)

/*******************************************************************************
 * End of 'CMIC_CMC2_UC1_IRQ_MASK2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_UC1_IRQ_MASK3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_UC1_IRQ_MASK3.
 */
#define READ_CMIC_CMC2_UC1_IRQ_MASK3r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_UC1_IRQ_MASK3r_OFFSET,r._cmic_cmc2_uc1_irq_mask3)
#define WRITE_CMIC_CMC2_UC1_IRQ_MASK3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_UC1_IRQ_MASK3r_OFFSET,r._cmic_cmc2_uc1_irq_mask3)

/*******************************************************************************
 * End of 'CMIC_CMC2_UC1_IRQ_MASK3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_UC1_IRQ_MASK4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_UC1_IRQ_MASK4.
 */
#define READ_CMIC_CMC2_UC1_IRQ_MASK4r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_UC1_IRQ_MASK4r_OFFSET,r._cmic_cmc2_uc1_irq_mask4)
#define WRITE_CMIC_CMC2_UC1_IRQ_MASK4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_UC1_IRQ_MASK4r_OFFSET,r._cmic_cmc2_uc1_irq_mask4)

/*******************************************************************************
 * End of 'CMIC_CMC2_UC1_IRQ_MASK4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_UC1_IRQ_MASK5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_UC1_IRQ_MASK5.
 */
#define READ_CMIC_CMC2_UC1_IRQ_MASK5r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_UC1_IRQ_MASK5r_OFFSET,r._cmic_cmc2_uc1_irq_mask5)
#define WRITE_CMIC_CMC2_UC1_IRQ_MASK5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_UC1_IRQ_MASK5r_OFFSET,r._cmic_cmc2_uc1_irq_mask5)

/*******************************************************************************
 * End of 'CMIC_CMC2_UC1_IRQ_MASK5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC2_UC1_IRQ_MASK6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC2_UC1_IRQ_MASK6.
 */
#define READ_CMIC_CMC2_UC1_IRQ_MASK6r(u,r) BCMDRD_DEV_READ32(u,CMIC_CMC2_UC1_IRQ_MASK6r_OFFSET,r._cmic_cmc2_uc1_irq_mask6)
#define WRITE_CMIC_CMC2_UC1_IRQ_MASK6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC2_UC1_IRQ_MASK6r_OFFSET,r._cmic_cmc2_uc1_irq_mask6)

/*******************************************************************************
 * End of 'CMIC_CMC2_UC1_IRQ_MASK6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_2BIT_ECC_ERROR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_2BIT_ECC_ERROR_STATUS.
 */
#define READ_CMIC_CMC_2BIT_ECC_ERROR_STATUSr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_2BIT_ECC_ERROR_STATUSr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_2bit_ecc_error_status)
#define WRITE_CMIC_CMC_2BIT_ECC_ERROR_STATUSr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_2BIT_ECC_ERROR_STATUSr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_2bit_ecc_error_status)

/*******************************************************************************
 * End of 'CMIC_CMC_2BIT_ECC_ERROR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASK
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASK.
 */
#define READ_CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_2bit_ecc_error_status_mask)
#define WRITE_CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_2bit_ecc_error_status_mask)

/*******************************************************************************
 * End of 'CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_AXIIC_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_AXIIC_TM_CONTROL_0.
 */
#define READ_CMIC_CMC_AXIIC_TM_CONTROL_0r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_AXIIC_TM_CONTROL_0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_axiic_tm_control_0)
#define WRITE_CMIC_CMC_AXIIC_TM_CONTROL_0r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_AXIIC_TM_CONTROL_0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_axiic_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC_AXIIC_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_AXIIC_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_AXIIC_TM_CONTROL_1.
 */
#define READ_CMIC_CMC_AXIIC_TM_CONTROL_1r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_AXIIC_TM_CONTROL_1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_axiic_tm_control_1)
#define WRITE_CMIC_CMC_AXIIC_TM_CONTROL_1r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_AXIIC_TM_CONTROL_1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_axiic_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC_AXIIC_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_AXIIC_TM_CONTROL_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_AXIIC_TM_CONTROL_2.
 */
#define READ_CMIC_CMC_AXIIC_TM_CONTROL_2r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_AXIIC_TM_CONTROL_2r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_axiic_tm_control_2)
#define WRITE_CMIC_CMC_AXIIC_TM_CONTROL_2r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_AXIIC_TM_CONTROL_2r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_axiic_tm_control_2)

/*******************************************************************************
 * End of 'CMIC_CMC_AXIIC_TM_CONTROL_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCMDMA_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCMDMA_TM_CONTROL_0.
 */
#define READ_CMIC_CMC_CCMDMA_TM_CONTROL_0r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCMDMA_TM_CONTROL_0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccmdma_tm_control_0)
#define WRITE_CMIC_CMC_CCMDMA_TM_CONTROL_0r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCMDMA_TM_CONTROL_0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccmdma_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC_CCMDMA_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCMDMA_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCMDMA_TM_CONTROL_1.
 */
#define READ_CMIC_CMC_CCMDMA_TM_CONTROL_1r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCMDMA_TM_CONTROL_1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccmdma_tm_control_1)
#define WRITE_CMIC_CMC_CCMDMA_TM_CONTROL_1r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCMDMA_TM_CONTROL_1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccmdma_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC_CCMDMA_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCM_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCM_DMA_CFG.
 */
#define READ_CMIC_CMC_CCM_DMA_CFGr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCM_DMA_CFGr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_cfg)
#define WRITE_CMIC_CMC_CCM_DMA_CFGr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCM_DMA_CFGr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC_CCM_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCM_DMA_CUR_HOST0_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCM_DMA_CUR_HOST0_ADDR.
 */
#define READ_CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_cur_host0_addr)
#define WRITE_CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_cur_host0_addr)

/*******************************************************************************
 * End of 'CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCM_DMA_CUR_HOST1_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCM_DMA_CUR_HOST1_ADDR.
 */
#define READ_CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_cur_host1_addr)
#define WRITE_CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_cur_host1_addr)

/*******************************************************************************
 * End of 'CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCM_DMA_ECCERR_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCM_DMA_ECCERR_ADDR.
 */
#define READ_CMIC_CMC_CCM_DMA_ECCERR_ADDRr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCM_DMA_ECCERR_ADDRr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_eccerr_addr)
#define WRITE_CMIC_CMC_CCM_DMA_ECCERR_ADDRr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCM_DMA_ECCERR_ADDRr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_eccerr_addr)

/*******************************************************************************
 * End of 'CMIC_CMC_CCM_DMA_ECCERR_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCM_DMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCM_DMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC_CCM_DMA_ECCERR_CONTROLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCM_DMA_ECCERR_CONTROLr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_eccerr_control)
#define WRITE_CMIC_CMC_CCM_DMA_ECCERR_CONTROLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCM_DMA_ECCERR_CONTROLr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC_CCM_DMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCM_DMA_ENTRY_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCM_DMA_ENTRY_COUNT.
 */
#define READ_CMIC_CMC_CCM_DMA_ENTRY_COUNTr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCM_DMA_ENTRY_COUNTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_entry_count)
#define WRITE_CMIC_CMC_CCM_DMA_ENTRY_COUNTr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCM_DMA_ENTRY_COUNTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_entry_count)

/*******************************************************************************
 * End of 'CMIC_CMC_CCM_DMA_ENTRY_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDR.
 */
#define READ_CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_host0_mem_start_addr)
#define WRITE_CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_host0_mem_start_addr)

/*******************************************************************************
 * End of 'CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDR.
 */
#define READ_CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_host1_mem_start_addr)
#define WRITE_CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_host1_mem_start_addr)

/*******************************************************************************
 * End of 'CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCM_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCM_DMA_STAT.
 */
#define READ_CMIC_CMC_CCM_DMA_STATr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCM_DMA_STATr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_stat)
#define WRITE_CMIC_CMC_CCM_DMA_STATr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCM_DMA_STATr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC_CCM_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CCM_DMA_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CCM_DMA_STATUS_CLR.
 */
#define READ_CMIC_CMC_CCM_DMA_STATUS_CLRr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CCM_DMA_STATUS_CLRr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_status_clr)
#define WRITE_CMIC_CMC_CCM_DMA_STATUS_CLRr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CCM_DMA_STATUS_CLRr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ccm_dma_status_clr)

/*******************************************************************************
 * End of 'CMIC_CMC_CCM_DMA_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CH0_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CH0_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC_CH0_RXBUF_THRESHOLD_CONFIGr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CH0_RXBUF_THRESHOLD_CONFIGr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ch0_rxbuf_threshold_config)
#define WRITE_CMIC_CMC_CH0_RXBUF_THRESHOLD_CONFIGr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CH0_RXBUF_THRESHOLD_CONFIGr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ch0_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC_CH0_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CH1_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CH1_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC_CH1_RXBUF_THRESHOLD_CONFIGr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CH1_RXBUF_THRESHOLD_CONFIGr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ch1_rxbuf_threshold_config)
#define WRITE_CMIC_CMC_CH1_RXBUF_THRESHOLD_CONFIGr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CH1_RXBUF_THRESHOLD_CONFIGr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ch1_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC_CH1_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CH2_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CH2_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC_CH2_RXBUF_THRESHOLD_CONFIGr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CH2_RXBUF_THRESHOLD_CONFIGr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ch2_rxbuf_threshold_config)
#define WRITE_CMIC_CMC_CH2_RXBUF_THRESHOLD_CONFIGr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CH2_RXBUF_THRESHOLD_CONFIGr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ch2_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC_CH2_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CH3_RXBUF_THRESHOLD_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CH3_RXBUF_THRESHOLD_CONFIG.
 */
#define READ_CMIC_CMC_CH3_RXBUF_THRESHOLD_CONFIGr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CH3_RXBUF_THRESHOLD_CONFIGr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ch3_rxbuf_threshold_config)
#define WRITE_CMIC_CMC_CH3_RXBUF_THRESHOLD_CONFIGr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CH3_RXBUF_THRESHOLD_CONFIGr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_ch3_rxbuf_threshold_config)

/*******************************************************************************
 * End of 'CMIC_CMC_CH3_RXBUF_THRESHOLD_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_CONFIG.
 */
#define READ_CMIC_CMC_CONFIGr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_CONFIGr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_config)
#define WRITE_CMIC_CMC_CONFIGr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_CONFIGr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_config)

/*******************************************************************************
 * End of 'CMIC_CMC_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_COS_CTRL_RX_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_COS_CTRL_RX_0.
 */
#define READ_CMIC_CMC_COS_CTRL_RX_0r(u,_cmc,i,r) BCMDRD_DEV_READ32(u,CMIC_CMC_COS_CTRL_RX_0r_OFFSET+(4*(i)*2)+(0x1000*(_cmc)),r._cmic_cmc_cos_ctrl_rx_0)
#define WRITE_CMIC_CMC_COS_CTRL_RX_0r(u,_cmc,i,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_COS_CTRL_RX_0r_OFFSET+(4*(i)*2)+(0x1000*(_cmc)),r._cmic_cmc_cos_ctrl_rx_0)

/*******************************************************************************
 * End of 'CMIC_CMC_COS_CTRL_RX_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_COS_CTRL_RX_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_COS_CTRL_RX_1.
 */
#define READ_CMIC_CMC_COS_CTRL_RX_1r(u,_cmc,i,r) BCMDRD_DEV_READ32(u,CMIC_CMC_COS_CTRL_RX_1r_OFFSET+(4*(i)*2)+(0x1000*(_cmc)),r._cmic_cmc_cos_ctrl_rx_1)
#define WRITE_CMIC_CMC_COS_CTRL_RX_1r(u,_cmc,i,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_COS_CTRL_RX_1r_OFFSET+(4*(i)*2)+(0x1000*(_cmc)),r._cmic_cmc_cos_ctrl_rx_1)

/*******************************************************************************
 * End of 'CMIC_CMC_COS_CTRL_RX_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_DMA_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_DMA_CTRL.
 */
#define READ_CMIC_CMC_DMA_CTRLr(u,_cmc,i,r) BCMDRD_DEV_READ32(u,CMIC_CMC_DMA_CTRLr_OFFSET+(4*(i))+(0x1000*(_cmc)),r._cmic_cmc_dma_ctrl)
#define WRITE_CMIC_CMC_DMA_CTRLr(u,_cmc,i,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_DMA_CTRLr_OFFSET+(4*(i))+(0x1000*(_cmc)),r._cmic_cmc_dma_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC_DMA_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_DMA_CURR_DESC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_DMA_CURR_DESC.
 */
#define READ_CMIC_CMC_DMA_CURR_DESCr(u,_cmc,i,r) BCMDRD_DEV_READ32(u,CMIC_CMC_DMA_CURR_DESCr_OFFSET+(4*(i))+(0x1000*(_cmc)),r._cmic_cmc_dma_curr_desc)
#define WRITE_CMIC_CMC_DMA_CURR_DESCr(u,_cmc,i,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_DMA_CURR_DESCr_OFFSET+(4*(i))+(0x1000*(_cmc)),r._cmic_cmc_dma_curr_desc)

/*******************************************************************************
 * End of 'CMIC_CMC_DMA_CURR_DESCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_DMA_DESC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_DMA_DESC.
 */
#define READ_CMIC_CMC_DMA_DESCr(u,_cmc,i,r) BCMDRD_DEV_READ32(u,CMIC_CMC_DMA_DESCr_OFFSET+(4*(i))+(0x1000*(_cmc)),r._cmic_cmc_dma_desc)
#define WRITE_CMIC_CMC_DMA_DESCr(u,_cmc,i,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_DMA_DESCr_OFFSET+(4*(i))+(0x1000*(_cmc)),r._cmic_cmc_dma_desc)

/*******************************************************************************
 * End of 'CMIC_CMC_DMA_DESCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_DMA_DESC_HALT_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_DMA_DESC_HALT_ADDR.
 */
#define READ_CMIC_CMC_DMA_DESC_HALT_ADDRr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_DMA_DESC_HALT_ADDRr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_dma_desc_halt_addr)
#define WRITE_CMIC_CMC_DMA_DESC_HALT_ADDRr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_DMA_DESC_HALT_ADDRr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_dma_desc_halt_addr)

/*******************************************************************************
 * End of 'CMIC_CMC_DMA_DESC_HALT_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_DMA_INTR_COAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_DMA_INTR_COAL.
 */
#define READ_CMIC_CMC_DMA_INTR_COALr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_DMA_INTR_COALr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_dma_intr_coal)
#define WRITE_CMIC_CMC_DMA_INTR_COALr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_DMA_INTR_COALr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_dma_intr_coal)

/*******************************************************************************
 * End of 'CMIC_CMC_DMA_INTR_COALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_DMA_STAT.
 */
#define READ_CMIC_CMC_DMA_STATr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_DMA_STATr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_dma_stat)
#define WRITE_CMIC_CMC_DMA_STATr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_DMA_STATr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_DMA_STAT_CLR.
 */
#define READ_CMIC_CMC_DMA_STAT_CLRr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_DMA_STAT_CLRr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_dma_stat_clr)
#define WRITE_CMIC_CMC_DMA_STAT_CLRr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_DMA_STAT_CLRr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_CMC_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_DMA_STAT_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_DMA_STAT_HI.
 */
#define READ_CMIC_CMC_DMA_STAT_HIr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_DMA_STAT_HIr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_dma_stat_hi)
#define WRITE_CMIC_CMC_DMA_STAT_HIr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_DMA_STAT_HIr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_dma_stat_hi)

/*******************************************************************************
 * End of 'CMIC_CMC_DMA_STAT_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_0.
 */
#define READ_CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_0r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fiforddma_ch1_tm_control_0)
#define WRITE_CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_0r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fiforddma_ch1_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_1.
 */
#define READ_CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_1r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fiforddma_ch1_tm_control_1)
#define WRITE_CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_1r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fiforddma_ch1_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_0.
 */
#define READ_CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_0r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fiforddma_ch2_tm_control_0)
#define WRITE_CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_0r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fiforddma_ch2_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_1.
 */
#define READ_CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_1r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fiforddma_ch2_tm_control_1)
#define WRITE_CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_1r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fiforddma_ch2_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_0.
 */
#define READ_CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_0r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fiforddma_ch3_tm_control_0)
#define WRITE_CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_0r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fiforddma_ch3_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_1.
 */
#define READ_CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_1r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fiforddma_ch3_tm_control_1)
#define WRITE_CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_1r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fiforddma_ch3_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFORDDMA_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFORDDMA_TM_CONTROL_0.
 */
#define READ_CMIC_CMC_FIFORDDMA_TM_CONTROL_0r(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFORDDMA_TM_CONTROL_0r_OFFSET+(0x8*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fiforddma_tm_control_0)
#define WRITE_CMIC_CMC_FIFORDDMA_TM_CONTROL_0r(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFORDDMA_TM_CONTROL_0r_OFFSET+(0x8*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fiforddma_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFORDDMA_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFORDDMA_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFORDDMA_TM_CONTROL_1.
 */
#define READ_CMIC_CMC_FIFORDDMA_TM_CONTROL_1r(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFORDDMA_TM_CONTROL_1r_OFFSET+(0x8*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fiforddma_tm_control_1)
#define WRITE_CMIC_CMC_FIFORDDMA_TM_CONTROL_1r(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFORDDMA_TM_CONTROL_1r_OFFSET+(0x8*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fiforddma_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFORDDMA_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFO_RD_DMA_CFG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFO_RD_DMA_CFG.
 */
#define READ_CMIC_CMC_FIFO_RD_DMA_CFGr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFO_RD_DMA_CFGr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_cfg)
#define WRITE_CMIC_CMC_FIFO_RD_DMA_CFGr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFO_RD_DMA_CFGr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_cfg)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFO_RD_DMA_CFGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTR.
 */
#define READ_CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_cur_hostmem_write_ptr)
#define WRITE_CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_cur_hostmem_write_ptr)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_eccerr_address)
#define WRITE_CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_eccerr_control)
#define WRITE_CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_hostmem_start_address)
#define WRITE_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLD.
 */
#define READ_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_hostmem_threshold)
#define WRITE_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_hostmem_threshold)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM.
 */
#define READ_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET+(0x8*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_num_of_entries_read_frm_hostmem)
#define WRITE_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_OFFSET+(0x8*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_num_of_entries_read_frm_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM.
 */
#define READ_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET+(0x8*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_num_of_entries_valid_in_hostmem)
#define WRITE_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_OFFSET+(0x8*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_num_of_entries_valid_in_hostmem)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFO_RD_DMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFO_RD_DMA_OPCODE.
 */
#define READ_CMIC_CMC_FIFO_RD_DMA_OPCODEr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFO_RD_DMA_OPCODEr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_opcode)
#define WRITE_CMIC_CMC_FIFO_RD_DMA_OPCODEr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFO_RD_DMA_OPCODEr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFO_RD_DMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_sbus_start_address)
#define WRITE_CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFO_RD_DMA_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFO_RD_DMA_STAT.
 */
#define READ_CMIC_CMC_FIFO_RD_DMA_STATr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFO_RD_DMA_STATr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_stat)
#define WRITE_CMIC_CMC_FIFO_RD_DMA_STATr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFO_RD_DMA_STATr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_stat)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFO_RD_DMA_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FIFO_RD_DMA_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FIFO_RD_DMA_STAT_CLR.
 */
#define READ_CMIC_CMC_FIFO_RD_DMA_STAT_CLRr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_stat_clr)
#define WRITE_CMIC_CMC_FIFO_RD_DMA_STAT_CLRr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_fifo_rd_dma_stat_clr)

/*******************************************************************************
 * End of 'CMIC_CMC_FIFO_RD_DMA_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FSCHAN_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FSCHAN_ADDRESS.
 */
#define READ_CMIC_CMC_FSCHAN_ADDRESSr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FSCHAN_ADDRESSr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fschan_address)
#define WRITE_CMIC_CMC_FSCHAN_ADDRESSr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FSCHAN_ADDRESSr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fschan_address)

/*******************************************************************************
 * End of 'CMIC_CMC_FSCHAN_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FSCHAN_DATA32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FSCHAN_DATA32.
 */
#define READ_CMIC_CMC_FSCHAN_DATA32r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FSCHAN_DATA32r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fschan_data32)
#define WRITE_CMIC_CMC_FSCHAN_DATA32r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FSCHAN_DATA32r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fschan_data32)

/*******************************************************************************
 * End of 'CMIC_CMC_FSCHAN_DATA32r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FSCHAN_DATA64_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FSCHAN_DATA64_HI.
 */
#define READ_CMIC_CMC_FSCHAN_DATA64_HIr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FSCHAN_DATA64_HIr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fschan_data64_hi)
#define WRITE_CMIC_CMC_FSCHAN_DATA64_HIr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FSCHAN_DATA64_HIr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fschan_data64_hi)

/*******************************************************************************
 * End of 'CMIC_CMC_FSCHAN_DATA64_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FSCHAN_DATA64_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FSCHAN_DATA64_LO.
 */
#define READ_CMIC_CMC_FSCHAN_DATA64_LOr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FSCHAN_DATA64_LOr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fschan_data64_lo)
#define WRITE_CMIC_CMC_FSCHAN_DATA64_LOr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FSCHAN_DATA64_LOr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fschan_data64_lo)

/*******************************************************************************
 * End of 'CMIC_CMC_FSCHAN_DATA64_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FSCHAN_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FSCHAN_OPCODE.
 */
#define READ_CMIC_CMC_FSCHAN_OPCODEr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FSCHAN_OPCODEr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fschan_opcode)
#define WRITE_CMIC_CMC_FSCHAN_OPCODEr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FSCHAN_OPCODEr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fschan_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC_FSCHAN_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_FSCHAN_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_FSCHAN_STATUS.
 */
#define READ_CMIC_CMC_FSCHAN_STATUSr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_FSCHAN_STATUSr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fschan_status)
#define WRITE_CMIC_CMC_FSCHAN_STATUSr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_FSCHAN_STATUSr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_fschan_status)

/*******************************************************************************
 * End of 'CMIC_CMC_FSCHAN_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_HOSTMEM_ADDR_REMAP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_HOSTMEM_ADDR_REMAP.
 */
#define READ_CMIC_CMC_HOSTMEM_ADDR_REMAPr(u,_cmc,i,r) BCMDRD_DEV_READ32(u,CMIC_CMC_HOSTMEM_ADDR_REMAPr_OFFSET+(4*(i))+(0x1000*(_cmc)),r._cmic_cmc_hostmem_addr_remap)
#define WRITE_CMIC_CMC_HOSTMEM_ADDR_REMAPr(u,_cmc,i,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_HOSTMEM_ADDR_REMAPr_OFFSET+(4*(i))+(0x1000*(_cmc)),r._cmic_cmc_hostmem_addr_remap)

/*******************************************************************************
 * End of 'CMIC_CMC_HOSTMEM_ADDR_REMAPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_IRQ_STAT0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_IRQ_STAT0.
 */
#define READ_CMIC_CMC_IRQ_STAT0r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_IRQ_STAT0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_irq_stat0)
#define WRITE_CMIC_CMC_IRQ_STAT0r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_IRQ_STAT0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_irq_stat0)

/*******************************************************************************
 * End of 'CMIC_CMC_IRQ_STAT0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_IRQ_STAT1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_IRQ_STAT1.
 */
#define READ_CMIC_CMC_IRQ_STAT1r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_IRQ_STAT1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_irq_stat1)
#define WRITE_CMIC_CMC_IRQ_STAT1r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_IRQ_STAT1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_irq_stat1)

/*******************************************************************************
 * End of 'CMIC_CMC_IRQ_STAT1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_IRQ_STAT2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_IRQ_STAT2.
 */
#define READ_CMIC_CMC_IRQ_STAT2r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_IRQ_STAT2r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_irq_stat2)
#define WRITE_CMIC_CMC_IRQ_STAT2r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_IRQ_STAT2r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_irq_stat2)

/*******************************************************************************
 * End of 'CMIC_CMC_IRQ_STAT2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_IRQ_STAT3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_IRQ_STAT3.
 */
#define READ_CMIC_CMC_IRQ_STAT3r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_IRQ_STAT3r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_irq_stat3)
#define WRITE_CMIC_CMC_IRQ_STAT3r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_IRQ_STAT3r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_irq_stat3)

/*******************************************************************************
 * End of 'CMIC_CMC_IRQ_STAT3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_IRQ_STAT4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_IRQ_STAT4.
 */
#define READ_CMIC_CMC_IRQ_STAT4r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_IRQ_STAT4r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_irq_stat4)
#define WRITE_CMIC_CMC_IRQ_STAT4r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_IRQ_STAT4r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_irq_stat4)

/*******************************************************************************
 * End of 'CMIC_CMC_IRQ_STAT4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_IRQ_STAT5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_IRQ_STAT5.
 */
#define READ_CMIC_CMC_IRQ_STAT5r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_IRQ_STAT5r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_irq_stat5)
#define WRITE_CMIC_CMC_IRQ_STAT5r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_IRQ_STAT5r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_irq_stat5)

/*******************************************************************************
 * End of 'CMIC_CMC_IRQ_STAT5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_IRQ_STAT6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_IRQ_STAT6.
 */
#define READ_CMIC_CMC_IRQ_STAT6r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_IRQ_STAT6r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_irq_stat6)
#define WRITE_CMIC_CMC_IRQ_STAT6r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_IRQ_STAT6r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_irq_stat6)

/*******************************************************************************
 * End of 'CMIC_CMC_IRQ_STAT6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_MIIM_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_MIIM_ADDRESS.
 */
#define READ_CMIC_CMC_MIIM_ADDRESSr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_MIIM_ADDRESSr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_miim_address)
#define WRITE_CMIC_CMC_MIIM_ADDRESSr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_MIIM_ADDRESSr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_miim_address)

/*******************************************************************************
 * End of 'CMIC_CMC_MIIM_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_MIIM_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_MIIM_CTRL.
 */
#define READ_CMIC_CMC_MIIM_CTRLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_MIIM_CTRLr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_miim_ctrl)
#define WRITE_CMIC_CMC_MIIM_CTRLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_MIIM_CTRLr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_miim_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC_MIIM_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_MIIM_PARAM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_MIIM_PARAM.
 */
#define READ_CMIC_CMC_MIIM_PARAMr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_MIIM_PARAMr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_miim_param)
#define WRITE_CMIC_CMC_MIIM_PARAMr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_MIIM_PARAMr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_miim_param)

/*******************************************************************************
 * End of 'CMIC_CMC_MIIM_PARAMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_MIIM_READ_DATA
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_MIIM_READ_DATA.
 */
#define READ_CMIC_CMC_MIIM_READ_DATAr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_MIIM_READ_DATAr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_miim_read_data)
#define WRITE_CMIC_CMC_MIIM_READ_DATAr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_MIIM_READ_DATAr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_miim_read_data)

/*******************************************************************************
 * End of 'CMIC_CMC_MIIM_READ_DATAr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_MIIM_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_MIIM_STAT.
 */
#define READ_CMIC_CMC_MIIM_STATr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_MIIM_STATr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_miim_stat)
#define WRITE_CMIC_CMC_MIIM_STATr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_MIIM_STATr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_miim_stat)

/*******************************************************************************
 * End of 'CMIC_CMC_MIIM_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PCIE_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PCIE_IRQ_MASK0.
 */
#define READ_CMIC_CMC_PCIE_IRQ_MASK0r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PCIE_IRQ_MASK0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pcie_irq_mask0)
#define WRITE_CMIC_CMC_PCIE_IRQ_MASK0r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PCIE_IRQ_MASK0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pcie_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC_PCIE_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PCIE_IRQ_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PCIE_IRQ_MASK1.
 */
#define READ_CMIC_CMC_PCIE_IRQ_MASK1r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PCIE_IRQ_MASK1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pcie_irq_mask1)
#define WRITE_CMIC_CMC_PCIE_IRQ_MASK1r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PCIE_IRQ_MASK1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pcie_irq_mask1)

/*******************************************************************************
 * End of 'CMIC_CMC_PCIE_IRQ_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PCIE_IRQ_MASK2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PCIE_IRQ_MASK2.
 */
#define READ_CMIC_CMC_PCIE_IRQ_MASK2r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PCIE_IRQ_MASK2r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pcie_irq_mask2)
#define WRITE_CMIC_CMC_PCIE_IRQ_MASK2r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PCIE_IRQ_MASK2r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pcie_irq_mask2)

/*******************************************************************************
 * End of 'CMIC_CMC_PCIE_IRQ_MASK2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PCIE_IRQ_MASK3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PCIE_IRQ_MASK3.
 */
#define READ_CMIC_CMC_PCIE_IRQ_MASK3r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PCIE_IRQ_MASK3r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pcie_irq_mask3)
#define WRITE_CMIC_CMC_PCIE_IRQ_MASK3r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PCIE_IRQ_MASK3r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pcie_irq_mask3)

/*******************************************************************************
 * End of 'CMIC_CMC_PCIE_IRQ_MASK3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PCIE_IRQ_MASK4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PCIE_IRQ_MASK4.
 */
#define READ_CMIC_CMC_PCIE_IRQ_MASK4r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PCIE_IRQ_MASK4r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pcie_irq_mask4)
#define WRITE_CMIC_CMC_PCIE_IRQ_MASK4r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PCIE_IRQ_MASK4r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pcie_irq_mask4)

/*******************************************************************************
 * End of 'CMIC_CMC_PCIE_IRQ_MASK4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PCIE_IRQ_MASK5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PCIE_IRQ_MASK5.
 */
#define READ_CMIC_CMC_PCIE_IRQ_MASK5r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PCIE_IRQ_MASK5r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pcie_irq_mask5)
#define WRITE_CMIC_CMC_PCIE_IRQ_MASK5r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PCIE_IRQ_MASK5r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pcie_irq_mask5)

/*******************************************************************************
 * End of 'CMIC_CMC_PCIE_IRQ_MASK5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PCIE_IRQ_MASK6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PCIE_IRQ_MASK6.
 */
#define READ_CMIC_CMC_PCIE_IRQ_MASK6r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PCIE_IRQ_MASK6r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pcie_irq_mask6)
#define WRITE_CMIC_CMC_PCIE_IRQ_MASK6r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PCIE_IRQ_MASK6r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pcie_irq_mask6)

/*******************************************************************************
 * End of 'CMIC_CMC_PCIE_IRQ_MASK6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PCIE_MISCEL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PCIE_MISCEL.
 */
#define READ_CMIC_CMC_PCIE_MISCELr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PCIE_MISCELr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pcie_miscel)
#define WRITE_CMIC_CMC_PCIE_MISCELr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PCIE_MISCELr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pcie_miscel)

/*******************************************************************************
 * End of 'CMIC_CMC_PCIE_MISCELr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKT_COUNT_CH0_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKT_COUNT_CH0_RXPKT.
 */
#define READ_CMIC_CMC_PKT_COUNT_CH0_RXPKTr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKT_COUNT_CH0_RXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_ch0_rxpkt)
#define WRITE_CMIC_CMC_PKT_COUNT_CH0_RXPKTr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKT_COUNT_CH0_RXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_ch0_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC_PKT_COUNT_CH0_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKT_COUNT_CH0_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKT_COUNT_CH0_TXPKT.
 */
#define READ_CMIC_CMC_PKT_COUNT_CH0_TXPKTr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKT_COUNT_CH0_TXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_ch0_txpkt)
#define WRITE_CMIC_CMC_PKT_COUNT_CH0_TXPKTr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKT_COUNT_CH0_TXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_ch0_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC_PKT_COUNT_CH0_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKT_COUNT_CH1_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKT_COUNT_CH1_RXPKT.
 */
#define READ_CMIC_CMC_PKT_COUNT_CH1_RXPKTr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKT_COUNT_CH1_RXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_ch1_rxpkt)
#define WRITE_CMIC_CMC_PKT_COUNT_CH1_RXPKTr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKT_COUNT_CH1_RXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_ch1_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC_PKT_COUNT_CH1_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKT_COUNT_CH1_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKT_COUNT_CH1_TXPKT.
 */
#define READ_CMIC_CMC_PKT_COUNT_CH1_TXPKTr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKT_COUNT_CH1_TXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_ch1_txpkt)
#define WRITE_CMIC_CMC_PKT_COUNT_CH1_TXPKTr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKT_COUNT_CH1_TXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_ch1_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC_PKT_COUNT_CH1_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKT_COUNT_CH2_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKT_COUNT_CH2_RXPKT.
 */
#define READ_CMIC_CMC_PKT_COUNT_CH2_RXPKTr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKT_COUNT_CH2_RXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_ch2_rxpkt)
#define WRITE_CMIC_CMC_PKT_COUNT_CH2_RXPKTr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKT_COUNT_CH2_RXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_ch2_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC_PKT_COUNT_CH2_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKT_COUNT_CH2_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKT_COUNT_CH2_TXPKT.
 */
#define READ_CMIC_CMC_PKT_COUNT_CH2_TXPKTr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKT_COUNT_CH2_TXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_ch2_txpkt)
#define WRITE_CMIC_CMC_PKT_COUNT_CH2_TXPKTr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKT_COUNT_CH2_TXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_ch2_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC_PKT_COUNT_CH2_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKT_COUNT_CH3_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKT_COUNT_CH3_RXPKT.
 */
#define READ_CMIC_CMC_PKT_COUNT_CH3_RXPKTr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKT_COUNT_CH3_RXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_ch3_rxpkt)
#define WRITE_CMIC_CMC_PKT_COUNT_CH3_RXPKTr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKT_COUNT_CH3_RXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_ch3_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC_PKT_COUNT_CH3_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKT_COUNT_CH3_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKT_COUNT_CH3_TXPKT.
 */
#define READ_CMIC_CMC_PKT_COUNT_CH3_TXPKTr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKT_COUNT_CH3_TXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_ch3_txpkt)
#define WRITE_CMIC_CMC_PKT_COUNT_CH3_TXPKTr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKT_COUNT_CH3_TXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_ch3_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC_PKT_COUNT_CH3_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKT_COUNT_RXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKT_COUNT_RXPKT.
 */
#define READ_CMIC_CMC_PKT_COUNT_RXPKTr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKT_COUNT_RXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_rxpkt)
#define WRITE_CMIC_CMC_PKT_COUNT_RXPKTr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKT_COUNT_RXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_rxpkt)

/*******************************************************************************
 * End of 'CMIC_CMC_PKT_COUNT_RXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PKT_COUNT_TXPKT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PKT_COUNT_TXPKT.
 */
#define READ_CMIC_CMC_PKT_COUNT_TXPKTr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PKT_COUNT_TXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_txpkt)
#define WRITE_CMIC_CMC_PKT_COUNT_TXPKTr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PKT_COUNT_TXPKTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_pkt_count_txpkt)

/*******************************************************************************
 * End of 'CMIC_CMC_PKT_COUNT_TXPKTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PROGRAMMABLE_COS_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PROGRAMMABLE_COS_MASK0.
 */
#define READ_CMIC_CMC_PROGRAMMABLE_COS_MASK0r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PROGRAMMABLE_COS_MASK0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_programmable_cos_mask0)
#define WRITE_CMIC_CMC_PROGRAMMABLE_COS_MASK0r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PROGRAMMABLE_COS_MASK0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_programmable_cos_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC_PROGRAMMABLE_COS_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_PROGRAMMABLE_COS_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_PROGRAMMABLE_COS_MASK1.
 */
#define READ_CMIC_CMC_PROGRAMMABLE_COS_MASK1r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_PROGRAMMABLE_COS_MASK1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_programmable_cos_mask1)
#define WRITE_CMIC_CMC_PROGRAMMABLE_COS_MASK1r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_PROGRAMMABLE_COS_MASK1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_programmable_cos_mask1)

/*******************************************************************************
 * End of 'CMIC_CMC_PROGRAMMABLE_COS_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_RCPU_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_RCPU_IRQ_MASK0.
 */
#define READ_CMIC_CMC_RCPU_IRQ_MASK0r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_RCPU_IRQ_MASK0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_rcpu_irq_mask0)
#define WRITE_CMIC_CMC_RCPU_IRQ_MASK0r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_RCPU_IRQ_MASK0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_rcpu_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC_RCPU_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CONTROL.
 */
#define READ_CMIC_CMC_SBUSDMA_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CONTROLr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_control)
#define WRITE_CMIC_CMC_SBUSDMA_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CONTROLr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_control)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_COUNT.
 */
#define READ_CMIC_CMC_SBUSDMA_COUNTr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_COUNTr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_count)
#define WRITE_CMIC_CMC_SBUSDMA_COUNTr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_COUNTr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_count)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESS.
 */
#define READ_CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_cur_desc_address)
#define WRITE_CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_cur_desc_address)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CUR_DESC_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESS.
 */
#define READ_CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_cur_hostmem_address)
#define WRITE_CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_cur_hostmem_address)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CUR_HOSTMEM_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_COUNT.
 */
#define READ_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_COUNTr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_count)
#define WRITE_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_COUNTr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_COUNTr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_count)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_hostmem_start_address)
#define WRITE_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_OPCODE.
 */
#define READ_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_OPCODEr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_opcode)
#define WRITE_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_OPCODEr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_OPCODEr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_REQUEST.
 */
#define READ_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_REQUESTr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_request)
#define WRITE_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_REQUESTr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_REQUESTr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_request)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_sbus_start_address)
#define WRITE_CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbusdma_config_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_CUR_SBUS_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_CUR_SBUS_ADDRESS.
 */
#define READ_CMIC_CMC_SBUSDMA_CUR_SBUS_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_CUR_SBUS_ADDRESSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbus_address)
#define WRITE_CMIC_CMC_SBUSDMA_CUR_SBUS_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_CUR_SBUS_ADDRESSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_cur_sbus_address)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_CUR_SBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_DESC_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_DESC_START_ADDRESS.
 */
#define READ_CMIC_CMC_SBUSDMA_DESC_START_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_DESC_START_ADDRESSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_desc_start_address)
#define WRITE_CMIC_CMC_SBUSDMA_DESC_START_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_DESC_START_ADDRESSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_desc_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_DESC_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESS.
 */
#define READ_CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_hostmem_start_address)
#define WRITE_CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_hostmem_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_HOSTMEM_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_ITER_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_ITER_COUNT.
 */
#define READ_CMIC_CMC_SBUSDMA_ITER_COUNTr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_ITER_COUNTr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_iter_count)
#define WRITE_CMIC_CMC_SBUSDMA_ITER_COUNTr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_ITER_COUNTr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_iter_count)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_ITER_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_OPCODE.
 */
#define READ_CMIC_CMC_SBUSDMA_OPCODEr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_OPCODEr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_opcode)
#define WRITE_CMIC_CMC_SBUSDMA_OPCODEr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_OPCODEr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_opcode)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_REQUEST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_REQUEST.
 */
#define READ_CMIC_CMC_SBUSDMA_REQUESTr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_REQUESTr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_request)
#define WRITE_CMIC_CMC_SBUSDMA_REQUESTr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_REQUESTr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_request)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_REQUESTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_SBUSDMA_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_SBUSDMA_DEBUG.
 */
#define READ_CMIC_CMC_SBUSDMA_SBUSDMA_DEBUGr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_SBUSDMA_DEBUGr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_sbusdma_debug)
#define WRITE_CMIC_CMC_SBUSDMA_SBUSDMA_DEBUGr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_SBUSDMA_DEBUGr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_sbusdma_debug)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_SBUSDMA_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_SBUSDMA_DEBUG_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_SBUSDMA_DEBUG_CLR.
 */
#define READ_CMIC_CMC_SBUSDMA_SBUSDMA_DEBUG_CLRr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_SBUSDMA_DEBUG_CLRr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_sbusdma_debug_clr)
#define WRITE_CMIC_CMC_SBUSDMA_SBUSDMA_DEBUG_CLRr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_SBUSDMA_DEBUG_CLRr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_sbusdma_debug_clr)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_SBUSDMA_DEBUG_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESS.
 */
#define READ_CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_sbusdma_eccerr_address)
#define WRITE_CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_sbusdma_eccerr_address)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_CONTROL.
 */
#define READ_CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_CONTROLr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_sbusdma_eccerr_control)
#define WRITE_CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_CONTROLr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_CONTROLr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_sbusdma_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_SBUSDMA_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_SBUS_START_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_SBUS_START_ADDRESS.
 */
#define READ_CMIC_CMC_SBUSDMA_SBUS_START_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_SBUS_START_ADDRESSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_sbus_start_address)
#define WRITE_CMIC_CMC_SBUSDMA_SBUS_START_ADDRESSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_SBUS_START_ADDRESSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_sbus_start_address)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_SBUS_START_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_STATUS.
 */
#define READ_CMIC_CMC_SBUSDMA_STATUSr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_STATUSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_status)
#define WRITE_CMIC_CMC_SBUSDMA_STATUSr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_STATUSr_OFFSET+(0x50*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_status)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_TIMER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_TIMER.
 */
#define READ_CMIC_CMC_SBUSDMA_TIMERr(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_TIMERr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_timer)
#define WRITE_CMIC_CMC_SBUSDMA_TIMERr(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_TIMERr_OFFSET+(0x4*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_timer)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_TIMERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_TM_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_TM_CONTROL_0.
 */
#define READ_CMIC_CMC_SBUSDMA_TM_CONTROL_0r(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_TM_CONTROL_0r_OFFSET+(0x10*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_tm_control_0)
#define WRITE_CMIC_CMC_SBUSDMA_TM_CONTROL_0r(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_TM_CONTROL_0r_OFFSET+(0x10*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_tm_control_0)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_TM_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_TM_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_TM_CONTROL_1.
 */
#define READ_CMIC_CMC_SBUSDMA_TM_CONTROL_1r(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_TM_CONTROL_1r_OFFSET+(0x10*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_tm_control_1)
#define WRITE_CMIC_CMC_SBUSDMA_TM_CONTROL_1r(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_TM_CONTROL_1r_OFFSET+(0x10*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_tm_control_1)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_TM_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SBUSDMA_TM_CONTROL_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SBUSDMA_TM_CONTROL_2.
 */
#define READ_CMIC_CMC_SBUSDMA_TM_CONTROL_2r(u,_cmc,_ch,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SBUSDMA_TM_CONTROL_2r_OFFSET+(0xc*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_tm_control_2)
#define WRITE_CMIC_CMC_SBUSDMA_TM_CONTROL_2r(u,_cmc,_ch,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SBUSDMA_TM_CONTROL_2r_OFFSET+(0xc*(_ch))+(0x1000*(_cmc)),r._cmic_cmc_sbusdma_tm_control_2)

/*******************************************************************************
 * End of 'CMIC_CMC_SBUSDMA_TM_CONTROL_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNT.
 */
#define READ_CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_schan_ack_data_beat_count)
#define WRITE_CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_schan_ack_data_beat_count)

/*******************************************************************************
 * End of 'CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SCHAN_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SCHAN_CTRL.
 */
#define READ_CMIC_CMC_SCHAN_CTRLr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SCHAN_CTRLr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_schan_ctrl)
#define WRITE_CMIC_CMC_SCHAN_CTRLr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SCHAN_CTRLr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_schan_ctrl)

/*******************************************************************************
 * End of 'CMIC_CMC_SCHAN_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SCHAN_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SCHAN_ERR.
 */
#define READ_CMIC_CMC_SCHAN_ERRr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SCHAN_ERRr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_schan_err)
#define WRITE_CMIC_CMC_SCHAN_ERRr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SCHAN_ERRr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_schan_err)

/*******************************************************************************
 * End of 'CMIC_CMC_SCHAN_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SCHAN_MESSAGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SCHAN_MESSAGE.
 */
#define READ_CMIC_CMC_SCHAN_MESSAGEr(u,_cmc,i,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SCHAN_MESSAGEr_OFFSET+(4*(i))+(0x1000*(_cmc)),r._cmic_cmc_schan_message)
#define WRITE_CMIC_CMC_SCHAN_MESSAGEr(u,_cmc,i,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SCHAN_MESSAGEr_OFFSET+(4*(i))+(0x1000*(_cmc)),r._cmic_cmc_schan_message)

/*******************************************************************************
 * End of 'CMIC_CMC_SCHAN_MESSAGEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_STAT.
 */
#define READ_CMIC_CMC_STATr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_STATr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_stat)
#define WRITE_CMIC_CMC_STATr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_STATr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_stat)

/*******************************************************************************
 * End of 'CMIC_CMC_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_SW_INTR_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_SW_INTR_CONFIG.
 */
#define READ_CMIC_CMC_SW_INTR_CONFIGr(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_SW_INTR_CONFIGr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_sw_intr_config)
#define WRITE_CMIC_CMC_SW_INTR_CONFIGr(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_SW_INTR_CONFIGr_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_sw_intr_config)

/*******************************************************************************
 * End of 'CMIC_CMC_SW_INTR_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_UC0_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_UC0_IRQ_MASK0.
 */
#define READ_CMIC_CMC_UC0_IRQ_MASK0r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_UC0_IRQ_MASK0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc0_irq_mask0)
#define WRITE_CMIC_CMC_UC0_IRQ_MASK0r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_UC0_IRQ_MASK0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc0_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC_UC0_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_UC0_IRQ_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_UC0_IRQ_MASK1.
 */
#define READ_CMIC_CMC_UC0_IRQ_MASK1r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_UC0_IRQ_MASK1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc0_irq_mask1)
#define WRITE_CMIC_CMC_UC0_IRQ_MASK1r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_UC0_IRQ_MASK1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc0_irq_mask1)

/*******************************************************************************
 * End of 'CMIC_CMC_UC0_IRQ_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_UC0_IRQ_MASK2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_UC0_IRQ_MASK2.
 */
#define READ_CMIC_CMC_UC0_IRQ_MASK2r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_UC0_IRQ_MASK2r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc0_irq_mask2)
#define WRITE_CMIC_CMC_UC0_IRQ_MASK2r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_UC0_IRQ_MASK2r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc0_irq_mask2)

/*******************************************************************************
 * End of 'CMIC_CMC_UC0_IRQ_MASK2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_UC0_IRQ_MASK3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_UC0_IRQ_MASK3.
 */
#define READ_CMIC_CMC_UC0_IRQ_MASK3r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_UC0_IRQ_MASK3r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc0_irq_mask3)
#define WRITE_CMIC_CMC_UC0_IRQ_MASK3r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_UC0_IRQ_MASK3r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc0_irq_mask3)

/*******************************************************************************
 * End of 'CMIC_CMC_UC0_IRQ_MASK3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_UC0_IRQ_MASK4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_UC0_IRQ_MASK4.
 */
#define READ_CMIC_CMC_UC0_IRQ_MASK4r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_UC0_IRQ_MASK4r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc0_irq_mask4)
#define WRITE_CMIC_CMC_UC0_IRQ_MASK4r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_UC0_IRQ_MASK4r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc0_irq_mask4)

/*******************************************************************************
 * End of 'CMIC_CMC_UC0_IRQ_MASK4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_UC0_IRQ_MASK5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_UC0_IRQ_MASK5.
 */
#define READ_CMIC_CMC_UC0_IRQ_MASK5r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_UC0_IRQ_MASK5r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc0_irq_mask5)
#define WRITE_CMIC_CMC_UC0_IRQ_MASK5r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_UC0_IRQ_MASK5r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc0_irq_mask5)

/*******************************************************************************
 * End of 'CMIC_CMC_UC0_IRQ_MASK5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_UC0_IRQ_MASK6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_UC0_IRQ_MASK6.
 */
#define READ_CMIC_CMC_UC0_IRQ_MASK6r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_UC0_IRQ_MASK6r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc0_irq_mask6)
#define WRITE_CMIC_CMC_UC0_IRQ_MASK6r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_UC0_IRQ_MASK6r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc0_irq_mask6)

/*******************************************************************************
 * End of 'CMIC_CMC_UC0_IRQ_MASK6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_UC1_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_UC1_IRQ_MASK0.
 */
#define READ_CMIC_CMC_UC1_IRQ_MASK0r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_UC1_IRQ_MASK0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc1_irq_mask0)
#define WRITE_CMIC_CMC_UC1_IRQ_MASK0r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_UC1_IRQ_MASK0r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc1_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_CMC_UC1_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_UC1_IRQ_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_UC1_IRQ_MASK1.
 */
#define READ_CMIC_CMC_UC1_IRQ_MASK1r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_UC1_IRQ_MASK1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc1_irq_mask1)
#define WRITE_CMIC_CMC_UC1_IRQ_MASK1r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_UC1_IRQ_MASK1r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc1_irq_mask1)

/*******************************************************************************
 * End of 'CMIC_CMC_UC1_IRQ_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_UC1_IRQ_MASK2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_UC1_IRQ_MASK2.
 */
#define READ_CMIC_CMC_UC1_IRQ_MASK2r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_UC1_IRQ_MASK2r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc1_irq_mask2)
#define WRITE_CMIC_CMC_UC1_IRQ_MASK2r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_UC1_IRQ_MASK2r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc1_irq_mask2)

/*******************************************************************************
 * End of 'CMIC_CMC_UC1_IRQ_MASK2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_UC1_IRQ_MASK3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_UC1_IRQ_MASK3.
 */
#define READ_CMIC_CMC_UC1_IRQ_MASK3r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_UC1_IRQ_MASK3r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc1_irq_mask3)
#define WRITE_CMIC_CMC_UC1_IRQ_MASK3r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_UC1_IRQ_MASK3r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc1_irq_mask3)

/*******************************************************************************
 * End of 'CMIC_CMC_UC1_IRQ_MASK3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_UC1_IRQ_MASK4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_UC1_IRQ_MASK4.
 */
#define READ_CMIC_CMC_UC1_IRQ_MASK4r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_UC1_IRQ_MASK4r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc1_irq_mask4)
#define WRITE_CMIC_CMC_UC1_IRQ_MASK4r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_UC1_IRQ_MASK4r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc1_irq_mask4)

/*******************************************************************************
 * End of 'CMIC_CMC_UC1_IRQ_MASK4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_UC1_IRQ_MASK5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_UC1_IRQ_MASK5.
 */
#define READ_CMIC_CMC_UC1_IRQ_MASK5r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_UC1_IRQ_MASK5r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc1_irq_mask5)
#define WRITE_CMIC_CMC_UC1_IRQ_MASK5r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_UC1_IRQ_MASK5r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc1_irq_mask5)

/*******************************************************************************
 * End of 'CMIC_CMC_UC1_IRQ_MASK5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CMC_UC1_IRQ_MASK6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CMC_UC1_IRQ_MASK6.
 */
#define READ_CMIC_CMC_UC1_IRQ_MASK6r(u,_cmc,r) BCMDRD_DEV_READ32(u,CMIC_CMC_UC1_IRQ_MASK6r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc1_irq_mask6)
#define WRITE_CMIC_CMC_UC1_IRQ_MASK6r(u,_cmc,r) BCMDRD_DEV_WRITE32(u,CMIC_CMC_UC1_IRQ_MASK6r_OFFSET+(0x1000*(_cmc)),r._cmic_cmc_uc1_irq_mask6)

/*******************************************************************************
 * End of 'CMIC_CMC_UC1_IRQ_MASK6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_BSPI_BIGENDIAN
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_BSPI_BIGENDIAN.
 */
#define READ_CMIC_COMMON_BSPI_BIGENDIANr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_BSPI_BIGENDIANr_OFFSET,r._cmic_common_bspi_bigendian)
#define WRITE_CMIC_COMMON_BSPI_BIGENDIANr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_BSPI_BIGENDIANr_OFFSET,r._cmic_common_bspi_bigendian)

/*******************************************************************************
 * End of 'CMIC_COMMON_BSPI_BIGENDIANr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_I2C_PIO_ENDIANESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_I2C_PIO_ENDIANESS.
 */
#define READ_CMIC_COMMON_I2C_PIO_ENDIANESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_I2C_PIO_ENDIANESSr_OFFSET,r._cmic_common_i2c_pio_endianess)
#define WRITE_CMIC_COMMON_I2C_PIO_ENDIANESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_I2C_PIO_ENDIANESSr_OFFSET,r._cmic_common_i2c_pio_endianess)

/*******************************************************************************
 * End of 'CMIC_COMMON_I2C_PIO_ENDIANESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_MIIM_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_MIIM_ADDRESS.
 */
#define READ_CMIC_COMMON_MIIM_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_MIIM_ADDRESSr_OFFSET,r._cmic_common_miim_address)
#define WRITE_CMIC_COMMON_MIIM_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_MIIM_ADDRESSr_OFFSET,r._cmic_common_miim_address)

/*******************************************************************************
 * End of 'CMIC_COMMON_MIIM_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_MIIM_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_MIIM_CTRL.
 */
#define READ_CMIC_COMMON_MIIM_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_MIIM_CTRLr_OFFSET,r._cmic_common_miim_ctrl)
#define WRITE_CMIC_COMMON_MIIM_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_MIIM_CTRLr_OFFSET,r._cmic_common_miim_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_MIIM_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_MIIM_PARAM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_MIIM_PARAM.
 */
#define READ_CMIC_COMMON_MIIM_PARAMr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_MIIM_PARAMr_OFFSET,r._cmic_common_miim_param)
#define WRITE_CMIC_COMMON_MIIM_PARAMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_MIIM_PARAMr_OFFSET,r._cmic_common_miim_param)

/*******************************************************************************
 * End of 'CMIC_COMMON_MIIM_PARAMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_MIIM_READ_DATA
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_MIIM_READ_DATA.
 */
#define READ_CMIC_COMMON_MIIM_READ_DATAr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_MIIM_READ_DATAr_OFFSET,r._cmic_common_miim_read_data)
#define WRITE_CMIC_COMMON_MIIM_READ_DATAr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_MIIM_READ_DATAr_OFFSET,r._cmic_common_miim_read_data)

/*******************************************************************************
 * End of 'CMIC_COMMON_MIIM_READ_DATAr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_MIIM_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_MIIM_STAT.
 */
#define READ_CMIC_COMMON_MIIM_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_MIIM_STATr_OFFSET,r._cmic_common_miim_stat)
#define WRITE_CMIC_COMMON_MIIM_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_MIIM_STATr_OFFSET,r._cmic_common_miim_stat)

/*******************************************************************************
 * End of 'CMIC_COMMON_MIIM_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_PCIE_PIO_ENDIANESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_PCIE_PIO_ENDIANESS.
 */
#define READ_CMIC_COMMON_PCIE_PIO_ENDIANESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_PCIE_PIO_ENDIANESSr_OFFSET,r._cmic_common_pcie_pio_endianess)
#define WRITE_CMIC_COMMON_PCIE_PIO_ENDIANESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_PCIE_PIO_ENDIANESSr_OFFSET,r._cmic_common_pcie_pio_endianess)

/*******************************************************************************
 * End of 'CMIC_COMMON_PCIE_PIO_ENDIANESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_RPE_PIO_ENDIANESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_RPE_PIO_ENDIANESS.
 */
#define READ_CMIC_COMMON_RPE_PIO_ENDIANESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_RPE_PIO_ENDIANESSr_OFFSET,r._cmic_common_rpe_pio_endianess)
#define WRITE_CMIC_COMMON_RPE_PIO_ENDIANESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_RPE_PIO_ENDIANESSr_OFFSET,r._cmic_common_rpe_pio_endianess)

/*******************************************************************************
 * End of 'CMIC_COMMON_RPE_PIO_ENDIANESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNT.
 */
#define READ_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_schan_ack_data_beat_count)
#define WRITE_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_OFFSET,r._cmic_common_schan_ack_data_beat_count)

/*******************************************************************************
 * End of 'CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_SCHAN_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_SCHAN_CTRL.
 */
#define READ_CMIC_COMMON_SCHAN_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_SCHAN_CTRLr_OFFSET,r._cmic_common_schan_ctrl)
#define WRITE_CMIC_COMMON_SCHAN_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_SCHAN_CTRLr_OFFSET,r._cmic_common_schan_ctrl)

/*******************************************************************************
 * End of 'CMIC_COMMON_SCHAN_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_SCHAN_ERR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_SCHAN_ERR.
 */
#define READ_CMIC_COMMON_SCHAN_ERRr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_SCHAN_ERRr_OFFSET,r._cmic_common_schan_err)
#define WRITE_CMIC_COMMON_SCHAN_ERRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_SCHAN_ERRr_OFFSET,r._cmic_common_schan_err)

/*******************************************************************************
 * End of 'CMIC_COMMON_SCHAN_ERRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_SCHAN_MESSAGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_SCHAN_MESSAGE.
 */
#define READ_CMIC_COMMON_SCHAN_MESSAGEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_SCHAN_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_schan_message)
#define WRITE_CMIC_COMMON_SCHAN_MESSAGEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_SCHAN_MESSAGEr_OFFSET+(4*(i)),r._cmic_common_schan_message)

/*******************************************************************************
 * End of 'CMIC_COMMON_SCHAN_MESSAGEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_SPI_PIO_ENDIANESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_SPI_PIO_ENDIANESS.
 */
#define READ_CMIC_COMMON_SPI_PIO_ENDIANESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_SPI_PIO_ENDIANESSr_OFFSET,r._cmic_common_spi_pio_endianess)
#define WRITE_CMIC_COMMON_SPI_PIO_ENDIANESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_SPI_PIO_ENDIANESSr_OFFSET,r._cmic_common_spi_pio_endianess)

/*******************************************************************************
 * End of 'CMIC_COMMON_SPI_PIO_ENDIANESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_STRAP_STATUS_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_STRAP_STATUS_0.
 */
#define READ_CMIC_COMMON_STRAP_STATUS_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_STRAP_STATUS_0r_OFFSET,r._cmic_common_strap_status_0)
#define WRITE_CMIC_COMMON_STRAP_STATUS_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_STRAP_STATUS_0r_OFFSET,r._cmic_common_strap_status_0)

/*******************************************************************************
 * End of 'CMIC_COMMON_STRAP_STATUS_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_STRAP_STATUS_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_STRAP_STATUS_1.
 */
#define READ_CMIC_COMMON_STRAP_STATUS_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_STRAP_STATUS_1r_OFFSET,r._cmic_common_strap_status_1)
#define WRITE_CMIC_COMMON_STRAP_STATUS_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_STRAP_STATUS_1r_OFFSET,r._cmic_common_strap_status_1)

/*******************************************************************************
 * End of 'CMIC_COMMON_STRAP_STATUS_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_UC0_PIO_ENDIANESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_UC0_PIO_ENDIANESS.
 */
#define READ_CMIC_COMMON_UC0_PIO_ENDIANESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_UC0_PIO_ENDIANESSr_OFFSET,r._cmic_common_uc0_pio_endianess)
#define WRITE_CMIC_COMMON_UC0_PIO_ENDIANESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_UC0_PIO_ENDIANESSr_OFFSET,r._cmic_common_uc0_pio_endianess)

/*******************************************************************************
 * End of 'CMIC_COMMON_UC0_PIO_ENDIANESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_COMMON_UC1_PIO_ENDIANESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_COMMON_UC1_PIO_ENDIANESS.
 */
#define READ_CMIC_COMMON_UC1_PIO_ENDIANESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_COMMON_UC1_PIO_ENDIANESSr_OFFSET,r._cmic_common_uc1_pio_endianess)
#define WRITE_CMIC_COMMON_UC1_PIO_ENDIANESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_COMMON_UC1_PIO_ENDIANESSr_OFFSET,r._cmic_common_uc1_pio_endianess)

/*******************************************************************************
 * End of 'CMIC_COMMON_UC1_PIO_ENDIANESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_CPS_RESET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_CPS_RESET.
 */
#define READ_CMIC_CPS_RESETr(u,r) BCMDRD_DEV_READ32(u,CMIC_CPS_RESETr_OFFSET,r._cmic_cps_reset)
#define WRITE_CMIC_CPS_RESETr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_CPS_RESETr_OFFSET,r._cmic_cps_reset)

/*******************************************************************************
 * End of 'CMIC_CPS_RESETr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_DEV_REV_ID
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_DEV_REV_ID.
 */
#define READ_CMIC_DEV_REV_IDr(u,r) BCMDRD_DEV_READ32(u,CMIC_DEV_REV_IDr_OFFSET,r._cmic_dev_rev_id)
#define WRITE_CMIC_DEV_REV_IDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_DEV_REV_IDr_OFFSET,r._cmic_dev_rev_id)

/*******************************************************************************
 * End of 'CMIC_DEV_REV_IDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FINE_GRAIN_COUNTERS_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FINE_GRAIN_COUNTERS_CTRL.
 */
#define READ_CMIC_FINE_GRAIN_COUNTERS_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_FINE_GRAIN_COUNTERS_CTRLr_OFFSET,r._cmic_fine_grain_counters_ctrl)
#define WRITE_CMIC_FINE_GRAIN_COUNTERS_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_FINE_GRAIN_COUNTERS_CTRLr_OFFSET,r._cmic_fine_grain_counters_ctrl)

/*******************************************************************************
 * End of 'CMIC_FINE_GRAIN_COUNTERS_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FINE_GRAIN_COUNTERS_NS_VALUE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FINE_GRAIN_COUNTERS_NS_VALUE.
 */
#define READ_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr(u,r) BCMDRD_DEV_READ32(u,CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_OFFSET,r._cmic_fine_grain_counters_ns_value)
#define WRITE_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_OFFSET,r._cmic_fine_grain_counters_ns_value)

/*******************************************************************************
 * End of 'CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUE.
 */
#define READ_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr(u,r) BCMDRD_DEV_READ32(u,CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_OFFSET,r._cmic_fine_grain_counters_second_value)
#define WRITE_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_OFFSET,r._cmic_fine_grain_counters_second_value)

/*******************************************************************************
 * End of 'CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FSCHAN_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FSCHAN_ADDRESS.
 */
#define READ_CMIC_FSCHAN_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_FSCHAN_ADDRESSr_OFFSET,r._cmic_fschan_address)
#define WRITE_CMIC_FSCHAN_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_FSCHAN_ADDRESSr_OFFSET,r._cmic_fschan_address)

/*******************************************************************************
 * End of 'CMIC_FSCHAN_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FSCHAN_DATA32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FSCHAN_DATA32.
 */
#define READ_CMIC_FSCHAN_DATA32r(u,r) BCMDRD_DEV_READ32(u,CMIC_FSCHAN_DATA32r_OFFSET,r._cmic_fschan_data32)
#define WRITE_CMIC_FSCHAN_DATA32r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_FSCHAN_DATA32r_OFFSET,r._cmic_fschan_data32)

/*******************************************************************************
 * End of 'CMIC_FSCHAN_DATA32r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FSCHAN_DATA64_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FSCHAN_DATA64_HI.
 */
#define READ_CMIC_FSCHAN_DATA64_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_FSCHAN_DATA64_HIr_OFFSET,r._cmic_fschan_data64_hi)
#define WRITE_CMIC_FSCHAN_DATA64_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_FSCHAN_DATA64_HIr_OFFSET,r._cmic_fschan_data64_hi)

/*******************************************************************************
 * End of 'CMIC_FSCHAN_DATA64_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FSCHAN_DATA64_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FSCHAN_DATA64_LO.
 */
#define READ_CMIC_FSCHAN_DATA64_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_FSCHAN_DATA64_LOr_OFFSET,r._cmic_fschan_data64_lo)
#define WRITE_CMIC_FSCHAN_DATA64_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_FSCHAN_DATA64_LOr_OFFSET,r._cmic_fschan_data64_lo)

/*******************************************************************************
 * End of 'CMIC_FSCHAN_DATA64_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FSCHAN_OPCODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FSCHAN_OPCODE.
 */
#define READ_CMIC_FSCHAN_OPCODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_FSCHAN_OPCODEr_OFFSET,r._cmic_fschan_opcode)
#define WRITE_CMIC_FSCHAN_OPCODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_FSCHAN_OPCODEr_OFFSET,r._cmic_fschan_opcode)

/*******************************************************************************
 * End of 'CMIC_FSCHAN_OPCODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FSCHAN_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FSCHAN_STATUS.
 */
#define READ_CMIC_FSCHAN_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_FSCHAN_STATUSr_OFFSET,r._cmic_fschan_status)
#define WRITE_CMIC_FSCHAN_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_FSCHAN_STATUSr_OFFSET,r._cmic_fschan_status)

/*******************************************************************************
 * End of 'CMIC_FSCHAN_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_FSRF_STBY_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_FSRF_STBY_CONTROL.
 */
#define READ_CMIC_FSRF_STBY_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_FSRF_STBY_CONTROLr_OFFSET,r._cmic_fsrf_stby_control)
#define WRITE_CMIC_FSRF_STBY_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_FSRF_STBY_CONTROLr_OFFSET,r._cmic_fsrf_stby_control)

/*******************************************************************************
 * End of 'CMIC_FSRF_STBY_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_GP_AUX_SEL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_GP_AUX_SEL.
 */
#define READ_CMIC_GP_AUX_SELr(u,r) BCMDRD_DEV_READ32(u,CMIC_GP_AUX_SELr_OFFSET,r._cmic_gp_aux_sel)
#define WRITE_CMIC_GP_AUX_SELr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_GP_AUX_SELr_OFFSET,r._cmic_gp_aux_sel)

/*******************************************************************************
 * End of 'CMIC_GP_AUX_SELr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_GP_DATA_IN
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_GP_DATA_IN.
 */
#define READ_CMIC_GP_DATA_INr(u,r) BCMDRD_DEV_READ32(u,CMIC_GP_DATA_INr_OFFSET,r._cmic_gp_data_in)
#define WRITE_CMIC_GP_DATA_INr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_GP_DATA_INr_OFFSET,r._cmic_gp_data_in)

/*******************************************************************************
 * End of 'CMIC_GP_DATA_INr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_GP_DATA_OUT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_GP_DATA_OUT.
 */
#define READ_CMIC_GP_DATA_OUTr(u,r) BCMDRD_DEV_READ32(u,CMIC_GP_DATA_OUTr_OFFSET,r._cmic_gp_data_out)
#define WRITE_CMIC_GP_DATA_OUTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_GP_DATA_OUTr_OFFSET,r._cmic_gp_data_out)

/*******************************************************************************
 * End of 'CMIC_GP_DATA_OUTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_GP_INIT_VAL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_GP_INIT_VAL.
 */
#define READ_CMIC_GP_INIT_VALr(u,r) BCMDRD_DEV_READ32(u,CMIC_GP_INIT_VALr_OFFSET,r._cmic_gp_init_val)
#define WRITE_CMIC_GP_INIT_VALr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_GP_INIT_VALr_OFFSET,r._cmic_gp_init_val)

/*******************************************************************************
 * End of 'CMIC_GP_INIT_VALr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_GP_INT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_GP_INT_CLR.
 */
#define READ_CMIC_GP_INT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_GP_INT_CLRr_OFFSET,r._cmic_gp_int_clr)
#define WRITE_CMIC_GP_INT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_GP_INT_CLRr_OFFSET,r._cmic_gp_int_clr)

/*******************************************************************************
 * End of 'CMIC_GP_INT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_GP_INT_DE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_GP_INT_DE.
 */
#define READ_CMIC_GP_INT_DEr(u,r) BCMDRD_DEV_READ32(u,CMIC_GP_INT_DEr_OFFSET,r._cmic_gp_int_de)
#define WRITE_CMIC_GP_INT_DEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_GP_INT_DEr_OFFSET,r._cmic_gp_int_de)

/*******************************************************************************
 * End of 'CMIC_GP_INT_DEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_GP_INT_EDGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_GP_INT_EDGE.
 */
#define READ_CMIC_GP_INT_EDGEr(u,r) BCMDRD_DEV_READ32(u,CMIC_GP_INT_EDGEr_OFFSET,r._cmic_gp_int_edge)
#define WRITE_CMIC_GP_INT_EDGEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_GP_INT_EDGEr_OFFSET,r._cmic_gp_int_edge)

/*******************************************************************************
 * End of 'CMIC_GP_INT_EDGEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_GP_INT_MSK
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_GP_INT_MSK.
 */
#define READ_CMIC_GP_INT_MSKr(u,r) BCMDRD_DEV_READ32(u,CMIC_GP_INT_MSKr_OFFSET,r._cmic_gp_int_msk)
#define WRITE_CMIC_GP_INT_MSKr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_GP_INT_MSKr_OFFSET,r._cmic_gp_int_msk)

/*******************************************************************************
 * End of 'CMIC_GP_INT_MSKr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_GP_INT_MSTAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_GP_INT_MSTAT.
 */
#define READ_CMIC_GP_INT_MSTATr(u,r) BCMDRD_DEV_READ32(u,CMIC_GP_INT_MSTATr_OFFSET,r._cmic_gp_int_mstat)
#define WRITE_CMIC_GP_INT_MSTATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_GP_INT_MSTATr_OFFSET,r._cmic_gp_int_mstat)

/*******************************************************************************
 * End of 'CMIC_GP_INT_MSTATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_GP_INT_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_GP_INT_STAT.
 */
#define READ_CMIC_GP_INT_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_GP_INT_STATr_OFFSET,r._cmic_gp_int_stat)
#define WRITE_CMIC_GP_INT_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_GP_INT_STATr_OFFSET,r._cmic_gp_int_stat)

/*******************************************************************************
 * End of 'CMIC_GP_INT_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_GP_INT_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_GP_INT_TYPE.
 */
#define READ_CMIC_GP_INT_TYPEr(u,r) BCMDRD_DEV_READ32(u,CMIC_GP_INT_TYPEr_OFFSET,r._cmic_gp_int_type)
#define WRITE_CMIC_GP_INT_TYPEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_GP_INT_TYPEr_OFFSET,r._cmic_gp_int_type)

/*******************************************************************************
 * End of 'CMIC_GP_INT_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_GP_OUT_EN
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_GP_OUT_EN.
 */
#define READ_CMIC_GP_OUT_ENr(u,r) BCMDRD_DEV_READ32(u,CMIC_GP_OUT_ENr_OFFSET,r._cmic_gp_out_en)
#define WRITE_CMIC_GP_OUT_ENr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_GP_OUT_ENr_OFFSET,r._cmic_gp_out_en)

/*******************************************************************************
 * End of 'CMIC_GP_OUT_ENr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_GP_PAD_RES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_GP_PAD_RES.
 */
#define READ_CMIC_GP_PAD_RESr(u,r) BCMDRD_DEV_READ32(u,CMIC_GP_PAD_RESr_OFFSET,r._cmic_gp_pad_res)
#define WRITE_CMIC_GP_PAD_RESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_GP_PAD_RESr_OFFSET,r._cmic_gp_pad_res)

/*******************************************************************************
 * End of 'CMIC_GP_PAD_RESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_GP_PRB_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_GP_PRB_ENABLE.
 */
#define READ_CMIC_GP_PRB_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_GP_PRB_ENABLEr_OFFSET,r._cmic_gp_prb_enable)
#define WRITE_CMIC_GP_PRB_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_GP_PRB_ENABLEr_OFFSET,r._cmic_gp_prb_enable)

/*******************************************************************************
 * End of 'CMIC_GP_PRB_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_GP_PRB_OE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_GP_PRB_OE.
 */
#define READ_CMIC_GP_PRB_OEr(u,r) BCMDRD_DEV_READ32(u,CMIC_GP_PRB_OEr_OFFSET,r._cmic_gp_prb_oe)
#define WRITE_CMIC_GP_PRB_OEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_GP_PRB_OEr_OFFSET,r._cmic_gp_prb_oe)

/*******************************************************************************
 * End of 'CMIC_GP_PRB_OEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_GP_RES_EN
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_GP_RES_EN.
 */
#define READ_CMIC_GP_RES_ENr(u,r) BCMDRD_DEV_READ32(u,CMIC_GP_RES_ENr_OFFSET,r._cmic_gp_res_en)
#define WRITE_CMIC_GP_RES_ENr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_GP_RES_ENr_OFFSET,r._cmic_gp_res_en)

/*******************************************************************************
 * End of 'CMIC_GP_RES_ENr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_GP_TEST_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_GP_TEST_ENABLE.
 */
#define READ_CMIC_GP_TEST_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_GP_TEST_ENABLEr_OFFSET,r._cmic_gp_test_enable)
#define WRITE_CMIC_GP_TEST_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_GP_TEST_ENABLEr_OFFSET,r._cmic_gp_test_enable)

/*******************************************************************************
 * End of 'CMIC_GP_TEST_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_GP_TEST_INPUT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_GP_TEST_INPUT.
 */
#define READ_CMIC_GP_TEST_INPUTr(u,r) BCMDRD_DEV_READ32(u,CMIC_GP_TEST_INPUTr_OFFSET,r._cmic_gp_test_input)
#define WRITE_CMIC_GP_TEST_INPUTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_GP_TEST_INPUTr_OFFSET,r._cmic_gp_test_input)

/*******************************************************************************
 * End of 'CMIC_GP_TEST_INPUTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_GP_TEST_OUTPUT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_GP_TEST_OUTPUT.
 */
#define READ_CMIC_GP_TEST_OUTPUTr(u,r) BCMDRD_DEV_READ32(u,CMIC_GP_TEST_OUTPUTr_OFFSET,r._cmic_gp_test_output)
#define WRITE_CMIC_GP_TEST_OUTPUTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_GP_TEST_OUTPUTr_OFFSET,r._cmic_gp_test_output)

/*******************************************************************************
 * End of 'CMIC_GP_TEST_OUTPUTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_I2CM_SMBus_Address
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_I2CM_SMBus_Address.
 */
#define READ_CMIC_I2CM_SMBUS_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_I2CM_SMBUS_ADDRESSr_OFFSET,r._cmic_i2cm_smbus_address)
#define WRITE_CMIC_I2CM_SMBUS_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_I2CM_SMBUS_ADDRESSr_OFFSET,r._cmic_i2cm_smbus_address)

/*******************************************************************************
 * End of 'CMIC_I2CM_SMBUS_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_I2CM_SMBus_Bit_Bang_Control
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_I2CM_SMBus_Bit_Bang_Control.
 */
#define READ_CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr_OFFSET,r._cmic_i2cm_smbus_bit_bang_control)
#define WRITE_CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr_OFFSET,r._cmic_i2cm_smbus_bit_bang_control)

/*******************************************************************************
 * End of 'CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_I2CM_SMBus_Config
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_I2CM_SMBus_Config.
 */
#define READ_CMIC_I2CM_SMBUS_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_I2CM_SMBUS_CONFIGr_OFFSET,r._cmic_i2cm_smbus_config)
#define WRITE_CMIC_I2CM_SMBUS_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_I2CM_SMBUS_CONFIGr_OFFSET,r._cmic_i2cm_smbus_config)

/*******************************************************************************
 * End of 'CMIC_I2CM_SMBUS_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_I2CM_SMBus_Event_Enable
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_I2CM_SMBus_Event_Enable.
 */
#define READ_CMIC_I2CM_SMBUS_EVENT_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_I2CM_SMBUS_EVENT_ENABLEr_OFFSET,r._cmic_i2cm_smbus_event_enable)
#define WRITE_CMIC_I2CM_SMBUS_EVENT_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_I2CM_SMBUS_EVENT_ENABLEr_OFFSET,r._cmic_i2cm_smbus_event_enable)

/*******************************************************************************
 * End of 'CMIC_I2CM_SMBUS_EVENT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_I2CM_SMBus_Event_Status
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_I2CM_SMBus_Event_Status.
 */
#define READ_CMIC_I2CM_SMBUS_EVENT_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_I2CM_SMBUS_EVENT_STATUSr_OFFSET,r._cmic_i2cm_smbus_event_status)
#define WRITE_CMIC_I2CM_SMBUS_EVENT_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_I2CM_SMBUS_EVENT_STATUSr_OFFSET,r._cmic_i2cm_smbus_event_status)

/*******************************************************************************
 * End of 'CMIC_I2CM_SMBUS_EVENT_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_I2CM_SMBus_Master_Command
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_I2CM_SMBus_Master_Command.
 */
#define READ_CMIC_I2CM_SMBUS_MASTER_COMMANDr(u,r) BCMDRD_DEV_READ32(u,CMIC_I2CM_SMBUS_MASTER_COMMANDr_OFFSET,r._cmic_i2cm_smbus_master_command)
#define WRITE_CMIC_I2CM_SMBUS_MASTER_COMMANDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_I2CM_SMBUS_MASTER_COMMANDr_OFFSET,r._cmic_i2cm_smbus_master_command)

/*******************************************************************************
 * End of 'CMIC_I2CM_SMBUS_MASTER_COMMANDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_I2CM_SMBus_Master_Data_Read
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_I2CM_SMBus_Master_Data_Read.
 */
#define READ_CMIC_I2CM_SMBUS_MASTER_DATA_READr(u,r) BCMDRD_DEV_READ32(u,CMIC_I2CM_SMBUS_MASTER_DATA_READr_OFFSET,r._cmic_i2cm_smbus_master_data_read)
#define WRITE_CMIC_I2CM_SMBUS_MASTER_DATA_READr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_I2CM_SMBUS_MASTER_DATA_READr_OFFSET,r._cmic_i2cm_smbus_master_data_read)

/*******************************************************************************
 * End of 'CMIC_I2CM_SMBUS_MASTER_DATA_READr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_I2CM_SMBus_Master_Data_Write
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_I2CM_SMBus_Master_Data_Write.
 */
#define READ_CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr(u,r) BCMDRD_DEV_READ32(u,CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr_OFFSET,r._cmic_i2cm_smbus_master_data_write)
#define WRITE_CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr_OFFSET,r._cmic_i2cm_smbus_master_data_write)

/*******************************************************************************
 * End of 'CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_I2CM_SMBus_Master_FIFO_control
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_I2CM_SMBus_Master_FIFO_control.
 */
#define READ_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr_OFFSET,r._cmic_i2cm_smbus_master_fifo_control)
#define WRITE_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr_OFFSET,r._cmic_i2cm_smbus_master_fifo_control)

/*******************************************************************************
 * End of 'CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_I2CM_SMBus_Slave_Command
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_I2CM_SMBus_Slave_Command.
 */
#define READ_CMIC_I2CM_SMBUS_SLAVE_COMMANDr(u,r) BCMDRD_DEV_READ32(u,CMIC_I2CM_SMBUS_SLAVE_COMMANDr_OFFSET,r._cmic_i2cm_smbus_slave_command)
#define WRITE_CMIC_I2CM_SMBUS_SLAVE_COMMANDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_I2CM_SMBUS_SLAVE_COMMANDr_OFFSET,r._cmic_i2cm_smbus_slave_command)

/*******************************************************************************
 * End of 'CMIC_I2CM_SMBUS_SLAVE_COMMANDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_I2CM_SMBus_Slave_Data_Read
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_I2CM_SMBus_Slave_Data_Read.
 */
#define READ_CMIC_I2CM_SMBUS_SLAVE_DATA_READr(u,r) BCMDRD_DEV_READ32(u,CMIC_I2CM_SMBUS_SLAVE_DATA_READr_OFFSET,r._cmic_i2cm_smbus_slave_data_read)
#define WRITE_CMIC_I2CM_SMBUS_SLAVE_DATA_READr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_I2CM_SMBUS_SLAVE_DATA_READr_OFFSET,r._cmic_i2cm_smbus_slave_data_read)

/*******************************************************************************
 * End of 'CMIC_I2CM_SMBUS_SLAVE_DATA_READr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_I2CM_SMBus_Slave_Data_Write
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_I2CM_SMBus_Slave_Data_Write.
 */
#define READ_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr(u,r) BCMDRD_DEV_READ32(u,CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr_OFFSET,r._cmic_i2cm_smbus_slave_data_write)
#define WRITE_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr_OFFSET,r._cmic_i2cm_smbus_slave_data_write)

/*******************************************************************************
 * End of 'CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_I2CM_SMBus_Slave_FIFO_control
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_I2CM_SMBus_Slave_FIFO_control.
 */
#define READ_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr_OFFSET,r._cmic_i2cm_smbus_slave_fifo_control)
#define WRITE_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr_OFFSET,r._cmic_i2cm_smbus_slave_fifo_control)

/*******************************************************************************
 * End of 'CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_I2CM_SMBus_Timing_Config
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_I2CM_SMBus_Timing_Config.
 */
#define READ_CMIC_I2CM_SMBUS_TIMING_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_I2CM_SMBUS_TIMING_CONFIGr_OFFSET,r._cmic_i2cm_smbus_timing_config)
#define WRITE_CMIC_I2CM_SMBUS_TIMING_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_I2CM_SMBUS_TIMING_CONFIGr_OFFSET,r._cmic_i2cm_smbus_timing_config)

/*******************************************************************************
 * End of 'CMIC_I2CM_SMBUS_TIMING_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_INTR_PKT_PACING_DELAY
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_INTR_PKT_PACING_DELAY.
 */
#define READ_CMIC_INTR_PKT_PACING_DELAYr(u,r) BCMDRD_DEV_READ32(u,CMIC_INTR_PKT_PACING_DELAYr_OFFSET,r._cmic_intr_pkt_pacing_delay)
#define WRITE_CMIC_INTR_PKT_PACING_DELAYr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_INTR_PKT_PACING_DELAYr_OFFSET,r._cmic_intr_pkt_pacing_delay)

/*******************************************************************************
 * End of 'CMIC_INTR_PKT_PACING_DELAYr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_CLK_DIV
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_CLK_DIV.
 */
#define READ_CMIC_LEDUP0_CLK_DIVr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_CLK_DIVr_OFFSET,r._cmic_ledup0_clk_div)
#define WRITE_CMIC_LEDUP0_CLK_DIVr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_CLK_DIVr_OFFSET,r._cmic_ledup0_clk_div)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_CLK_DIVr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_CLK_PARAMS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_CLK_PARAMS.
 */
#define READ_CMIC_LEDUP0_CLK_PARAMSr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_CLK_PARAMSr_OFFSET,r._cmic_ledup0_clk_params)
#define WRITE_CMIC_LEDUP0_CLK_PARAMSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_CLK_PARAMSr_OFFSET,r._cmic_ledup0_clk_params)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_CLK_PARAMSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_CTRL.
 */
#define READ_CMIC_LEDUP0_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_CTRLr_OFFSET,r._cmic_ledup0_ctrl)
#define WRITE_CMIC_LEDUP0_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_CTRLr_OFFSET,r._cmic_ledup0_ctrl)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_DATA_RAM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_DATA_RAM.
 */
#define READ_CMIC_LEDUP0_DATA_RAMr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_DATA_RAMr_OFFSET+(4*(i)),r._cmic_ledup0_data_ram)
#define WRITE_CMIC_LEDUP0_DATA_RAMr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_DATA_RAMr_OFFSET+(4*(i)),r._cmic_ledup0_data_ram)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_DATA_RAMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_PORT_ORDER_REMAP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_PORT_ORDER_REMAP.
 */
#define READ_CMIC_LEDUP0_PORT_ORDER_REMAPr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_PORT_ORDER_REMAPr_OFFSET+(4*(i)),r._cmic_ledup0_port_order_remap)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAPr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_PORT_ORDER_REMAPr_OFFSET+(4*(i)),r._cmic_ledup0_port_order_remap)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_PORT_ORDER_REMAPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_PORT_ORDER_REMAP_0_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_PORT_ORDER_REMAP_0_3.
 */
#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_OFFSET,r._cmic_ledup0_port_order_remap_0_3)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_OFFSET,r._cmic_ledup0_port_order_remap_0_3)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_PORT_ORDER_REMAP_12_15
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_PORT_ORDER_REMAP_12_15.
 */
#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_OFFSET,r._cmic_ledup0_port_order_remap_12_15)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_OFFSET,r._cmic_ledup0_port_order_remap_12_15)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_PORT_ORDER_REMAP_16_19
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_PORT_ORDER_REMAP_16_19.
 */
#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_OFFSET,r._cmic_ledup0_port_order_remap_16_19)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_OFFSET,r._cmic_ledup0_port_order_remap_16_19)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_PORT_ORDER_REMAP_20_23
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_PORT_ORDER_REMAP_20_23.
 */
#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_OFFSET,r._cmic_ledup0_port_order_remap_20_23)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_OFFSET,r._cmic_ledup0_port_order_remap_20_23)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_PORT_ORDER_REMAP_24_27
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_PORT_ORDER_REMAP_24_27.
 */
#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_OFFSET,r._cmic_ledup0_port_order_remap_24_27)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_OFFSET,r._cmic_ledup0_port_order_remap_24_27)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_PORT_ORDER_REMAP_28_31
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_PORT_ORDER_REMAP_28_31.
 */
#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_OFFSET,r._cmic_ledup0_port_order_remap_28_31)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_OFFSET,r._cmic_ledup0_port_order_remap_28_31)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_PORT_ORDER_REMAP_32_35
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_PORT_ORDER_REMAP_32_35.
 */
#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_OFFSET,r._cmic_ledup0_port_order_remap_32_35)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_OFFSET,r._cmic_ledup0_port_order_remap_32_35)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_PORT_ORDER_REMAP_36_39
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_PORT_ORDER_REMAP_36_39.
 */
#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_OFFSET,r._cmic_ledup0_port_order_remap_36_39)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_OFFSET,r._cmic_ledup0_port_order_remap_36_39)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_PORT_ORDER_REMAP_40_43
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_PORT_ORDER_REMAP_40_43.
 */
#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_OFFSET,r._cmic_ledup0_port_order_remap_40_43)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_OFFSET,r._cmic_ledup0_port_order_remap_40_43)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_PORT_ORDER_REMAP_44_47
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_PORT_ORDER_REMAP_44_47.
 */
#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_OFFSET,r._cmic_ledup0_port_order_remap_44_47)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_OFFSET,r._cmic_ledup0_port_order_remap_44_47)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_PORT_ORDER_REMAP_48_51
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_PORT_ORDER_REMAP_48_51.
 */
#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_OFFSET,r._cmic_ledup0_port_order_remap_48_51)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_OFFSET,r._cmic_ledup0_port_order_remap_48_51)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_PORT_ORDER_REMAP_4_7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_PORT_ORDER_REMAP_4_7.
 */
#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_OFFSET,r._cmic_ledup0_port_order_remap_4_7)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_OFFSET,r._cmic_ledup0_port_order_remap_4_7)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_PORT_ORDER_REMAP_52_55
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_PORT_ORDER_REMAP_52_55.
 */
#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_OFFSET,r._cmic_ledup0_port_order_remap_52_55)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_OFFSET,r._cmic_ledup0_port_order_remap_52_55)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_PORT_ORDER_REMAP_56_59
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_PORT_ORDER_REMAP_56_59.
 */
#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_OFFSET,r._cmic_ledup0_port_order_remap_56_59)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_OFFSET,r._cmic_ledup0_port_order_remap_56_59)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_PORT_ORDER_REMAP_60_63
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_PORT_ORDER_REMAP_60_63.
 */
#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_OFFSET,r._cmic_ledup0_port_order_remap_60_63)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_OFFSET,r._cmic_ledup0_port_order_remap_60_63)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_PORT_ORDER_REMAP_8_11
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_PORT_ORDER_REMAP_8_11.
 */
#define READ_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_OFFSET,r._cmic_ledup0_port_order_remap_8_11)
#define WRITE_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_OFFSET,r._cmic_ledup0_port_order_remap_8_11)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_PROGRAM_RAM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_PROGRAM_RAM.
 */
#define READ_CMIC_LEDUP0_PROGRAM_RAMr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_PROGRAM_RAMr_OFFSET+(4*(i)),r._cmic_ledup0_program_ram)
#define WRITE_CMIC_LEDUP0_PROGRAM_RAMr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_PROGRAM_RAMr_OFFSET+(4*(i)),r._cmic_ledup0_program_ram)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_PROGRAM_RAMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR.
 */
#define READ_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_OFFSET,r._cmic_ledup0_scanchain_assembly_st_addr)
#define WRITE_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_OFFSET,r._cmic_ledup0_scanchain_assembly_st_addr)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_SCANOUT_COUNT_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_SCANOUT_COUNT_UPPER.
 */
#define READ_CMIC_LEDUP0_SCANOUT_COUNT_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_OFFSET,r._cmic_ledup0_scanout_count_upper)
#define WRITE_CMIC_LEDUP0_SCANOUT_COUNT_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_OFFSET,r._cmic_ledup0_scanout_count_upper)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_SCANOUT_COUNT_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_STATUS.
 */
#define READ_CMIC_LEDUP0_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_STATUSr_OFFSET,r._cmic_ledup0_status)
#define WRITE_CMIC_LEDUP0_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_STATUSr_OFFSET,r._cmic_ledup0_status)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP0_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP0_TM_CONTROL.
 */
#define READ_CMIC_LEDUP0_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP0_TM_CONTROLr_OFFSET,r._cmic_ledup0_tm_control)
#define WRITE_CMIC_LEDUP0_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP0_TM_CONTROLr_OFFSET,r._cmic_ledup0_tm_control)

/*******************************************************************************
 * End of 'CMIC_LEDUP0_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_CLK_DIV
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_CLK_DIV.
 */
#define READ_CMIC_LEDUP1_CLK_DIVr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_CLK_DIVr_OFFSET,r._cmic_ledup1_clk_div)
#define WRITE_CMIC_LEDUP1_CLK_DIVr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_CLK_DIVr_OFFSET,r._cmic_ledup1_clk_div)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_CLK_DIVr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_CLK_PARAMS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_CLK_PARAMS.
 */
#define READ_CMIC_LEDUP1_CLK_PARAMSr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_CLK_PARAMSr_OFFSET,r._cmic_ledup1_clk_params)
#define WRITE_CMIC_LEDUP1_CLK_PARAMSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_CLK_PARAMSr_OFFSET,r._cmic_ledup1_clk_params)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_CLK_PARAMSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_CTRL.
 */
#define READ_CMIC_LEDUP1_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_CTRLr_OFFSET,r._cmic_ledup1_ctrl)
#define WRITE_CMIC_LEDUP1_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_CTRLr_OFFSET,r._cmic_ledup1_ctrl)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_DATA_RAM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_DATA_RAM.
 */
#define READ_CMIC_LEDUP1_DATA_RAMr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_DATA_RAMr_OFFSET+(4*(i)),r._cmic_ledup1_data_ram)
#define WRITE_CMIC_LEDUP1_DATA_RAMr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_DATA_RAMr_OFFSET+(4*(i)),r._cmic_ledup1_data_ram)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_DATA_RAMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_PORT_ORDER_REMAP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_PORT_ORDER_REMAP.
 */
#define READ_CMIC_LEDUP1_PORT_ORDER_REMAPr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_PORT_ORDER_REMAPr_OFFSET+(4*(i)),r._cmic_ledup1_port_order_remap)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAPr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_PORT_ORDER_REMAPr_OFFSET+(4*(i)),r._cmic_ledup1_port_order_remap)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_PORT_ORDER_REMAPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_PORT_ORDER_REMAP_0_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_PORT_ORDER_REMAP_0_3.
 */
#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_OFFSET,r._cmic_ledup1_port_order_remap_0_3)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_OFFSET,r._cmic_ledup1_port_order_remap_0_3)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_PORT_ORDER_REMAP_12_15
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_PORT_ORDER_REMAP_12_15.
 */
#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_OFFSET,r._cmic_ledup1_port_order_remap_12_15)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_OFFSET,r._cmic_ledup1_port_order_remap_12_15)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_PORT_ORDER_REMAP_16_19
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_PORT_ORDER_REMAP_16_19.
 */
#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_OFFSET,r._cmic_ledup1_port_order_remap_16_19)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_OFFSET,r._cmic_ledup1_port_order_remap_16_19)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_PORT_ORDER_REMAP_20_23
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_PORT_ORDER_REMAP_20_23.
 */
#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_OFFSET,r._cmic_ledup1_port_order_remap_20_23)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_OFFSET,r._cmic_ledup1_port_order_remap_20_23)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_PORT_ORDER_REMAP_24_27
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_PORT_ORDER_REMAP_24_27.
 */
#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_OFFSET,r._cmic_ledup1_port_order_remap_24_27)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_OFFSET,r._cmic_ledup1_port_order_remap_24_27)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_PORT_ORDER_REMAP_28_31
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_PORT_ORDER_REMAP_28_31.
 */
#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_OFFSET,r._cmic_ledup1_port_order_remap_28_31)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_OFFSET,r._cmic_ledup1_port_order_remap_28_31)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_PORT_ORDER_REMAP_32_35
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_PORT_ORDER_REMAP_32_35.
 */
#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_OFFSET,r._cmic_ledup1_port_order_remap_32_35)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_OFFSET,r._cmic_ledup1_port_order_remap_32_35)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_PORT_ORDER_REMAP_36_39
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_PORT_ORDER_REMAP_36_39.
 */
#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_OFFSET,r._cmic_ledup1_port_order_remap_36_39)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_OFFSET,r._cmic_ledup1_port_order_remap_36_39)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_PORT_ORDER_REMAP_40_43
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_PORT_ORDER_REMAP_40_43.
 */
#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_OFFSET,r._cmic_ledup1_port_order_remap_40_43)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_OFFSET,r._cmic_ledup1_port_order_remap_40_43)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_PORT_ORDER_REMAP_44_47
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_PORT_ORDER_REMAP_44_47.
 */
#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_OFFSET,r._cmic_ledup1_port_order_remap_44_47)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_OFFSET,r._cmic_ledup1_port_order_remap_44_47)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_PORT_ORDER_REMAP_48_51
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_PORT_ORDER_REMAP_48_51.
 */
#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_OFFSET,r._cmic_ledup1_port_order_remap_48_51)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_OFFSET,r._cmic_ledup1_port_order_remap_48_51)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_PORT_ORDER_REMAP_4_7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_PORT_ORDER_REMAP_4_7.
 */
#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_OFFSET,r._cmic_ledup1_port_order_remap_4_7)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_OFFSET,r._cmic_ledup1_port_order_remap_4_7)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_PORT_ORDER_REMAP_52_55
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_PORT_ORDER_REMAP_52_55.
 */
#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_OFFSET,r._cmic_ledup1_port_order_remap_52_55)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_OFFSET,r._cmic_ledup1_port_order_remap_52_55)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_PORT_ORDER_REMAP_56_59
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_PORT_ORDER_REMAP_56_59.
 */
#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_OFFSET,r._cmic_ledup1_port_order_remap_56_59)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_OFFSET,r._cmic_ledup1_port_order_remap_56_59)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_PORT_ORDER_REMAP_60_63
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_PORT_ORDER_REMAP_60_63.
 */
#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_OFFSET,r._cmic_ledup1_port_order_remap_60_63)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_OFFSET,r._cmic_ledup1_port_order_remap_60_63)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_PORT_ORDER_REMAP_8_11
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_PORT_ORDER_REMAP_8_11.
 */
#define READ_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_OFFSET,r._cmic_ledup1_port_order_remap_8_11)
#define WRITE_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_OFFSET,r._cmic_ledup1_port_order_remap_8_11)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_PROGRAM_RAM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_PROGRAM_RAM.
 */
#define READ_CMIC_LEDUP1_PROGRAM_RAMr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_PROGRAM_RAMr_OFFSET+(4*(i)),r._cmic_ledup1_program_ram)
#define WRITE_CMIC_LEDUP1_PROGRAM_RAMr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_PROGRAM_RAMr_OFFSET+(4*(i)),r._cmic_ledup1_program_ram)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_PROGRAM_RAMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDR.
 */
#define READ_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_OFFSET,r._cmic_ledup1_scanchain_assembly_st_addr)
#define WRITE_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_OFFSET,r._cmic_ledup1_scanchain_assembly_st_addr)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_SCANOUT_COUNT_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_SCANOUT_COUNT_UPPER.
 */
#define READ_CMIC_LEDUP1_SCANOUT_COUNT_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_SCANOUT_COUNT_UPPERr_OFFSET,r._cmic_ledup1_scanout_count_upper)
#define WRITE_CMIC_LEDUP1_SCANOUT_COUNT_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_SCANOUT_COUNT_UPPERr_OFFSET,r._cmic_ledup1_scanout_count_upper)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_SCANOUT_COUNT_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_STATUS.
 */
#define READ_CMIC_LEDUP1_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_STATUSr_OFFSET,r._cmic_ledup1_status)
#define WRITE_CMIC_LEDUP1_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_STATUSr_OFFSET,r._cmic_ledup1_status)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP1_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP1_TM_CONTROL.
 */
#define READ_CMIC_LEDUP1_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP1_TM_CONTROLr_OFFSET,r._cmic_ledup1_tm_control)
#define WRITE_CMIC_LEDUP1_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP1_TM_CONTROLr_OFFSET,r._cmic_ledup1_tm_control)

/*******************************************************************************
 * End of 'CMIC_LEDUP1_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_CLK_DIV
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_CLK_DIV.
 */
#define READ_CMIC_LEDUP2_CLK_DIVr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_CLK_DIVr_OFFSET,r._cmic_ledup2_clk_div)
#define WRITE_CMIC_LEDUP2_CLK_DIVr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_CLK_DIVr_OFFSET,r._cmic_ledup2_clk_div)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_CLK_DIVr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_CLK_PARAMS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_CLK_PARAMS.
 */
#define READ_CMIC_LEDUP2_CLK_PARAMSr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_CLK_PARAMSr_OFFSET,r._cmic_ledup2_clk_params)
#define WRITE_CMIC_LEDUP2_CLK_PARAMSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_CLK_PARAMSr_OFFSET,r._cmic_ledup2_clk_params)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_CLK_PARAMSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_CTRL.
 */
#define READ_CMIC_LEDUP2_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_CTRLr_OFFSET,r._cmic_ledup2_ctrl)
#define WRITE_CMIC_LEDUP2_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_CTRLr_OFFSET,r._cmic_ledup2_ctrl)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_DATA_RAM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_DATA_RAM.
 */
#define READ_CMIC_LEDUP2_DATA_RAMr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_DATA_RAMr_OFFSET+(4*(i)),r._cmic_ledup2_data_ram)
#define WRITE_CMIC_LEDUP2_DATA_RAMr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_DATA_RAMr_OFFSET+(4*(i)),r._cmic_ledup2_data_ram)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_DATA_RAMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_PORT_ORDER_REMAP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_PORT_ORDER_REMAP.
 */
#define READ_CMIC_LEDUP2_PORT_ORDER_REMAPr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_PORT_ORDER_REMAPr_OFFSET+(4*(i)),r._cmic_ledup2_port_order_remap)
#define WRITE_CMIC_LEDUP2_PORT_ORDER_REMAPr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_PORT_ORDER_REMAPr_OFFSET+(4*(i)),r._cmic_ledup2_port_order_remap)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_PORT_ORDER_REMAPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_PORT_ORDER_REMAP_0_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_PORT_ORDER_REMAP_0_3.
 */
#define READ_CMIC_LEDUP2_PORT_ORDER_REMAP_0_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_0_3r_OFFSET,r._cmic_ledup2_port_order_remap_0_3)
#define WRITE_CMIC_LEDUP2_PORT_ORDER_REMAP_0_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_0_3r_OFFSET,r._cmic_ledup2_port_order_remap_0_3)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_PORT_ORDER_REMAP_0_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_PORT_ORDER_REMAP_12_15
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_PORT_ORDER_REMAP_12_15.
 */
#define READ_CMIC_LEDUP2_PORT_ORDER_REMAP_12_15r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_12_15r_OFFSET,r._cmic_ledup2_port_order_remap_12_15)
#define WRITE_CMIC_LEDUP2_PORT_ORDER_REMAP_12_15r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_12_15r_OFFSET,r._cmic_ledup2_port_order_remap_12_15)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_PORT_ORDER_REMAP_12_15r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_PORT_ORDER_REMAP_16_19
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_PORT_ORDER_REMAP_16_19.
 */
#define READ_CMIC_LEDUP2_PORT_ORDER_REMAP_16_19r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_16_19r_OFFSET,r._cmic_ledup2_port_order_remap_16_19)
#define WRITE_CMIC_LEDUP2_PORT_ORDER_REMAP_16_19r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_16_19r_OFFSET,r._cmic_ledup2_port_order_remap_16_19)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_PORT_ORDER_REMAP_16_19r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_PORT_ORDER_REMAP_20_23
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_PORT_ORDER_REMAP_20_23.
 */
#define READ_CMIC_LEDUP2_PORT_ORDER_REMAP_20_23r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_20_23r_OFFSET,r._cmic_ledup2_port_order_remap_20_23)
#define WRITE_CMIC_LEDUP2_PORT_ORDER_REMAP_20_23r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_20_23r_OFFSET,r._cmic_ledup2_port_order_remap_20_23)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_PORT_ORDER_REMAP_20_23r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_PORT_ORDER_REMAP_24_27
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_PORT_ORDER_REMAP_24_27.
 */
#define READ_CMIC_LEDUP2_PORT_ORDER_REMAP_24_27r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_24_27r_OFFSET,r._cmic_ledup2_port_order_remap_24_27)
#define WRITE_CMIC_LEDUP2_PORT_ORDER_REMAP_24_27r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_24_27r_OFFSET,r._cmic_ledup2_port_order_remap_24_27)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_PORT_ORDER_REMAP_24_27r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_PORT_ORDER_REMAP_28_31
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_PORT_ORDER_REMAP_28_31.
 */
#define READ_CMIC_LEDUP2_PORT_ORDER_REMAP_28_31r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_28_31r_OFFSET,r._cmic_ledup2_port_order_remap_28_31)
#define WRITE_CMIC_LEDUP2_PORT_ORDER_REMAP_28_31r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_28_31r_OFFSET,r._cmic_ledup2_port_order_remap_28_31)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_PORT_ORDER_REMAP_28_31r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_PORT_ORDER_REMAP_32_35
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_PORT_ORDER_REMAP_32_35.
 */
#define READ_CMIC_LEDUP2_PORT_ORDER_REMAP_32_35r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_32_35r_OFFSET,r._cmic_ledup2_port_order_remap_32_35)
#define WRITE_CMIC_LEDUP2_PORT_ORDER_REMAP_32_35r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_32_35r_OFFSET,r._cmic_ledup2_port_order_remap_32_35)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_PORT_ORDER_REMAP_32_35r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_PORT_ORDER_REMAP_36_39
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_PORT_ORDER_REMAP_36_39.
 */
#define READ_CMIC_LEDUP2_PORT_ORDER_REMAP_36_39r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_36_39r_OFFSET,r._cmic_ledup2_port_order_remap_36_39)
#define WRITE_CMIC_LEDUP2_PORT_ORDER_REMAP_36_39r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_36_39r_OFFSET,r._cmic_ledup2_port_order_remap_36_39)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_PORT_ORDER_REMAP_36_39r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_PORT_ORDER_REMAP_40_43
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_PORT_ORDER_REMAP_40_43.
 */
#define READ_CMIC_LEDUP2_PORT_ORDER_REMAP_40_43r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_40_43r_OFFSET,r._cmic_ledup2_port_order_remap_40_43)
#define WRITE_CMIC_LEDUP2_PORT_ORDER_REMAP_40_43r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_40_43r_OFFSET,r._cmic_ledup2_port_order_remap_40_43)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_PORT_ORDER_REMAP_40_43r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_PORT_ORDER_REMAP_44_47
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_PORT_ORDER_REMAP_44_47.
 */
#define READ_CMIC_LEDUP2_PORT_ORDER_REMAP_44_47r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_44_47r_OFFSET,r._cmic_ledup2_port_order_remap_44_47)
#define WRITE_CMIC_LEDUP2_PORT_ORDER_REMAP_44_47r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_44_47r_OFFSET,r._cmic_ledup2_port_order_remap_44_47)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_PORT_ORDER_REMAP_44_47r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_PORT_ORDER_REMAP_48_51
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_PORT_ORDER_REMAP_48_51.
 */
#define READ_CMIC_LEDUP2_PORT_ORDER_REMAP_48_51r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_48_51r_OFFSET,r._cmic_ledup2_port_order_remap_48_51)
#define WRITE_CMIC_LEDUP2_PORT_ORDER_REMAP_48_51r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_48_51r_OFFSET,r._cmic_ledup2_port_order_remap_48_51)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_PORT_ORDER_REMAP_48_51r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_PORT_ORDER_REMAP_4_7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_PORT_ORDER_REMAP_4_7.
 */
#define READ_CMIC_LEDUP2_PORT_ORDER_REMAP_4_7r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_4_7r_OFFSET,r._cmic_ledup2_port_order_remap_4_7)
#define WRITE_CMIC_LEDUP2_PORT_ORDER_REMAP_4_7r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_4_7r_OFFSET,r._cmic_ledup2_port_order_remap_4_7)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_PORT_ORDER_REMAP_4_7r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_PORT_ORDER_REMAP_52_55
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_PORT_ORDER_REMAP_52_55.
 */
#define READ_CMIC_LEDUP2_PORT_ORDER_REMAP_52_55r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_52_55r_OFFSET,r._cmic_ledup2_port_order_remap_52_55)
#define WRITE_CMIC_LEDUP2_PORT_ORDER_REMAP_52_55r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_52_55r_OFFSET,r._cmic_ledup2_port_order_remap_52_55)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_PORT_ORDER_REMAP_52_55r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_PORT_ORDER_REMAP_56_59
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_PORT_ORDER_REMAP_56_59.
 */
#define READ_CMIC_LEDUP2_PORT_ORDER_REMAP_56_59r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_56_59r_OFFSET,r._cmic_ledup2_port_order_remap_56_59)
#define WRITE_CMIC_LEDUP2_PORT_ORDER_REMAP_56_59r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_56_59r_OFFSET,r._cmic_ledup2_port_order_remap_56_59)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_PORT_ORDER_REMAP_56_59r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_PORT_ORDER_REMAP_60_63
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_PORT_ORDER_REMAP_60_63.
 */
#define READ_CMIC_LEDUP2_PORT_ORDER_REMAP_60_63r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_60_63r_OFFSET,r._cmic_ledup2_port_order_remap_60_63)
#define WRITE_CMIC_LEDUP2_PORT_ORDER_REMAP_60_63r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_60_63r_OFFSET,r._cmic_ledup2_port_order_remap_60_63)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_PORT_ORDER_REMAP_60_63r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_PORT_ORDER_REMAP_8_11
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_PORT_ORDER_REMAP_8_11.
 */
#define READ_CMIC_LEDUP2_PORT_ORDER_REMAP_8_11r(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_8_11r_OFFSET,r._cmic_ledup2_port_order_remap_8_11)
#define WRITE_CMIC_LEDUP2_PORT_ORDER_REMAP_8_11r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_PORT_ORDER_REMAP_8_11r_OFFSET,r._cmic_ledup2_port_order_remap_8_11)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_PORT_ORDER_REMAP_8_11r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_PROGRAM_RAM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_PROGRAM_RAM.
 */
#define READ_CMIC_LEDUP2_PROGRAM_RAMr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_PROGRAM_RAMr_OFFSET+(4*(i)),r._cmic_ledup2_program_ram)
#define WRITE_CMIC_LEDUP2_PROGRAM_RAMr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_PROGRAM_RAMr_OFFSET+(4*(i)),r._cmic_ledup2_program_ram)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_PROGRAM_RAMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDR.
 */
#define READ_CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDRr_OFFSET,r._cmic_ledup2_scanchain_assembly_st_addr)
#define WRITE_CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDRr_OFFSET,r._cmic_ledup2_scanchain_assembly_st_addr)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_SCANOUT_COUNT_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_SCANOUT_COUNT_UPPER.
 */
#define READ_CMIC_LEDUP2_SCANOUT_COUNT_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_SCANOUT_COUNT_UPPERr_OFFSET,r._cmic_ledup2_scanout_count_upper)
#define WRITE_CMIC_LEDUP2_SCANOUT_COUNT_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_SCANOUT_COUNT_UPPERr_OFFSET,r._cmic_ledup2_scanout_count_upper)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_SCANOUT_COUNT_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_STATUS.
 */
#define READ_CMIC_LEDUP2_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_STATUSr_OFFSET,r._cmic_ledup2_status)
#define WRITE_CMIC_LEDUP2_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_STATUSr_OFFSET,r._cmic_ledup2_status)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_LEDUP2_TM_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_LEDUP2_TM_CONTROL.
 */
#define READ_CMIC_LEDUP2_TM_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_LEDUP2_TM_CONTROLr_OFFSET,r._cmic_ledup2_tm_control)
#define WRITE_CMIC_LEDUP2_TM_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_LEDUP2_TM_CONTROLr_OFFSET,r._cmic_ledup2_tm_control)

/*******************************************************************************
 * End of 'CMIC_LEDUP2_TM_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_AUTO_SCAN_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_AUTO_SCAN_ADDRESS.
 */
#define READ_CMIC_MIIM_AUTO_SCAN_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_AUTO_SCAN_ADDRESSr_OFFSET,r._cmic_miim_auto_scan_address)
#define WRITE_CMIC_MIIM_AUTO_SCAN_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_AUTO_SCAN_ADDRESSr_OFFSET,r._cmic_miim_auto_scan_address)

/*******************************************************************************
 * End of 'CMIC_MIIM_AUTO_SCAN_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_109_100
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_109_100.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_109_100r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_109_100r_OFFSET,r._cmic_miim_bus_sel_map_109_100)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_109_100r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_109_100r_OFFSET,r._cmic_miim_bus_sel_map_109_100)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_109_100r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_119_110
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_119_110.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_119_110r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_119_110r_OFFSET,r._cmic_miim_bus_sel_map_119_110)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_119_110r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_119_110r_OFFSET,r._cmic_miim_bus_sel_map_119_110)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_119_110r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_129_120
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_129_120.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_129_120r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_129_120r_OFFSET,r._cmic_miim_bus_sel_map_129_120)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_129_120r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_129_120r_OFFSET,r._cmic_miim_bus_sel_map_129_120)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_129_120r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_139_130
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_139_130.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_139_130r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_139_130r_OFFSET,r._cmic_miim_bus_sel_map_139_130)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_139_130r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_139_130r_OFFSET,r._cmic_miim_bus_sel_map_139_130)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_139_130r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_149_140
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_149_140.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_149_140r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_149_140r_OFFSET,r._cmic_miim_bus_sel_map_149_140)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_149_140r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_149_140r_OFFSET,r._cmic_miim_bus_sel_map_149_140)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_149_140r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_159_150
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_159_150.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_159_150r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_159_150r_OFFSET,r._cmic_miim_bus_sel_map_159_150)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_159_150r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_159_150r_OFFSET,r._cmic_miim_bus_sel_map_159_150)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_159_150r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_169_160
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_169_160.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_169_160r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_169_160r_OFFSET,r._cmic_miim_bus_sel_map_169_160)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_169_160r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_169_160r_OFFSET,r._cmic_miim_bus_sel_map_169_160)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_169_160r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_179_170
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_179_170.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_179_170r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_179_170r_OFFSET,r._cmic_miim_bus_sel_map_179_170)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_179_170r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_179_170r_OFFSET,r._cmic_miim_bus_sel_map_179_170)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_179_170r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_189_180
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_189_180.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_189_180r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_189_180r_OFFSET,r._cmic_miim_bus_sel_map_189_180)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_189_180r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_189_180r_OFFSET,r._cmic_miim_bus_sel_map_189_180)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_189_180r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_191_190
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_191_190.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_191_190r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_191_190r_OFFSET,r._cmic_miim_bus_sel_map_191_190)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_191_190r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_191_190r_OFFSET,r._cmic_miim_bus_sel_map_191_190)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_191_190r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_19_10
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_19_10.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_19_10r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_19_10r_OFFSET,r._cmic_miim_bus_sel_map_19_10)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_19_10r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_19_10r_OFFSET,r._cmic_miim_bus_sel_map_19_10)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_19_10r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_29_20
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_29_20.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_29_20r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_29_20r_OFFSET,r._cmic_miim_bus_sel_map_29_20)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_29_20r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_29_20r_OFFSET,r._cmic_miim_bus_sel_map_29_20)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_29_20r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_39_30
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_39_30.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_39_30r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_39_30r_OFFSET,r._cmic_miim_bus_sel_map_39_30)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_39_30r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_39_30r_OFFSET,r._cmic_miim_bus_sel_map_39_30)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_39_30r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_49_40
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_49_40.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_49_40r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_49_40r_OFFSET,r._cmic_miim_bus_sel_map_49_40)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_49_40r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_49_40r_OFFSET,r._cmic_miim_bus_sel_map_49_40)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_49_40r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_59_50
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_59_50.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_59_50r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_59_50r_OFFSET,r._cmic_miim_bus_sel_map_59_50)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_59_50r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_59_50r_OFFSET,r._cmic_miim_bus_sel_map_59_50)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_59_50r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_69_60
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_69_60.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_69_60r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_69_60r_OFFSET,r._cmic_miim_bus_sel_map_69_60)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_69_60r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_69_60r_OFFSET,r._cmic_miim_bus_sel_map_69_60)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_69_60r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_79_70
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_79_70.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_79_70r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_79_70r_OFFSET,r._cmic_miim_bus_sel_map_79_70)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_79_70r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_79_70r_OFFSET,r._cmic_miim_bus_sel_map_79_70)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_79_70r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_89_80
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_89_80.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_89_80r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_89_80r_OFFSET,r._cmic_miim_bus_sel_map_89_80)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_89_80r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_89_80r_OFFSET,r._cmic_miim_bus_sel_map_89_80)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_89_80r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_99_90
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_99_90.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_99_90r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_99_90r_OFFSET,r._cmic_miim_bus_sel_map_99_90)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_99_90r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_99_90r_OFFSET,r._cmic_miim_bus_sel_map_99_90)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_99_90r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_BUS_SEL_MAP_9_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_BUS_SEL_MAP_9_0.
 */
#define READ_CMIC_MIIM_BUS_SEL_MAP_9_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_BUS_SEL_MAP_9_0r_OFFSET,r._cmic_miim_bus_sel_map_9_0)
#define WRITE_CMIC_MIIM_BUS_SEL_MAP_9_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_BUS_SEL_MAP_9_0r_OFFSET,r._cmic_miim_bus_sel_map_9_0)

/*******************************************************************************
 * End of 'CMIC_MIIM_BUS_SEL_MAP_9_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_CLR_SCAN_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_CLR_SCAN_STATUS.
 */
#define READ_CMIC_MIIM_CLR_SCAN_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_CLR_SCAN_STATUSr_OFFSET,r._cmic_miim_clr_scan_status)
#define WRITE_CMIC_MIIM_CLR_SCAN_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_CLR_SCAN_STATUSr_OFFSET,r._cmic_miim_clr_scan_status)

/*******************************************************************************
 * End of 'CMIC_MIIM_CLR_SCAN_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_CONFIG.
 */
#define READ_CMIC_MIIM_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_CONFIGr_OFFSET,r._cmic_miim_config)
#define WRITE_CMIC_MIIM_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_CONFIGr_OFFSET,r._cmic_miim_config)

/*******************************************************************************
 * End of 'CMIC_MIIM_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_OFFSET,r._cmic_miim_ext_phy_addr_map_103_100)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_OFFSET,r._cmic_miim_ext_phy_addr_map_103_100)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_OFFSET,r._cmic_miim_ext_phy_addr_map_107_104)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_OFFSET,r._cmic_miim_ext_phy_addr_map_107_104)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_OFFSET,r._cmic_miim_ext_phy_addr_map_111_108)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_OFFSET,r._cmic_miim_ext_phy_addr_map_111_108)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_OFFSET,r._cmic_miim_ext_phy_addr_map_115_112)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_OFFSET,r._cmic_miim_ext_phy_addr_map_115_112)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_OFFSET,r._cmic_miim_ext_phy_addr_map_119_116)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_OFFSET,r._cmic_miim_ext_phy_addr_map_119_116)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_OFFSET,r._cmic_miim_ext_phy_addr_map_11_8)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_OFFSET,r._cmic_miim_ext_phy_addr_map_11_8)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_OFFSET,r._cmic_miim_ext_phy_addr_map_123_120)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_OFFSET,r._cmic_miim_ext_phy_addr_map_123_120)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_OFFSET,r._cmic_miim_ext_phy_addr_map_127_124)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_OFFSET,r._cmic_miim_ext_phy_addr_map_127_124)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r_OFFSET,r._cmic_miim_ext_phy_addr_map_131_128)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r_OFFSET,r._cmic_miim_ext_phy_addr_map_131_128)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r_OFFSET,r._cmic_miim_ext_phy_addr_map_135_132)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r_OFFSET,r._cmic_miim_ext_phy_addr_map_135_132)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r_OFFSET,r._cmic_miim_ext_phy_addr_map_139_136)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r_OFFSET,r._cmic_miim_ext_phy_addr_map_139_136)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r_OFFSET,r._cmic_miim_ext_phy_addr_map_143_140)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r_OFFSET,r._cmic_miim_ext_phy_addr_map_143_140)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r_OFFSET,r._cmic_miim_ext_phy_addr_map_147_144)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r_OFFSET,r._cmic_miim_ext_phy_addr_map_147_144)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r_OFFSET,r._cmic_miim_ext_phy_addr_map_151_148)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r_OFFSET,r._cmic_miim_ext_phy_addr_map_151_148)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r_OFFSET,r._cmic_miim_ext_phy_addr_map_155_152)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r_OFFSET,r._cmic_miim_ext_phy_addr_map_155_152)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r_OFFSET,r._cmic_miim_ext_phy_addr_map_159_156)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r_OFFSET,r._cmic_miim_ext_phy_addr_map_159_156)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_OFFSET,r._cmic_miim_ext_phy_addr_map_15_12)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_OFFSET,r._cmic_miim_ext_phy_addr_map_15_12)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r_OFFSET,r._cmic_miim_ext_phy_addr_map_163_160)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r_OFFSET,r._cmic_miim_ext_phy_addr_map_163_160)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r_OFFSET,r._cmic_miim_ext_phy_addr_map_167_164)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r_OFFSET,r._cmic_miim_ext_phy_addr_map_167_164)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r_OFFSET,r._cmic_miim_ext_phy_addr_map_171_168)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r_OFFSET,r._cmic_miim_ext_phy_addr_map_171_168)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r_OFFSET,r._cmic_miim_ext_phy_addr_map_175_172)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r_OFFSET,r._cmic_miim_ext_phy_addr_map_175_172)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r_OFFSET,r._cmic_miim_ext_phy_addr_map_179_176)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r_OFFSET,r._cmic_miim_ext_phy_addr_map_179_176)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r_OFFSET,r._cmic_miim_ext_phy_addr_map_183_180)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r_OFFSET,r._cmic_miim_ext_phy_addr_map_183_180)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r_OFFSET,r._cmic_miim_ext_phy_addr_map_187_184)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r_OFFSET,r._cmic_miim_ext_phy_addr_map_187_184)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r_OFFSET,r._cmic_miim_ext_phy_addr_map_191_188)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r_OFFSET,r._cmic_miim_ext_phy_addr_map_191_188)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_OFFSET,r._cmic_miim_ext_phy_addr_map_19_16)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_OFFSET,r._cmic_miim_ext_phy_addr_map_19_16)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_OFFSET,r._cmic_miim_ext_phy_addr_map_23_20)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_OFFSET,r._cmic_miim_ext_phy_addr_map_23_20)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_OFFSET,r._cmic_miim_ext_phy_addr_map_27_24)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_OFFSET,r._cmic_miim_ext_phy_addr_map_27_24)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_OFFSET,r._cmic_miim_ext_phy_addr_map_31_28)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_OFFSET,r._cmic_miim_ext_phy_addr_map_31_28)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_OFFSET,r._cmic_miim_ext_phy_addr_map_35_32)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_OFFSET,r._cmic_miim_ext_phy_addr_map_35_32)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_OFFSET,r._cmic_miim_ext_phy_addr_map_39_36)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_OFFSET,r._cmic_miim_ext_phy_addr_map_39_36)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_OFFSET,r._cmic_miim_ext_phy_addr_map_3_0)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_OFFSET,r._cmic_miim_ext_phy_addr_map_3_0)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_OFFSET,r._cmic_miim_ext_phy_addr_map_43_40)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_OFFSET,r._cmic_miim_ext_phy_addr_map_43_40)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_OFFSET,r._cmic_miim_ext_phy_addr_map_47_44)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_OFFSET,r._cmic_miim_ext_phy_addr_map_47_44)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_OFFSET,r._cmic_miim_ext_phy_addr_map_51_48)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_OFFSET,r._cmic_miim_ext_phy_addr_map_51_48)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_OFFSET,r._cmic_miim_ext_phy_addr_map_55_52)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_OFFSET,r._cmic_miim_ext_phy_addr_map_55_52)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_OFFSET,r._cmic_miim_ext_phy_addr_map_59_56)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_OFFSET,r._cmic_miim_ext_phy_addr_map_59_56)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_OFFSET,r._cmic_miim_ext_phy_addr_map_63_60)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_OFFSET,r._cmic_miim_ext_phy_addr_map_63_60)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_OFFSET,r._cmic_miim_ext_phy_addr_map_67_64)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_OFFSET,r._cmic_miim_ext_phy_addr_map_67_64)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_OFFSET,r._cmic_miim_ext_phy_addr_map_71_68)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_OFFSET,r._cmic_miim_ext_phy_addr_map_71_68)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_OFFSET,r._cmic_miim_ext_phy_addr_map_75_72)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_OFFSET,r._cmic_miim_ext_phy_addr_map_75_72)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_OFFSET,r._cmic_miim_ext_phy_addr_map_79_76)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_OFFSET,r._cmic_miim_ext_phy_addr_map_79_76)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_OFFSET,r._cmic_miim_ext_phy_addr_map_7_4)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_OFFSET,r._cmic_miim_ext_phy_addr_map_7_4)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_OFFSET,r._cmic_miim_ext_phy_addr_map_83_80)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_OFFSET,r._cmic_miim_ext_phy_addr_map_83_80)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_OFFSET,r._cmic_miim_ext_phy_addr_map_87_84)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_OFFSET,r._cmic_miim_ext_phy_addr_map_87_84)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_OFFSET,r._cmic_miim_ext_phy_addr_map_91_88)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_OFFSET,r._cmic_miim_ext_phy_addr_map_91_88)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_OFFSET,r._cmic_miim_ext_phy_addr_map_95_92)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_OFFSET,r._cmic_miim_ext_phy_addr_map_95_92)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96.
 */
#define READ_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_OFFSET,r._cmic_miim_ext_phy_addr_map_99_96)
#define WRITE_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_OFFSET,r._cmic_miim_ext_phy_addr_map_99_96)

/*******************************************************************************
 * End of 'CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_INT_SEL_MAP_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_INT_SEL_MAP_0.
 */
#define READ_CMIC_MIIM_INT_SEL_MAP_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_INT_SEL_MAP_0r_OFFSET,r._cmic_miim_int_sel_map_0)
#define WRITE_CMIC_MIIM_INT_SEL_MAP_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_INT_SEL_MAP_0r_OFFSET,r._cmic_miim_int_sel_map_0)

/*******************************************************************************
 * End of 'CMIC_MIIM_INT_SEL_MAP_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_INT_SEL_MAP_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_INT_SEL_MAP_1.
 */
#define READ_CMIC_MIIM_INT_SEL_MAP_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_INT_SEL_MAP_1r_OFFSET,r._cmic_miim_int_sel_map_1)
#define WRITE_CMIC_MIIM_INT_SEL_MAP_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_INT_SEL_MAP_1r_OFFSET,r._cmic_miim_int_sel_map_1)

/*******************************************************************************
 * End of 'CMIC_MIIM_INT_SEL_MAP_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_INT_SEL_MAP_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_INT_SEL_MAP_2.
 */
#define READ_CMIC_MIIM_INT_SEL_MAP_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_INT_SEL_MAP_2r_OFFSET,r._cmic_miim_int_sel_map_2)
#define WRITE_CMIC_MIIM_INT_SEL_MAP_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_INT_SEL_MAP_2r_OFFSET,r._cmic_miim_int_sel_map_2)

/*******************************************************************************
 * End of 'CMIC_MIIM_INT_SEL_MAP_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_INT_SEL_MAP_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_INT_SEL_MAP_3.
 */
#define READ_CMIC_MIIM_INT_SEL_MAP_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_INT_SEL_MAP_3r_OFFSET,r._cmic_miim_int_sel_map_3)
#define WRITE_CMIC_MIIM_INT_SEL_MAP_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_INT_SEL_MAP_3r_OFFSET,r._cmic_miim_int_sel_map_3)

/*******************************************************************************
 * End of 'CMIC_MIIM_INT_SEL_MAP_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_INT_SEL_MAP_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_INT_SEL_MAP_4.
 */
#define READ_CMIC_MIIM_INT_SEL_MAP_4r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_INT_SEL_MAP_4r_OFFSET,r._cmic_miim_int_sel_map_4)
#define WRITE_CMIC_MIIM_INT_SEL_MAP_4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_INT_SEL_MAP_4r_OFFSET,r._cmic_miim_int_sel_map_4)

/*******************************************************************************
 * End of 'CMIC_MIIM_INT_SEL_MAP_4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_INT_SEL_MAP_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_INT_SEL_MAP_5.
 */
#define READ_CMIC_MIIM_INT_SEL_MAP_5r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_INT_SEL_MAP_5r_OFFSET,r._cmic_miim_int_sel_map_5)
#define WRITE_CMIC_MIIM_INT_SEL_MAP_5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_INT_SEL_MAP_5r_OFFSET,r._cmic_miim_int_sel_map_5)

/*******************************************************************************
 * End of 'CMIC_MIIM_INT_SEL_MAP_5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_LINK_STATUS_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_LINK_STATUS_0.
 */
#define READ_CMIC_MIIM_LINK_STATUS_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_LINK_STATUS_0r_OFFSET,r._cmic_miim_link_status_0)
#define WRITE_CMIC_MIIM_LINK_STATUS_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_LINK_STATUS_0r_OFFSET,r._cmic_miim_link_status_0)

/*******************************************************************************
 * End of 'CMIC_MIIM_LINK_STATUS_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_LINK_STATUS_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_LINK_STATUS_1.
 */
#define READ_CMIC_MIIM_LINK_STATUS_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_LINK_STATUS_1r_OFFSET,r._cmic_miim_link_status_1)
#define WRITE_CMIC_MIIM_LINK_STATUS_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_LINK_STATUS_1r_OFFSET,r._cmic_miim_link_status_1)

/*******************************************************************************
 * End of 'CMIC_MIIM_LINK_STATUS_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_LINK_STATUS_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_LINK_STATUS_2.
 */
#define READ_CMIC_MIIM_LINK_STATUS_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_LINK_STATUS_2r_OFFSET,r._cmic_miim_link_status_2)
#define WRITE_CMIC_MIIM_LINK_STATUS_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_LINK_STATUS_2r_OFFSET,r._cmic_miim_link_status_2)

/*******************************************************************************
 * End of 'CMIC_MIIM_LINK_STATUS_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_LINK_STATUS_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_LINK_STATUS_3.
 */
#define READ_CMIC_MIIM_LINK_STATUS_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_LINK_STATUS_3r_OFFSET,r._cmic_miim_link_status_3)
#define WRITE_CMIC_MIIM_LINK_STATUS_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_LINK_STATUS_3r_OFFSET,r._cmic_miim_link_status_3)

/*******************************************************************************
 * End of 'CMIC_MIIM_LINK_STATUS_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_LINK_STATUS_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_LINK_STATUS_4.
 */
#define READ_CMIC_MIIM_LINK_STATUS_4r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_LINK_STATUS_4r_OFFSET,r._cmic_miim_link_status_4)
#define WRITE_CMIC_MIIM_LINK_STATUS_4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_LINK_STATUS_4r_OFFSET,r._cmic_miim_link_status_4)

/*******************************************************************************
 * End of 'CMIC_MIIM_LINK_STATUS_4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_LINK_STATUS_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_LINK_STATUS_5.
 */
#define READ_CMIC_MIIM_LINK_STATUS_5r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_LINK_STATUS_5r_OFFSET,r._cmic_miim_link_status_5)
#define WRITE_CMIC_MIIM_LINK_STATUS_5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_LINK_STATUS_5r_OFFSET,r._cmic_miim_link_status_5)

/*******************************************************************************
 * End of 'CMIC_MIIM_LINK_STATUS_5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_PAUSE_MIIM_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_PAUSE_MIIM_ADDRESS.
 */
#define READ_CMIC_MIIM_PAUSE_MIIM_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_PAUSE_MIIM_ADDRESSr_OFFSET,r._cmic_miim_pause_miim_address)
#define WRITE_CMIC_MIIM_PAUSE_MIIM_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_PAUSE_MIIM_ADDRESSr_OFFSET,r._cmic_miim_pause_miim_address)

/*******************************************************************************
 * End of 'CMIC_MIIM_PAUSE_MIIM_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_PAUSE_SCAN_PORTS_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_PAUSE_SCAN_PORTS_0.
 */
#define READ_CMIC_MIIM_PAUSE_SCAN_PORTS_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_PAUSE_SCAN_PORTS_0r_OFFSET,r._cmic_miim_pause_scan_ports_0)
#define WRITE_CMIC_MIIM_PAUSE_SCAN_PORTS_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_PAUSE_SCAN_PORTS_0r_OFFSET,r._cmic_miim_pause_scan_ports_0)

/*******************************************************************************
 * End of 'CMIC_MIIM_PAUSE_SCAN_PORTS_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_PAUSE_SCAN_PORTS_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_PAUSE_SCAN_PORTS_1.
 */
#define READ_CMIC_MIIM_PAUSE_SCAN_PORTS_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_PAUSE_SCAN_PORTS_1r_OFFSET,r._cmic_miim_pause_scan_ports_1)
#define WRITE_CMIC_MIIM_PAUSE_SCAN_PORTS_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_PAUSE_SCAN_PORTS_1r_OFFSET,r._cmic_miim_pause_scan_ports_1)

/*******************************************************************************
 * End of 'CMIC_MIIM_PAUSE_SCAN_PORTS_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_PAUSE_SCAN_PORTS_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_PAUSE_SCAN_PORTS_2.
 */
#define READ_CMIC_MIIM_PAUSE_SCAN_PORTS_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_PAUSE_SCAN_PORTS_2r_OFFSET,r._cmic_miim_pause_scan_ports_2)
#define WRITE_CMIC_MIIM_PAUSE_SCAN_PORTS_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_PAUSE_SCAN_PORTS_2r_OFFSET,r._cmic_miim_pause_scan_ports_2)

/*******************************************************************************
 * End of 'CMIC_MIIM_PAUSE_SCAN_PORTS_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_PAUSE_SCAN_PORTS_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_PAUSE_SCAN_PORTS_3.
 */
#define READ_CMIC_MIIM_PAUSE_SCAN_PORTS_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_PAUSE_SCAN_PORTS_3r_OFFSET,r._cmic_miim_pause_scan_ports_3)
#define WRITE_CMIC_MIIM_PAUSE_SCAN_PORTS_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_PAUSE_SCAN_PORTS_3r_OFFSET,r._cmic_miim_pause_scan_ports_3)

/*******************************************************************************
 * End of 'CMIC_MIIM_PAUSE_SCAN_PORTS_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_PAUSE_SCAN_PORTS_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_PAUSE_SCAN_PORTS_4.
 */
#define READ_CMIC_MIIM_PAUSE_SCAN_PORTS_4r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_PAUSE_SCAN_PORTS_4r_OFFSET,r._cmic_miim_pause_scan_ports_4)
#define WRITE_CMIC_MIIM_PAUSE_SCAN_PORTS_4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_PAUSE_SCAN_PORTS_4r_OFFSET,r._cmic_miim_pause_scan_ports_4)

/*******************************************************************************
 * End of 'CMIC_MIIM_PAUSE_SCAN_PORTS_4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_PAUSE_SCAN_PORTS_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_PAUSE_SCAN_PORTS_5.
 */
#define READ_CMIC_MIIM_PAUSE_SCAN_PORTS_5r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_PAUSE_SCAN_PORTS_5r_OFFSET,r._cmic_miim_pause_scan_ports_5)
#define WRITE_CMIC_MIIM_PAUSE_SCAN_PORTS_5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_PAUSE_SCAN_PORTS_5r_OFFSET,r._cmic_miim_pause_scan_ports_5)

/*******************************************************************************
 * End of 'CMIC_MIIM_PAUSE_SCAN_PORTS_5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_PROTOCOL_MAP_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_PROTOCOL_MAP_0.
 */
#define READ_CMIC_MIIM_PROTOCOL_MAP_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_PROTOCOL_MAP_0r_OFFSET,r._cmic_miim_protocol_map_0)
#define WRITE_CMIC_MIIM_PROTOCOL_MAP_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_PROTOCOL_MAP_0r_OFFSET,r._cmic_miim_protocol_map_0)

/*******************************************************************************
 * End of 'CMIC_MIIM_PROTOCOL_MAP_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_PROTOCOL_MAP_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_PROTOCOL_MAP_1.
 */
#define READ_CMIC_MIIM_PROTOCOL_MAP_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_PROTOCOL_MAP_1r_OFFSET,r._cmic_miim_protocol_map_1)
#define WRITE_CMIC_MIIM_PROTOCOL_MAP_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_PROTOCOL_MAP_1r_OFFSET,r._cmic_miim_protocol_map_1)

/*******************************************************************************
 * End of 'CMIC_MIIM_PROTOCOL_MAP_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_PROTOCOL_MAP_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_PROTOCOL_MAP_2.
 */
#define READ_CMIC_MIIM_PROTOCOL_MAP_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_PROTOCOL_MAP_2r_OFFSET,r._cmic_miim_protocol_map_2)
#define WRITE_CMIC_MIIM_PROTOCOL_MAP_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_PROTOCOL_MAP_2r_OFFSET,r._cmic_miim_protocol_map_2)

/*******************************************************************************
 * End of 'CMIC_MIIM_PROTOCOL_MAP_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_PROTOCOL_MAP_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_PROTOCOL_MAP_3.
 */
#define READ_CMIC_MIIM_PROTOCOL_MAP_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_PROTOCOL_MAP_3r_OFFSET,r._cmic_miim_protocol_map_3)
#define WRITE_CMIC_MIIM_PROTOCOL_MAP_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_PROTOCOL_MAP_3r_OFFSET,r._cmic_miim_protocol_map_3)

/*******************************************************************************
 * End of 'CMIC_MIIM_PROTOCOL_MAP_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_PROTOCOL_MAP_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_PROTOCOL_MAP_4.
 */
#define READ_CMIC_MIIM_PROTOCOL_MAP_4r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_PROTOCOL_MAP_4r_OFFSET,r._cmic_miim_protocol_map_4)
#define WRITE_CMIC_MIIM_PROTOCOL_MAP_4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_PROTOCOL_MAP_4r_OFFSET,r._cmic_miim_protocol_map_4)

/*******************************************************************************
 * End of 'CMIC_MIIM_PROTOCOL_MAP_4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_PROTOCOL_MAP_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_PROTOCOL_MAP_5.
 */
#define READ_CMIC_MIIM_PROTOCOL_MAP_5r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_PROTOCOL_MAP_5r_OFFSET,r._cmic_miim_protocol_map_5)
#define WRITE_CMIC_MIIM_PROTOCOL_MAP_5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_PROTOCOL_MAP_5r_OFFSET,r._cmic_miim_protocol_map_5)

/*******************************************************************************
 * End of 'CMIC_MIIM_PROTOCOL_MAP_5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_RX_PAUSE_CAPABILITY_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_RX_PAUSE_CAPABILITY_0.
 */
#define READ_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_OFFSET,r._cmic_miim_rx_pause_capability_0)
#define WRITE_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_OFFSET,r._cmic_miim_rx_pause_capability_0)

/*******************************************************************************
 * End of 'CMIC_MIIM_RX_PAUSE_CAPABILITY_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_RX_PAUSE_CAPABILITY_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_RX_PAUSE_CAPABILITY_1.
 */
#define READ_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_OFFSET,r._cmic_miim_rx_pause_capability_1)
#define WRITE_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_OFFSET,r._cmic_miim_rx_pause_capability_1)

/*******************************************************************************
 * End of 'CMIC_MIIM_RX_PAUSE_CAPABILITY_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_RX_PAUSE_CAPABILITY_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_RX_PAUSE_CAPABILITY_2.
 */
#define READ_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_OFFSET,r._cmic_miim_rx_pause_capability_2)
#define WRITE_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_OFFSET,r._cmic_miim_rx_pause_capability_2)

/*******************************************************************************
 * End of 'CMIC_MIIM_RX_PAUSE_CAPABILITY_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_RX_PAUSE_CAPABILITY_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_RX_PAUSE_CAPABILITY_3.
 */
#define READ_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_OFFSET,r._cmic_miim_rx_pause_capability_3)
#define WRITE_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_OFFSET,r._cmic_miim_rx_pause_capability_3)

/*******************************************************************************
 * End of 'CMIC_MIIM_RX_PAUSE_CAPABILITY_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_RX_PAUSE_CAPABILITY_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_RX_PAUSE_CAPABILITY_4.
 */
#define READ_CMIC_MIIM_RX_PAUSE_CAPABILITY_4r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_RX_PAUSE_CAPABILITY_4r_OFFSET,r._cmic_miim_rx_pause_capability_4)
#define WRITE_CMIC_MIIM_RX_PAUSE_CAPABILITY_4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_RX_PAUSE_CAPABILITY_4r_OFFSET,r._cmic_miim_rx_pause_capability_4)

/*******************************************************************************
 * End of 'CMIC_MIIM_RX_PAUSE_CAPABILITY_4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_RX_PAUSE_CAPABILITY_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_RX_PAUSE_CAPABILITY_5.
 */
#define READ_CMIC_MIIM_RX_PAUSE_CAPABILITY_5r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_RX_PAUSE_CAPABILITY_5r_OFFSET,r._cmic_miim_rx_pause_capability_5)
#define WRITE_CMIC_MIIM_RX_PAUSE_CAPABILITY_5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_RX_PAUSE_CAPABILITY_5r_OFFSET,r._cmic_miim_rx_pause_capability_5)

/*******************************************************************************
 * End of 'CMIC_MIIM_RX_PAUSE_CAPABILITY_5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0.
 */
#define READ_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_OFFSET,r._cmic_miim_rx_pause_override_control_0)
#define WRITE_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_OFFSET,r._cmic_miim_rx_pause_override_control_0)

/*******************************************************************************
 * End of 'CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1.
 */
#define READ_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_OFFSET,r._cmic_miim_rx_pause_override_control_1)
#define WRITE_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_OFFSET,r._cmic_miim_rx_pause_override_control_1)

/*******************************************************************************
 * End of 'CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2.
 */
#define READ_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_OFFSET,r._cmic_miim_rx_pause_override_control_2)
#define WRITE_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_OFFSET,r._cmic_miim_rx_pause_override_control_2)

/*******************************************************************************
 * End of 'CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3.
 */
#define READ_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_OFFSET,r._cmic_miim_rx_pause_override_control_3)
#define WRITE_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_OFFSET,r._cmic_miim_rx_pause_override_control_3)

/*******************************************************************************
 * End of 'CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4.
 */
#define READ_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r_OFFSET,r._cmic_miim_rx_pause_override_control_4)
#define WRITE_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r_OFFSET,r._cmic_miim_rx_pause_override_control_4)

/*******************************************************************************
 * End of 'CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5.
 */
#define READ_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r_OFFSET,r._cmic_miim_rx_pause_override_control_5)
#define WRITE_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r_OFFSET,r._cmic_miim_rx_pause_override_control_5)

/*******************************************************************************
 * End of 'CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_RX_PAUSE_STATUS_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_RX_PAUSE_STATUS_0.
 */
#define READ_CMIC_MIIM_RX_PAUSE_STATUS_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_RX_PAUSE_STATUS_0r_OFFSET,r._cmic_miim_rx_pause_status_0)
#define WRITE_CMIC_MIIM_RX_PAUSE_STATUS_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_RX_PAUSE_STATUS_0r_OFFSET,r._cmic_miim_rx_pause_status_0)

/*******************************************************************************
 * End of 'CMIC_MIIM_RX_PAUSE_STATUS_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_RX_PAUSE_STATUS_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_RX_PAUSE_STATUS_1.
 */
#define READ_CMIC_MIIM_RX_PAUSE_STATUS_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_RX_PAUSE_STATUS_1r_OFFSET,r._cmic_miim_rx_pause_status_1)
#define WRITE_CMIC_MIIM_RX_PAUSE_STATUS_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_RX_PAUSE_STATUS_1r_OFFSET,r._cmic_miim_rx_pause_status_1)

/*******************************************************************************
 * End of 'CMIC_MIIM_RX_PAUSE_STATUS_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_RX_PAUSE_STATUS_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_RX_PAUSE_STATUS_2.
 */
#define READ_CMIC_MIIM_RX_PAUSE_STATUS_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_RX_PAUSE_STATUS_2r_OFFSET,r._cmic_miim_rx_pause_status_2)
#define WRITE_CMIC_MIIM_RX_PAUSE_STATUS_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_RX_PAUSE_STATUS_2r_OFFSET,r._cmic_miim_rx_pause_status_2)

/*******************************************************************************
 * End of 'CMIC_MIIM_RX_PAUSE_STATUS_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_RX_PAUSE_STATUS_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_RX_PAUSE_STATUS_3.
 */
#define READ_CMIC_MIIM_RX_PAUSE_STATUS_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_RX_PAUSE_STATUS_3r_OFFSET,r._cmic_miim_rx_pause_status_3)
#define WRITE_CMIC_MIIM_RX_PAUSE_STATUS_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_RX_PAUSE_STATUS_3r_OFFSET,r._cmic_miim_rx_pause_status_3)

/*******************************************************************************
 * End of 'CMIC_MIIM_RX_PAUSE_STATUS_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_RX_PAUSE_STATUS_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_RX_PAUSE_STATUS_4.
 */
#define READ_CMIC_MIIM_RX_PAUSE_STATUS_4r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_RX_PAUSE_STATUS_4r_OFFSET,r._cmic_miim_rx_pause_status_4)
#define WRITE_CMIC_MIIM_RX_PAUSE_STATUS_4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_RX_PAUSE_STATUS_4r_OFFSET,r._cmic_miim_rx_pause_status_4)

/*******************************************************************************
 * End of 'CMIC_MIIM_RX_PAUSE_STATUS_4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_RX_PAUSE_STATUS_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_RX_PAUSE_STATUS_5.
 */
#define READ_CMIC_MIIM_RX_PAUSE_STATUS_5r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_RX_PAUSE_STATUS_5r_OFFSET,r._cmic_miim_rx_pause_status_5)
#define WRITE_CMIC_MIIM_RX_PAUSE_STATUS_5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_RX_PAUSE_STATUS_5r_OFFSET,r._cmic_miim_rx_pause_status_5)

/*******************************************************************************
 * End of 'CMIC_MIIM_RX_PAUSE_STATUS_5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_SCAN_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_SCAN_CTRL.
 */
#define READ_CMIC_MIIM_SCAN_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_SCAN_CTRLr_OFFSET,r._cmic_miim_scan_ctrl)
#define WRITE_CMIC_MIIM_SCAN_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_SCAN_CTRLr_OFFSET,r._cmic_miim_scan_ctrl)

/*******************************************************************************
 * End of 'CMIC_MIIM_SCAN_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_SCAN_PORTS_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_SCAN_PORTS_0.
 */
#define READ_CMIC_MIIM_SCAN_PORTS_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_SCAN_PORTS_0r_OFFSET,r._cmic_miim_scan_ports_0)
#define WRITE_CMIC_MIIM_SCAN_PORTS_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_SCAN_PORTS_0r_OFFSET,r._cmic_miim_scan_ports_0)

/*******************************************************************************
 * End of 'CMIC_MIIM_SCAN_PORTS_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_SCAN_PORTS_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_SCAN_PORTS_1.
 */
#define READ_CMIC_MIIM_SCAN_PORTS_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_SCAN_PORTS_1r_OFFSET,r._cmic_miim_scan_ports_1)
#define WRITE_CMIC_MIIM_SCAN_PORTS_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_SCAN_PORTS_1r_OFFSET,r._cmic_miim_scan_ports_1)

/*******************************************************************************
 * End of 'CMIC_MIIM_SCAN_PORTS_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_SCAN_PORTS_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_SCAN_PORTS_2.
 */
#define READ_CMIC_MIIM_SCAN_PORTS_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_SCAN_PORTS_2r_OFFSET,r._cmic_miim_scan_ports_2)
#define WRITE_CMIC_MIIM_SCAN_PORTS_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_SCAN_PORTS_2r_OFFSET,r._cmic_miim_scan_ports_2)

/*******************************************************************************
 * End of 'CMIC_MIIM_SCAN_PORTS_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_SCAN_PORTS_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_SCAN_PORTS_3.
 */
#define READ_CMIC_MIIM_SCAN_PORTS_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_SCAN_PORTS_3r_OFFSET,r._cmic_miim_scan_ports_3)
#define WRITE_CMIC_MIIM_SCAN_PORTS_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_SCAN_PORTS_3r_OFFSET,r._cmic_miim_scan_ports_3)

/*******************************************************************************
 * End of 'CMIC_MIIM_SCAN_PORTS_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_SCAN_PORTS_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_SCAN_PORTS_4.
 */
#define READ_CMIC_MIIM_SCAN_PORTS_4r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_SCAN_PORTS_4r_OFFSET,r._cmic_miim_scan_ports_4)
#define WRITE_CMIC_MIIM_SCAN_PORTS_4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_SCAN_PORTS_4r_OFFSET,r._cmic_miim_scan_ports_4)

/*******************************************************************************
 * End of 'CMIC_MIIM_SCAN_PORTS_4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_SCAN_PORTS_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_SCAN_PORTS_5.
 */
#define READ_CMIC_MIIM_SCAN_PORTS_5r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_SCAN_PORTS_5r_OFFSET,r._cmic_miim_scan_ports_5)
#define WRITE_CMIC_MIIM_SCAN_PORTS_5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_SCAN_PORTS_5r_OFFSET,r._cmic_miim_scan_ports_5)

/*******************************************************************************
 * End of 'CMIC_MIIM_SCAN_PORTS_5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_SCAN_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_SCAN_STATUS.
 */
#define READ_CMIC_MIIM_SCAN_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_SCAN_STATUSr_OFFSET,r._cmic_miim_scan_status)
#define WRITE_CMIC_MIIM_SCAN_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_SCAN_STATUSr_OFFSET,r._cmic_miim_scan_status)

/*******************************************************************************
 * End of 'CMIC_MIIM_SCAN_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_TX_PAUSE_CAPABILITY_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_TX_PAUSE_CAPABILITY_0.
 */
#define READ_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_OFFSET,r._cmic_miim_tx_pause_capability_0)
#define WRITE_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_OFFSET,r._cmic_miim_tx_pause_capability_0)

/*******************************************************************************
 * End of 'CMIC_MIIM_TX_PAUSE_CAPABILITY_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_TX_PAUSE_CAPABILITY_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_TX_PAUSE_CAPABILITY_1.
 */
#define READ_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_OFFSET,r._cmic_miim_tx_pause_capability_1)
#define WRITE_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_OFFSET,r._cmic_miim_tx_pause_capability_1)

/*******************************************************************************
 * End of 'CMIC_MIIM_TX_PAUSE_CAPABILITY_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_TX_PAUSE_CAPABILITY_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_TX_PAUSE_CAPABILITY_2.
 */
#define READ_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_OFFSET,r._cmic_miim_tx_pause_capability_2)
#define WRITE_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_OFFSET,r._cmic_miim_tx_pause_capability_2)

/*******************************************************************************
 * End of 'CMIC_MIIM_TX_PAUSE_CAPABILITY_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_TX_PAUSE_CAPABILITY_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_TX_PAUSE_CAPABILITY_3.
 */
#define READ_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_OFFSET,r._cmic_miim_tx_pause_capability_3)
#define WRITE_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_OFFSET,r._cmic_miim_tx_pause_capability_3)

/*******************************************************************************
 * End of 'CMIC_MIIM_TX_PAUSE_CAPABILITY_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_TX_PAUSE_CAPABILITY_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_TX_PAUSE_CAPABILITY_4.
 */
#define READ_CMIC_MIIM_TX_PAUSE_CAPABILITY_4r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_TX_PAUSE_CAPABILITY_4r_OFFSET,r._cmic_miim_tx_pause_capability_4)
#define WRITE_CMIC_MIIM_TX_PAUSE_CAPABILITY_4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_TX_PAUSE_CAPABILITY_4r_OFFSET,r._cmic_miim_tx_pause_capability_4)

/*******************************************************************************
 * End of 'CMIC_MIIM_TX_PAUSE_CAPABILITY_4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_TX_PAUSE_CAPABILITY_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_TX_PAUSE_CAPABILITY_5.
 */
#define READ_CMIC_MIIM_TX_PAUSE_CAPABILITY_5r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_TX_PAUSE_CAPABILITY_5r_OFFSET,r._cmic_miim_tx_pause_capability_5)
#define WRITE_CMIC_MIIM_TX_PAUSE_CAPABILITY_5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_TX_PAUSE_CAPABILITY_5r_OFFSET,r._cmic_miim_tx_pause_capability_5)

/*******************************************************************************
 * End of 'CMIC_MIIM_TX_PAUSE_CAPABILITY_5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0.
 */
#define READ_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_OFFSET,r._cmic_miim_tx_pause_override_control_0)
#define WRITE_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_OFFSET,r._cmic_miim_tx_pause_override_control_0)

/*******************************************************************************
 * End of 'CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1.
 */
#define READ_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_OFFSET,r._cmic_miim_tx_pause_override_control_1)
#define WRITE_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_OFFSET,r._cmic_miim_tx_pause_override_control_1)

/*******************************************************************************
 * End of 'CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2.
 */
#define READ_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_OFFSET,r._cmic_miim_tx_pause_override_control_2)
#define WRITE_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_OFFSET,r._cmic_miim_tx_pause_override_control_2)

/*******************************************************************************
 * End of 'CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3.
 */
#define READ_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_OFFSET,r._cmic_miim_tx_pause_override_control_3)
#define WRITE_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_OFFSET,r._cmic_miim_tx_pause_override_control_3)

/*******************************************************************************
 * End of 'CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4.
 */
#define READ_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r_OFFSET,r._cmic_miim_tx_pause_override_control_4)
#define WRITE_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r_OFFSET,r._cmic_miim_tx_pause_override_control_4)

/*******************************************************************************
 * End of 'CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5.
 */
#define READ_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r_OFFSET,r._cmic_miim_tx_pause_override_control_5)
#define WRITE_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r_OFFSET,r._cmic_miim_tx_pause_override_control_5)

/*******************************************************************************
 * End of 'CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_TX_PAUSE_STATUS_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_TX_PAUSE_STATUS_0.
 */
#define READ_CMIC_MIIM_TX_PAUSE_STATUS_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_TX_PAUSE_STATUS_0r_OFFSET,r._cmic_miim_tx_pause_status_0)
#define WRITE_CMIC_MIIM_TX_PAUSE_STATUS_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_TX_PAUSE_STATUS_0r_OFFSET,r._cmic_miim_tx_pause_status_0)

/*******************************************************************************
 * End of 'CMIC_MIIM_TX_PAUSE_STATUS_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_TX_PAUSE_STATUS_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_TX_PAUSE_STATUS_1.
 */
#define READ_CMIC_MIIM_TX_PAUSE_STATUS_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_TX_PAUSE_STATUS_1r_OFFSET,r._cmic_miim_tx_pause_status_1)
#define WRITE_CMIC_MIIM_TX_PAUSE_STATUS_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_TX_PAUSE_STATUS_1r_OFFSET,r._cmic_miim_tx_pause_status_1)

/*******************************************************************************
 * End of 'CMIC_MIIM_TX_PAUSE_STATUS_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_TX_PAUSE_STATUS_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_TX_PAUSE_STATUS_2.
 */
#define READ_CMIC_MIIM_TX_PAUSE_STATUS_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_TX_PAUSE_STATUS_2r_OFFSET,r._cmic_miim_tx_pause_status_2)
#define WRITE_CMIC_MIIM_TX_PAUSE_STATUS_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_TX_PAUSE_STATUS_2r_OFFSET,r._cmic_miim_tx_pause_status_2)

/*******************************************************************************
 * End of 'CMIC_MIIM_TX_PAUSE_STATUS_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_TX_PAUSE_STATUS_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_TX_PAUSE_STATUS_3.
 */
#define READ_CMIC_MIIM_TX_PAUSE_STATUS_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_TX_PAUSE_STATUS_3r_OFFSET,r._cmic_miim_tx_pause_status_3)
#define WRITE_CMIC_MIIM_TX_PAUSE_STATUS_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_TX_PAUSE_STATUS_3r_OFFSET,r._cmic_miim_tx_pause_status_3)

/*******************************************************************************
 * End of 'CMIC_MIIM_TX_PAUSE_STATUS_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_TX_PAUSE_STATUS_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_TX_PAUSE_STATUS_4.
 */
#define READ_CMIC_MIIM_TX_PAUSE_STATUS_4r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_TX_PAUSE_STATUS_4r_OFFSET,r._cmic_miim_tx_pause_status_4)
#define WRITE_CMIC_MIIM_TX_PAUSE_STATUS_4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_TX_PAUSE_STATUS_4r_OFFSET,r._cmic_miim_tx_pause_status_4)

/*******************************************************************************
 * End of 'CMIC_MIIM_TX_PAUSE_STATUS_4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MIIM_TX_PAUSE_STATUS_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MIIM_TX_PAUSE_STATUS_5.
 */
#define READ_CMIC_MIIM_TX_PAUSE_STATUS_5r(u,r) BCMDRD_DEV_READ32(u,CMIC_MIIM_TX_PAUSE_STATUS_5r_OFFSET,r._cmic_miim_tx_pause_status_5)
#define WRITE_CMIC_MIIM_TX_PAUSE_STATUS_5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MIIM_TX_PAUSE_STATUS_5r_OFFSET,r._cmic_miim_tx_pause_status_5)

/*******************************************************************************
 * End of 'CMIC_MIIM_TX_PAUSE_STATUS_5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MISC_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MISC_CONTROL.
 */
#define READ_CMIC_MISC_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_MISC_CONTROLr_OFFSET,r._cmic_misc_control)
#define WRITE_CMIC_MISC_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MISC_CONTROLr_OFFSET,r._cmic_misc_control)

/*******************************************************************************
 * End of 'CMIC_MISC_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MISC_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MISC_STATUS.
 */
#define READ_CMIC_MISC_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_MISC_STATUSr_OFFSET,r._cmic_misc_status)
#define WRITE_CMIC_MISC_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MISC_STATUSr_OFFSET,r._cmic_misc_status)

/*******************************************************************************
 * End of 'CMIC_MISC_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MMU_COSLC_COUNT_ADDR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MMU_COSLC_COUNT_ADDR.
 */
#define READ_CMIC_MMU_COSLC_COUNT_ADDRr(u,r) BCMDRD_DEV_READ32(u,CMIC_MMU_COSLC_COUNT_ADDRr_OFFSET,r._cmic_mmu_coslc_count_addr)
#define WRITE_CMIC_MMU_COSLC_COUNT_ADDRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MMU_COSLC_COUNT_ADDRr_OFFSET,r._cmic_mmu_coslc_count_addr)

/*******************************************************************************
 * End of 'CMIC_MMU_COSLC_COUNT_ADDRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_MMU_COSLC_COUNT_DATA
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_MMU_COSLC_COUNT_DATA.
 */
#define READ_CMIC_MMU_COSLC_COUNT_DATAr(u,r) BCMDRD_DEV_READ32(u,CMIC_MMU_COSLC_COUNT_DATAr_OFFSET,r._cmic_mmu_coslc_count_data)
#define WRITE_CMIC_MMU_COSLC_COUNT_DATAr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_MMU_COSLC_COUNT_DATAr_OFFSET,r._cmic_mmu_coslc_count_data)

/*******************************************************************************
 * End of 'CMIC_MMU_COSLC_COUNT_DATAr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_OVERRIDE_STRAP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_OVERRIDE_STRAP.
 */
#define READ_CMIC_OVERRIDE_STRAPr(u,r) BCMDRD_DEV_READ32(u,CMIC_OVERRIDE_STRAPr_OFFSET,r._cmic_override_strap)
#define WRITE_CMIC_OVERRIDE_STRAPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_OVERRIDE_STRAPr_OFFSET,r._cmic_override_strap)

/*******************************************************************************
 * End of 'CMIC_OVERRIDE_STRAPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PCIE_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PCIE_CONFIG.
 */
#define READ_CMIC_PCIE_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_PCIE_CONFIGr_OFFSET,r._cmic_pcie_config)
#define WRITE_CMIC_PCIE_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PCIE_CONFIGr_OFFSET,r._cmic_pcie_config)

/*******************************************************************************
 * End of 'CMIC_PCIE_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PCIE_ERROR_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PCIE_ERROR_STATUS.
 */
#define READ_CMIC_PCIE_ERROR_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_PCIE_ERROR_STATUSr_OFFSET,r._cmic_pcie_error_status)
#define WRITE_CMIC_PCIE_ERROR_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PCIE_ERROR_STATUSr_OFFSET,r._cmic_pcie_error_status)

/*******************************************************************************
 * End of 'CMIC_PCIE_ERROR_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PCIE_ERROR_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PCIE_ERROR_STATUS_CLR.
 */
#define READ_CMIC_PCIE_ERROR_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_PCIE_ERROR_STATUS_CLRr_OFFSET,r._cmic_pcie_error_status_clr)
#define WRITE_CMIC_PCIE_ERROR_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PCIE_ERROR_STATUS_CLRr_OFFSET,r._cmic_pcie_error_status_clr)

/*******************************************************************************
 * End of 'CMIC_PCIE_ERROR_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PCIE_USERIF_PURGE_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PCIE_USERIF_PURGE_CONTROL.
 */
#define READ_CMIC_PCIE_USERIF_PURGE_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_PCIE_USERIF_PURGE_CONTROLr_OFFSET,r._cmic_pcie_userif_purge_control)
#define WRITE_CMIC_PCIE_USERIF_PURGE_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PCIE_USERIF_PURGE_CONTROLr_OFFSET,r._cmic_pcie_userif_purge_control)

/*******************************************************************************
 * End of 'CMIC_PCIE_USERIF_PURGE_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PCIE_USERIF_PURGE_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PCIE_USERIF_PURGE_STATUS.
 */
#define READ_CMIC_PCIE_USERIF_PURGE_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_PCIE_USERIF_PURGE_STATUSr_OFFSET,r._cmic_pcie_userif_purge_status)
#define WRITE_CMIC_PCIE_USERIF_PURGE_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PCIE_USERIF_PURGE_STATUSr_OFFSET,r._cmic_pcie_userif_purge_status)

/*******************************************************************************
 * End of 'CMIC_PCIE_USERIF_PURGE_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PCIE_USERIF_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PCIE_USERIF_STATUS.
 */
#define READ_CMIC_PCIE_USERIF_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_PCIE_USERIF_STATUSr_OFFSET,r._cmic_pcie_userif_status)
#define WRITE_CMIC_PCIE_USERIF_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PCIE_USERIF_STATUSr_OFFSET,r._cmic_pcie_userif_status)

/*******************************************************************************
 * End of 'CMIC_PCIE_USERIF_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PCIE_USERIF_STATUS_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PCIE_USERIF_STATUS_CLR.
 */
#define READ_CMIC_PCIE_USERIF_STATUS_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_PCIE_USERIF_STATUS_CLRr_OFFSET,r._cmic_pcie_userif_status_clr)
#define WRITE_CMIC_PCIE_USERIF_STATUS_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PCIE_USERIF_STATUS_CLRr_OFFSET,r._cmic_pcie_userif_status_clr)

/*******************************************************************************
 * End of 'CMIC_PCIE_USERIF_STATUS_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PCIE_USERIF_STATUS_MASK
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PCIE_USERIF_STATUS_MASK.
 */
#define READ_CMIC_PCIE_USERIF_STATUS_MASKr(u,r) BCMDRD_DEV_READ32(u,CMIC_PCIE_USERIF_STATUS_MASKr_OFFSET,r._cmic_pcie_userif_status_mask)
#define WRITE_CMIC_PCIE_USERIF_STATUS_MASKr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PCIE_USERIF_STATUS_MASKr_OFFSET,r._cmic_pcie_userif_status_mask)

/*******************************************************************************
 * End of 'CMIC_PCIE_USERIF_STATUS_MASKr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PCIE_USERIF_TIMEOUT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PCIE_USERIF_TIMEOUT.
 */
#define READ_CMIC_PCIE_USERIF_TIMEOUTr(u,r) BCMDRD_DEV_READ32(u,CMIC_PCIE_USERIF_TIMEOUTr_OFFSET,r._cmic_pcie_userif_timeout)
#define WRITE_CMIC_PCIE_USERIF_TIMEOUTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PCIE_USERIF_TIMEOUTr_OFFSET,r._cmic_pcie_userif_timeout)

/*******************************************************************************
 * End of 'CMIC_PCIE_USERIF_TIMEOUTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_AR_ARB_MI0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_AR_ARB_MI0.
 */
#define READ_CMIC_PIO_IC_AR_ARB_MI0r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_AR_ARB_MI0r_OFFSET,r._cmic_pio_ic_ar_arb_mi0)
#define WRITE_CMIC_PIO_IC_AR_ARB_MI0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_AR_ARB_MI0r_OFFSET,r._cmic_pio_ic_ar_arb_mi0)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_AR_ARB_MI0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_AR_ARB_MI1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_AR_ARB_MI1.
 */
#define READ_CMIC_PIO_IC_AR_ARB_MI1r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_AR_ARB_MI1r_OFFSET,r._cmic_pio_ic_ar_arb_mi1)
#define WRITE_CMIC_PIO_IC_AR_ARB_MI1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_AR_ARB_MI1r_OFFSET,r._cmic_pio_ic_ar_arb_mi1)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_AR_ARB_MI1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_AR_ARB_MI2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_AR_ARB_MI2.
 */
#define READ_CMIC_PIO_IC_AR_ARB_MI2r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_AR_ARB_MI2r_OFFSET,r._cmic_pio_ic_ar_arb_mi2)
#define WRITE_CMIC_PIO_IC_AR_ARB_MI2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_AR_ARB_MI2r_OFFSET,r._cmic_pio_ic_ar_arb_mi2)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_AR_ARB_MI2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_AR_ARB_MI3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_AR_ARB_MI3.
 */
#define READ_CMIC_PIO_IC_AR_ARB_MI3r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_AR_ARB_MI3r_OFFSET,r._cmic_pio_ic_ar_arb_mi3)
#define WRITE_CMIC_PIO_IC_AR_ARB_MI3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_AR_ARB_MI3r_OFFSET,r._cmic_pio_ic_ar_arb_mi3)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_AR_ARB_MI3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_AR_ARB_MI4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_AR_ARB_MI4.
 */
#define READ_CMIC_PIO_IC_AR_ARB_MI4r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_AR_ARB_MI4r_OFFSET,r._cmic_pio_ic_ar_arb_mi4)
#define WRITE_CMIC_PIO_IC_AR_ARB_MI4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_AR_ARB_MI4r_OFFSET,r._cmic_pio_ic_ar_arb_mi4)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_AR_ARB_MI4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_AR_ARB_MI5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_AR_ARB_MI5.
 */
#define READ_CMIC_PIO_IC_AR_ARB_MI5r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_AR_ARB_MI5r_OFFSET,r._cmic_pio_ic_ar_arb_mi5)
#define WRITE_CMIC_PIO_IC_AR_ARB_MI5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_AR_ARB_MI5r_OFFSET,r._cmic_pio_ic_ar_arb_mi5)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_AR_ARB_MI5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_AR_ARB_MI6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_AR_ARB_MI6.
 */
#define READ_CMIC_PIO_IC_AR_ARB_MI6r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_AR_ARB_MI6r_OFFSET,r._cmic_pio_ic_ar_arb_mi6)
#define WRITE_CMIC_PIO_IC_AR_ARB_MI6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_AR_ARB_MI6r_OFFSET,r._cmic_pio_ic_ar_arb_mi6)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_AR_ARB_MI6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_AR_ARB_MI7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_AR_ARB_MI7.
 */
#define READ_CMIC_PIO_IC_AR_ARB_MI7r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_AR_ARB_MI7r_OFFSET,r._cmic_pio_ic_ar_arb_mi7)
#define WRITE_CMIC_PIO_IC_AR_ARB_MI7r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_AR_ARB_MI7r_OFFSET,r._cmic_pio_ic_ar_arb_mi7)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_AR_ARB_MI7r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_AW_ARB_MI0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_AW_ARB_MI0.
 */
#define READ_CMIC_PIO_IC_AW_ARB_MI0r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_AW_ARB_MI0r_OFFSET,r._cmic_pio_ic_aw_arb_mi0)
#define WRITE_CMIC_PIO_IC_AW_ARB_MI0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_AW_ARB_MI0r_OFFSET,r._cmic_pio_ic_aw_arb_mi0)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_AW_ARB_MI0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_AW_ARB_MI1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_AW_ARB_MI1.
 */
#define READ_CMIC_PIO_IC_AW_ARB_MI1r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_AW_ARB_MI1r_OFFSET,r._cmic_pio_ic_aw_arb_mi1)
#define WRITE_CMIC_PIO_IC_AW_ARB_MI1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_AW_ARB_MI1r_OFFSET,r._cmic_pio_ic_aw_arb_mi1)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_AW_ARB_MI1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_AW_ARB_MI2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_AW_ARB_MI2.
 */
#define READ_CMIC_PIO_IC_AW_ARB_MI2r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_AW_ARB_MI2r_OFFSET,r._cmic_pio_ic_aw_arb_mi2)
#define WRITE_CMIC_PIO_IC_AW_ARB_MI2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_AW_ARB_MI2r_OFFSET,r._cmic_pio_ic_aw_arb_mi2)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_AW_ARB_MI2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_AW_ARB_MI3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_AW_ARB_MI3.
 */
#define READ_CMIC_PIO_IC_AW_ARB_MI3r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_AW_ARB_MI3r_OFFSET,r._cmic_pio_ic_aw_arb_mi3)
#define WRITE_CMIC_PIO_IC_AW_ARB_MI3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_AW_ARB_MI3r_OFFSET,r._cmic_pio_ic_aw_arb_mi3)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_AW_ARB_MI3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_AW_ARB_MI4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_AW_ARB_MI4.
 */
#define READ_CMIC_PIO_IC_AW_ARB_MI4r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_AW_ARB_MI4r_OFFSET,r._cmic_pio_ic_aw_arb_mi4)
#define WRITE_CMIC_PIO_IC_AW_ARB_MI4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_AW_ARB_MI4r_OFFSET,r._cmic_pio_ic_aw_arb_mi4)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_AW_ARB_MI4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_AW_ARB_MI5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_AW_ARB_MI5.
 */
#define READ_CMIC_PIO_IC_AW_ARB_MI5r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_AW_ARB_MI5r_OFFSET,r._cmic_pio_ic_aw_arb_mi5)
#define WRITE_CMIC_PIO_IC_AW_ARB_MI5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_AW_ARB_MI5r_OFFSET,r._cmic_pio_ic_aw_arb_mi5)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_AW_ARB_MI5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_AW_ARB_MI6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_AW_ARB_MI6.
 */
#define READ_CMIC_PIO_IC_AW_ARB_MI6r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_AW_ARB_MI6r_OFFSET,r._cmic_pio_ic_aw_arb_mi6)
#define WRITE_CMIC_PIO_IC_AW_ARB_MI6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_AW_ARB_MI6r_OFFSET,r._cmic_pio_ic_aw_arb_mi6)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_AW_ARB_MI6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_AW_ARB_MI7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_AW_ARB_MI7.
 */
#define READ_CMIC_PIO_IC_AW_ARB_MI7r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_AW_ARB_MI7r_OFFSET,r._cmic_pio_ic_aw_arb_mi7)
#define WRITE_CMIC_PIO_IC_AW_ARB_MI7r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_AW_ARB_MI7r_OFFSET,r._cmic_pio_ic_aw_arb_mi7)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_AW_ARB_MI7r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_CFG_REG_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_CFG_REG_0.
 */
#define READ_CMIC_PIO_IC_CFG_REG_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_CFG_REG_0r_OFFSET,r._cmic_pio_ic_cfg_reg_0)
#define WRITE_CMIC_PIO_IC_CFG_REG_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_CFG_REG_0r_OFFSET,r._cmic_pio_ic_cfg_reg_0)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_CFG_REG_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_CFG_REG_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_CFG_REG_1.
 */
#define READ_CMIC_PIO_IC_CFG_REG_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_CFG_REG_1r_OFFSET,r._cmic_pio_ic_cfg_reg_1)
#define WRITE_CMIC_PIO_IC_CFG_REG_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_CFG_REG_1r_OFFSET,r._cmic_pio_ic_cfg_reg_1)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_CFG_REG_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_CFG_REG_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_CFG_REG_2.
 */
#define READ_CMIC_PIO_IC_CFG_REG_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_CFG_REG_2r_OFFSET,r._cmic_pio_ic_cfg_reg_2)
#define WRITE_CMIC_PIO_IC_CFG_REG_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_CFG_REG_2r_OFFSET,r._cmic_pio_ic_cfg_reg_2)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_CFG_REG_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_ID_REG_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_ID_REG_0.
 */
#define READ_CMIC_PIO_IC_ID_REG_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_ID_REG_0r_OFFSET,r._cmic_pio_ic_id_reg_0)
#define WRITE_CMIC_PIO_IC_ID_REG_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_ID_REG_0r_OFFSET,r._cmic_pio_ic_id_reg_0)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_ID_REG_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_ID_REG_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_ID_REG_1.
 */
#define READ_CMIC_PIO_IC_ID_REG_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_ID_REG_1r_OFFSET,r._cmic_pio_ic_id_reg_1)
#define WRITE_CMIC_PIO_IC_ID_REG_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_ID_REG_1r_OFFSET,r._cmic_pio_ic_id_reg_1)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_ID_REG_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_ID_REG_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_ID_REG_2.
 */
#define READ_CMIC_PIO_IC_ID_REG_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_ID_REG_2r_OFFSET,r._cmic_pio_ic_id_reg_2)
#define WRITE_CMIC_PIO_IC_ID_REG_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_ID_REG_2r_OFFSET,r._cmic_pio_ic_id_reg_2)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_ID_REG_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_ID_REG_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_ID_REG_3.
 */
#define READ_CMIC_PIO_IC_ID_REG_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_ID_REG_3r_OFFSET,r._cmic_pio_ic_id_reg_3)
#define WRITE_CMIC_PIO_IC_ID_REG_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_ID_REG_3r_OFFSET,r._cmic_pio_ic_id_reg_3)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_ID_REG_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_PER_REG_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_PER_REG_0.
 */
#define READ_CMIC_PIO_IC_PER_REG_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_PER_REG_0r_OFFSET,r._cmic_pio_ic_per_reg_0)
#define WRITE_CMIC_PIO_IC_PER_REG_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_PER_REG_0r_OFFSET,r._cmic_pio_ic_per_reg_0)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_PER_REG_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_PER_REG_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_PER_REG_1.
 */
#define READ_CMIC_PIO_IC_PER_REG_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_PER_REG_1r_OFFSET,r._cmic_pio_ic_per_reg_1)
#define WRITE_CMIC_PIO_IC_PER_REG_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_PER_REG_1r_OFFSET,r._cmic_pio_ic_per_reg_1)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_PER_REG_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_PER_REG_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_PER_REG_2.
 */
#define READ_CMIC_PIO_IC_PER_REG_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_PER_REG_2r_OFFSET,r._cmic_pio_ic_per_reg_2)
#define WRITE_CMIC_PIO_IC_PER_REG_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_PER_REG_2r_OFFSET,r._cmic_pio_ic_per_reg_2)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_PER_REG_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_IC_PER_REG_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_IC_PER_REG_3.
 */
#define READ_CMIC_PIO_IC_PER_REG_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_IC_PER_REG_3r_OFFSET,r._cmic_pio_ic_per_reg_3)
#define WRITE_CMIC_PIO_IC_PER_REG_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_IC_PER_REG_3r_OFFSET,r._cmic_pio_ic_per_reg_3)

/*******************************************************************************
 * End of 'CMIC_PIO_IC_PER_REG_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PIO_MCS_ACCESS_PAGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PIO_MCS_ACCESS_PAGE.
 */
#define READ_CMIC_PIO_MCS_ACCESS_PAGEr(u,r) BCMDRD_DEV_READ32(u,CMIC_PIO_MCS_ACCESS_PAGEr_OFFSET,r._cmic_pio_mcs_access_page)
#define WRITE_CMIC_PIO_MCS_ACCESS_PAGEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PIO_MCS_ACCESS_PAGEr_OFFSET,r._cmic_pio_mcs_access_page)

/*******************************************************************************
 * End of 'CMIC_PIO_MCS_ACCESS_PAGEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_COS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_COS.
 */
#define READ_CMIC_PKT_COSr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_PKT_COSr_OFFSET+(4*(i)),r._cmic_pkt_cos)
#define WRITE_CMIC_PKT_COSr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_COSr_OFFSET+(4*(i)),r._cmic_pkt_cos)

/*******************************************************************************
 * End of 'CMIC_PKT_COSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_COS_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_COS_0.
 */
#define READ_CMIC_PKT_COS_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_COS_0r_OFFSET,r._cmic_pkt_cos_0)
#define WRITE_CMIC_PKT_COS_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_COS_0r_OFFSET,r._cmic_pkt_cos_0)

/*******************************************************************************
 * End of 'CMIC_PKT_COS_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_COS_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_COS_1.
 */
#define READ_CMIC_PKT_COS_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_COS_1r_OFFSET,r._cmic_pkt_cos_1)
#define WRITE_CMIC_PKT_COS_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_COS_1r_OFFSET,r._cmic_pkt_cos_1)

/*******************************************************************************
 * End of 'CMIC_PKT_COS_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_COS_QUEUES_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_COS_QUEUES_HI.
 */
#define READ_CMIC_PKT_COS_QUEUES_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_COS_QUEUES_HIr_OFFSET,r._cmic_pkt_cos_queues_hi)
#define WRITE_CMIC_PKT_COS_QUEUES_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_COS_QUEUES_HIr_OFFSET,r._cmic_pkt_cos_queues_hi)

/*******************************************************************************
 * End of 'CMIC_PKT_COS_QUEUES_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_COS_QUEUES_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_COS_QUEUES_LO.
 */
#define READ_CMIC_PKT_COS_QUEUES_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_COS_QUEUES_LOr_OFFSET,r._cmic_pkt_cos_queues_lo)
#define WRITE_CMIC_PKT_COS_QUEUES_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_COS_QUEUES_LOr_OFFSET,r._cmic_pkt_cos_queues_lo)

/*******************************************************************************
 * End of 'CMIC_PKT_COS_QUEUES_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_COUNT_FROMCPU
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_COUNT_FROMCPU.
 */
#define READ_CMIC_PKT_COUNT_FROMCPUr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_COUNT_FROMCPUr_OFFSET,r._cmic_pkt_count_fromcpu)
#define WRITE_CMIC_PKT_COUNT_FROMCPUr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_COUNT_FROMCPUr_OFFSET,r._cmic_pkt_count_fromcpu)

/*******************************************************************************
 * End of 'CMIC_PKT_COUNT_FROMCPUr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_COUNT_FROMCPU_MH
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_COUNT_FROMCPU_MH.
 */
#define READ_CMIC_PKT_COUNT_FROMCPU_MHr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_COUNT_FROMCPU_MHr_OFFSET,r._cmic_pkt_count_fromcpu_mh)
#define WRITE_CMIC_PKT_COUNT_FROMCPU_MHr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_COUNT_FROMCPU_MHr_OFFSET,r._cmic_pkt_count_fromcpu_mh)

/*******************************************************************************
 * End of 'CMIC_PKT_COUNT_FROMCPU_MHr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_COUNT_INTR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_COUNT_INTR.
 */
#define READ_CMIC_PKT_COUNT_INTRr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_COUNT_INTRr_OFFSET,r._cmic_pkt_count_intr)
#define WRITE_CMIC_PKT_COUNT_INTRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_COUNT_INTRr_OFFSET,r._cmic_pkt_count_intr)

/*******************************************************************************
 * End of 'CMIC_PKT_COUNT_INTRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_COUNT_PIO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_COUNT_PIO.
 */
#define READ_CMIC_PKT_COUNT_PIOr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_COUNT_PIOr_OFFSET,r._cmic_pkt_count_pio)
#define WRITE_CMIC_PKT_COUNT_PIOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_COUNT_PIOr_OFFSET,r._cmic_pkt_count_pio)

/*******************************************************************************
 * End of 'CMIC_PKT_COUNT_PIOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_COUNT_PIO_REPLY
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_COUNT_PIO_REPLY.
 */
#define READ_CMIC_PKT_COUNT_PIO_REPLYr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_COUNT_PIO_REPLYr_OFFSET,r._cmic_pkt_count_pio_reply)
#define WRITE_CMIC_PKT_COUNT_PIO_REPLYr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_COUNT_PIO_REPLYr_OFFSET,r._cmic_pkt_count_pio_reply)

/*******************************************************************************
 * End of 'CMIC_PKT_COUNT_PIO_REPLYr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_COUNT_SCHAN
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_COUNT_SCHAN.
 */
#define READ_CMIC_PKT_COUNT_SCHANr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_COUNT_SCHANr_OFFSET,r._cmic_pkt_count_schan)
#define WRITE_CMIC_PKT_COUNT_SCHANr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_COUNT_SCHANr_OFFSET,r._cmic_pkt_count_schan)

/*******************************************************************************
 * End of 'CMIC_PKT_COUNT_SCHANr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_COUNT_SCHAN_REP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_COUNT_SCHAN_REP.
 */
#define READ_CMIC_PKT_COUNT_SCHAN_REPr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_COUNT_SCHAN_REPr_OFFSET,r._cmic_pkt_count_schan_rep)
#define WRITE_CMIC_PKT_COUNT_SCHAN_REPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_COUNT_SCHAN_REPr_OFFSET,r._cmic_pkt_count_schan_rep)

/*******************************************************************************
 * End of 'CMIC_PKT_COUNT_SCHAN_REPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_COUNT_TOCPUD
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_COUNT_TOCPUD.
 */
#define READ_CMIC_PKT_COUNT_TOCPUDr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_COUNT_TOCPUDr_OFFSET,r._cmic_pkt_count_tocpud)
#define WRITE_CMIC_PKT_COUNT_TOCPUDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_COUNT_TOCPUDr_OFFSET,r._cmic_pkt_count_tocpud)

/*******************************************************************************
 * End of 'CMIC_PKT_COUNT_TOCPUDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_COUNT_TOCPUDM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_COUNT_TOCPUDM.
 */
#define READ_CMIC_PKT_COUNT_TOCPUDMr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_COUNT_TOCPUDMr_OFFSET,r._cmic_pkt_count_tocpudm)
#define WRITE_CMIC_PKT_COUNT_TOCPUDMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_COUNT_TOCPUDMr_OFFSET,r._cmic_pkt_count_tocpudm)

/*******************************************************************************
 * End of 'CMIC_PKT_COUNT_TOCPUDMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_COUNT_TOCPUE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_COUNT_TOCPUE.
 */
#define READ_CMIC_PKT_COUNT_TOCPUEr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_COUNT_TOCPUEr_OFFSET,r._cmic_pkt_count_tocpue)
#define WRITE_CMIC_PKT_COUNT_TOCPUEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_COUNT_TOCPUEr_OFFSET,r._cmic_pkt_count_tocpue)

/*******************************************************************************
 * End of 'CMIC_PKT_COUNT_TOCPUEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_COUNT_TOCPUEM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_COUNT_TOCPUEM.
 */
#define READ_CMIC_PKT_COUNT_TOCPUEMr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_COUNT_TOCPUEMr_OFFSET,r._cmic_pkt_count_tocpuem)
#define WRITE_CMIC_PKT_COUNT_TOCPUEMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_COUNT_TOCPUEMr_OFFSET,r._cmic_pkt_count_tocpuem)

/*******************************************************************************
 * End of 'CMIC_PKT_COUNT_TOCPUEMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_CTRL.
 */
#define READ_CMIC_PKT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_CTRLr_OFFSET,r._cmic_pkt_ctrl)
#define WRITE_CMIC_PKT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_CTRLr_OFFSET,r._cmic_pkt_ctrl)

/*******************************************************************************
 * End of 'CMIC_PKT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_ETHER_SIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_ETHER_SIG.
 */
#define READ_CMIC_PKT_ETHER_SIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_ETHER_SIGr_OFFSET,r._cmic_pkt_ether_sig)
#define WRITE_CMIC_PKT_ETHER_SIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_ETHER_SIGr_OFFSET,r._cmic_pkt_ether_sig)

/*******************************************************************************
 * End of 'CMIC_PKT_ETHER_SIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_LMAC0_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_LMAC0_HI.
 */
#define READ_CMIC_PKT_LMAC0_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_LMAC0_HIr_OFFSET,r._cmic_pkt_lmac0_hi)
#define WRITE_CMIC_PKT_LMAC0_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_LMAC0_HIr_OFFSET,r._cmic_pkt_lmac0_hi)

/*******************************************************************************
 * End of 'CMIC_PKT_LMAC0_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_LMAC0_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_LMAC0_LO.
 */
#define READ_CMIC_PKT_LMAC0_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_LMAC0_LOr_OFFSET,r._cmic_pkt_lmac0_lo)
#define WRITE_CMIC_PKT_LMAC0_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_LMAC0_LOr_OFFSET,r._cmic_pkt_lmac0_lo)

/*******************************************************************************
 * End of 'CMIC_PKT_LMAC0_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_LMAC1_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_LMAC1_HI.
 */
#define READ_CMIC_PKT_LMAC1_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_LMAC1_HIr_OFFSET,r._cmic_pkt_lmac1_hi)
#define WRITE_CMIC_PKT_LMAC1_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_LMAC1_HIr_OFFSET,r._cmic_pkt_lmac1_hi)

/*******************************************************************************
 * End of 'CMIC_PKT_LMAC1_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_LMAC1_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_LMAC1_LO.
 */
#define READ_CMIC_PKT_LMAC1_LOr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_LMAC1_LOr_OFFSET,r._cmic_pkt_lmac1_lo)
#define WRITE_CMIC_PKT_LMAC1_LOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_LMAC1_LOr_OFFSET,r._cmic_pkt_lmac1_lo)

/*******************************************************************************
 * End of 'CMIC_PKT_LMAC1_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_LMAC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_LMAC_HI.
 */
#define READ_CMIC_PKT_LMAC_HIr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_PKT_LMAC_HIr_OFFSET+(4*(i)*2),r._cmic_pkt_lmac_hi)
#define WRITE_CMIC_PKT_LMAC_HIr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_LMAC_HIr_OFFSET+(4*(i)*2),r._cmic_pkt_lmac_hi)

/*******************************************************************************
 * End of 'CMIC_PKT_LMAC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_LMAC_LO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_LMAC_LO.
 */
#define READ_CMIC_PKT_LMAC_LOr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_PKT_LMAC_LOr_OFFSET+(4*(i)*2),r._cmic_pkt_lmac_lo)
#define WRITE_CMIC_PKT_LMAC_LOr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_LMAC_LOr_OFFSET+(4*(i)*2),r._cmic_pkt_lmac_lo)

/*******************************************************************************
 * End of 'CMIC_PKT_LMAC_LOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PORTS_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PORTS_0.
 */
#define READ_CMIC_PKT_PORTS_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PORTS_0r_OFFSET,r._cmic_pkt_ports_0)
#define WRITE_CMIC_PKT_PORTS_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PORTS_0r_OFFSET,r._cmic_pkt_ports_0)

/*******************************************************************************
 * End of 'CMIC_PKT_PORTS_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PORTS_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PORTS_1.
 */
#define READ_CMIC_PKT_PORTS_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PORTS_1r_OFFSET,r._cmic_pkt_ports_1)
#define WRITE_CMIC_PKT_PORTS_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PORTS_1r_OFFSET,r._cmic_pkt_ports_1)

/*******************************************************************************
 * End of 'CMIC_PKT_PORTS_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PORTS_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PORTS_2.
 */
#define READ_CMIC_PKT_PORTS_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PORTS_2r_OFFSET,r._cmic_pkt_ports_2)
#define WRITE_CMIC_PKT_PORTS_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PORTS_2r_OFFSET,r._cmic_pkt_ports_2)

/*******************************************************************************
 * End of 'CMIC_PKT_PORTS_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PORTS_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PORTS_3.
 */
#define READ_CMIC_PKT_PORTS_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PORTS_3r_OFFSET,r._cmic_pkt_ports_3)
#define WRITE_CMIC_PKT_PORTS_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PORTS_3r_OFFSET,r._cmic_pkt_ports_3)

/*******************************************************************************
 * End of 'CMIC_PKT_PORTS_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PORTS_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PORTS_4.
 */
#define READ_CMIC_PKT_PORTS_4r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PORTS_4r_OFFSET,r._cmic_pkt_ports_4)
#define WRITE_CMIC_PKT_PORTS_4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PORTS_4r_OFFSET,r._cmic_pkt_ports_4)

/*******************************************************************************
 * End of 'CMIC_PKT_PORTS_4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PORTS_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PORTS_5.
 */
#define READ_CMIC_PKT_PORTS_5r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PORTS_5r_OFFSET,r._cmic_pkt_ports_5)
#define WRITE_CMIC_PKT_PORTS_5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PORTS_5r_OFFSET,r._cmic_pkt_ports_5)

/*******************************************************************************
 * End of 'CMIC_PKT_PORTS_5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PORTS_6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PORTS_6.
 */
#define READ_CMIC_PKT_PORTS_6r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PORTS_6r_OFFSET,r._cmic_pkt_ports_6)
#define WRITE_CMIC_PKT_PORTS_6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PORTS_6r_OFFSET,r._cmic_pkt_ports_6)

/*******************************************************************************
 * End of 'CMIC_PKT_PORTS_6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PORTS_7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PORTS_7.
 */
#define READ_CMIC_PKT_PORTS_7r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PORTS_7r_OFFSET,r._cmic_pkt_ports_7)
#define WRITE_CMIC_PKT_PORTS_7r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PORTS_7r_OFFSET,r._cmic_pkt_ports_7)

/*******************************************************************************
 * End of 'CMIC_PKT_PORTS_7r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRYr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRYr_OFFSET+(4*(i)),r._cmic_pkt_pri_map_table_entry)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRYr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRYr_OFFSET+(4*(i)),r._cmic_pkt_pri_map_table_entry)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRYr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_0.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_OFFSET,r._cmic_pkt_pri_map_table_entry_0)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_OFFSET,r._cmic_pkt_pri_map_table_entry_0)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_1.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_OFFSET,r._cmic_pkt_pri_map_table_entry_1)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_OFFSET,r._cmic_pkt_pri_map_table_entry_1)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_10
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_10.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_OFFSET,r._cmic_pkt_pri_map_table_entry_10)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_OFFSET,r._cmic_pkt_pri_map_table_entry_10)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_11
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_11.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_OFFSET,r._cmic_pkt_pri_map_table_entry_11)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_OFFSET,r._cmic_pkt_pri_map_table_entry_11)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_12
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_12.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_OFFSET,r._cmic_pkt_pri_map_table_entry_12)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_OFFSET,r._cmic_pkt_pri_map_table_entry_12)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_13
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_13.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_OFFSET,r._cmic_pkt_pri_map_table_entry_13)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_OFFSET,r._cmic_pkt_pri_map_table_entry_13)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_14
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_14.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_OFFSET,r._cmic_pkt_pri_map_table_entry_14)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_OFFSET,r._cmic_pkt_pri_map_table_entry_14)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_15
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_15.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_OFFSET,r._cmic_pkt_pri_map_table_entry_15)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_OFFSET,r._cmic_pkt_pri_map_table_entry_15)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_16
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_16.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_OFFSET,r._cmic_pkt_pri_map_table_entry_16)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_OFFSET,r._cmic_pkt_pri_map_table_entry_16)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_17
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_17.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_OFFSET,r._cmic_pkt_pri_map_table_entry_17)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_OFFSET,r._cmic_pkt_pri_map_table_entry_17)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_18
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_18.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_OFFSET,r._cmic_pkt_pri_map_table_entry_18)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_OFFSET,r._cmic_pkt_pri_map_table_entry_18)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_19
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_19.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_OFFSET,r._cmic_pkt_pri_map_table_entry_19)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_OFFSET,r._cmic_pkt_pri_map_table_entry_19)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_2.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_OFFSET,r._cmic_pkt_pri_map_table_entry_2)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_OFFSET,r._cmic_pkt_pri_map_table_entry_2)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_20
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_20.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_OFFSET,r._cmic_pkt_pri_map_table_entry_20)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_OFFSET,r._cmic_pkt_pri_map_table_entry_20)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_21
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_21.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_OFFSET,r._cmic_pkt_pri_map_table_entry_21)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_OFFSET,r._cmic_pkt_pri_map_table_entry_21)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_22
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_22.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_OFFSET,r._cmic_pkt_pri_map_table_entry_22)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_OFFSET,r._cmic_pkt_pri_map_table_entry_22)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_23
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_23.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_OFFSET,r._cmic_pkt_pri_map_table_entry_23)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_OFFSET,r._cmic_pkt_pri_map_table_entry_23)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_24
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_24.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_OFFSET,r._cmic_pkt_pri_map_table_entry_24)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_OFFSET,r._cmic_pkt_pri_map_table_entry_24)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_25
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_25.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_OFFSET,r._cmic_pkt_pri_map_table_entry_25)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_OFFSET,r._cmic_pkt_pri_map_table_entry_25)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_26
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_26.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_OFFSET,r._cmic_pkt_pri_map_table_entry_26)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_OFFSET,r._cmic_pkt_pri_map_table_entry_26)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_27
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_27.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_OFFSET,r._cmic_pkt_pri_map_table_entry_27)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_OFFSET,r._cmic_pkt_pri_map_table_entry_27)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_28
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_28.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_OFFSET,r._cmic_pkt_pri_map_table_entry_28)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_OFFSET,r._cmic_pkt_pri_map_table_entry_28)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_29
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_29.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_OFFSET,r._cmic_pkt_pri_map_table_entry_29)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_OFFSET,r._cmic_pkt_pri_map_table_entry_29)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_3.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_OFFSET,r._cmic_pkt_pri_map_table_entry_3)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_OFFSET,r._cmic_pkt_pri_map_table_entry_3)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_30
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_30.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_OFFSET,r._cmic_pkt_pri_map_table_entry_30)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_OFFSET,r._cmic_pkt_pri_map_table_entry_30)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_31
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_31.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_OFFSET,r._cmic_pkt_pri_map_table_entry_31)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_OFFSET,r._cmic_pkt_pri_map_table_entry_31)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_32.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_OFFSET,r._cmic_pkt_pri_map_table_entry_32)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_OFFSET,r._cmic_pkt_pri_map_table_entry_32)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_33
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_33.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_OFFSET,r._cmic_pkt_pri_map_table_entry_33)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_OFFSET,r._cmic_pkt_pri_map_table_entry_33)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_34
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_34.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_OFFSET,r._cmic_pkt_pri_map_table_entry_34)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_OFFSET,r._cmic_pkt_pri_map_table_entry_34)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_35
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_35.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_OFFSET,r._cmic_pkt_pri_map_table_entry_35)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_OFFSET,r._cmic_pkt_pri_map_table_entry_35)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_36
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_36.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_OFFSET,r._cmic_pkt_pri_map_table_entry_36)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_OFFSET,r._cmic_pkt_pri_map_table_entry_36)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_37
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_37.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_OFFSET,r._cmic_pkt_pri_map_table_entry_37)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_OFFSET,r._cmic_pkt_pri_map_table_entry_37)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_38
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_38.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_OFFSET,r._cmic_pkt_pri_map_table_entry_38)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_OFFSET,r._cmic_pkt_pri_map_table_entry_38)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_39
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_39.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_OFFSET,r._cmic_pkt_pri_map_table_entry_39)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_OFFSET,r._cmic_pkt_pri_map_table_entry_39)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_4.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_OFFSET,r._cmic_pkt_pri_map_table_entry_4)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_OFFSET,r._cmic_pkt_pri_map_table_entry_4)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_40
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_40.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_OFFSET,r._cmic_pkt_pri_map_table_entry_40)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_OFFSET,r._cmic_pkt_pri_map_table_entry_40)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_41
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_41.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_OFFSET,r._cmic_pkt_pri_map_table_entry_41)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_OFFSET,r._cmic_pkt_pri_map_table_entry_41)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_42
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_42.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_OFFSET,r._cmic_pkt_pri_map_table_entry_42)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_OFFSET,r._cmic_pkt_pri_map_table_entry_42)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_43
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_43.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_OFFSET,r._cmic_pkt_pri_map_table_entry_43)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_OFFSET,r._cmic_pkt_pri_map_table_entry_43)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_44
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_44.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_OFFSET,r._cmic_pkt_pri_map_table_entry_44)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_OFFSET,r._cmic_pkt_pri_map_table_entry_44)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_45
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_45.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_OFFSET,r._cmic_pkt_pri_map_table_entry_45)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_OFFSET,r._cmic_pkt_pri_map_table_entry_45)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_46
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_46.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_OFFSET,r._cmic_pkt_pri_map_table_entry_46)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_OFFSET,r._cmic_pkt_pri_map_table_entry_46)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_47
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_47.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_OFFSET,r._cmic_pkt_pri_map_table_entry_47)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_OFFSET,r._cmic_pkt_pri_map_table_entry_47)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_48
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_48.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_OFFSET,r._cmic_pkt_pri_map_table_entry_48)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_OFFSET,r._cmic_pkt_pri_map_table_entry_48)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_49
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_49.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_OFFSET,r._cmic_pkt_pri_map_table_entry_49)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_OFFSET,r._cmic_pkt_pri_map_table_entry_49)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_5.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_OFFSET,r._cmic_pkt_pri_map_table_entry_5)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_OFFSET,r._cmic_pkt_pri_map_table_entry_5)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_50
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_50.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_OFFSET,r._cmic_pkt_pri_map_table_entry_50)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_OFFSET,r._cmic_pkt_pri_map_table_entry_50)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_51
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_51.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_OFFSET,r._cmic_pkt_pri_map_table_entry_51)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_OFFSET,r._cmic_pkt_pri_map_table_entry_51)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_52
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_52.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_OFFSET,r._cmic_pkt_pri_map_table_entry_52)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_OFFSET,r._cmic_pkt_pri_map_table_entry_52)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_53
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_53.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_OFFSET,r._cmic_pkt_pri_map_table_entry_53)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_OFFSET,r._cmic_pkt_pri_map_table_entry_53)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_54
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_54.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_OFFSET,r._cmic_pkt_pri_map_table_entry_54)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_OFFSET,r._cmic_pkt_pri_map_table_entry_54)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_55
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_55.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_OFFSET,r._cmic_pkt_pri_map_table_entry_55)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_OFFSET,r._cmic_pkt_pri_map_table_entry_55)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_56
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_56.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_OFFSET,r._cmic_pkt_pri_map_table_entry_56)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_OFFSET,r._cmic_pkt_pri_map_table_entry_56)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_57
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_57.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_OFFSET,r._cmic_pkt_pri_map_table_entry_57)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_OFFSET,r._cmic_pkt_pri_map_table_entry_57)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_58
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_58.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_OFFSET,r._cmic_pkt_pri_map_table_entry_58)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_OFFSET,r._cmic_pkt_pri_map_table_entry_58)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_59
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_59.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_OFFSET,r._cmic_pkt_pri_map_table_entry_59)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_OFFSET,r._cmic_pkt_pri_map_table_entry_59)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_6.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_OFFSET,r._cmic_pkt_pri_map_table_entry_6)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_OFFSET,r._cmic_pkt_pri_map_table_entry_6)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_60
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_60.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_OFFSET,r._cmic_pkt_pri_map_table_entry_60)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_OFFSET,r._cmic_pkt_pri_map_table_entry_60)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_61
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_61.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_OFFSET,r._cmic_pkt_pri_map_table_entry_61)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_OFFSET,r._cmic_pkt_pri_map_table_entry_61)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_62
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_62.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_OFFSET,r._cmic_pkt_pri_map_table_entry_62)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_OFFSET,r._cmic_pkt_pri_map_table_entry_62)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_63
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_63.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_OFFSET,r._cmic_pkt_pri_map_table_entry_63)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_OFFSET,r._cmic_pkt_pri_map_table_entry_63)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_7.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_OFFSET,r._cmic_pkt_pri_map_table_entry_7)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_OFFSET,r._cmic_pkt_pri_map_table_entry_7)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_8
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_8.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_OFFSET,r._cmic_pkt_pri_map_table_entry_8)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_OFFSET,r._cmic_pkt_pri_map_table_entry_8)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_PRI_MAP_TABLE_ENTRY_9
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_PRI_MAP_TABLE_ENTRY_9.
 */
#define READ_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_OFFSET,r._cmic_pkt_pri_map_table_entry_9)
#define WRITE_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_OFFSET,r._cmic_pkt_pri_map_table_entry_9)

/*******************************************************************************
 * End of 'CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_REASON_0_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_REASON_0_TYPE.
 */
#define READ_CMIC_PKT_REASON_0_TYPEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_PKT_REASON_0_TYPEr_OFFSET+(4*(i)),r._cmic_pkt_reason_0_type)
#define WRITE_CMIC_PKT_REASON_0_TYPEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_REASON_0_TYPEr_OFFSET+(4*(i)),r._cmic_pkt_reason_0_type)

/*******************************************************************************
 * End of 'CMIC_PKT_REASON_0_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_REASON_1_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_REASON_1_TYPE.
 */
#define READ_CMIC_PKT_REASON_1_TYPEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_PKT_REASON_1_TYPEr_OFFSET+(4*(i)),r._cmic_pkt_reason_1_type)
#define WRITE_CMIC_PKT_REASON_1_TYPEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_REASON_1_TYPEr_OFFSET+(4*(i)),r._cmic_pkt_reason_1_type)

/*******************************************************************************
 * End of 'CMIC_PKT_REASON_1_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_REASON_2_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_REASON_2_TYPE.
 */
#define READ_CMIC_PKT_REASON_2_TYPEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_PKT_REASON_2_TYPEr_OFFSET+(4*(i)),r._cmic_pkt_reason_2_type)
#define WRITE_CMIC_PKT_REASON_2_TYPEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_REASON_2_TYPEr_OFFSET+(4*(i)),r._cmic_pkt_reason_2_type)

/*******************************************************************************
 * End of 'CMIC_PKT_REASON_2_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_REASON_DIRECT_0_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_REASON_DIRECT_0_TYPE.
 */
#define READ_CMIC_PKT_REASON_DIRECT_0_TYPEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_PKT_REASON_DIRECT_0_TYPEr_OFFSET+(4*(i)),r._cmic_pkt_reason_direct_0_type)
#define WRITE_CMIC_PKT_REASON_DIRECT_0_TYPEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_REASON_DIRECT_0_TYPEr_OFFSET+(4*(i)),r._cmic_pkt_reason_direct_0_type)

/*******************************************************************************
 * End of 'CMIC_PKT_REASON_DIRECT_0_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_REASON_DIRECT_1_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_REASON_DIRECT_1_TYPE.
 */
#define READ_CMIC_PKT_REASON_DIRECT_1_TYPEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_PKT_REASON_DIRECT_1_TYPEr_OFFSET+(4*(i)),r._cmic_pkt_reason_direct_1_type)
#define WRITE_CMIC_PKT_REASON_DIRECT_1_TYPEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_REASON_DIRECT_1_TYPEr_OFFSET+(4*(i)),r._cmic_pkt_reason_direct_1_type)

/*******************************************************************************
 * End of 'CMIC_PKT_REASON_DIRECT_1_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_REASON_DIRECT_2_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_REASON_DIRECT_2_TYPE.
 */
#define READ_CMIC_PKT_REASON_DIRECT_2_TYPEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_PKT_REASON_DIRECT_2_TYPEr_OFFSET+(4*(i)),r._cmic_pkt_reason_direct_2_type)
#define WRITE_CMIC_PKT_REASON_DIRECT_2_TYPEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_REASON_DIRECT_2_TYPEr_OFFSET+(4*(i)),r._cmic_pkt_reason_direct_2_type)

/*******************************************************************************
 * End of 'CMIC_PKT_REASON_DIRECT_2_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_REASON_MINI_0_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_REASON_MINI_0_TYPE.
 */
#define READ_CMIC_PKT_REASON_MINI_0_TYPEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_PKT_REASON_MINI_0_TYPEr_OFFSET+(4*(i)),r._cmic_pkt_reason_mini_0_type)
#define WRITE_CMIC_PKT_REASON_MINI_0_TYPEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_REASON_MINI_0_TYPEr_OFFSET+(4*(i)),r._cmic_pkt_reason_mini_0_type)

/*******************************************************************************
 * End of 'CMIC_PKT_REASON_MINI_0_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_REASON_MINI_1_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_REASON_MINI_1_TYPE.
 */
#define READ_CMIC_PKT_REASON_MINI_1_TYPEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_PKT_REASON_MINI_1_TYPEr_OFFSET+(4*(i)),r._cmic_pkt_reason_mini_1_type)
#define WRITE_CMIC_PKT_REASON_MINI_1_TYPEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_REASON_MINI_1_TYPEr_OFFSET+(4*(i)),r._cmic_pkt_reason_mini_1_type)

/*******************************************************************************
 * End of 'CMIC_PKT_REASON_MINI_1_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_REASON_MINI_2_TYPE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_REASON_MINI_2_TYPE.
 */
#define READ_CMIC_PKT_REASON_MINI_2_TYPEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_PKT_REASON_MINI_2_TYPEr_OFFSET+(4*(i)),r._cmic_pkt_reason_mini_2_type)
#define WRITE_CMIC_PKT_REASON_MINI_2_TYPEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_REASON_MINI_2_TYPEr_OFFSET+(4*(i)),r._cmic_pkt_reason_mini_2_type)

/*******************************************************************************
 * End of 'CMIC_PKT_REASON_MINI_2_TYPEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_RMAC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_RMAC.
 */
#define READ_CMIC_PKT_RMACr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_RMACr_OFFSET,r._cmic_pkt_rmac)
#define WRITE_CMIC_PKT_RMACr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_RMACr_OFFSET,r._cmic_pkt_rmac)

/*******************************************************************************
 * End of 'CMIC_PKT_RMACr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_RMAC_HI
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_RMAC_HI.
 */
#define READ_CMIC_PKT_RMAC_HIr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_RMAC_HIr_OFFSET,r._cmic_pkt_rmac_hi)
#define WRITE_CMIC_PKT_RMAC_HIr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_RMAC_HIr_OFFSET,r._cmic_pkt_rmac_hi)

/*******************************************************************************
 * End of 'CMIC_PKT_RMAC_HIr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_RMH0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_RMH0.
 */
#define READ_CMIC_PKT_RMH0r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_RMH0r_OFFSET,r._cmic_pkt_rmh0)
#define WRITE_CMIC_PKT_RMH0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_RMH0r_OFFSET,r._cmic_pkt_rmh0)

/*******************************************************************************
 * End of 'CMIC_PKT_RMH0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_RMH1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_RMH1.
 */
#define READ_CMIC_PKT_RMH1r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_RMH1r_OFFSET,r._cmic_pkt_rmh1)
#define WRITE_CMIC_PKT_RMH1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_RMH1r_OFFSET,r._cmic_pkt_rmh1)

/*******************************************************************************
 * End of 'CMIC_PKT_RMH1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_RMH2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_RMH2.
 */
#define READ_CMIC_PKT_RMH2r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_RMH2r_OFFSET,r._cmic_pkt_rmh2)
#define WRITE_CMIC_PKT_RMH2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_RMH2r_OFFSET,r._cmic_pkt_rmh2)

/*******************************************************************************
 * End of 'CMIC_PKT_RMH2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_RMH3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_RMH3.
 */
#define READ_CMIC_PKT_RMH3r(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_RMH3r_OFFSET,r._cmic_pkt_rmh3)
#define WRITE_CMIC_PKT_RMH3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_RMH3r_OFFSET,r._cmic_pkt_rmh3)

/*******************************************************************************
 * End of 'CMIC_PKT_RMH3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_PKT_VLAN
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_PKT_VLAN.
 */
#define READ_CMIC_PKT_VLANr(u,r) BCMDRD_DEV_READ32(u,CMIC_PKT_VLANr_OFFSET,r._cmic_pkt_vlan)
#define WRITE_CMIC_PKT_VLANr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_PKT_VLANr_OFFSET,r._cmic_pkt_vlan)

/*******************************************************************************
 * End of 'CMIC_PKT_VLANr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RATE_ADJUST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RATE_ADJUST.
 */
#define READ_CMIC_RATE_ADJUSTr(u,r) BCMDRD_DEV_READ32(u,CMIC_RATE_ADJUSTr_OFFSET,r._cmic_rate_adjust)
#define WRITE_CMIC_RATE_ADJUSTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RATE_ADJUSTr_OFFSET,r._cmic_rate_adjust)

/*******************************************************************************
 * End of 'CMIC_RATE_ADJUSTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RATE_ADJUST_INT_MDIO
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RATE_ADJUST_INT_MDIO.
 */
#define READ_CMIC_RATE_ADJUST_INT_MDIOr(u,r) BCMDRD_DEV_READ32(u,CMIC_RATE_ADJUST_INT_MDIOr_OFFSET,r._cmic_rate_adjust_int_mdio)
#define WRITE_CMIC_RATE_ADJUST_INT_MDIOr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RATE_ADJUST_INT_MDIOr_OFFSET,r._cmic_rate_adjust_int_mdio)

/*******************************************************************************
 * End of 'CMIC_RATE_ADJUST_INT_MDIOr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE0_MAX_CELL_LIMIT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE0_MAX_CELL_LIMIT.
 */
#define READ_CMIC_RPE0_MAX_CELL_LIMITr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE0_MAX_CELL_LIMITr_OFFSET,r._cmic_rpe0_max_cell_limit)
#define WRITE_CMIC_RPE0_MAX_CELL_LIMITr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE0_MAX_CELL_LIMITr_OFFSET,r._cmic_rpe0_max_cell_limit)

/*******************************************************************************
 * End of 'CMIC_RPE0_MAX_CELL_LIMITr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE1_MAX_CELL_LIMIT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE1_MAX_CELL_LIMIT.
 */
#define READ_CMIC_RPE1_MAX_CELL_LIMITr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE1_MAX_CELL_LIMITr_OFFSET,r._cmic_rpe1_max_cell_limit)
#define WRITE_CMIC_RPE1_MAX_CELL_LIMITr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE1_MAX_CELL_LIMITr_OFFSET,r._cmic_rpe1_max_cell_limit)

/*******************************************************************************
 * End of 'CMIC_RPE1_MAX_CELL_LIMITr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_DEBUG.
 */
#define READ_CMIC_RPE_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_DEBUGr_OFFSET,r._cmic_rpe_debug)
#define WRITE_CMIC_RPE_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_DEBUGr_OFFSET,r._cmic_rpe_debug)

/*******************************************************************************
 * End of 'CMIC_RPE_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_IRQ_STAT0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_IRQ_STAT0.
 */
#define READ_CMIC_RPE_IRQ_STAT0r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_IRQ_STAT0r_OFFSET,r._cmic_rpe_irq_stat0)
#define WRITE_CMIC_RPE_IRQ_STAT0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_IRQ_STAT0r_OFFSET,r._cmic_rpe_irq_stat0)

/*******************************************************************************
 * End of 'CMIC_RPE_IRQ_STAT0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_IRQ_STAT1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_IRQ_STAT1.
 */
#define READ_CMIC_RPE_IRQ_STAT1r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_IRQ_STAT1r_OFFSET,r._cmic_rpe_irq_stat1)
#define WRITE_CMIC_RPE_IRQ_STAT1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_IRQ_STAT1r_OFFSET,r._cmic_rpe_irq_stat1)

/*******************************************************************************
 * End of 'CMIC_RPE_IRQ_STAT1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_IRQ_STAT2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_IRQ_STAT2.
 */
#define READ_CMIC_RPE_IRQ_STAT2r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_IRQ_STAT2r_OFFSET,r._cmic_rpe_irq_stat2)
#define WRITE_CMIC_RPE_IRQ_STAT2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_IRQ_STAT2r_OFFSET,r._cmic_rpe_irq_stat2)

/*******************************************************************************
 * End of 'CMIC_RPE_IRQ_STAT2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_IRQ_STAT3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_IRQ_STAT3.
 */
#define READ_CMIC_RPE_IRQ_STAT3r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_IRQ_STAT3r_OFFSET,r._cmic_rpe_irq_stat3)
#define WRITE_CMIC_RPE_IRQ_STAT3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_IRQ_STAT3r_OFFSET,r._cmic_rpe_irq_stat3)

/*******************************************************************************
 * End of 'CMIC_RPE_IRQ_STAT3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_IRQ_STAT4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_IRQ_STAT4.
 */
#define READ_CMIC_RPE_IRQ_STAT4r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_IRQ_STAT4r_OFFSET,r._cmic_rpe_irq_stat4)
#define WRITE_CMIC_RPE_IRQ_STAT4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_IRQ_STAT4r_OFFSET,r._cmic_rpe_irq_stat4)

/*******************************************************************************
 * End of 'CMIC_RPE_IRQ_STAT4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_IRQ_STAT5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_IRQ_STAT5.
 */
#define READ_CMIC_RPE_IRQ_STAT5r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_IRQ_STAT5r_OFFSET,r._cmic_rpe_irq_stat5)
#define WRITE_CMIC_RPE_IRQ_STAT5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_IRQ_STAT5r_OFFSET,r._cmic_rpe_irq_stat5)

/*******************************************************************************
 * End of 'CMIC_RPE_IRQ_STAT5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_IRQ_STAT6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_IRQ_STAT6.
 */
#define READ_CMIC_RPE_IRQ_STAT6r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_IRQ_STAT6r_OFFSET,r._cmic_rpe_irq_stat6)
#define WRITE_CMIC_RPE_IRQ_STAT6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_IRQ_STAT6r_OFFSET,r._cmic_rpe_irq_stat6)

/*******************************************************************************
 * End of 'CMIC_RPE_IRQ_STAT6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_MAX_CELL_LIMIT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_MAX_CELL_LIMIT.
 */
#define READ_CMIC_RPE_MAX_CELL_LIMITr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RPE_MAX_CELL_LIMITr_OFFSET+(4*(i)),r._cmic_rpe_max_cell_limit)
#define WRITE_CMIC_RPE_MAX_CELL_LIMITr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_MAX_CELL_LIMITr_OFFSET+(4*(i)),r._cmic_rpe_max_cell_limit)

/*******************************************************************************
 * End of 'CMIC_RPE_MAX_CELL_LIMITr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_MIIM_ADDRESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_MIIM_ADDRESS.
 */
#define READ_CMIC_RPE_MIIM_ADDRESSr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_MIIM_ADDRESSr_OFFSET,r._cmic_rpe_miim_address)
#define WRITE_CMIC_RPE_MIIM_ADDRESSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_MIIM_ADDRESSr_OFFSET,r._cmic_rpe_miim_address)

/*******************************************************************************
 * End of 'CMIC_RPE_MIIM_ADDRESSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_MIIM_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_MIIM_CTRL.
 */
#define READ_CMIC_RPE_MIIM_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_MIIM_CTRLr_OFFSET,r._cmic_rpe_miim_ctrl)
#define WRITE_CMIC_RPE_MIIM_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_MIIM_CTRLr_OFFSET,r._cmic_rpe_miim_ctrl)

/*******************************************************************************
 * End of 'CMIC_RPE_MIIM_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_MIIM_PARAM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_MIIM_PARAM.
 */
#define READ_CMIC_RPE_MIIM_PARAMr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_MIIM_PARAMr_OFFSET,r._cmic_rpe_miim_param)
#define WRITE_CMIC_RPE_MIIM_PARAMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_MIIM_PARAMr_OFFSET,r._cmic_rpe_miim_param)

/*******************************************************************************
 * End of 'CMIC_RPE_MIIM_PARAMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_MIIM_READ_DATA
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_MIIM_READ_DATA.
 */
#define READ_CMIC_RPE_MIIM_READ_DATAr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_MIIM_READ_DATAr_OFFSET,r._cmic_rpe_miim_read_data)
#define WRITE_CMIC_RPE_MIIM_READ_DATAr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_MIIM_READ_DATAr_OFFSET,r._cmic_rpe_miim_read_data)

/*******************************************************************************
 * End of 'CMIC_RPE_MIIM_READ_DATAr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_MIIM_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_MIIM_STAT.
 */
#define READ_CMIC_RPE_MIIM_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_MIIM_STATr_OFFSET,r._cmic_rpe_miim_stat)
#define WRITE_CMIC_RPE_MIIM_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_MIIM_STATr_OFFSET,r._cmic_rpe_miim_stat)

/*******************************************************************************
 * End of 'CMIC_RPE_MIIM_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_PCIE_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_PCIE_IRQ_MASK0.
 */
#define READ_CMIC_RPE_PCIE_IRQ_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_PCIE_IRQ_MASK0r_OFFSET,r._cmic_rpe_pcie_irq_mask0)
#define WRITE_CMIC_RPE_PCIE_IRQ_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_PCIE_IRQ_MASK0r_OFFSET,r._cmic_rpe_pcie_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_RPE_PCIE_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_RCPU_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_RCPU_IRQ_MASK0.
 */
#define READ_CMIC_RPE_RCPU_IRQ_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_RCPU_IRQ_MASK0r_OFFSET,r._cmic_rpe_rcpu_irq_mask0)
#define WRITE_CMIC_RPE_RCPU_IRQ_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_RCPU_IRQ_MASK0r_OFFSET,r._cmic_rpe_rcpu_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_RPE_RCPU_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_RCPU_IRQ_MASK1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_RCPU_IRQ_MASK1.
 */
#define READ_CMIC_RPE_RCPU_IRQ_MASK1r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_RCPU_IRQ_MASK1r_OFFSET,r._cmic_rpe_rcpu_irq_mask1)
#define WRITE_CMIC_RPE_RCPU_IRQ_MASK1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_RCPU_IRQ_MASK1r_OFFSET,r._cmic_rpe_rcpu_irq_mask1)

/*******************************************************************************
 * End of 'CMIC_RPE_RCPU_IRQ_MASK1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_RCPU_IRQ_MASK2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_RCPU_IRQ_MASK2.
 */
#define READ_CMIC_RPE_RCPU_IRQ_MASK2r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_RCPU_IRQ_MASK2r_OFFSET,r._cmic_rpe_rcpu_irq_mask2)
#define WRITE_CMIC_RPE_RCPU_IRQ_MASK2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_RCPU_IRQ_MASK2r_OFFSET,r._cmic_rpe_rcpu_irq_mask2)

/*******************************************************************************
 * End of 'CMIC_RPE_RCPU_IRQ_MASK2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_RCPU_IRQ_MASK3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_RCPU_IRQ_MASK3.
 */
#define READ_CMIC_RPE_RCPU_IRQ_MASK3r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_RCPU_IRQ_MASK3r_OFFSET,r._cmic_rpe_rcpu_irq_mask3)
#define WRITE_CMIC_RPE_RCPU_IRQ_MASK3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_RCPU_IRQ_MASK3r_OFFSET,r._cmic_rpe_rcpu_irq_mask3)

/*******************************************************************************
 * End of 'CMIC_RPE_RCPU_IRQ_MASK3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_RCPU_IRQ_MASK4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_RCPU_IRQ_MASK4.
 */
#define READ_CMIC_RPE_RCPU_IRQ_MASK4r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_RCPU_IRQ_MASK4r_OFFSET,r._cmic_rpe_rcpu_irq_mask4)
#define WRITE_CMIC_RPE_RCPU_IRQ_MASK4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_RCPU_IRQ_MASK4r_OFFSET,r._cmic_rpe_rcpu_irq_mask4)

/*******************************************************************************
 * End of 'CMIC_RPE_RCPU_IRQ_MASK4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_RCPU_IRQ_MASK5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_RCPU_IRQ_MASK5.
 */
#define READ_CMIC_RPE_RCPU_IRQ_MASK5r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_RCPU_IRQ_MASK5r_OFFSET,r._cmic_rpe_rcpu_irq_mask5)
#define WRITE_CMIC_RPE_RCPU_IRQ_MASK5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_RCPU_IRQ_MASK5r_OFFSET,r._cmic_rpe_rcpu_irq_mask5)

/*******************************************************************************
 * End of 'CMIC_RPE_RCPU_IRQ_MASK5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_RCPU_IRQ_MASK6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_RCPU_IRQ_MASK6.
 */
#define READ_CMIC_RPE_RCPU_IRQ_MASK6r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_RCPU_IRQ_MASK6r_OFFSET,r._cmic_rpe_rcpu_irq_mask6)
#define WRITE_CMIC_RPE_RCPU_IRQ_MASK6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_RCPU_IRQ_MASK6r_OFFSET,r._cmic_rpe_rcpu_irq_mask6)

/*******************************************************************************
 * End of 'CMIC_RPE_RCPU_IRQ_MASK6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_STAT.
 */
#define READ_CMIC_RPE_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_STATr_OFFSET,r._cmic_rpe_stat)
#define WRITE_CMIC_RPE_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_STATr_OFFSET,r._cmic_rpe_stat)

/*******************************************************************************
 * End of 'CMIC_RPE_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_STAT_CLR.
 */
#define READ_CMIC_RPE_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_STAT_CLRr_OFFSET,r._cmic_rpe_stat_clr)
#define WRITE_CMIC_RPE_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_STAT_CLRr_OFFSET,r._cmic_rpe_stat_clr)

/*******************************************************************************
 * End of 'CMIC_RPE_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_SW_INTR_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_SW_INTR_CONFIG.
 */
#define READ_CMIC_RPE_SW_INTR_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_SW_INTR_CONFIGr_OFFSET,r._cmic_rpe_sw_intr_config)
#define WRITE_CMIC_RPE_SW_INTR_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_SW_INTR_CONFIGr_OFFSET,r._cmic_rpe_sw_intr_config)

/*******************************************************************************
 * End of 'CMIC_RPE_SW_INTR_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_UC0_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_UC0_IRQ_MASK0.
 */
#define READ_CMIC_RPE_UC0_IRQ_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_UC0_IRQ_MASK0r_OFFSET,r._cmic_rpe_uc0_irq_mask0)
#define WRITE_CMIC_RPE_UC0_IRQ_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_UC0_IRQ_MASK0r_OFFSET,r._cmic_rpe_uc0_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_RPE_UC0_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RPE_UC1_IRQ_MASK0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RPE_UC1_IRQ_MASK0.
 */
#define READ_CMIC_RPE_UC1_IRQ_MASK0r(u,r) BCMDRD_DEV_READ32(u,CMIC_RPE_UC1_IRQ_MASK0r_OFFSET,r._cmic_rpe_uc1_irq_mask0)
#define WRITE_CMIC_RPE_UC1_IRQ_MASK0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RPE_UC1_IRQ_MASK0r_OFFSET,r._cmic_rpe_uc1_irq_mask0)

/*******************************************************************************
 * End of 'CMIC_RPE_UC1_IRQ_MASK0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RXBUF_BLOCK_DATABUF_ALLOC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RXBUF_BLOCK_DATABUF_ALLOC.
 */
#define READ_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr(u,r) BCMDRD_DEV_READ32(u,CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_OFFSET,r._cmic_rxbuf_block_databuf_alloc)
#define WRITE_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_OFFSET,r._cmic_rxbuf_block_databuf_alloc)

/*******************************************************************************
 * End of 'CMIC_RXBUF_BLOCK_DATABUF_ALLOCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RXBUF_BLOCK_STATUSBUF_ALLOC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RXBUF_BLOCK_STATUSBUF_ALLOC.
 */
#define READ_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr(u,r) BCMDRD_DEV_READ32(u,CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_OFFSET,r._cmic_rxbuf_block_statusbuf_alloc)
#define WRITE_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_OFFSET,r._cmic_rxbuf_block_statusbuf_alloc)

/*******************************************************************************
 * End of 'CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RXBUF_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RXBUF_CONFIG.
 */
#define READ_CMIC_RXBUF_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_RXBUF_CONFIGr_OFFSET,r._cmic_rxbuf_config)
#define WRITE_CMIC_RXBUF_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RXBUF_CONFIGr_OFFSET,r._cmic_rxbuf_config)

/*******************************************************************************
 * End of 'CMIC_RXBUF_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIES.
 */
#define READ_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_rxbuf_databuf_max_flist_entries)
#define WRITE_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_rxbuf_databuf_max_flist_entries)

/*******************************************************************************
 * End of 'CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIES.
 */
#define READ_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET,r._cmic_rxbuf_databuf_num_free_entries)
#define WRITE_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET,r._cmic_rxbuf_databuf_num_free_entries)

/*******************************************************************************
 * End of 'CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RXBUF_DATABUF_TM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RXBUF_DATABUF_TM.
 */
#define READ_CMIC_RXBUF_DATABUF_TMr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_RXBUF_DATABUF_TMr_OFFSET+(4*(i)),r._cmic_rxbuf_databuf_tm)
#define WRITE_CMIC_RXBUF_DATABUF_TMr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_RXBUF_DATABUF_TMr_OFFSET+(4*(i)),r._cmic_rxbuf_databuf_tm)

/*******************************************************************************
 * End of 'CMIC_RXBUF_DATABUF_TMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RXBUF_DATABUF_TM_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RXBUF_DATABUF_TM_0.
 */
#define READ_CMIC_RXBUF_DATABUF_TM_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_RXBUF_DATABUF_TM_0r_OFFSET,r._cmic_rxbuf_databuf_tm_0)
#define WRITE_CMIC_RXBUF_DATABUF_TM_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RXBUF_DATABUF_TM_0r_OFFSET,r._cmic_rxbuf_databuf_tm_0)

/*******************************************************************************
 * End of 'CMIC_RXBUF_DATABUF_TM_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RXBUF_DATABUF_TM_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RXBUF_DATABUF_TM_1.
 */
#define READ_CMIC_RXBUF_DATABUF_TM_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_RXBUF_DATABUF_TM_1r_OFFSET,r._cmic_rxbuf_databuf_tm_1)
#define WRITE_CMIC_RXBUF_DATABUF_TM_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RXBUF_DATABUF_TM_1r_OFFSET,r._cmic_rxbuf_databuf_tm_1)

/*******************************************************************************
 * End of 'CMIC_RXBUF_DATABUF_TM_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RXBUF_DATABUF_TM_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RXBUF_DATABUF_TM_2.
 */
#define READ_CMIC_RXBUF_DATABUF_TM_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_RXBUF_DATABUF_TM_2r_OFFSET,r._cmic_rxbuf_databuf_tm_2)
#define WRITE_CMIC_RXBUF_DATABUF_TM_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RXBUF_DATABUF_TM_2r_OFFSET,r._cmic_rxbuf_databuf_tm_2)

/*******************************************************************************
 * End of 'CMIC_RXBUF_DATABUF_TM_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RXBUF_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RXBUF_ECCERR_CONTROL.
 */
#define READ_CMIC_RXBUF_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_RXBUF_ECCERR_CONTROLr_OFFSET,r._cmic_rxbuf_eccerr_control)
#define WRITE_CMIC_RXBUF_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RXBUF_ECCERR_CONTROLr_OFFSET,r._cmic_rxbuf_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_RXBUF_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RXBUF_EP_BUF_DEPTH
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RXBUF_EP_BUF_DEPTH.
 */
#define READ_CMIC_RXBUF_EP_BUF_DEPTHr(u,r) BCMDRD_DEV_READ32(u,CMIC_RXBUF_EP_BUF_DEPTHr_OFFSET,r._cmic_rxbuf_ep_buf_depth)
#define WRITE_CMIC_RXBUF_EP_BUF_DEPTHr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RXBUF_EP_BUF_DEPTHr_OFFSET,r._cmic_rxbuf_ep_buf_depth)

/*******************************************************************************
 * End of 'CMIC_RXBUF_EP_BUF_DEPTHr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RXBUF_EP_MAX_CRED
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RXBUF_EP_MAX_CRED.
 */
#define READ_CMIC_RXBUF_EP_MAX_CREDr(u,r) BCMDRD_DEV_READ32(u,CMIC_RXBUF_EP_MAX_CREDr_OFFSET,r._cmic_rxbuf_ep_max_cred)
#define WRITE_CMIC_RXBUF_EP_MAX_CREDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RXBUF_EP_MAX_CREDr_OFFSET,r._cmic_rxbuf_ep_max_cred)

/*******************************************************************************
 * End of 'CMIC_RXBUF_EP_MAX_CREDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RXBUF_EP_RLS_CRED
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RXBUF_EP_RLS_CRED.
 */
#define READ_CMIC_RXBUF_EP_RLS_CREDr(u,r) BCMDRD_DEV_READ32(u,CMIC_RXBUF_EP_RLS_CREDr_OFFSET,r._cmic_rxbuf_ep_rls_cred)
#define WRITE_CMIC_RXBUF_EP_RLS_CREDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RXBUF_EP_RLS_CREDr_OFFSET,r._cmic_rxbuf_ep_rls_cred)

/*******************************************************************************
 * End of 'CMIC_RXBUF_EP_RLS_CREDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RXBUF_STATBUF_TM_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RXBUF_STATBUF_TM_0.
 */
#define READ_CMIC_RXBUF_STATBUF_TM_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_RXBUF_STATBUF_TM_0r_OFFSET,r._cmic_rxbuf_statbuf_tm_0)
#define WRITE_CMIC_RXBUF_STATBUF_TM_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RXBUF_STATBUF_TM_0r_OFFSET,r._cmic_rxbuf_statbuf_tm_0)

/*******************************************************************************
 * End of 'CMIC_RXBUF_STATBUF_TM_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RXBUF_STATBUF_TM_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RXBUF_STATBUF_TM_1.
 */
#define READ_CMIC_RXBUF_STATBUF_TM_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_RXBUF_STATBUF_TM_1r_OFFSET,r._cmic_rxbuf_statbuf_tm_1)
#define WRITE_CMIC_RXBUF_STATBUF_TM_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RXBUF_STATBUF_TM_1r_OFFSET,r._cmic_rxbuf_statbuf_tm_1)

/*******************************************************************************
 * End of 'CMIC_RXBUF_STATBUF_TM_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIES.
 */
#define READ_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_rxbuf_statusbuf_max_flist_entries)
#define WRITE_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_rxbuf_statusbuf_max_flist_entries)

/*******************************************************************************
 * End of 'CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIES.
 */
#define READ_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_OFFSET,r._cmic_rxbuf_statusbuf_num_free_entries)
#define WRITE_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_OFFSET,r._cmic_rxbuf_statusbuf_num_free_entries)

/*******************************************************************************
 * End of 'CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SBUS_RING_MAP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SBUS_RING_MAP.
 */
#define READ_CMIC_SBUS_RING_MAPr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_SBUS_RING_MAPr_OFFSET+(4*(i)),r._cmic_sbus_ring_map)
#define WRITE_CMIC_SBUS_RING_MAPr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_SBUS_RING_MAPr_OFFSET+(4*(i)),r._cmic_sbus_ring_map)

/*******************************************************************************
 * End of 'CMIC_SBUS_RING_MAPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SBUS_RING_MAP_0_7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SBUS_RING_MAP_0_7.
 */
#define READ_CMIC_SBUS_RING_MAP_0_7r(u,r) BCMDRD_DEV_READ32(u,CMIC_SBUS_RING_MAP_0_7r_OFFSET,r._cmic_sbus_ring_map_0_7)
#define WRITE_CMIC_SBUS_RING_MAP_0_7r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SBUS_RING_MAP_0_7r_OFFSET,r._cmic_sbus_ring_map_0_7)

/*******************************************************************************
 * End of 'CMIC_SBUS_RING_MAP_0_7r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SBUS_RING_MAP_104_111
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SBUS_RING_MAP_104_111.
 */
#define READ_CMIC_SBUS_RING_MAP_104_111r(u,r) BCMDRD_DEV_READ32(u,CMIC_SBUS_RING_MAP_104_111r_OFFSET,r._cmic_sbus_ring_map_104_111)
#define WRITE_CMIC_SBUS_RING_MAP_104_111r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SBUS_RING_MAP_104_111r_OFFSET,r._cmic_sbus_ring_map_104_111)

/*******************************************************************************
 * End of 'CMIC_SBUS_RING_MAP_104_111r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SBUS_RING_MAP_112_119
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SBUS_RING_MAP_112_119.
 */
#define READ_CMIC_SBUS_RING_MAP_112_119r(u,r) BCMDRD_DEV_READ32(u,CMIC_SBUS_RING_MAP_112_119r_OFFSET,r._cmic_sbus_ring_map_112_119)
#define WRITE_CMIC_SBUS_RING_MAP_112_119r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SBUS_RING_MAP_112_119r_OFFSET,r._cmic_sbus_ring_map_112_119)

/*******************************************************************************
 * End of 'CMIC_SBUS_RING_MAP_112_119r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SBUS_RING_MAP_120_127
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SBUS_RING_MAP_120_127.
 */
#define READ_CMIC_SBUS_RING_MAP_120_127r(u,r) BCMDRD_DEV_READ32(u,CMIC_SBUS_RING_MAP_120_127r_OFFSET,r._cmic_sbus_ring_map_120_127)
#define WRITE_CMIC_SBUS_RING_MAP_120_127r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SBUS_RING_MAP_120_127r_OFFSET,r._cmic_sbus_ring_map_120_127)

/*******************************************************************************
 * End of 'CMIC_SBUS_RING_MAP_120_127r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SBUS_RING_MAP_16_23
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SBUS_RING_MAP_16_23.
 */
#define READ_CMIC_SBUS_RING_MAP_16_23r(u,r) BCMDRD_DEV_READ32(u,CMIC_SBUS_RING_MAP_16_23r_OFFSET,r._cmic_sbus_ring_map_16_23)
#define WRITE_CMIC_SBUS_RING_MAP_16_23r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SBUS_RING_MAP_16_23r_OFFSET,r._cmic_sbus_ring_map_16_23)

/*******************************************************************************
 * End of 'CMIC_SBUS_RING_MAP_16_23r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SBUS_RING_MAP_24_31
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SBUS_RING_MAP_24_31.
 */
#define READ_CMIC_SBUS_RING_MAP_24_31r(u,r) BCMDRD_DEV_READ32(u,CMIC_SBUS_RING_MAP_24_31r_OFFSET,r._cmic_sbus_ring_map_24_31)
#define WRITE_CMIC_SBUS_RING_MAP_24_31r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SBUS_RING_MAP_24_31r_OFFSET,r._cmic_sbus_ring_map_24_31)

/*******************************************************************************
 * End of 'CMIC_SBUS_RING_MAP_24_31r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SBUS_RING_MAP_32_39
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SBUS_RING_MAP_32_39.
 */
#define READ_CMIC_SBUS_RING_MAP_32_39r(u,r) BCMDRD_DEV_READ32(u,CMIC_SBUS_RING_MAP_32_39r_OFFSET,r._cmic_sbus_ring_map_32_39)
#define WRITE_CMIC_SBUS_RING_MAP_32_39r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SBUS_RING_MAP_32_39r_OFFSET,r._cmic_sbus_ring_map_32_39)

/*******************************************************************************
 * End of 'CMIC_SBUS_RING_MAP_32_39r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SBUS_RING_MAP_40_47
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SBUS_RING_MAP_40_47.
 */
#define READ_CMIC_SBUS_RING_MAP_40_47r(u,r) BCMDRD_DEV_READ32(u,CMIC_SBUS_RING_MAP_40_47r_OFFSET,r._cmic_sbus_ring_map_40_47)
#define WRITE_CMIC_SBUS_RING_MAP_40_47r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SBUS_RING_MAP_40_47r_OFFSET,r._cmic_sbus_ring_map_40_47)

/*******************************************************************************
 * End of 'CMIC_SBUS_RING_MAP_40_47r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SBUS_RING_MAP_48_55
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SBUS_RING_MAP_48_55.
 */
#define READ_CMIC_SBUS_RING_MAP_48_55r(u,r) BCMDRD_DEV_READ32(u,CMIC_SBUS_RING_MAP_48_55r_OFFSET,r._cmic_sbus_ring_map_48_55)
#define WRITE_CMIC_SBUS_RING_MAP_48_55r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SBUS_RING_MAP_48_55r_OFFSET,r._cmic_sbus_ring_map_48_55)

/*******************************************************************************
 * End of 'CMIC_SBUS_RING_MAP_48_55r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SBUS_RING_MAP_56_63
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SBUS_RING_MAP_56_63.
 */
#define READ_CMIC_SBUS_RING_MAP_56_63r(u,r) BCMDRD_DEV_READ32(u,CMIC_SBUS_RING_MAP_56_63r_OFFSET,r._cmic_sbus_ring_map_56_63)
#define WRITE_CMIC_SBUS_RING_MAP_56_63r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SBUS_RING_MAP_56_63r_OFFSET,r._cmic_sbus_ring_map_56_63)

/*******************************************************************************
 * End of 'CMIC_SBUS_RING_MAP_56_63r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SBUS_RING_MAP_64_71
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SBUS_RING_MAP_64_71.
 */
#define READ_CMIC_SBUS_RING_MAP_64_71r(u,r) BCMDRD_DEV_READ32(u,CMIC_SBUS_RING_MAP_64_71r_OFFSET,r._cmic_sbus_ring_map_64_71)
#define WRITE_CMIC_SBUS_RING_MAP_64_71r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SBUS_RING_MAP_64_71r_OFFSET,r._cmic_sbus_ring_map_64_71)

/*******************************************************************************
 * End of 'CMIC_SBUS_RING_MAP_64_71r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SBUS_RING_MAP_72_79
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SBUS_RING_MAP_72_79.
 */
#define READ_CMIC_SBUS_RING_MAP_72_79r(u,r) BCMDRD_DEV_READ32(u,CMIC_SBUS_RING_MAP_72_79r_OFFSET,r._cmic_sbus_ring_map_72_79)
#define WRITE_CMIC_SBUS_RING_MAP_72_79r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SBUS_RING_MAP_72_79r_OFFSET,r._cmic_sbus_ring_map_72_79)

/*******************************************************************************
 * End of 'CMIC_SBUS_RING_MAP_72_79r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SBUS_RING_MAP_80_87
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SBUS_RING_MAP_80_87.
 */
#define READ_CMIC_SBUS_RING_MAP_80_87r(u,r) BCMDRD_DEV_READ32(u,CMIC_SBUS_RING_MAP_80_87r_OFFSET,r._cmic_sbus_ring_map_80_87)
#define WRITE_CMIC_SBUS_RING_MAP_80_87r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SBUS_RING_MAP_80_87r_OFFSET,r._cmic_sbus_ring_map_80_87)

/*******************************************************************************
 * End of 'CMIC_SBUS_RING_MAP_80_87r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SBUS_RING_MAP_88_95
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SBUS_RING_MAP_88_95.
 */
#define READ_CMIC_SBUS_RING_MAP_88_95r(u,r) BCMDRD_DEV_READ32(u,CMIC_SBUS_RING_MAP_88_95r_OFFSET,r._cmic_sbus_ring_map_88_95)
#define WRITE_CMIC_SBUS_RING_MAP_88_95r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SBUS_RING_MAP_88_95r_OFFSET,r._cmic_sbus_ring_map_88_95)

/*******************************************************************************
 * End of 'CMIC_SBUS_RING_MAP_88_95r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SBUS_RING_MAP_8_15
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SBUS_RING_MAP_8_15.
 */
#define READ_CMIC_SBUS_RING_MAP_8_15r(u,r) BCMDRD_DEV_READ32(u,CMIC_SBUS_RING_MAP_8_15r_OFFSET,r._cmic_sbus_ring_map_8_15)
#define WRITE_CMIC_SBUS_RING_MAP_8_15r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SBUS_RING_MAP_8_15r_OFFSET,r._cmic_sbus_ring_map_8_15)

/*******************************************************************************
 * End of 'CMIC_SBUS_RING_MAP_8_15r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SBUS_RING_MAP_96_103
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SBUS_RING_MAP_96_103.
 */
#define READ_CMIC_SBUS_RING_MAP_96_103r(u,r) BCMDRD_DEV_READ32(u,CMIC_SBUS_RING_MAP_96_103r_OFFSET,r._cmic_sbus_ring_map_96_103)
#define WRITE_CMIC_SBUS_RING_MAP_96_103r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SBUS_RING_MAP_96_103r_OFFSET,r._cmic_sbus_ring_map_96_103)

/*******************************************************************************
 * End of 'CMIC_SBUS_RING_MAP_96_103r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SBUS_TIMEOUT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SBUS_TIMEOUT.
 */
#define READ_CMIC_SBUS_TIMEOUTr(u,r) BCMDRD_DEV_READ32(u,CMIC_SBUS_TIMEOUTr_OFFSET,r._cmic_sbus_timeout)
#define WRITE_CMIC_SBUS_TIMEOUTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SBUS_TIMEOUTr_OFFSET,r._cmic_sbus_timeout)

/*******************************************************************************
 * End of 'CMIC_SBUS_TIMEOUTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SCHAN_RCPU_RPIO_MESSAGE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SCHAN_RCPU_RPIO_MESSAGE.
 */
#define READ_CMIC_SCHAN_RCPU_RPIO_MESSAGEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_SCHAN_RCPU_RPIO_MESSAGEr_OFFSET+(4*(i)),r._cmic_schan_rcpu_rpio_message)
#define WRITE_CMIC_SCHAN_RCPU_RPIO_MESSAGEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_SCHAN_RCPU_RPIO_MESSAGEr_OFFSET+(4*(i)),r._cmic_schan_rcpu_rpio_message)

/*******************************************************************************
 * End of 'CMIC_SCHAN_RCPU_RPIO_MESSAGEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE.
 */
#define READ_CMIC_SEMAPHOREr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHOREr_OFFSET+(4*(i)*2),r._cmic_semaphore)
#define WRITE_CMIC_SEMAPHOREr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHOREr_OFFSET+(4*(i)*2),r._cmic_semaphore)

/*******************************************************************************
 * End of 'CMIC_SEMAPHOREr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_1.
 */
#define READ_CMIC_SEMAPHORE_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_1r_OFFSET,r._cmic_semaphore_1)
#define WRITE_CMIC_SEMAPHORE_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_1r_OFFSET,r._cmic_semaphore_1)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_10
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_10.
 */
#define READ_CMIC_SEMAPHORE_10r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_10r_OFFSET,r._cmic_semaphore_10)
#define WRITE_CMIC_SEMAPHORE_10r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_10r_OFFSET,r._cmic_semaphore_10)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_10r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_10_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_10_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_10_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_10_SHADOWr_OFFSET,r._cmic_semaphore_10_shadow)
#define WRITE_CMIC_SEMAPHORE_10_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_10_SHADOWr_OFFSET,r._cmic_semaphore_10_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_10_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_11
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_11.
 */
#define READ_CMIC_SEMAPHORE_11r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_11r_OFFSET,r._cmic_semaphore_11)
#define WRITE_CMIC_SEMAPHORE_11r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_11r_OFFSET,r._cmic_semaphore_11)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_11r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_11_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_11_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_11_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_11_SHADOWr_OFFSET,r._cmic_semaphore_11_shadow)
#define WRITE_CMIC_SEMAPHORE_11_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_11_SHADOWr_OFFSET,r._cmic_semaphore_11_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_11_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_12
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_12.
 */
#define READ_CMIC_SEMAPHORE_12r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_12r_OFFSET,r._cmic_semaphore_12)
#define WRITE_CMIC_SEMAPHORE_12r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_12r_OFFSET,r._cmic_semaphore_12)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_12r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_12_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_12_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_12_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_12_SHADOWr_OFFSET,r._cmic_semaphore_12_shadow)
#define WRITE_CMIC_SEMAPHORE_12_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_12_SHADOWr_OFFSET,r._cmic_semaphore_12_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_12_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_13
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_13.
 */
#define READ_CMIC_SEMAPHORE_13r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_13r_OFFSET,r._cmic_semaphore_13)
#define WRITE_CMIC_SEMAPHORE_13r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_13r_OFFSET,r._cmic_semaphore_13)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_13r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_13_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_13_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_13_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_13_SHADOWr_OFFSET,r._cmic_semaphore_13_shadow)
#define WRITE_CMIC_SEMAPHORE_13_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_13_SHADOWr_OFFSET,r._cmic_semaphore_13_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_13_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_14
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_14.
 */
#define READ_CMIC_SEMAPHORE_14r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_14r_OFFSET,r._cmic_semaphore_14)
#define WRITE_CMIC_SEMAPHORE_14r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_14r_OFFSET,r._cmic_semaphore_14)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_14r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_14_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_14_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_14_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_14_SHADOWr_OFFSET,r._cmic_semaphore_14_shadow)
#define WRITE_CMIC_SEMAPHORE_14_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_14_SHADOWr_OFFSET,r._cmic_semaphore_14_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_14_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_15
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_15.
 */
#define READ_CMIC_SEMAPHORE_15r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_15r_OFFSET,r._cmic_semaphore_15)
#define WRITE_CMIC_SEMAPHORE_15r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_15r_OFFSET,r._cmic_semaphore_15)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_15r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_15_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_15_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_15_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_15_SHADOWr_OFFSET,r._cmic_semaphore_15_shadow)
#define WRITE_CMIC_SEMAPHORE_15_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_15_SHADOWr_OFFSET,r._cmic_semaphore_15_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_15_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_16
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_16.
 */
#define READ_CMIC_SEMAPHORE_16r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_16r_OFFSET,r._cmic_semaphore_16)
#define WRITE_CMIC_SEMAPHORE_16r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_16r_OFFSET,r._cmic_semaphore_16)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_16r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_16_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_16_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_16_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_16_SHADOWr_OFFSET,r._cmic_semaphore_16_shadow)
#define WRITE_CMIC_SEMAPHORE_16_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_16_SHADOWr_OFFSET,r._cmic_semaphore_16_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_16_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_17
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_17.
 */
#define READ_CMIC_SEMAPHORE_17r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_17r_OFFSET,r._cmic_semaphore_17)
#define WRITE_CMIC_SEMAPHORE_17r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_17r_OFFSET,r._cmic_semaphore_17)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_17r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_17_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_17_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_17_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_17_SHADOWr_OFFSET,r._cmic_semaphore_17_shadow)
#define WRITE_CMIC_SEMAPHORE_17_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_17_SHADOWr_OFFSET,r._cmic_semaphore_17_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_17_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_18
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_18.
 */
#define READ_CMIC_SEMAPHORE_18r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_18r_OFFSET,r._cmic_semaphore_18)
#define WRITE_CMIC_SEMAPHORE_18r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_18r_OFFSET,r._cmic_semaphore_18)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_18r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_18_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_18_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_18_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_18_SHADOWr_OFFSET,r._cmic_semaphore_18_shadow)
#define WRITE_CMIC_SEMAPHORE_18_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_18_SHADOWr_OFFSET,r._cmic_semaphore_18_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_18_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_19
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_19.
 */
#define READ_CMIC_SEMAPHORE_19r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_19r_OFFSET,r._cmic_semaphore_19)
#define WRITE_CMIC_SEMAPHORE_19r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_19r_OFFSET,r._cmic_semaphore_19)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_19r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_19_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_19_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_19_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_19_SHADOWr_OFFSET,r._cmic_semaphore_19_shadow)
#define WRITE_CMIC_SEMAPHORE_19_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_19_SHADOWr_OFFSET,r._cmic_semaphore_19_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_19_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_1_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_1_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_1_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_1_SHADOWr_OFFSET,r._cmic_semaphore_1_shadow)
#define WRITE_CMIC_SEMAPHORE_1_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_1_SHADOWr_OFFSET,r._cmic_semaphore_1_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_1_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_2.
 */
#define READ_CMIC_SEMAPHORE_2r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_2r_OFFSET,r._cmic_semaphore_2)
#define WRITE_CMIC_SEMAPHORE_2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_2r_OFFSET,r._cmic_semaphore_2)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_20
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_20.
 */
#define READ_CMIC_SEMAPHORE_20r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_20r_OFFSET,r._cmic_semaphore_20)
#define WRITE_CMIC_SEMAPHORE_20r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_20r_OFFSET,r._cmic_semaphore_20)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_20r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_20_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_20_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_20_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_20_SHADOWr_OFFSET,r._cmic_semaphore_20_shadow)
#define WRITE_CMIC_SEMAPHORE_20_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_20_SHADOWr_OFFSET,r._cmic_semaphore_20_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_20_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_21
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_21.
 */
#define READ_CMIC_SEMAPHORE_21r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_21r_OFFSET,r._cmic_semaphore_21)
#define WRITE_CMIC_SEMAPHORE_21r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_21r_OFFSET,r._cmic_semaphore_21)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_21r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_21_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_21_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_21_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_21_SHADOWr_OFFSET,r._cmic_semaphore_21_shadow)
#define WRITE_CMIC_SEMAPHORE_21_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_21_SHADOWr_OFFSET,r._cmic_semaphore_21_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_21_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_22
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_22.
 */
#define READ_CMIC_SEMAPHORE_22r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_22r_OFFSET,r._cmic_semaphore_22)
#define WRITE_CMIC_SEMAPHORE_22r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_22r_OFFSET,r._cmic_semaphore_22)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_22r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_22_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_22_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_22_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_22_SHADOWr_OFFSET,r._cmic_semaphore_22_shadow)
#define WRITE_CMIC_SEMAPHORE_22_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_22_SHADOWr_OFFSET,r._cmic_semaphore_22_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_22_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_23
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_23.
 */
#define READ_CMIC_SEMAPHORE_23r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_23r_OFFSET,r._cmic_semaphore_23)
#define WRITE_CMIC_SEMAPHORE_23r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_23r_OFFSET,r._cmic_semaphore_23)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_23r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_23_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_23_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_23_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_23_SHADOWr_OFFSET,r._cmic_semaphore_23_shadow)
#define WRITE_CMIC_SEMAPHORE_23_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_23_SHADOWr_OFFSET,r._cmic_semaphore_23_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_23_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_24
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_24.
 */
#define READ_CMIC_SEMAPHORE_24r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_24r_OFFSET,r._cmic_semaphore_24)
#define WRITE_CMIC_SEMAPHORE_24r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_24r_OFFSET,r._cmic_semaphore_24)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_24r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_24_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_24_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_24_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_24_SHADOWr_OFFSET,r._cmic_semaphore_24_shadow)
#define WRITE_CMIC_SEMAPHORE_24_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_24_SHADOWr_OFFSET,r._cmic_semaphore_24_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_24_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_25
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_25.
 */
#define READ_CMIC_SEMAPHORE_25r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_25r_OFFSET,r._cmic_semaphore_25)
#define WRITE_CMIC_SEMAPHORE_25r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_25r_OFFSET,r._cmic_semaphore_25)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_25r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_25_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_25_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_25_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_25_SHADOWr_OFFSET,r._cmic_semaphore_25_shadow)
#define WRITE_CMIC_SEMAPHORE_25_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_25_SHADOWr_OFFSET,r._cmic_semaphore_25_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_25_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_26
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_26.
 */
#define READ_CMIC_SEMAPHORE_26r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_26r_OFFSET,r._cmic_semaphore_26)
#define WRITE_CMIC_SEMAPHORE_26r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_26r_OFFSET,r._cmic_semaphore_26)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_26r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_26_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_26_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_26_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_26_SHADOWr_OFFSET,r._cmic_semaphore_26_shadow)
#define WRITE_CMIC_SEMAPHORE_26_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_26_SHADOWr_OFFSET,r._cmic_semaphore_26_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_26_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_27
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_27.
 */
#define READ_CMIC_SEMAPHORE_27r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_27r_OFFSET,r._cmic_semaphore_27)
#define WRITE_CMIC_SEMAPHORE_27r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_27r_OFFSET,r._cmic_semaphore_27)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_27r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_27_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_27_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_27_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_27_SHADOWr_OFFSET,r._cmic_semaphore_27_shadow)
#define WRITE_CMIC_SEMAPHORE_27_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_27_SHADOWr_OFFSET,r._cmic_semaphore_27_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_27_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_28
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_28.
 */
#define READ_CMIC_SEMAPHORE_28r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_28r_OFFSET,r._cmic_semaphore_28)
#define WRITE_CMIC_SEMAPHORE_28r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_28r_OFFSET,r._cmic_semaphore_28)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_28r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_28_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_28_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_28_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_28_SHADOWr_OFFSET,r._cmic_semaphore_28_shadow)
#define WRITE_CMIC_SEMAPHORE_28_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_28_SHADOWr_OFFSET,r._cmic_semaphore_28_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_28_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_29
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_29.
 */
#define READ_CMIC_SEMAPHORE_29r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_29r_OFFSET,r._cmic_semaphore_29)
#define WRITE_CMIC_SEMAPHORE_29r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_29r_OFFSET,r._cmic_semaphore_29)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_29r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_29_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_29_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_29_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_29_SHADOWr_OFFSET,r._cmic_semaphore_29_shadow)
#define WRITE_CMIC_SEMAPHORE_29_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_29_SHADOWr_OFFSET,r._cmic_semaphore_29_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_29_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_2_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_2_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_2_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_2_SHADOWr_OFFSET,r._cmic_semaphore_2_shadow)
#define WRITE_CMIC_SEMAPHORE_2_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_2_SHADOWr_OFFSET,r._cmic_semaphore_2_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_2_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_3.
 */
#define READ_CMIC_SEMAPHORE_3r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_3r_OFFSET,r._cmic_semaphore_3)
#define WRITE_CMIC_SEMAPHORE_3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_3r_OFFSET,r._cmic_semaphore_3)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_30
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_30.
 */
#define READ_CMIC_SEMAPHORE_30r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_30r_OFFSET,r._cmic_semaphore_30)
#define WRITE_CMIC_SEMAPHORE_30r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_30r_OFFSET,r._cmic_semaphore_30)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_30r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_30_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_30_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_30_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_30_SHADOWr_OFFSET,r._cmic_semaphore_30_shadow)
#define WRITE_CMIC_SEMAPHORE_30_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_30_SHADOWr_OFFSET,r._cmic_semaphore_30_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_30_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_31
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_31.
 */
#define READ_CMIC_SEMAPHORE_31r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_31r_OFFSET,r._cmic_semaphore_31)
#define WRITE_CMIC_SEMAPHORE_31r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_31r_OFFSET,r._cmic_semaphore_31)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_31r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_31_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_31_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_31_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_31_SHADOWr_OFFSET,r._cmic_semaphore_31_shadow)
#define WRITE_CMIC_SEMAPHORE_31_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_31_SHADOWr_OFFSET,r._cmic_semaphore_31_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_31_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_32
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_32.
 */
#define READ_CMIC_SEMAPHORE_32r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_32r_OFFSET,r._cmic_semaphore_32)
#define WRITE_CMIC_SEMAPHORE_32r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_32r_OFFSET,r._cmic_semaphore_32)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_32r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_32_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_32_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_32_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_32_SHADOWr_OFFSET,r._cmic_semaphore_32_shadow)
#define WRITE_CMIC_SEMAPHORE_32_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_32_SHADOWr_OFFSET,r._cmic_semaphore_32_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_32_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_3_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_3_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_3_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_3_SHADOWr_OFFSET,r._cmic_semaphore_3_shadow)
#define WRITE_CMIC_SEMAPHORE_3_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_3_SHADOWr_OFFSET,r._cmic_semaphore_3_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_3_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_4
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_4.
 */
#define READ_CMIC_SEMAPHORE_4r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_4r_OFFSET,r._cmic_semaphore_4)
#define WRITE_CMIC_SEMAPHORE_4r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_4r_OFFSET,r._cmic_semaphore_4)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_4r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_4_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_4_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_4_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_4_SHADOWr_OFFSET,r._cmic_semaphore_4_shadow)
#define WRITE_CMIC_SEMAPHORE_4_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_4_SHADOWr_OFFSET,r._cmic_semaphore_4_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_4_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_5
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_5.
 */
#define READ_CMIC_SEMAPHORE_5r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_5r_OFFSET,r._cmic_semaphore_5)
#define WRITE_CMIC_SEMAPHORE_5r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_5r_OFFSET,r._cmic_semaphore_5)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_5r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_5_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_5_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_5_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_5_SHADOWr_OFFSET,r._cmic_semaphore_5_shadow)
#define WRITE_CMIC_SEMAPHORE_5_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_5_SHADOWr_OFFSET,r._cmic_semaphore_5_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_5_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_6
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_6.
 */
#define READ_CMIC_SEMAPHORE_6r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_6r_OFFSET,r._cmic_semaphore_6)
#define WRITE_CMIC_SEMAPHORE_6r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_6r_OFFSET,r._cmic_semaphore_6)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_6r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_6_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_6_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_6_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_6_SHADOWr_OFFSET,r._cmic_semaphore_6_shadow)
#define WRITE_CMIC_SEMAPHORE_6_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_6_SHADOWr_OFFSET,r._cmic_semaphore_6_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_6_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_7
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_7.
 */
#define READ_CMIC_SEMAPHORE_7r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_7r_OFFSET,r._cmic_semaphore_7)
#define WRITE_CMIC_SEMAPHORE_7r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_7r_OFFSET,r._cmic_semaphore_7)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_7r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_7_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_7_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_7_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_7_SHADOWr_OFFSET,r._cmic_semaphore_7_shadow)
#define WRITE_CMIC_SEMAPHORE_7_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_7_SHADOWr_OFFSET,r._cmic_semaphore_7_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_7_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_8
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_8.
 */
#define READ_CMIC_SEMAPHORE_8r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_8r_OFFSET,r._cmic_semaphore_8)
#define WRITE_CMIC_SEMAPHORE_8r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_8r_OFFSET,r._cmic_semaphore_8)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_8r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_8_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_8_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_8_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_8_SHADOWr_OFFSET,r._cmic_semaphore_8_shadow)
#define WRITE_CMIC_SEMAPHORE_8_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_8_SHADOWr_OFFSET,r._cmic_semaphore_8_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_8_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_9
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_9.
 */
#define READ_CMIC_SEMAPHORE_9r(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_9r_OFFSET,r._cmic_semaphore_9)
#define WRITE_CMIC_SEMAPHORE_9r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_9r_OFFSET,r._cmic_semaphore_9)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_9r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_9_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_9_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_9_SHADOWr(u,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_9_SHADOWr_OFFSET,r._cmic_semaphore_9_shadow)
#define WRITE_CMIC_SEMAPHORE_9_SHADOWr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_9_SHADOWr_OFFSET,r._cmic_semaphore_9_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_9_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SEMAPHORE_SHADOW
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SEMAPHORE_SHADOW.
 */
#define READ_CMIC_SEMAPHORE_SHADOWr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_SEMAPHORE_SHADOWr_OFFSET+(4*(i)*2),r._cmic_semaphore_shadow)
#define WRITE_CMIC_SEMAPHORE_SHADOWr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_SEMAPHORE_SHADOWr_OFFSET+(4*(i)*2),r._cmic_semaphore_shadow)

/*******************************************************************************
 * End of 'CMIC_SEMAPHORE_SHADOWr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SRAM_TM0_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SRAM_TM0_CONTROL.
 */
#define READ_CMIC_SRAM_TM0_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_SRAM_TM0_CONTROLr_OFFSET,r._cmic_sram_tm0_control)
#define WRITE_CMIC_SRAM_TM0_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SRAM_TM0_CONTROLr_OFFSET,r._cmic_sram_tm0_control)

/*******************************************************************************
 * End of 'CMIC_SRAM_TM0_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SRAM_TM1_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SRAM_TM1_CONTROL.
 */
#define READ_CMIC_SRAM_TM1_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_SRAM_TM1_CONTROLr_OFFSET,r._cmic_sram_tm1_control)
#define WRITE_CMIC_SRAM_TM1_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SRAM_TM1_CONTROLr_OFFSET,r._cmic_sram_tm1_control)

/*******************************************************************************
 * End of 'CMIC_SRAM_TM1_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SRAM_TM2_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SRAM_TM2_CONTROL.
 */
#define READ_CMIC_SRAM_TM2_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_SRAM_TM2_CONTROLr_OFFSET,r._cmic_sram_tm2_control)
#define WRITE_CMIC_SRAM_TM2_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SRAM_TM2_CONTROLr_OFFSET,r._cmic_sram_tm2_control)

/*******************************************************************************
 * End of 'CMIC_SRAM_TM2_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SRAM_TM3_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SRAM_TM3_CONTROL.
 */
#define READ_CMIC_SRAM_TM3_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_SRAM_TM3_CONTROLr_OFFSET,r._cmic_sram_tm3_control)
#define WRITE_CMIC_SRAM_TM3_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SRAM_TM3_CONTROLr_OFFSET,r._cmic_sram_tm3_control)

/*******************************************************************************
 * End of 'CMIC_SRAM_TM3_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_SW_RST
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_SW_RST.
 */
#define READ_CMIC_SW_RSTr(u,r) BCMDRD_DEV_READ32(u,CMIC_SW_RSTr_OFFSET,r._cmic_sw_rst)
#define WRITE_CMIC_SW_RSTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_SW_RSTr_OFFSET,r._cmic_sw_rst)

/*******************************************************************************
 * End of 'CMIC_SW_RSTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMER1BGLoad
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMER1BGLoad.
 */
#define READ_CMIC_TIM0_TIMER1BGLOADr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMER1BGLOADr_OFFSET,r._cmic_tim0_timer1bgload)
#define WRITE_CMIC_TIM0_TIMER1BGLOADr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMER1BGLOADr_OFFSET,r._cmic_tim0_timer1bgload)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMER1BGLOADr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMER1Control
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMER1Control.
 */
#define READ_CMIC_TIM0_TIMER1CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMER1CONTROLr_OFFSET,r._cmic_tim0_timer1control)
#define WRITE_CMIC_TIM0_TIMER1CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMER1CONTROLr_OFFSET,r._cmic_tim0_timer1control)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMER1CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMER1IntClr
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMER1IntClr.
 */
#define READ_CMIC_TIM0_TIMER1INTCLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMER1INTCLRr_OFFSET,r._cmic_tim0_timer1intclr)
#define WRITE_CMIC_TIM0_TIMER1INTCLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMER1INTCLRr_OFFSET,r._cmic_tim0_timer1intclr)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMER1INTCLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMER1Load
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMER1Load.
 */
#define READ_CMIC_TIM0_TIMER1LOADr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMER1LOADr_OFFSET,r._cmic_tim0_timer1load)
#define WRITE_CMIC_TIM0_TIMER1LOADr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMER1LOADr_OFFSET,r._cmic_tim0_timer1load)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMER1LOADr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMER1MIS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMER1MIS.
 */
#define READ_CMIC_TIM0_TIMER1MISr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMER1MISr_OFFSET,r._cmic_tim0_timer1mis)
#define WRITE_CMIC_TIM0_TIMER1MISr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMER1MISr_OFFSET,r._cmic_tim0_timer1mis)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMER1MISr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMER1RIS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMER1RIS.
 */
#define READ_CMIC_TIM0_TIMER1RISr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMER1RISr_OFFSET,r._cmic_tim0_timer1ris)
#define WRITE_CMIC_TIM0_TIMER1RISr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMER1RISr_OFFSET,r._cmic_tim0_timer1ris)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMER1RISr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMER1Value
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMER1Value.
 */
#define READ_CMIC_TIM0_TIMER1VALUEr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMER1VALUEr_OFFSET,r._cmic_tim0_timer1value)
#define WRITE_CMIC_TIM0_TIMER1VALUEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMER1VALUEr_OFFSET,r._cmic_tim0_timer1value)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMER1VALUEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMER2BGLoad
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMER2BGLoad.
 */
#define READ_CMIC_TIM0_TIMER2BGLOADr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMER2BGLOADr_OFFSET,r._cmic_tim0_timer2bgload)
#define WRITE_CMIC_TIM0_TIMER2BGLOADr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMER2BGLOADr_OFFSET,r._cmic_tim0_timer2bgload)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMER2BGLOADr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMER2Control
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMER2Control.
 */
#define READ_CMIC_TIM0_TIMER2CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMER2CONTROLr_OFFSET,r._cmic_tim0_timer2control)
#define WRITE_CMIC_TIM0_TIMER2CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMER2CONTROLr_OFFSET,r._cmic_tim0_timer2control)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMER2CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMER2IntClr
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMER2IntClr.
 */
#define READ_CMIC_TIM0_TIMER2INTCLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMER2INTCLRr_OFFSET,r._cmic_tim0_timer2intclr)
#define WRITE_CMIC_TIM0_TIMER2INTCLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMER2INTCLRr_OFFSET,r._cmic_tim0_timer2intclr)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMER2INTCLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMER2Load
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMER2Load.
 */
#define READ_CMIC_TIM0_TIMER2LOADr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMER2LOADr_OFFSET,r._cmic_tim0_timer2load)
#define WRITE_CMIC_TIM0_TIMER2LOADr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMER2LOADr_OFFSET,r._cmic_tim0_timer2load)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMER2LOADr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMER2MIS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMER2MIS.
 */
#define READ_CMIC_TIM0_TIMER2MISr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMER2MISr_OFFSET,r._cmic_tim0_timer2mis)
#define WRITE_CMIC_TIM0_TIMER2MISr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMER2MISr_OFFSET,r._cmic_tim0_timer2mis)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMER2MISr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMER2RIS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMER2RIS.
 */
#define READ_CMIC_TIM0_TIMER2RISr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMER2RISr_OFFSET,r._cmic_tim0_timer2ris)
#define WRITE_CMIC_TIM0_TIMER2RISr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMER2RISr_OFFSET,r._cmic_tim0_timer2ris)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMER2RISr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMER2Value
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMER2Value.
 */
#define READ_CMIC_TIM0_TIMER2VALUEr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMER2VALUEr_OFFSET,r._cmic_tim0_timer2value)
#define WRITE_CMIC_TIM0_TIMER2VALUEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMER2VALUEr_OFFSET,r._cmic_tim0_timer2value)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMER2VALUEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMERBGLoad
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMERBGLoad.
 */
#define READ_CMIC_TIM0_TIMERBGLOADr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMERBGLOADr_OFFSET+(4*(i)*8),r._cmic_tim0_timerbgload)
#define WRITE_CMIC_TIM0_TIMERBGLOADr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMERBGLOADr_OFFSET+(4*(i)*8),r._cmic_tim0_timerbgload)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMERBGLOADr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMERControl
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMERControl.
 */
#define READ_CMIC_TIM0_TIMERCONTROLr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMERCONTROLr_OFFSET+(4*(i)*8),r._cmic_tim0_timercontrol)
#define WRITE_CMIC_TIM0_TIMERCONTROLr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMERCONTROLr_OFFSET+(4*(i)*8),r._cmic_tim0_timercontrol)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMERCONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMERITCR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMERITCR.
 */
#define READ_CMIC_TIM0_TIMERITCRr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMERITCRr_OFFSET,r._cmic_tim0_timeritcr)
#define WRITE_CMIC_TIM0_TIMERITCRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMERITCRr_OFFSET,r._cmic_tim0_timeritcr)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMERITCRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMERITOP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMERITOP.
 */
#define READ_CMIC_TIM0_TIMERITOPr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMERITOPr_OFFSET,r._cmic_tim0_timeritop)
#define WRITE_CMIC_TIM0_TIMERITOPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMERITOPr_OFFSET,r._cmic_tim0_timeritop)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMERITOPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMERIntClr
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMERIntClr.
 */
#define READ_CMIC_TIM0_TIMERINTCLRr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMERINTCLRr_OFFSET+(4*(i)*8),r._cmic_tim0_timerintclr)
#define WRITE_CMIC_TIM0_TIMERINTCLRr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMERINTCLRr_OFFSET+(4*(i)*8),r._cmic_tim0_timerintclr)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMERINTCLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMERLoad
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMERLoad.
 */
#define READ_CMIC_TIM0_TIMERLOADr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMERLOADr_OFFSET+(4*(i)*8),r._cmic_tim0_timerload)
#define WRITE_CMIC_TIM0_TIMERLOADr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMERLOADr_OFFSET+(4*(i)*8),r._cmic_tim0_timerload)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMERLOADr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMERMIS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMERMIS.
 */
#define READ_CMIC_TIM0_TIMERMISr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMERMISr_OFFSET+(4*(i)*8),r._cmic_tim0_timermis)
#define WRITE_CMIC_TIM0_TIMERMISr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMERMISr_OFFSET+(4*(i)*8),r._cmic_tim0_timermis)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMERMISr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMERPCellID0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMERPCellID0.
 */
#define READ_CMIC_TIM0_TIMERPCELLID0r(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMERPCELLID0r_OFFSET,r._cmic_tim0_timerpcellid0)
#define WRITE_CMIC_TIM0_TIMERPCELLID0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMERPCELLID0r_OFFSET,r._cmic_tim0_timerpcellid0)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMERPCELLID0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMERPCellID1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMERPCellID1.
 */
#define READ_CMIC_TIM0_TIMERPCELLID1r(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMERPCELLID1r_OFFSET,r._cmic_tim0_timerpcellid1)
#define WRITE_CMIC_TIM0_TIMERPCELLID1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMERPCELLID1r_OFFSET,r._cmic_tim0_timerpcellid1)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMERPCELLID1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMERPCellID2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMERPCellID2.
 */
#define READ_CMIC_TIM0_TIMERPCELLID2r(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMERPCELLID2r_OFFSET,r._cmic_tim0_timerpcellid2)
#define WRITE_CMIC_TIM0_TIMERPCELLID2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMERPCELLID2r_OFFSET,r._cmic_tim0_timerpcellid2)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMERPCELLID2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMERPCellID3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMERPCellID3.
 */
#define READ_CMIC_TIM0_TIMERPCELLID3r(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMERPCELLID3r_OFFSET,r._cmic_tim0_timerpcellid3)
#define WRITE_CMIC_TIM0_TIMERPCELLID3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMERPCELLID3r_OFFSET,r._cmic_tim0_timerpcellid3)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMERPCELLID3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMERPeriphID0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMERPeriphID0.
 */
#define READ_CMIC_TIM0_TIMERPERIPHID0r(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMERPERIPHID0r_OFFSET,r._cmic_tim0_timerperiphid0)
#define WRITE_CMIC_TIM0_TIMERPERIPHID0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMERPERIPHID0r_OFFSET,r._cmic_tim0_timerperiphid0)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMERPERIPHID0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMERPeriphID1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMERPeriphID1.
 */
#define READ_CMIC_TIM0_TIMERPERIPHID1r(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMERPERIPHID1r_OFFSET,r._cmic_tim0_timerperiphid1)
#define WRITE_CMIC_TIM0_TIMERPERIPHID1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMERPERIPHID1r_OFFSET,r._cmic_tim0_timerperiphid1)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMERPERIPHID1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMERPeriphID2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMERPeriphID2.
 */
#define READ_CMIC_TIM0_TIMERPERIPHID2r(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMERPERIPHID2r_OFFSET,r._cmic_tim0_timerperiphid2)
#define WRITE_CMIC_TIM0_TIMERPERIPHID2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMERPERIPHID2r_OFFSET,r._cmic_tim0_timerperiphid2)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMERPERIPHID2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMERPeriphID3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMERPeriphID3.
 */
#define READ_CMIC_TIM0_TIMERPERIPHID3r(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMERPERIPHID3r_OFFSET,r._cmic_tim0_timerperiphid3)
#define WRITE_CMIC_TIM0_TIMERPERIPHID3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMERPERIPHID3r_OFFSET,r._cmic_tim0_timerperiphid3)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMERPERIPHID3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMERRIS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMERRIS.
 */
#define READ_CMIC_TIM0_TIMERRISr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMERRISr_OFFSET+(4*(i)*8),r._cmic_tim0_timerris)
#define WRITE_CMIC_TIM0_TIMERRISr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMERRISr_OFFSET+(4*(i)*8),r._cmic_tim0_timerris)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMERRISr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM0_TIMERValue
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM0_TIMERValue.
 */
#define READ_CMIC_TIM0_TIMERVALUEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIM0_TIMERVALUEr_OFFSET+(4*(i)*8),r._cmic_tim0_timervalue)
#define WRITE_CMIC_TIM0_TIMERVALUEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM0_TIMERVALUEr_OFFSET+(4*(i)*8),r._cmic_tim0_timervalue)

/*******************************************************************************
 * End of 'CMIC_TIM0_TIMERVALUEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMER1BGLoad
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMER1BGLoad.
 */
#define READ_CMIC_TIM1_TIMER1BGLOADr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMER1BGLOADr_OFFSET,r._cmic_tim1_timer1bgload)
#define WRITE_CMIC_TIM1_TIMER1BGLOADr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMER1BGLOADr_OFFSET,r._cmic_tim1_timer1bgload)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMER1BGLOADr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMER1Control
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMER1Control.
 */
#define READ_CMIC_TIM1_TIMER1CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMER1CONTROLr_OFFSET,r._cmic_tim1_timer1control)
#define WRITE_CMIC_TIM1_TIMER1CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMER1CONTROLr_OFFSET,r._cmic_tim1_timer1control)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMER1CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMER1IntClr
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMER1IntClr.
 */
#define READ_CMIC_TIM1_TIMER1INTCLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMER1INTCLRr_OFFSET,r._cmic_tim1_timer1intclr)
#define WRITE_CMIC_TIM1_TIMER1INTCLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMER1INTCLRr_OFFSET,r._cmic_tim1_timer1intclr)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMER1INTCLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMER1Load
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMER1Load.
 */
#define READ_CMIC_TIM1_TIMER1LOADr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMER1LOADr_OFFSET,r._cmic_tim1_timer1load)
#define WRITE_CMIC_TIM1_TIMER1LOADr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMER1LOADr_OFFSET,r._cmic_tim1_timer1load)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMER1LOADr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMER1MIS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMER1MIS.
 */
#define READ_CMIC_TIM1_TIMER1MISr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMER1MISr_OFFSET,r._cmic_tim1_timer1mis)
#define WRITE_CMIC_TIM1_TIMER1MISr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMER1MISr_OFFSET,r._cmic_tim1_timer1mis)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMER1MISr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMER1RIS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMER1RIS.
 */
#define READ_CMIC_TIM1_TIMER1RISr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMER1RISr_OFFSET,r._cmic_tim1_timer1ris)
#define WRITE_CMIC_TIM1_TIMER1RISr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMER1RISr_OFFSET,r._cmic_tim1_timer1ris)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMER1RISr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMER1Value
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMER1Value.
 */
#define READ_CMIC_TIM1_TIMER1VALUEr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMER1VALUEr_OFFSET,r._cmic_tim1_timer1value)
#define WRITE_CMIC_TIM1_TIMER1VALUEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMER1VALUEr_OFFSET,r._cmic_tim1_timer1value)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMER1VALUEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMER2BGLoad
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMER2BGLoad.
 */
#define READ_CMIC_TIM1_TIMER2BGLOADr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMER2BGLOADr_OFFSET,r._cmic_tim1_timer2bgload)
#define WRITE_CMIC_TIM1_TIMER2BGLOADr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMER2BGLOADr_OFFSET,r._cmic_tim1_timer2bgload)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMER2BGLOADr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMER2Control
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMER2Control.
 */
#define READ_CMIC_TIM1_TIMER2CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMER2CONTROLr_OFFSET,r._cmic_tim1_timer2control)
#define WRITE_CMIC_TIM1_TIMER2CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMER2CONTROLr_OFFSET,r._cmic_tim1_timer2control)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMER2CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMER2IntClr
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMER2IntClr.
 */
#define READ_CMIC_TIM1_TIMER2INTCLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMER2INTCLRr_OFFSET,r._cmic_tim1_timer2intclr)
#define WRITE_CMIC_TIM1_TIMER2INTCLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMER2INTCLRr_OFFSET,r._cmic_tim1_timer2intclr)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMER2INTCLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMER2Load
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMER2Load.
 */
#define READ_CMIC_TIM1_TIMER2LOADr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMER2LOADr_OFFSET,r._cmic_tim1_timer2load)
#define WRITE_CMIC_TIM1_TIMER2LOADr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMER2LOADr_OFFSET,r._cmic_tim1_timer2load)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMER2LOADr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMER2MIS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMER2MIS.
 */
#define READ_CMIC_TIM1_TIMER2MISr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMER2MISr_OFFSET,r._cmic_tim1_timer2mis)
#define WRITE_CMIC_TIM1_TIMER2MISr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMER2MISr_OFFSET,r._cmic_tim1_timer2mis)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMER2MISr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMER2RIS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMER2RIS.
 */
#define READ_CMIC_TIM1_TIMER2RISr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMER2RISr_OFFSET,r._cmic_tim1_timer2ris)
#define WRITE_CMIC_TIM1_TIMER2RISr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMER2RISr_OFFSET,r._cmic_tim1_timer2ris)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMER2RISr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMER2Value
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMER2Value.
 */
#define READ_CMIC_TIM1_TIMER2VALUEr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMER2VALUEr_OFFSET,r._cmic_tim1_timer2value)
#define WRITE_CMIC_TIM1_TIMER2VALUEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMER2VALUEr_OFFSET,r._cmic_tim1_timer2value)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMER2VALUEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMERBGLoad
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMERBGLoad.
 */
#define READ_CMIC_TIM1_TIMERBGLOADr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMERBGLOADr_OFFSET+(4*(i)*8),r._cmic_tim1_timerbgload)
#define WRITE_CMIC_TIM1_TIMERBGLOADr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMERBGLOADr_OFFSET+(4*(i)*8),r._cmic_tim1_timerbgload)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMERBGLOADr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMERControl
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMERControl.
 */
#define READ_CMIC_TIM1_TIMERCONTROLr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMERCONTROLr_OFFSET+(4*(i)*8),r._cmic_tim1_timercontrol)
#define WRITE_CMIC_TIM1_TIMERCONTROLr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMERCONTROLr_OFFSET+(4*(i)*8),r._cmic_tim1_timercontrol)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMERCONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMERITCR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMERITCR.
 */
#define READ_CMIC_TIM1_TIMERITCRr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMERITCRr_OFFSET,r._cmic_tim1_timeritcr)
#define WRITE_CMIC_TIM1_TIMERITCRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMERITCRr_OFFSET,r._cmic_tim1_timeritcr)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMERITCRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMERITOP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMERITOP.
 */
#define READ_CMIC_TIM1_TIMERITOPr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMERITOPr_OFFSET,r._cmic_tim1_timeritop)
#define WRITE_CMIC_TIM1_TIMERITOPr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMERITOPr_OFFSET,r._cmic_tim1_timeritop)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMERITOPr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMERIntClr
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMERIntClr.
 */
#define READ_CMIC_TIM1_TIMERINTCLRr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMERINTCLRr_OFFSET+(4*(i)*8),r._cmic_tim1_timerintclr)
#define WRITE_CMIC_TIM1_TIMERINTCLRr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMERINTCLRr_OFFSET+(4*(i)*8),r._cmic_tim1_timerintclr)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMERINTCLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMERLoad
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMERLoad.
 */
#define READ_CMIC_TIM1_TIMERLOADr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMERLOADr_OFFSET+(4*(i)*8),r._cmic_tim1_timerload)
#define WRITE_CMIC_TIM1_TIMERLOADr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMERLOADr_OFFSET+(4*(i)*8),r._cmic_tim1_timerload)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMERLOADr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMERMIS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMERMIS.
 */
#define READ_CMIC_TIM1_TIMERMISr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMERMISr_OFFSET+(4*(i)*8),r._cmic_tim1_timermis)
#define WRITE_CMIC_TIM1_TIMERMISr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMERMISr_OFFSET+(4*(i)*8),r._cmic_tim1_timermis)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMERMISr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMERPCellID0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMERPCellID0.
 */
#define READ_CMIC_TIM1_TIMERPCELLID0r(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMERPCELLID0r_OFFSET,r._cmic_tim1_timerpcellid0)
#define WRITE_CMIC_TIM1_TIMERPCELLID0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMERPCELLID0r_OFFSET,r._cmic_tim1_timerpcellid0)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMERPCELLID0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMERPCellID1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMERPCellID1.
 */
#define READ_CMIC_TIM1_TIMERPCELLID1r(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMERPCELLID1r_OFFSET,r._cmic_tim1_timerpcellid1)
#define WRITE_CMIC_TIM1_TIMERPCELLID1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMERPCELLID1r_OFFSET,r._cmic_tim1_timerpcellid1)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMERPCELLID1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMERPCellID2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMERPCellID2.
 */
#define READ_CMIC_TIM1_TIMERPCELLID2r(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMERPCELLID2r_OFFSET,r._cmic_tim1_timerpcellid2)
#define WRITE_CMIC_TIM1_TIMERPCELLID2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMERPCELLID2r_OFFSET,r._cmic_tim1_timerpcellid2)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMERPCELLID2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMERPCellID3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMERPCellID3.
 */
#define READ_CMIC_TIM1_TIMERPCELLID3r(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMERPCELLID3r_OFFSET,r._cmic_tim1_timerpcellid3)
#define WRITE_CMIC_TIM1_TIMERPCELLID3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMERPCELLID3r_OFFSET,r._cmic_tim1_timerpcellid3)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMERPCELLID3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMERPeriphID0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMERPeriphID0.
 */
#define READ_CMIC_TIM1_TIMERPERIPHID0r(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMERPERIPHID0r_OFFSET,r._cmic_tim1_timerperiphid0)
#define WRITE_CMIC_TIM1_TIMERPERIPHID0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMERPERIPHID0r_OFFSET,r._cmic_tim1_timerperiphid0)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMERPERIPHID0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMERPeriphID1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMERPeriphID1.
 */
#define READ_CMIC_TIM1_TIMERPERIPHID1r(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMERPERIPHID1r_OFFSET,r._cmic_tim1_timerperiphid1)
#define WRITE_CMIC_TIM1_TIMERPERIPHID1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMERPERIPHID1r_OFFSET,r._cmic_tim1_timerperiphid1)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMERPERIPHID1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMERPeriphID2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMERPeriphID2.
 */
#define READ_CMIC_TIM1_TIMERPERIPHID2r(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMERPERIPHID2r_OFFSET,r._cmic_tim1_timerperiphid2)
#define WRITE_CMIC_TIM1_TIMERPERIPHID2r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMERPERIPHID2r_OFFSET,r._cmic_tim1_timerperiphid2)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMERPERIPHID2r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMERPeriphID3
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMERPeriphID3.
 */
#define READ_CMIC_TIM1_TIMERPERIPHID3r(u,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMERPERIPHID3r_OFFSET,r._cmic_tim1_timerperiphid3)
#define WRITE_CMIC_TIM1_TIMERPERIPHID3r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMERPERIPHID3r_OFFSET,r._cmic_tim1_timerperiphid3)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMERPERIPHID3r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMERRIS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMERRIS.
 */
#define READ_CMIC_TIM1_TIMERRISr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMERRISr_OFFSET+(4*(i)*8),r._cmic_tim1_timerris)
#define WRITE_CMIC_TIM1_TIMERRISr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMERRISr_OFFSET+(4*(i)*8),r._cmic_tim1_timerris)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMERRISr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIM1_TIMERValue
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIM1_TIMERValue.
 */
#define READ_CMIC_TIM1_TIMERVALUEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIM1_TIMERVALUEr_OFFSET+(4*(i)*8),r._cmic_tim1_timervalue)
#define WRITE_CMIC_TIM1_TIMERVALUEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIM1_TIMERVALUEr_OFFSET+(4*(i)*8),r._cmic_tim1_timervalue)

/*******************************************************************************
 * End of 'CMIC_TIM1_TIMERVALUEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRL.
 */
#define READ_CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr_OFFSET,r._cmic_timesync_broadsync0_clk_count_ctrl)
#define WRITE_CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr_OFFSET,r._cmic_timesync_broadsync0_clk_count_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRL.
 */
#define READ_CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr_OFFSET,r._cmic_timesync_broadsync1_clk_count_ctrl)
#define WRITE_CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr_OFFSET,r._cmic_timesync_broadsync1_clk_count_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRL.
 */
#define READ_CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRLr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRLr_OFFSET+(4*(i)),r._cmic_timesync_broadsync_clk_count_ctrl)
#define WRITE_CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRLr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRLr_OFFSET+(4*(i)),r._cmic_timesync_broadsync_clk_count_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_CAPTURE_STATUS_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_CAPTURE_STATUS_1.
 */
#define READ_CMIC_TIMESYNC_CAPTURE_STATUS_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_CAPTURE_STATUS_1r_OFFSET,r._cmic_timesync_capture_status_1)
#define WRITE_CMIC_TIMESYNC_CAPTURE_STATUS_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_CAPTURE_STATUS_1r_OFFSET,r._cmic_timesync_capture_status_1)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_CAPTURE_STATUS_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1.
 */
#define READ_CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r_OFFSET,r._cmic_timesync_capture_status_clr_1)
#define WRITE_CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r_OFFSET,r._cmic_timesync_capture_status_clr_1)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_COUNTER_CONFIG_SELECT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_COUNTER_CONFIG_SELECT.
 */
#define READ_CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr_OFFSET,r._cmic_timesync_counter_config_select)
#define WRITE_CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr_OFFSET,r._cmic_timesync_counter_config_select)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_FIFO_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_FIFO_STATUS.
 */
#define READ_CMIC_TIMESYNC_FIFO_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_FIFO_STATUSr_OFFSET,r._cmic_timesync_fifo_status)
#define WRITE_CMIC_TIMESYNC_FIFO_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_FIFO_STATUSr_OFFSET,r._cmic_timesync_fifo_status)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_FIFO_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_0_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_0_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_0_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_0_CTRLr_OFFSET,r._cmic_timesync_gpio_0_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_0_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_0_CTRLr_OFFSET,r._cmic_timesync_gpio_0_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_0_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_0_down_event_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_0_down_event_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_0_INPUT_DIVISOR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_0_INPUT_DIVISOR.
 */
#define READ_CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_OFFSET,r._cmic_timesync_gpio_0_input_divisor)
#define WRITE_CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_OFFSET,r._cmic_timesync_gpio_0_input_divisor)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE.
 */
#define READ_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr_OFFSET,r._cmic_timesync_gpio_0_output_enable)
#define WRITE_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr_OFFSET,r._cmic_timesync_gpio_0_output_enable)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER.
 */
#define READ_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr_OFFSET,r._cmic_timesync_gpio_0_phase_adjust_lower)
#define WRITE_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr_OFFSET,r._cmic_timesync_gpio_0_phase_adjust_lower)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPER.
 */
#define READ_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_OFFSET,r._cmic_timesync_gpio_0_phase_adjust_upper)
#define WRITE_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_OFFSET,r._cmic_timesync_gpio_0_phase_adjust_upper)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_0_up_event_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_0_up_event_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_1_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_1_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_1_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_1_CTRLr_OFFSET,r._cmic_timesync_gpio_1_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_1_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_1_CTRLr_OFFSET,r._cmic_timesync_gpio_1_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_1_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_1_down_event_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_1_down_event_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_1_INPUT_DIVISOR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_1_INPUT_DIVISOR.
 */
#define READ_CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr_OFFSET,r._cmic_timesync_gpio_1_input_divisor)
#define WRITE_CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr_OFFSET,r._cmic_timesync_gpio_1_input_divisor)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLE.
 */
#define READ_CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr_OFFSET,r._cmic_timesync_gpio_1_output_enable)
#define WRITE_CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr_OFFSET,r._cmic_timesync_gpio_1_output_enable)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWER.
 */
#define READ_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr_OFFSET,r._cmic_timesync_gpio_1_phase_adjust_lower)
#define WRITE_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr_OFFSET,r._cmic_timesync_gpio_1_phase_adjust_lower)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPER.
 */
#define READ_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr_OFFSET,r._cmic_timesync_gpio_1_phase_adjust_upper)
#define WRITE_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr_OFFSET,r._cmic_timesync_gpio_1_phase_adjust_upper)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_1_up_event_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_1_up_event_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_2_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_2_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_2_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_2_CTRLr_OFFSET,r._cmic_timesync_gpio_2_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_2_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_2_CTRLr_OFFSET,r._cmic_timesync_gpio_2_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_2_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_2_down_event_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_2_down_event_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_2_INPUT_DIVISOR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_2_INPUT_DIVISOR.
 */
#define READ_CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr_OFFSET,r._cmic_timesync_gpio_2_input_divisor)
#define WRITE_CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr_OFFSET,r._cmic_timesync_gpio_2_input_divisor)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLE.
 */
#define READ_CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr_OFFSET,r._cmic_timesync_gpio_2_output_enable)
#define WRITE_CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr_OFFSET,r._cmic_timesync_gpio_2_output_enable)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWER.
 */
#define READ_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr_OFFSET,r._cmic_timesync_gpio_2_phase_adjust_lower)
#define WRITE_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr_OFFSET,r._cmic_timesync_gpio_2_phase_adjust_lower)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPER.
 */
#define READ_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr_OFFSET,r._cmic_timesync_gpio_2_phase_adjust_upper)
#define WRITE_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr_OFFSET,r._cmic_timesync_gpio_2_phase_adjust_upper)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_2_up_event_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_2_up_event_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_3_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_3_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_3_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_3_CTRLr_OFFSET,r._cmic_timesync_gpio_3_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_3_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_3_CTRLr_OFFSET,r._cmic_timesync_gpio_3_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_3_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_3_down_event_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_3_down_event_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_3_INPUT_DIVISOR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_3_INPUT_DIVISOR.
 */
#define READ_CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr_OFFSET,r._cmic_timesync_gpio_3_input_divisor)
#define WRITE_CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr_OFFSET,r._cmic_timesync_gpio_3_input_divisor)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLE.
 */
#define READ_CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr_OFFSET,r._cmic_timesync_gpio_3_output_enable)
#define WRITE_CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr_OFFSET,r._cmic_timesync_gpio_3_output_enable)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWER.
 */
#define READ_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr_OFFSET,r._cmic_timesync_gpio_3_phase_adjust_lower)
#define WRITE_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr_OFFSET,r._cmic_timesync_gpio_3_phase_adjust_lower)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPER.
 */
#define READ_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr_OFFSET,r._cmic_timesync_gpio_3_phase_adjust_upper)
#define WRITE_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr_OFFSET,r._cmic_timesync_gpio_3_phase_adjust_upper)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_3_up_event_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_3_up_event_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_4_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_4_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_4_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_4_CTRLr_OFFSET,r._cmic_timesync_gpio_4_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_4_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_4_CTRLr_OFFSET,r._cmic_timesync_gpio_4_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_4_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_4_down_event_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_4_down_event_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_4_INPUT_DIVISOR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_4_INPUT_DIVISOR.
 */
#define READ_CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr_OFFSET,r._cmic_timesync_gpio_4_input_divisor)
#define WRITE_CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr_OFFSET,r._cmic_timesync_gpio_4_input_divisor)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLE.
 */
#define READ_CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr_OFFSET,r._cmic_timesync_gpio_4_output_enable)
#define WRITE_CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr_OFFSET,r._cmic_timesync_gpio_4_output_enable)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWER.
 */
#define READ_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr_OFFSET,r._cmic_timesync_gpio_4_phase_adjust_lower)
#define WRITE_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr_OFFSET,r._cmic_timesync_gpio_4_phase_adjust_lower)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPER.
 */
#define READ_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr_OFFSET,r._cmic_timesync_gpio_4_phase_adjust_upper)
#define WRITE_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr_OFFSET,r._cmic_timesync_gpio_4_phase_adjust_upper)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_4_up_event_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_4_up_event_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_5_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_5_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_5_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_5_CTRLr_OFFSET,r._cmic_timesync_gpio_5_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_5_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_5_CTRLr_OFFSET,r._cmic_timesync_gpio_5_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_5_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_5_down_event_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_5_down_event_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_5_INPUT_DIVISOR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_5_INPUT_DIVISOR.
 */
#define READ_CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr_OFFSET,r._cmic_timesync_gpio_5_input_divisor)
#define WRITE_CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr_OFFSET,r._cmic_timesync_gpio_5_input_divisor)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLE.
 */
#define READ_CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr_OFFSET,r._cmic_timesync_gpio_5_output_enable)
#define WRITE_CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr_OFFSET,r._cmic_timesync_gpio_5_output_enable)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWER.
 */
#define READ_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr_OFFSET,r._cmic_timesync_gpio_5_phase_adjust_lower)
#define WRITE_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr_OFFSET,r._cmic_timesync_gpio_5_phase_adjust_lower)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPER.
 */
#define READ_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr_OFFSET,r._cmic_timesync_gpio_5_phase_adjust_upper)
#define WRITE_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr_OFFSET,r._cmic_timesync_gpio_5_phase_adjust_upper)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_5_up_event_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr_OFFSET,r._cmic_timesync_gpio_5_up_event_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_CTRLr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_CTRLr_OFFSET+(4*(i)*7),r._cmic_timesync_gpio_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_CTRLr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_CTRLr_OFFSET+(4*(i)*7),r._cmic_timesync_gpio_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRLr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRLr_OFFSET+(4*(i)*7),r._cmic_timesync_gpio_down_event_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRLr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRLr_OFFSET+(4*(i)*7),r._cmic_timesync_gpio_down_event_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_INPUT_DIVISOR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_INPUT_DIVISOR.
 */
#define READ_CMIC_TIMESYNC_GPIO_INPUT_DIVISORr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_INPUT_DIVISORr_OFFSET+(4*(i)*7),r._cmic_timesync_gpio_input_divisor)
#define WRITE_CMIC_TIMESYNC_GPIO_INPUT_DIVISORr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_INPUT_DIVISORr_OFFSET+(4*(i)*7),r._cmic_timesync_gpio_input_divisor)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_INPUT_DIVISORr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_OUTPUT_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_OUTPUT_ENABLE.
 */
#define READ_CMIC_TIMESYNC_GPIO_OUTPUT_ENABLEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_OUTPUT_ENABLEr_OFFSET+(4*(i)*7),r._cmic_timesync_gpio_output_enable)
#define WRITE_CMIC_TIMESYNC_GPIO_OUTPUT_ENABLEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_OUTPUT_ENABLEr_OFFSET+(4*(i)*7),r._cmic_timesync_gpio_output_enable)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_OUTPUT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWER.
 */
#define READ_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr_OFFSET+(4*(i)*7),r._cmic_timesync_gpio_phase_adjust_lower)
#define WRITE_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr_OFFSET+(4*(i)*7),r._cmic_timesync_gpio_phase_adjust_lower)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPER.
 */
#define READ_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr_OFFSET+(4*(i)*7),r._cmic_timesync_gpio_phase_adjust_upper)
#define WRITE_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr_OFFSET+(4*(i)*7),r._cmic_timesync_gpio_phase_adjust_upper)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_GPIO_UP_EVENT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_GPIO_UP_EVENT_CTRL.
 */
#define READ_CMIC_TIMESYNC_GPIO_UP_EVENT_CTRLr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_GPIO_UP_EVENT_CTRLr_OFFSET+(4*(i)*7),r._cmic_timesync_gpio_up_event_ctrl)
#define WRITE_CMIC_TIMESYNC_GPIO_UP_EVENT_CTRLr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_GPIO_UP_EVENT_CTRLr_OFFSET+(4*(i)*7),r._cmic_timesync_gpio_up_event_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_GPIO_UP_EVENT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWER.
 */
#define READ_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr_OFFSET,r._cmic_timesync_input_time_fifo_ts_lower)
#define WRITE_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr_OFFSET,r._cmic_timesync_input_time_fifo_ts_lower)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPER.
 */
#define READ_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr_OFFSET,r._cmic_timesync_input_time_fifo_ts_upper)
#define WRITE_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr_OFFSET,r._cmic_timesync_input_time_fifo_ts_upper)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_INTERRUPT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_INTERRUPT_CLR.
 */
#define READ_CMIC_TIMESYNC_INTERRUPT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_INTERRUPT_CLRr_OFFSET,r._cmic_timesync_interrupt_clr)
#define WRITE_CMIC_TIMESYNC_INTERRUPT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_INTERRUPT_CLRr_OFFSET,r._cmic_timesync_interrupt_clr)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_INTERRUPT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_INTERRUPT_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_INTERRUPT_ENABLE.
 */
#define READ_CMIC_TIMESYNC_INTERRUPT_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_INTERRUPT_ENABLEr_OFFSET,r._cmic_timesync_interrupt_enable)
#define WRITE_CMIC_TIMESYNC_INTERRUPT_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_INTERRUPT_ENABLEr_OFFSET,r._cmic_timesync_interrupt_enable)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_INTERRUPT_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_INTERRUPT_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_INTERRUPT_STATUS.
 */
#define READ_CMIC_TIMESYNC_INTERRUPT_STATUSr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_INTERRUPT_STATUSr_OFFSET,r._cmic_timesync_interrupt_status)
#define WRITE_CMIC_TIMESYNC_INTERRUPT_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_INTERRUPT_STATUSr_OFFSET,r._cmic_timesync_interrupt_status)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_INTERRUPT_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRL.
 */
#define READ_CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr_OFFSET,r._cmic_timesync_synce_clk1_count_ctrl)
#define WRITE_CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr_OFFSET,r._cmic_timesync_synce_clk1_count_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRL.
 */
#define READ_CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr_OFFSET,r._cmic_timesync_synce_clk2_count_ctrl)
#define WRITE_CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr_OFFSET,r._cmic_timesync_synce_clk2_count_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRL.
 */
#define READ_CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr_OFFSET,r._cmic_timesync_synce_clk3_count_ctrl)
#define WRITE_CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr_OFFSET,r._cmic_timesync_synce_clk3_count_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRL.
 */
#define READ_CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr_OFFSET,r._cmic_timesync_synce_clk4_count_ctrl)
#define WRITE_CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr_OFFSET,r._cmic_timesync_synce_clk4_count_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRL.
 */
#define READ_CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr_OFFSET,r._cmic_timesync_synce_clk5_count_ctrl)
#define WRITE_CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr_OFFSET,r._cmic_timesync_synce_clk5_count_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRL.
 */
#define READ_CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRLr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRLr_OFFSET+(4*(i)),r._cmic_timesync_synce_clk_count_ctrl)
#define WRITE_CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRLr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRLr_OFFSET+(4*(i)),r._cmic_timesync_synce_clk_count_ctrl)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_TIME_CAPTURE_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_TIME_CAPTURE_CONTROL.
 */
#define READ_CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr_OFFSET,r._cmic_timesync_time_capture_control)
#define WRITE_CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr_OFFSET,r._cmic_timesync_time_capture_control)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_TIME_CAPTURE_MODE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_TIME_CAPTURE_MODE.
 */
#define READ_CMIC_TIMESYNC_TIME_CAPTURE_MODEr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_TIME_CAPTURE_MODEr_OFFSET,r._cmic_timesync_time_capture_mode)
#define WRITE_CMIC_TIMESYNC_TIME_CAPTURE_MODEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_TIME_CAPTURE_MODEr_OFFSET,r._cmic_timesync_time_capture_mode)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_TIME_CAPTURE_MODEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_TM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_TM.
 */
#define READ_CMIC_TIMESYNC_TMr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_TMr_OFFSET,r._cmic_timesync_tm)
#define WRITE_CMIC_TIMESYNC_TMr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_TMr_OFFSET,r._cmic_timesync_tm)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_TMr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_TS0_COUNTER_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_TS0_COUNTER_ENABLE.
 */
#define READ_CMIC_TIMESYNC_TS0_COUNTER_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_TS0_COUNTER_ENABLEr_OFFSET,r._cmic_timesync_ts0_counter_enable)
#define WRITE_CMIC_TIMESYNC_TS0_COUNTER_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_TS0_COUNTER_ENABLEr_OFFSET,r._cmic_timesync_ts0_counter_enable)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_TS0_COUNTER_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_TS0_FREQ_CTRL_FRAC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_TS0_FREQ_CTRL_FRAC.
 */
#define READ_CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr_OFFSET,r._cmic_timesync_ts0_freq_ctrl_frac)
#define WRITE_CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr_OFFSET,r._cmic_timesync_ts0_freq_ctrl_frac)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWER.
 */
#define READ_CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr_OFFSET,r._cmic_timesync_ts0_freq_ctrl_lower)
#define WRITE_CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr_OFFSET,r._cmic_timesync_ts0_freq_ctrl_lower)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPER.
 */
#define READ_CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr_OFFSET,r._cmic_timesync_ts0_freq_ctrl_upper)
#define WRITE_CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr_OFFSET,r._cmic_timesync_ts0_freq_ctrl_upper)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_TS1_COUNTER_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_TS1_COUNTER_ENABLE.
 */
#define READ_CMIC_TIMESYNC_TS1_COUNTER_ENABLEr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_TS1_COUNTER_ENABLEr_OFFSET,r._cmic_timesync_ts1_counter_enable)
#define WRITE_CMIC_TIMESYNC_TS1_COUNTER_ENABLEr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_TS1_COUNTER_ENABLEr_OFFSET,r._cmic_timesync_ts1_counter_enable)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_TS1_COUNTER_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_TS1_FREQ_CTRL_FRAC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_TS1_FREQ_CTRL_FRAC.
 */
#define READ_CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr_OFFSET,r._cmic_timesync_ts1_freq_ctrl_frac)
#define WRITE_CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr_OFFSET,r._cmic_timesync_ts1_freq_ctrl_frac)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWER.
 */
#define READ_CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr_OFFSET,r._cmic_timesync_ts1_freq_ctrl_lower)
#define WRITE_CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr_OFFSET,r._cmic_timesync_ts1_freq_ctrl_lower)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPER.
 */
#define READ_CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr(u,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr_OFFSET,r._cmic_timesync_ts1_freq_ctrl_upper)
#define WRITE_CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr_OFFSET,r._cmic_timesync_ts1_freq_ctrl_upper)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_TS_COUNTER_ENABLE
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_TS_COUNTER_ENABLE.
 */
#define READ_CMIC_TIMESYNC_TS_COUNTER_ENABLEr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_TS_COUNTER_ENABLEr_OFFSET+(4*(i)*4),r._cmic_timesync_ts_counter_enable)
#define WRITE_CMIC_TIMESYNC_TS_COUNTER_ENABLEr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_TS_COUNTER_ENABLEr_OFFSET+(4*(i)*4),r._cmic_timesync_ts_counter_enable)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_TS_COUNTER_ENABLEr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_TS_FREQ_CTRL_FRAC
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_TS_FREQ_CTRL_FRAC.
 */
#define READ_CMIC_TIMESYNC_TS_FREQ_CTRL_FRACr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_TS_FREQ_CTRL_FRACr_OFFSET+(4*(i)*4),r._cmic_timesync_ts_freq_ctrl_frac)
#define WRITE_CMIC_TIMESYNC_TS_FREQ_CTRL_FRACr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_TS_FREQ_CTRL_FRACr_OFFSET+(4*(i)*4),r._cmic_timesync_ts_freq_ctrl_frac)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_TS_FREQ_CTRL_FRACr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_TS_FREQ_CTRL_LOWER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_TS_FREQ_CTRL_LOWER.
 */
#define READ_CMIC_TIMESYNC_TS_FREQ_CTRL_LOWERr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_TS_FREQ_CTRL_LOWERr_OFFSET+(4*(i)*4),r._cmic_timesync_ts_freq_ctrl_lower)
#define WRITE_CMIC_TIMESYNC_TS_FREQ_CTRL_LOWERr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_TS_FREQ_CTRL_LOWERr_OFFSET+(4*(i)*4),r._cmic_timesync_ts_freq_ctrl_lower)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_TS_FREQ_CTRL_LOWERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TIMESYNC_TS_FREQ_CTRL_UPPER
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TIMESYNC_TS_FREQ_CTRL_UPPER.
 */
#define READ_CMIC_TIMESYNC_TS_FREQ_CTRL_UPPERr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TIMESYNC_TS_FREQ_CTRL_UPPERr_OFFSET+(4*(i)*4),r._cmic_timesync_ts_freq_ctrl_upper)
#define WRITE_CMIC_TIMESYNC_TS_FREQ_CTRL_UPPERr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TIMESYNC_TS_FREQ_CTRL_UPPERr_OFFSET+(4*(i)*4),r._cmic_timesync_ts_freq_ctrl_upper)

/*******************************************************************************
 * End of 'CMIC_TIMESYNC_TS_FREQ_CTRL_UPPERr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TXBUF_CMC0_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TXBUF_CMC0_PKT_CNT.
 */
#define READ_CMIC_TXBUF_CMC0_PKT_CNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_TXBUF_CMC0_PKT_CNTr_OFFSET,r._cmic_txbuf_cmc0_pkt_cnt)
#define WRITE_CMIC_TXBUF_CMC0_PKT_CNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TXBUF_CMC0_PKT_CNTr_OFFSET,r._cmic_txbuf_cmc0_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_TXBUF_CMC0_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TXBUF_CMC1_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TXBUF_CMC1_PKT_CNT.
 */
#define READ_CMIC_TXBUF_CMC1_PKT_CNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_TXBUF_CMC1_PKT_CNTr_OFFSET,r._cmic_txbuf_cmc1_pkt_cnt)
#define WRITE_CMIC_TXBUF_CMC1_PKT_CNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TXBUF_CMC1_PKT_CNTr_OFFSET,r._cmic_txbuf_cmc1_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_TXBUF_CMC1_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TXBUF_CMC2_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TXBUF_CMC2_PKT_CNT.
 */
#define READ_CMIC_TXBUF_CMC2_PKT_CNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_TXBUF_CMC2_PKT_CNTr_OFFSET,r._cmic_txbuf_cmc2_pkt_cnt)
#define WRITE_CMIC_TXBUF_CMC2_PKT_CNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TXBUF_CMC2_PKT_CNTr_OFFSET,r._cmic_txbuf_cmc2_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_TXBUF_CMC2_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TXBUF_CMC_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TXBUF_CMC_PKT_CNT.
 */
#define READ_CMIC_TXBUF_CMC_PKT_CNTr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_TXBUF_CMC_PKT_CNTr_OFFSET+(4*(i)),r._cmic_txbuf_cmc_pkt_cnt)
#define WRITE_CMIC_TXBUF_CMC_PKT_CNTr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_TXBUF_CMC_PKT_CNTr_OFFSET+(4*(i)),r._cmic_txbuf_cmc_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_TXBUF_CMC_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TXBUF_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TXBUF_CONFIG.
 */
#define READ_CMIC_TXBUF_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_TXBUF_CONFIGr_OFFSET,r._cmic_txbuf_config)
#define WRITE_CMIC_TXBUF_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TXBUF_CONFIGr_OFFSET,r._cmic_txbuf_config)

/*******************************************************************************
 * End of 'CMIC_TXBUF_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIES.
 */
#define READ_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_txbuf_databuf_max_flist_entries)
#define WRITE_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_OFFSET,r._cmic_txbuf_databuf_max_flist_entries)

/*******************************************************************************
 * End of 'CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIES
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIES.
 */
#define READ_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_READ32(u,CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET,r._cmic_txbuf_databuf_num_free_entries)
#define WRITE_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_OFFSET,r._cmic_txbuf_databuf_num_free_entries)

/*******************************************************************************
 * End of 'CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TXBUF_DATABUF_TM_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TXBUF_DATABUF_TM_0.
 */
#define READ_CMIC_TXBUF_DATABUF_TM_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_TXBUF_DATABUF_TM_0r_OFFSET,r._cmic_txbuf_databuf_tm_0)
#define WRITE_CMIC_TXBUF_DATABUF_TM_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TXBUF_DATABUF_TM_0r_OFFSET,r._cmic_txbuf_databuf_tm_0)

/*******************************************************************************
 * End of 'CMIC_TXBUF_DATABUF_TM_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TXBUF_DATABUF_TM_1
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TXBUF_DATABUF_TM_1.
 */
#define READ_CMIC_TXBUF_DATABUF_TM_1r(u,r) BCMDRD_DEV_READ32(u,CMIC_TXBUF_DATABUF_TM_1r_OFFSET,r._cmic_txbuf_databuf_tm_1)
#define WRITE_CMIC_TXBUF_DATABUF_TM_1r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TXBUF_DATABUF_TM_1r_OFFSET,r._cmic_txbuf_databuf_tm_1)

/*******************************************************************************
 * End of 'CMIC_TXBUF_DATABUF_TM_1r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TXBUF_DEBUG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TXBUF_DEBUG.
 */
#define READ_CMIC_TXBUF_DEBUGr(u,r) BCMDRD_DEV_READ32(u,CMIC_TXBUF_DEBUGr_OFFSET,r._cmic_txbuf_debug)
#define WRITE_CMIC_TXBUF_DEBUGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TXBUF_DEBUGr_OFFSET,r._cmic_txbuf_debug)

/*******************************************************************************
 * End of 'CMIC_TXBUF_DEBUGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TXBUF_ECCERR_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TXBUF_ECCERR_CONTROL.
 */
#define READ_CMIC_TXBUF_ECCERR_CONTROLr(u,r) BCMDRD_DEV_READ32(u,CMIC_TXBUF_ECCERR_CONTROLr_OFFSET,r._cmic_txbuf_eccerr_control)
#define WRITE_CMIC_TXBUF_ECCERR_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TXBUF_ECCERR_CONTROLr_OFFSET,r._cmic_txbuf_eccerr_control)

/*******************************************************************************
 * End of 'CMIC_TXBUF_ECCERR_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TXBUF_IP_BUF_DEPTH
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TXBUF_IP_BUF_DEPTH.
 */
#define READ_CMIC_TXBUF_IP_BUF_DEPTHr(u,r) BCMDRD_DEV_READ32(u,CMIC_TXBUF_IP_BUF_DEPTHr_OFFSET,r._cmic_txbuf_ip_buf_depth)
#define WRITE_CMIC_TXBUF_IP_BUF_DEPTHr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TXBUF_IP_BUF_DEPTHr_OFFSET,r._cmic_txbuf_ip_buf_depth)

/*******************************************************************************
 * End of 'CMIC_TXBUF_IP_BUF_DEPTHr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TXBUF_IP_CRED
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TXBUF_IP_CRED.
 */
#define READ_CMIC_TXBUF_IP_CREDr(u,r) BCMDRD_DEV_READ32(u,CMIC_TXBUF_IP_CREDr_OFFSET,r._cmic_txbuf_ip_cred)
#define WRITE_CMIC_TXBUF_IP_CREDr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TXBUF_IP_CREDr_OFFSET,r._cmic_txbuf_ip_cred)

/*******************************************************************************
 * End of 'CMIC_TXBUF_IP_CREDr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TXBUF_MAX_BUF_LIMITS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TXBUF_MAX_BUF_LIMITS.
 */
#define READ_CMIC_TXBUF_MAX_BUF_LIMITSr(u,r) BCMDRD_DEV_READ32(u,CMIC_TXBUF_MAX_BUF_LIMITSr_OFFSET,r._cmic_txbuf_max_buf_limits)
#define WRITE_CMIC_TXBUF_MAX_BUF_LIMITSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TXBUF_MAX_BUF_LIMITSr_OFFSET,r._cmic_txbuf_max_buf_limits)

/*******************************************************************************
 * End of 'CMIC_TXBUF_MAX_BUF_LIMITSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TXBUF_MHDRBUF_TM_0
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TXBUF_MHDRBUF_TM_0.
 */
#define READ_CMIC_TXBUF_MHDRBUF_TM_0r(u,r) BCMDRD_DEV_READ32(u,CMIC_TXBUF_MHDRBUF_TM_0r_OFFSET,r._cmic_txbuf_mhdrbuf_tm_0)
#define WRITE_CMIC_TXBUF_MHDRBUF_TM_0r(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TXBUF_MHDRBUF_TM_0r_OFFSET,r._cmic_txbuf_mhdrbuf_tm_0)

/*******************************************************************************
 * End of 'CMIC_TXBUF_MHDRBUF_TM_0r'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TXBUF_MIN_BUF_LIMITS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TXBUF_MIN_BUF_LIMITS.
 */
#define READ_CMIC_TXBUF_MIN_BUF_LIMITSr(u,r) BCMDRD_DEV_READ32(u,CMIC_TXBUF_MIN_BUF_LIMITSr_OFFSET,r._cmic_txbuf_min_buf_limits)
#define WRITE_CMIC_TXBUF_MIN_BUF_LIMITSr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TXBUF_MIN_BUF_LIMITSr_OFFSET,r._cmic_txbuf_min_buf_limits)

/*******************************************************************************
 * End of 'CMIC_TXBUF_MIN_BUF_LIMITSr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TXBUF_RPE_PKT_CNT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TXBUF_RPE_PKT_CNT.
 */
#define READ_CMIC_TXBUF_RPE_PKT_CNTr(u,r) BCMDRD_DEV_READ32(u,CMIC_TXBUF_RPE_PKT_CNTr_OFFSET,r._cmic_txbuf_rpe_pkt_cnt)
#define WRITE_CMIC_TXBUF_RPE_PKT_CNTr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TXBUF_RPE_PKT_CNTr_OFFSET,r._cmic_txbuf_rpe_pkt_cnt)

/*******************************************************************************
 * End of 'CMIC_TXBUF_RPE_PKT_CNTr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TXBUF_STAT
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TXBUF_STAT.
 */
#define READ_CMIC_TXBUF_STATr(u,r) BCMDRD_DEV_READ32(u,CMIC_TXBUF_STATr_OFFSET,r._cmic_txbuf_stat)
#define WRITE_CMIC_TXBUF_STATr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TXBUF_STATr_OFFSET,r._cmic_txbuf_stat)

/*******************************************************************************
 * End of 'CMIC_TXBUF_STATr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_TXBUF_STAT_CLR
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_TXBUF_STAT_CLR.
 */
#define READ_CMIC_TXBUF_STAT_CLRr(u,r) BCMDRD_DEV_READ32(u,CMIC_TXBUF_STAT_CLRr_OFFSET,r._cmic_txbuf_stat_clr)
#define WRITE_CMIC_TXBUF_STAT_CLRr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_TXBUF_STAT_CLRr_OFFSET,r._cmic_txbuf_stat_clr)

/*******************************************************************************
 * End of 'CMIC_TXBUF_STAT_CLRr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_UC0_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_UC0_CONFIG.
 */
#define READ_CMIC_UC0_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_UC0_CONFIGr_OFFSET,r._cmic_uc0_config)
#define WRITE_CMIC_UC0_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_UC0_CONFIGr_OFFSET,r._cmic_uc0_config)

/*******************************************************************************
 * End of 'CMIC_UC0_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_UC1_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_UC1_CONFIG.
 */
#define READ_CMIC_UC1_CONFIGr(u,r) BCMDRD_DEV_READ32(u,CMIC_UC1_CONFIGr_OFFSET,r._cmic_uc1_config)
#define WRITE_CMIC_UC1_CONFIGr(u,r) BCMDRD_DEV_WRITE32(u,CMIC_UC1_CONFIGr_OFFSET,r._cmic_uc1_config)

/*******************************************************************************
 * End of 'CMIC_UC1_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  CMIC_UC_CONFIG
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access CMIC_UC_CONFIG.
 */
#define READ_CMIC_UC_CONFIGr(u,i,r) BCMDRD_DEV_READ32(u,CMIC_UC_CONFIGr_OFFSET+(4*(i)),r._cmic_uc_config)
#define WRITE_CMIC_UC_CONFIGr(u,i,r) BCMDRD_DEV_WRITE32(u,CMIC_UC_CONFIGr_OFFSET+(4*(i)),r._cmic_uc_config)

/*******************************************************************************
 * End of 'CMIC_UC_CONFIGr'
 */




/*******************************************************************************
 * REGISTER:  DMU_CRU_RESET
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access DMU_CRU_RESET.
 */
#define READ_DMU_CRU_RESETr(u,r) BCMDRD_IPROC_READ(u,DMU_CRU_RESETr_OFFSET,r._dmu_cru_reset)
#define WRITE_DMU_CRU_RESETr(u,r) BCMDRD_IPROC_WRITE(u,DMU_CRU_RESETr_OFFSET,r._dmu_cru_reset)

/*******************************************************************************
 * End of 'DMU_CRU_RESETr'
 */




/*******************************************************************************
 * REGISTER:  MSPI_CDRAM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_CDRAM.
 */
#define READ_MSPI_CDRAMr(u,i,r) BCMDRD_DEV_READ32(u,MSPI_CDRAMr_OFFSET+(4*(i)),r._mspi_cdram)
#define WRITE_MSPI_CDRAMr(u,i,r) BCMDRD_DEV_WRITE32(u,MSPI_CDRAMr_OFFSET+(4*(i)),r._mspi_cdram)

/*******************************************************************************
 * End of 'MSPI_CDRAMr'
 */




/*******************************************************************************
 * REGISTER:  MSPI_CDRAM_00
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_CDRAM_00.
 */
#define READ_MSPI_CDRAM_00r(u,r) BCMDRD_DEV_READ32(u,MSPI_CDRAM_00r_OFFSET,r._mspi_cdram_00)
#define WRITE_MSPI_CDRAM_00r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_CDRAM_00r_OFFSET,r._mspi_cdram_00)

/*******************************************************************************
 * End of 'MSPI_CDRAM_00r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_CDRAM_01
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_CDRAM_01.
 */
#define READ_MSPI_CDRAM_01r(u,r) BCMDRD_DEV_READ32(u,MSPI_CDRAM_01r_OFFSET,r._mspi_cdram_01)
#define WRITE_MSPI_CDRAM_01r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_CDRAM_01r_OFFSET,r._mspi_cdram_01)

/*******************************************************************************
 * End of 'MSPI_CDRAM_01r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_CDRAM_02
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_CDRAM_02.
 */
#define READ_MSPI_CDRAM_02r(u,r) BCMDRD_DEV_READ32(u,MSPI_CDRAM_02r_OFFSET,r._mspi_cdram_02)
#define WRITE_MSPI_CDRAM_02r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_CDRAM_02r_OFFSET,r._mspi_cdram_02)

/*******************************************************************************
 * End of 'MSPI_CDRAM_02r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_CDRAM_03
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_CDRAM_03.
 */
#define READ_MSPI_CDRAM_03r(u,r) BCMDRD_DEV_READ32(u,MSPI_CDRAM_03r_OFFSET,r._mspi_cdram_03)
#define WRITE_MSPI_CDRAM_03r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_CDRAM_03r_OFFSET,r._mspi_cdram_03)

/*******************************************************************************
 * End of 'MSPI_CDRAM_03r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_CDRAM_04
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_CDRAM_04.
 */
#define READ_MSPI_CDRAM_04r(u,r) BCMDRD_DEV_READ32(u,MSPI_CDRAM_04r_OFFSET,r._mspi_cdram_04)
#define WRITE_MSPI_CDRAM_04r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_CDRAM_04r_OFFSET,r._mspi_cdram_04)

/*******************************************************************************
 * End of 'MSPI_CDRAM_04r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_CDRAM_05
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_CDRAM_05.
 */
#define READ_MSPI_CDRAM_05r(u,r) BCMDRD_DEV_READ32(u,MSPI_CDRAM_05r_OFFSET,r._mspi_cdram_05)
#define WRITE_MSPI_CDRAM_05r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_CDRAM_05r_OFFSET,r._mspi_cdram_05)

/*******************************************************************************
 * End of 'MSPI_CDRAM_05r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_CDRAM_06
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_CDRAM_06.
 */
#define READ_MSPI_CDRAM_06r(u,r) BCMDRD_DEV_READ32(u,MSPI_CDRAM_06r_OFFSET,r._mspi_cdram_06)
#define WRITE_MSPI_CDRAM_06r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_CDRAM_06r_OFFSET,r._mspi_cdram_06)

/*******************************************************************************
 * End of 'MSPI_CDRAM_06r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_CDRAM_07
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_CDRAM_07.
 */
#define READ_MSPI_CDRAM_07r(u,r) BCMDRD_DEV_READ32(u,MSPI_CDRAM_07r_OFFSET,r._mspi_cdram_07)
#define WRITE_MSPI_CDRAM_07r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_CDRAM_07r_OFFSET,r._mspi_cdram_07)

/*******************************************************************************
 * End of 'MSPI_CDRAM_07r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_CDRAM_08
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_CDRAM_08.
 */
#define READ_MSPI_CDRAM_08r(u,r) BCMDRD_DEV_READ32(u,MSPI_CDRAM_08r_OFFSET,r._mspi_cdram_08)
#define WRITE_MSPI_CDRAM_08r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_CDRAM_08r_OFFSET,r._mspi_cdram_08)

/*******************************************************************************
 * End of 'MSPI_CDRAM_08r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_CDRAM_09
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_CDRAM_09.
 */
#define READ_MSPI_CDRAM_09r(u,r) BCMDRD_DEV_READ32(u,MSPI_CDRAM_09r_OFFSET,r._mspi_cdram_09)
#define WRITE_MSPI_CDRAM_09r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_CDRAM_09r_OFFSET,r._mspi_cdram_09)

/*******************************************************************************
 * End of 'MSPI_CDRAM_09r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_CDRAM_10
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_CDRAM_10.
 */
#define READ_MSPI_CDRAM_10r(u,r) BCMDRD_DEV_READ32(u,MSPI_CDRAM_10r_OFFSET,r._mspi_cdram_10)
#define WRITE_MSPI_CDRAM_10r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_CDRAM_10r_OFFSET,r._mspi_cdram_10)

/*******************************************************************************
 * End of 'MSPI_CDRAM_10r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_CDRAM_11
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_CDRAM_11.
 */
#define READ_MSPI_CDRAM_11r(u,r) BCMDRD_DEV_READ32(u,MSPI_CDRAM_11r_OFFSET,r._mspi_cdram_11)
#define WRITE_MSPI_CDRAM_11r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_CDRAM_11r_OFFSET,r._mspi_cdram_11)

/*******************************************************************************
 * End of 'MSPI_CDRAM_11r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_CDRAM_12
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_CDRAM_12.
 */
#define READ_MSPI_CDRAM_12r(u,r) BCMDRD_DEV_READ32(u,MSPI_CDRAM_12r_OFFSET,r._mspi_cdram_12)
#define WRITE_MSPI_CDRAM_12r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_CDRAM_12r_OFFSET,r._mspi_cdram_12)

/*******************************************************************************
 * End of 'MSPI_CDRAM_12r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_CDRAM_13
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_CDRAM_13.
 */
#define READ_MSPI_CDRAM_13r(u,r) BCMDRD_DEV_READ32(u,MSPI_CDRAM_13r_OFFSET,r._mspi_cdram_13)
#define WRITE_MSPI_CDRAM_13r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_CDRAM_13r_OFFSET,r._mspi_cdram_13)

/*******************************************************************************
 * End of 'MSPI_CDRAM_13r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_CDRAM_14
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_CDRAM_14.
 */
#define READ_MSPI_CDRAM_14r(u,r) BCMDRD_DEV_READ32(u,MSPI_CDRAM_14r_OFFSET,r._mspi_cdram_14)
#define WRITE_MSPI_CDRAM_14r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_CDRAM_14r_OFFSET,r._mspi_cdram_14)

/*******************************************************************************
 * End of 'MSPI_CDRAM_14r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_CDRAM_15
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_CDRAM_15.
 */
#define READ_MSPI_CDRAM_15r(u,r) BCMDRD_DEV_READ32(u,MSPI_CDRAM_15r_OFFSET,r._mspi_cdram_15)
#define WRITE_MSPI_CDRAM_15r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_CDRAM_15r_OFFSET,r._mspi_cdram_15)

/*******************************************************************************
 * End of 'MSPI_CDRAM_15r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_CPTQP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_CPTQP.
 */
#define READ_MSPI_CPTQPr(u,r) BCMDRD_DEV_READ32(u,MSPI_CPTQPr_OFFSET,r._mspi_cptqp)
#define WRITE_MSPI_CPTQPr(u,r) BCMDRD_DEV_WRITE32(u,MSPI_CPTQPr_OFFSET,r._mspi_cptqp)

/*******************************************************************************
 * End of 'MSPI_CPTQPr'
 */




/*******************************************************************************
 * REGISTER:  MSPI_ENDQP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_ENDQP.
 */
#define READ_MSPI_ENDQPr(u,r) BCMDRD_DEV_READ32(u,MSPI_ENDQPr_OFFSET,r._mspi_endqp)
#define WRITE_MSPI_ENDQPr(u,r) BCMDRD_DEV_WRITE32(u,MSPI_ENDQPr_OFFSET,r._mspi_endqp)

/*******************************************************************************
 * End of 'MSPI_ENDQPr'
 */




/*******************************************************************************
 * REGISTER:  MSPI_NEWQP
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_NEWQP.
 */
#define READ_MSPI_NEWQPr(u,r) BCMDRD_DEV_READ32(u,MSPI_NEWQPr_OFFSET,r._mspi_newqp)
#define WRITE_MSPI_NEWQPr(u,r) BCMDRD_DEV_WRITE32(u,MSPI_NEWQPr_OFFSET,r._mspi_newqp)

/*******************************************************************************
 * End of 'MSPI_NEWQPr'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM.
 */
#define READ_MSPI_RXRAMr(u,i,r) BCMDRD_DEV_READ32(u,MSPI_RXRAMr_OFFSET+(4*(i)),r._mspi_rxram)
#define WRITE_MSPI_RXRAMr(u,i,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAMr_OFFSET+(4*(i)),r._mspi_rxram)

/*******************************************************************************
 * End of 'MSPI_RXRAMr'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_00
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_00.
 */
#define READ_MSPI_RXRAM_00r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_00r_OFFSET,r._mspi_rxram_00)
#define WRITE_MSPI_RXRAM_00r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_00r_OFFSET,r._mspi_rxram_00)

/*******************************************************************************
 * End of 'MSPI_RXRAM_00r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_01
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_01.
 */
#define READ_MSPI_RXRAM_01r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_01r_OFFSET,r._mspi_rxram_01)
#define WRITE_MSPI_RXRAM_01r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_01r_OFFSET,r._mspi_rxram_01)

/*******************************************************************************
 * End of 'MSPI_RXRAM_01r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_02
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_02.
 */
#define READ_MSPI_RXRAM_02r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_02r_OFFSET,r._mspi_rxram_02)
#define WRITE_MSPI_RXRAM_02r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_02r_OFFSET,r._mspi_rxram_02)

/*******************************************************************************
 * End of 'MSPI_RXRAM_02r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_03
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_03.
 */
#define READ_MSPI_RXRAM_03r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_03r_OFFSET,r._mspi_rxram_03)
#define WRITE_MSPI_RXRAM_03r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_03r_OFFSET,r._mspi_rxram_03)

/*******************************************************************************
 * End of 'MSPI_RXRAM_03r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_04
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_04.
 */
#define READ_MSPI_RXRAM_04r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_04r_OFFSET,r._mspi_rxram_04)
#define WRITE_MSPI_RXRAM_04r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_04r_OFFSET,r._mspi_rxram_04)

/*******************************************************************************
 * End of 'MSPI_RXRAM_04r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_05
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_05.
 */
#define READ_MSPI_RXRAM_05r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_05r_OFFSET,r._mspi_rxram_05)
#define WRITE_MSPI_RXRAM_05r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_05r_OFFSET,r._mspi_rxram_05)

/*******************************************************************************
 * End of 'MSPI_RXRAM_05r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_06
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_06.
 */
#define READ_MSPI_RXRAM_06r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_06r_OFFSET,r._mspi_rxram_06)
#define WRITE_MSPI_RXRAM_06r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_06r_OFFSET,r._mspi_rxram_06)

/*******************************************************************************
 * End of 'MSPI_RXRAM_06r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_07
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_07.
 */
#define READ_MSPI_RXRAM_07r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_07r_OFFSET,r._mspi_rxram_07)
#define WRITE_MSPI_RXRAM_07r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_07r_OFFSET,r._mspi_rxram_07)

/*******************************************************************************
 * End of 'MSPI_RXRAM_07r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_08
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_08.
 */
#define READ_MSPI_RXRAM_08r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_08r_OFFSET,r._mspi_rxram_08)
#define WRITE_MSPI_RXRAM_08r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_08r_OFFSET,r._mspi_rxram_08)

/*******************************************************************************
 * End of 'MSPI_RXRAM_08r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_09
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_09.
 */
#define READ_MSPI_RXRAM_09r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_09r_OFFSET,r._mspi_rxram_09)
#define WRITE_MSPI_RXRAM_09r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_09r_OFFSET,r._mspi_rxram_09)

/*******************************************************************************
 * End of 'MSPI_RXRAM_09r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_10
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_10.
 */
#define READ_MSPI_RXRAM_10r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_10r_OFFSET,r._mspi_rxram_10)
#define WRITE_MSPI_RXRAM_10r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_10r_OFFSET,r._mspi_rxram_10)

/*******************************************************************************
 * End of 'MSPI_RXRAM_10r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_11
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_11.
 */
#define READ_MSPI_RXRAM_11r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_11r_OFFSET,r._mspi_rxram_11)
#define WRITE_MSPI_RXRAM_11r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_11r_OFFSET,r._mspi_rxram_11)

/*******************************************************************************
 * End of 'MSPI_RXRAM_11r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_12
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_12.
 */
#define READ_MSPI_RXRAM_12r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_12r_OFFSET,r._mspi_rxram_12)
#define WRITE_MSPI_RXRAM_12r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_12r_OFFSET,r._mspi_rxram_12)

/*******************************************************************************
 * End of 'MSPI_RXRAM_12r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_13
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_13.
 */
#define READ_MSPI_RXRAM_13r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_13r_OFFSET,r._mspi_rxram_13)
#define WRITE_MSPI_RXRAM_13r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_13r_OFFSET,r._mspi_rxram_13)

/*******************************************************************************
 * End of 'MSPI_RXRAM_13r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_14
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_14.
 */
#define READ_MSPI_RXRAM_14r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_14r_OFFSET,r._mspi_rxram_14)
#define WRITE_MSPI_RXRAM_14r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_14r_OFFSET,r._mspi_rxram_14)

/*******************************************************************************
 * End of 'MSPI_RXRAM_14r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_15
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_15.
 */
#define READ_MSPI_RXRAM_15r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_15r_OFFSET,r._mspi_rxram_15)
#define WRITE_MSPI_RXRAM_15r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_15r_OFFSET,r._mspi_rxram_15)

/*******************************************************************************
 * End of 'MSPI_RXRAM_15r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_16
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_16.
 */
#define READ_MSPI_RXRAM_16r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_16r_OFFSET,r._mspi_rxram_16)
#define WRITE_MSPI_RXRAM_16r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_16r_OFFSET,r._mspi_rxram_16)

/*******************************************************************************
 * End of 'MSPI_RXRAM_16r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_17
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_17.
 */
#define READ_MSPI_RXRAM_17r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_17r_OFFSET,r._mspi_rxram_17)
#define WRITE_MSPI_RXRAM_17r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_17r_OFFSET,r._mspi_rxram_17)

/*******************************************************************************
 * End of 'MSPI_RXRAM_17r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_18
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_18.
 */
#define READ_MSPI_RXRAM_18r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_18r_OFFSET,r._mspi_rxram_18)
#define WRITE_MSPI_RXRAM_18r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_18r_OFFSET,r._mspi_rxram_18)

/*******************************************************************************
 * End of 'MSPI_RXRAM_18r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_19
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_19.
 */
#define READ_MSPI_RXRAM_19r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_19r_OFFSET,r._mspi_rxram_19)
#define WRITE_MSPI_RXRAM_19r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_19r_OFFSET,r._mspi_rxram_19)

/*******************************************************************************
 * End of 'MSPI_RXRAM_19r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_20
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_20.
 */
#define READ_MSPI_RXRAM_20r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_20r_OFFSET,r._mspi_rxram_20)
#define WRITE_MSPI_RXRAM_20r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_20r_OFFSET,r._mspi_rxram_20)

/*******************************************************************************
 * End of 'MSPI_RXRAM_20r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_21
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_21.
 */
#define READ_MSPI_RXRAM_21r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_21r_OFFSET,r._mspi_rxram_21)
#define WRITE_MSPI_RXRAM_21r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_21r_OFFSET,r._mspi_rxram_21)

/*******************************************************************************
 * End of 'MSPI_RXRAM_21r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_22
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_22.
 */
#define READ_MSPI_RXRAM_22r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_22r_OFFSET,r._mspi_rxram_22)
#define WRITE_MSPI_RXRAM_22r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_22r_OFFSET,r._mspi_rxram_22)

/*******************************************************************************
 * End of 'MSPI_RXRAM_22r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_23
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_23.
 */
#define READ_MSPI_RXRAM_23r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_23r_OFFSET,r._mspi_rxram_23)
#define WRITE_MSPI_RXRAM_23r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_23r_OFFSET,r._mspi_rxram_23)

/*******************************************************************************
 * End of 'MSPI_RXRAM_23r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_24
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_24.
 */
#define READ_MSPI_RXRAM_24r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_24r_OFFSET,r._mspi_rxram_24)
#define WRITE_MSPI_RXRAM_24r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_24r_OFFSET,r._mspi_rxram_24)

/*******************************************************************************
 * End of 'MSPI_RXRAM_24r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_25
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_25.
 */
#define READ_MSPI_RXRAM_25r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_25r_OFFSET,r._mspi_rxram_25)
#define WRITE_MSPI_RXRAM_25r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_25r_OFFSET,r._mspi_rxram_25)

/*******************************************************************************
 * End of 'MSPI_RXRAM_25r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_26
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_26.
 */
#define READ_MSPI_RXRAM_26r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_26r_OFFSET,r._mspi_rxram_26)
#define WRITE_MSPI_RXRAM_26r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_26r_OFFSET,r._mspi_rxram_26)

/*******************************************************************************
 * End of 'MSPI_RXRAM_26r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_27
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_27.
 */
#define READ_MSPI_RXRAM_27r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_27r_OFFSET,r._mspi_rxram_27)
#define WRITE_MSPI_RXRAM_27r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_27r_OFFSET,r._mspi_rxram_27)

/*******************************************************************************
 * End of 'MSPI_RXRAM_27r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_28
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_28.
 */
#define READ_MSPI_RXRAM_28r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_28r_OFFSET,r._mspi_rxram_28)
#define WRITE_MSPI_RXRAM_28r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_28r_OFFSET,r._mspi_rxram_28)

/*******************************************************************************
 * End of 'MSPI_RXRAM_28r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_29
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_29.
 */
#define READ_MSPI_RXRAM_29r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_29r_OFFSET,r._mspi_rxram_29)
#define WRITE_MSPI_RXRAM_29r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_29r_OFFSET,r._mspi_rxram_29)

/*******************************************************************************
 * End of 'MSPI_RXRAM_29r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_30
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_30.
 */
#define READ_MSPI_RXRAM_30r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_30r_OFFSET,r._mspi_rxram_30)
#define WRITE_MSPI_RXRAM_30r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_30r_OFFSET,r._mspi_rxram_30)

/*******************************************************************************
 * End of 'MSPI_RXRAM_30r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_RXRAM_31
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_RXRAM_31.
 */
#define READ_MSPI_RXRAM_31r(u,r) BCMDRD_DEV_READ32(u,MSPI_RXRAM_31r_OFFSET,r._mspi_rxram_31)
#define WRITE_MSPI_RXRAM_31r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_RXRAM_31r_OFFSET,r._mspi_rxram_31)

/*******************************************************************************
 * End of 'MSPI_RXRAM_31r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_SPCR0_LSB
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_SPCR0_LSB.
 */
#define READ_MSPI_SPCR0_LSBr(u,r) BCMDRD_DEV_READ32(u,MSPI_SPCR0_LSBr_OFFSET,r._mspi_spcr0_lsb)
#define WRITE_MSPI_SPCR0_LSBr(u,r) BCMDRD_DEV_WRITE32(u,MSPI_SPCR0_LSBr_OFFSET,r._mspi_spcr0_lsb)

/*******************************************************************************
 * End of 'MSPI_SPCR0_LSBr'
 */




/*******************************************************************************
 * REGISTER:  MSPI_SPCR0_MSB
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_SPCR0_MSB.
 */
#define READ_MSPI_SPCR0_MSBr(u,r) BCMDRD_DEV_READ32(u,MSPI_SPCR0_MSBr_OFFSET,r._mspi_spcr0_msb)
#define WRITE_MSPI_SPCR0_MSBr(u,r) BCMDRD_DEV_WRITE32(u,MSPI_SPCR0_MSBr_OFFSET,r._mspi_spcr0_msb)

/*******************************************************************************
 * End of 'MSPI_SPCR0_MSBr'
 */




/*******************************************************************************
 * REGISTER:  MSPI_SPCR1_LSB
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_SPCR1_LSB.
 */
#define READ_MSPI_SPCR1_LSBr(u,r) BCMDRD_DEV_READ32(u,MSPI_SPCR1_LSBr_OFFSET,r._mspi_spcr1_lsb)
#define WRITE_MSPI_SPCR1_LSBr(u,r) BCMDRD_DEV_WRITE32(u,MSPI_SPCR1_LSBr_OFFSET,r._mspi_spcr1_lsb)

/*******************************************************************************
 * End of 'MSPI_SPCR1_LSBr'
 */




/*******************************************************************************
 * REGISTER:  MSPI_SPCR1_MSB
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_SPCR1_MSB.
 */
#define READ_MSPI_SPCR1_MSBr(u,r) BCMDRD_DEV_READ32(u,MSPI_SPCR1_MSBr_OFFSET,r._mspi_spcr1_msb)
#define WRITE_MSPI_SPCR1_MSBr(u,r) BCMDRD_DEV_WRITE32(u,MSPI_SPCR1_MSBr_OFFSET,r._mspi_spcr1_msb)

/*******************************************************************************
 * End of 'MSPI_SPCR1_MSBr'
 */




/*******************************************************************************
 * REGISTER:  MSPI_SPCR2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_SPCR2.
 */
#define READ_MSPI_SPCR2r(u,r) BCMDRD_DEV_READ32(u,MSPI_SPCR2r_OFFSET,r._mspi_spcr2)
#define WRITE_MSPI_SPCR2r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_SPCR2r_OFFSET,r._mspi_spcr2)

/*******************************************************************************
 * End of 'MSPI_SPCR2r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_STATUS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_STATUS.
 */
#define READ_MSPI_STATUSr(u,r) BCMDRD_DEV_READ32(u,MSPI_STATUSr_OFFSET,r._mspi_status)
#define WRITE_MSPI_STATUSr(u,r) BCMDRD_DEV_WRITE32(u,MSPI_STATUSr_OFFSET,r._mspi_status)

/*******************************************************************************
 * End of 'MSPI_STATUSr'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM.
 */
#define READ_MSPI_TXRAMr(u,i,r) BCMDRD_DEV_READ32(u,MSPI_TXRAMr_OFFSET+(4*(i)),r._mspi_txram)
#define WRITE_MSPI_TXRAMr(u,i,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAMr_OFFSET+(4*(i)),r._mspi_txram)

/*******************************************************************************
 * End of 'MSPI_TXRAMr'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_00
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_00.
 */
#define READ_MSPI_TXRAM_00r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_00r_OFFSET,r._mspi_txram_00)
#define WRITE_MSPI_TXRAM_00r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_00r_OFFSET,r._mspi_txram_00)

/*******************************************************************************
 * End of 'MSPI_TXRAM_00r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_01
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_01.
 */
#define READ_MSPI_TXRAM_01r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_01r_OFFSET,r._mspi_txram_01)
#define WRITE_MSPI_TXRAM_01r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_01r_OFFSET,r._mspi_txram_01)

/*******************************************************************************
 * End of 'MSPI_TXRAM_01r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_02
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_02.
 */
#define READ_MSPI_TXRAM_02r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_02r_OFFSET,r._mspi_txram_02)
#define WRITE_MSPI_TXRAM_02r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_02r_OFFSET,r._mspi_txram_02)

/*******************************************************************************
 * End of 'MSPI_TXRAM_02r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_03
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_03.
 */
#define READ_MSPI_TXRAM_03r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_03r_OFFSET,r._mspi_txram_03)
#define WRITE_MSPI_TXRAM_03r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_03r_OFFSET,r._mspi_txram_03)

/*******************************************************************************
 * End of 'MSPI_TXRAM_03r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_04
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_04.
 */
#define READ_MSPI_TXRAM_04r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_04r_OFFSET,r._mspi_txram_04)
#define WRITE_MSPI_TXRAM_04r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_04r_OFFSET,r._mspi_txram_04)

/*******************************************************************************
 * End of 'MSPI_TXRAM_04r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_05
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_05.
 */
#define READ_MSPI_TXRAM_05r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_05r_OFFSET,r._mspi_txram_05)
#define WRITE_MSPI_TXRAM_05r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_05r_OFFSET,r._mspi_txram_05)

/*******************************************************************************
 * End of 'MSPI_TXRAM_05r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_06
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_06.
 */
#define READ_MSPI_TXRAM_06r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_06r_OFFSET,r._mspi_txram_06)
#define WRITE_MSPI_TXRAM_06r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_06r_OFFSET,r._mspi_txram_06)

/*******************************************************************************
 * End of 'MSPI_TXRAM_06r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_07
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_07.
 */
#define READ_MSPI_TXRAM_07r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_07r_OFFSET,r._mspi_txram_07)
#define WRITE_MSPI_TXRAM_07r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_07r_OFFSET,r._mspi_txram_07)

/*******************************************************************************
 * End of 'MSPI_TXRAM_07r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_08
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_08.
 */
#define READ_MSPI_TXRAM_08r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_08r_OFFSET,r._mspi_txram_08)
#define WRITE_MSPI_TXRAM_08r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_08r_OFFSET,r._mspi_txram_08)

/*******************************************************************************
 * End of 'MSPI_TXRAM_08r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_09
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_09.
 */
#define READ_MSPI_TXRAM_09r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_09r_OFFSET,r._mspi_txram_09)
#define WRITE_MSPI_TXRAM_09r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_09r_OFFSET,r._mspi_txram_09)

/*******************************************************************************
 * End of 'MSPI_TXRAM_09r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_10
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_10.
 */
#define READ_MSPI_TXRAM_10r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_10r_OFFSET,r._mspi_txram_10)
#define WRITE_MSPI_TXRAM_10r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_10r_OFFSET,r._mspi_txram_10)

/*******************************************************************************
 * End of 'MSPI_TXRAM_10r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_11
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_11.
 */
#define READ_MSPI_TXRAM_11r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_11r_OFFSET,r._mspi_txram_11)
#define WRITE_MSPI_TXRAM_11r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_11r_OFFSET,r._mspi_txram_11)

/*******************************************************************************
 * End of 'MSPI_TXRAM_11r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_12
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_12.
 */
#define READ_MSPI_TXRAM_12r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_12r_OFFSET,r._mspi_txram_12)
#define WRITE_MSPI_TXRAM_12r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_12r_OFFSET,r._mspi_txram_12)

/*******************************************************************************
 * End of 'MSPI_TXRAM_12r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_13
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_13.
 */
#define READ_MSPI_TXRAM_13r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_13r_OFFSET,r._mspi_txram_13)
#define WRITE_MSPI_TXRAM_13r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_13r_OFFSET,r._mspi_txram_13)

/*******************************************************************************
 * End of 'MSPI_TXRAM_13r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_14
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_14.
 */
#define READ_MSPI_TXRAM_14r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_14r_OFFSET,r._mspi_txram_14)
#define WRITE_MSPI_TXRAM_14r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_14r_OFFSET,r._mspi_txram_14)

/*******************************************************************************
 * End of 'MSPI_TXRAM_14r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_15
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_15.
 */
#define READ_MSPI_TXRAM_15r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_15r_OFFSET,r._mspi_txram_15)
#define WRITE_MSPI_TXRAM_15r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_15r_OFFSET,r._mspi_txram_15)

/*******************************************************************************
 * End of 'MSPI_TXRAM_15r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_16
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_16.
 */
#define READ_MSPI_TXRAM_16r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_16r_OFFSET,r._mspi_txram_16)
#define WRITE_MSPI_TXRAM_16r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_16r_OFFSET,r._mspi_txram_16)

/*******************************************************************************
 * End of 'MSPI_TXRAM_16r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_17
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_17.
 */
#define READ_MSPI_TXRAM_17r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_17r_OFFSET,r._mspi_txram_17)
#define WRITE_MSPI_TXRAM_17r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_17r_OFFSET,r._mspi_txram_17)

/*******************************************************************************
 * End of 'MSPI_TXRAM_17r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_18
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_18.
 */
#define READ_MSPI_TXRAM_18r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_18r_OFFSET,r._mspi_txram_18)
#define WRITE_MSPI_TXRAM_18r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_18r_OFFSET,r._mspi_txram_18)

/*******************************************************************************
 * End of 'MSPI_TXRAM_18r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_19
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_19.
 */
#define READ_MSPI_TXRAM_19r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_19r_OFFSET,r._mspi_txram_19)
#define WRITE_MSPI_TXRAM_19r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_19r_OFFSET,r._mspi_txram_19)

/*******************************************************************************
 * End of 'MSPI_TXRAM_19r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_20
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_20.
 */
#define READ_MSPI_TXRAM_20r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_20r_OFFSET,r._mspi_txram_20)
#define WRITE_MSPI_TXRAM_20r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_20r_OFFSET,r._mspi_txram_20)

/*******************************************************************************
 * End of 'MSPI_TXRAM_20r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_21
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_21.
 */
#define READ_MSPI_TXRAM_21r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_21r_OFFSET,r._mspi_txram_21)
#define WRITE_MSPI_TXRAM_21r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_21r_OFFSET,r._mspi_txram_21)

/*******************************************************************************
 * End of 'MSPI_TXRAM_21r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_22
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_22.
 */
#define READ_MSPI_TXRAM_22r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_22r_OFFSET,r._mspi_txram_22)
#define WRITE_MSPI_TXRAM_22r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_22r_OFFSET,r._mspi_txram_22)

/*******************************************************************************
 * End of 'MSPI_TXRAM_22r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_23
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_23.
 */
#define READ_MSPI_TXRAM_23r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_23r_OFFSET,r._mspi_txram_23)
#define WRITE_MSPI_TXRAM_23r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_23r_OFFSET,r._mspi_txram_23)

/*******************************************************************************
 * End of 'MSPI_TXRAM_23r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_24
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_24.
 */
#define READ_MSPI_TXRAM_24r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_24r_OFFSET,r._mspi_txram_24)
#define WRITE_MSPI_TXRAM_24r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_24r_OFFSET,r._mspi_txram_24)

/*******************************************************************************
 * End of 'MSPI_TXRAM_24r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_25
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_25.
 */
#define READ_MSPI_TXRAM_25r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_25r_OFFSET,r._mspi_txram_25)
#define WRITE_MSPI_TXRAM_25r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_25r_OFFSET,r._mspi_txram_25)

/*******************************************************************************
 * End of 'MSPI_TXRAM_25r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_26
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_26.
 */
#define READ_MSPI_TXRAM_26r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_26r_OFFSET,r._mspi_txram_26)
#define WRITE_MSPI_TXRAM_26r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_26r_OFFSET,r._mspi_txram_26)

/*******************************************************************************
 * End of 'MSPI_TXRAM_26r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_27
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_27.
 */
#define READ_MSPI_TXRAM_27r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_27r_OFFSET,r._mspi_txram_27)
#define WRITE_MSPI_TXRAM_27r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_27r_OFFSET,r._mspi_txram_27)

/*******************************************************************************
 * End of 'MSPI_TXRAM_27r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_28
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_28.
 */
#define READ_MSPI_TXRAM_28r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_28r_OFFSET,r._mspi_txram_28)
#define WRITE_MSPI_TXRAM_28r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_28r_OFFSET,r._mspi_txram_28)

/*******************************************************************************
 * End of 'MSPI_TXRAM_28r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_29
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_29.
 */
#define READ_MSPI_TXRAM_29r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_29r_OFFSET,r._mspi_txram_29)
#define WRITE_MSPI_TXRAM_29r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_29r_OFFSET,r._mspi_txram_29)

/*******************************************************************************
 * End of 'MSPI_TXRAM_29r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_30
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_30.
 */
#define READ_MSPI_TXRAM_30r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_30r_OFFSET,r._mspi_txram_30)
#define WRITE_MSPI_TXRAM_30r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_30r_OFFSET,r._mspi_txram_30)

/*******************************************************************************
 * End of 'MSPI_TXRAM_30r'
 */




/*******************************************************************************
 * REGISTER:  MSPI_TXRAM_31
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access MSPI_TXRAM_31.
 */
#define READ_MSPI_TXRAM_31r(u,r) BCMDRD_DEV_READ32(u,MSPI_TXRAM_31r_OFFSET,r._mspi_txram_31)
#define WRITE_MSPI_TXRAM_31r(u,r) BCMDRD_DEV_WRITE32(u,MSPI_TXRAM_31r_OFFSET,r._mspi_txram_31)

/*******************************************************************************
 * End of 'MSPI_TXRAM_31r'
 */




/*******************************************************************************
 * REGISTER:  PAXB_0_PAXB_ENDIANNESS
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PAXB_0_PAXB_ENDIANNESS.
 */
#define READ_PAXB_0_PAXB_ENDIANNESSr(u,r) BCMDRD_IPROC_READ(u,PAXB_0_PAXB_ENDIANNESSr_OFFSET,r._paxb_0_paxb_endianness)
#define WRITE_PAXB_0_PAXB_ENDIANNESSr(u,r) BCMDRD_IPROC_WRITE(u,PAXB_0_PAXB_ENDIANNESSr_OFFSET,r._paxb_0_paxb_endianness)

/*******************************************************************************
 * End of 'PAXB_0_PAXB_ENDIANNESSr'
 */




/*******************************************************************************
 * REGISTER:  PCIE_RST_CONTROL
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access PCIE_RST_CONTROL.
 */
#define READ_PCIE_RST_CONTROLr(u,r) BCMDRD_DEV_READ32(u,PCIE_RST_CONTROLr_OFFSET,r._pcie_rst_control)
#define WRITE_PCIE_RST_CONTROLr(u,r) BCMDRD_DEV_WRITE32(u,PCIE_RST_CONTROLr_OFFSET,r._pcie_rst_control)

/*******************************************************************************
 * End of 'PCIE_RST_CONTROLr'
 */




/*******************************************************************************
 * REGISTER:  SMBus_Timing_Config_2
 * BLOCKS:   CMIC
 * SIZE:     32
 */
/*
 * These macros can be used to access SMBus_Timing_Config_2.
 */
#define READ_SMBUS_TIMING_CONFIG_2r(u,r) BCMDRD_DEV_READ32(u,SMBUS_TIMING_CONFIG_2r_OFFSET,r._smbus_timing_config_2)
#define WRITE_SMBUS_TIMING_CONFIG_2r(u,r) BCMDRD_DEV_WRITE32(u,SMBUS_TIMING_CONFIG_2r_OFFSET,r._smbus_timing_config_2)

/*******************************************************************************
 * End of 'SMBUS_TIMING_CONFIG_2r'
 */




#endif /* BCM56960_A0_CMIC_ACC_H */
