Assembler report for iZero
Mon Nov 20 23:07:02 2017
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: iZero.sof
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Mon Nov 20 23:07:02 2017 ;
; Revision Name         ; iZero                                 ;
; Top-level Entity Name ; iZero                                 ;
; Family                ; Cyclone IV E                          ;
; Device                ; EP4CE115F29C7                         ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                     ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option                                                                      ; Setting  ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Use smart compilation                                                       ; On       ; Off           ;
; Use configuration device                                                    ; On       ; Off           ;
; Configuration device                                                        ; Epcs4    ; Auto          ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On       ; On            ;
; Enable compact report table                                                 ; Off      ; Off           ;
; Generate compressed bitstreams                                              ; On       ; On            ;
; Compression mode                                                            ; Off      ; Off           ;
; Clock source for configuration device                                       ; Internal ; Internal      ;
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
; Divide clock frequency by                                                   ; 1        ; 1             ;
; Auto user code                                                              ; On       ; On            ;
; Configuration device auto user code                                         ; Off      ; Off           ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
; Release clears before tri-states                                            ; Off      ; Off           ;
; Auto-restart configuration after error                                      ; On       ; On            ;
; Enable OCT_DONE                                                             ; Off      ; Off           ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
+-----------------------------------------------------------------------------+----------+---------------+


+---------------------------+
; Assembler Generated Files ;
+---------------------------+
; File Name                 ;
+---------------------------+
; iZero.sof                 ;
+---------------------------+


+-------------------------------------+
; Assembler Device Options: iZero.sof ;
+----------------+--------------------+
; Option         ; Setting            ;
+----------------+--------------------+
; Device         ; EP4CE115F29C7      ;
; JTAG usercode  ; 0x00CDD7F2         ;
; Checksum       ; 0x00CDD7F2         ;
+----------------+--------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 15.0.2 Build 153 07/15/2015 SJ Web Edition
    Info: Processing started: Mon Nov 20 23:06:56 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off iZero -c iZero
Critical Warning (332012): Synopsys Design Constraints File file not found: 'iZero.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Warning (332191): Clock target contador_de_programa:inst16|addrout[0] of clock contador_de_programa:inst16|addrout[0] is fed by another target of the same clock.
Warning (332191): Clock target contador_de_programa:inst16|addrout[0] of clock contador_de_programa:inst16|addrout[0] is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst17|Mux1~33  from: datad  to: combout
    Info (332098): Cell: inst17|Mux1~35  from: dataa  to: combout
    Info (332098): Cell: inst17|Mux1~36  from: datad  to: combout
    Info (332098): Cell: inst17|Mux2~29  from: datad  to: combout
    Info (332098): Cell: inst17|Mux2~33  from: datab  to: combout
    Info (332098): Cell: inst17|Mux3~25  from: datad  to: combout
    Info (332098): Cell: inst17|Mux3~27  from: datad  to: combout
    Info (332098): Cell: inst17|Mux3~28  from: datad  to: combout
    Info (332098): Cell: inst17|Mux4~33  from: datad  to: combout
    Info (332098): Cell: inst17|Mux4~34  from: datad  to: combout
    Info (332098): Cell: inst17|Mux4~35  from: datad  to: combout
    Info (332098): Cell: inst17|Mux4~36  from: datac  to: combout
    Info (332098): Cell: inst17|Mux4~37  from: datac  to: combout
    Info (332098): Cell: inst17|Mux5~25  from: datab  to: combout
    Info (332098): Cell: inst17|Mux5~26  from: datad  to: combout
    Info (332098): Cell: inst23|clk  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (223000): Starting Vectorless Power Activity Estimation
Info (223001): Completed Vectorless Power Activity Estimation
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Critical Warning (210053): Size of device data exceeds memory capacity of configuration device
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1062 megabytes
    Info: Processing ended: Mon Nov 20 23:07:02 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


