
*** Running vivado
    with args -log design_dijkstra_reg_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_dijkstra_reg_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_dijkstra_reg_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/projets/map2_dijkstra/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmes/Vivado/2020.2/data/ip'.
Command: link_design -top design_dijkstra_reg_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/projets/map2_dijkstra/project_1/project_1.gen/sources_1/bd/design_dijkstra_reg/ip/design_dijkstra_reg_Dijkstra_reg_0_0/design_dijkstra_reg_Dijkstra_reg_0_0.dcp' for cell 'design_dijkstra_reg_i/Dijkstra_reg_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/projets/map2_dijkstra/project_1/project_1.gen/sources_1/bd/design_dijkstra_reg/ip/design_dijkstra_reg_axi_uartlite_0_0/design_dijkstra_reg_axi_uartlite_0_0.dcp' for cell 'design_dijkstra_reg_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/projets/map2_dijkstra/project_1/project_1.gen/sources_1/bd/design_dijkstra_reg/ip/design_dijkstra_reg_processing_system7_0_0/design_dijkstra_reg_processing_system7_0_0.dcp' for cell 'design_dijkstra_reg_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/projets/map2_dijkstra/project_1/project_1.gen/sources_1/bd/design_dijkstra_reg/ip/design_dijkstra_reg_rst_ps7_0_50M_0/design_dijkstra_reg_rst_ps7_0_50M_0.dcp' for cell 'design_dijkstra_reg_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/projets/map2_dijkstra/project_1/project_1.gen/sources_1/bd/design_dijkstra_reg/ip/design_dijkstra_reg_xbar_0/design_dijkstra_reg_xbar_0.dcp' for cell 'design_dijkstra_reg_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/projets/map2_dijkstra/project_1/project_1.gen/sources_1/bd/design_dijkstra_reg/ip/design_dijkstra_reg_auto_pc_0/design_dijkstra_reg_auto_pc_0.dcp' for cell 'design_dijkstra_reg_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/projets/map2_dijkstra/project_1/project_1.gen/sources_1/bd/design_dijkstra_reg/ip/design_dijkstra_reg_auto_pc_1/design_dijkstra_reg_auto_pc_1.dcp' for cell 'design_dijkstra_reg_i/ps7_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/projets/map2_dijkstra/project_1/project_1.gen/sources_1/bd/design_dijkstra_reg/ip/design_dijkstra_reg_auto_pc_2/design_dijkstra_reg_auto_pc_2.dcp' for cell 'design_dijkstra_reg_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1126.293 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/projets/map2_dijkstra/project_1/project_1.gen/sources_1/bd/design_dijkstra_reg/ip/design_dijkstra_reg_axi_uartlite_0_0/design_dijkstra_reg_axi_uartlite_0_0_board.xdc] for cell 'design_dijkstra_reg_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/projets/map2_dijkstra/project_1/project_1.gen/sources_1/bd/design_dijkstra_reg/ip/design_dijkstra_reg_axi_uartlite_0_0/design_dijkstra_reg_axi_uartlite_0_0_board.xdc] for cell 'design_dijkstra_reg_i/axi_uartlite_0/U0'
Parsing XDC File [d:/projets/map2_dijkstra/project_1/project_1.gen/sources_1/bd/design_dijkstra_reg/ip/design_dijkstra_reg_axi_uartlite_0_0/design_dijkstra_reg_axi_uartlite_0_0.xdc] for cell 'design_dijkstra_reg_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/projets/map2_dijkstra/project_1/project_1.gen/sources_1/bd/design_dijkstra_reg/ip/design_dijkstra_reg_axi_uartlite_0_0/design_dijkstra_reg_axi_uartlite_0_0.xdc] for cell 'design_dijkstra_reg_i/axi_uartlite_0/U0'
Parsing XDC File [d:/projets/map2_dijkstra/project_1/project_1.gen/sources_1/bd/design_dijkstra_reg/ip/design_dijkstra_reg_processing_system7_0_0/design_dijkstra_reg_processing_system7_0_0.xdc] for cell 'design_dijkstra_reg_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/projets/map2_dijkstra/project_1/project_1.gen/sources_1/bd/design_dijkstra_reg/ip/design_dijkstra_reg_processing_system7_0_0/design_dijkstra_reg_processing_system7_0_0.xdc] for cell 'design_dijkstra_reg_i/processing_system7_0/inst'
Parsing XDC File [d:/projets/map2_dijkstra/project_1/project_1.gen/sources_1/bd/design_dijkstra_reg/ip/design_dijkstra_reg_rst_ps7_0_50M_0/design_dijkstra_reg_rst_ps7_0_50M_0_board.xdc] for cell 'design_dijkstra_reg_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/projets/map2_dijkstra/project_1/project_1.gen/sources_1/bd/design_dijkstra_reg/ip/design_dijkstra_reg_rst_ps7_0_50M_0/design_dijkstra_reg_rst_ps7_0_50M_0_board.xdc] for cell 'design_dijkstra_reg_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/projets/map2_dijkstra/project_1/project_1.gen/sources_1/bd/design_dijkstra_reg/ip/design_dijkstra_reg_rst_ps7_0_50M_0/design_dijkstra_reg_rst_ps7_0_50M_0.xdc] for cell 'design_dijkstra_reg_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/projets/map2_dijkstra/project_1/project_1.gen/sources_1/bd/design_dijkstra_reg/ip/design_dijkstra_reg_rst_ps7_0_50M_0/design_dijkstra_reg_rst_ps7_0_50M_0.xdc] for cell 'design_dijkstra_reg_i/rst_ps7_0_50M/U0'
Parsing XDC File [D:/projets/map2_dijkstra/project_1/project_1.srcs/constrs_1/imports/Desktop/zybo-z7-20.xdc]
Finished Parsing XDC File [D:/projets/map2_dijkstra/project_1/project_1.srcs/constrs_1/imports/Desktop/zybo-z7-20.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1126.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1126.293 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.889 . Memory (MB): peak = 1138.281 ; gain = 11.988

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 113ab453f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1691.039 ; gain = 552.758

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16c4ac748

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 1905.035 ; gain = 0.023
INFO: [Opt 31-389] Phase Retarget created 60 cells and removed 88 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 1d4da0eaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.389 . Memory (MB): peak = 1905.035 ; gain = 0.023
INFO: [Opt 31-389] Phase Constant propagation created 107 cells and removed 531 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12dd69890

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.730 . Memory (MB): peak = 1905.035 ; gain = 0.023
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 600 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12dd69890

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.787 . Memory (MB): peak = 1905.035 ; gain = 0.023
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12dd69890

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.798 . Memory (MB): peak = 1905.035 ; gain = 0.023
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12dd69890

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.830 . Memory (MB): peak = 1905.035 ; gain = 0.023
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              60  |              88  |                                              1  |
|  Constant propagation         |             107  |             531  |                                              0  |
|  Sweep                        |               0  |             600  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1905.035 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 22956a44e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.982 . Memory (MB): peak = 1905.035 ; gain = 0.023

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 22956a44e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1905.035 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22956a44e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.035 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1905.035 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 22956a44e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1905.035 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1905.035 ; gain = 778.742
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1905.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/projets/map2_dijkstra/project_1/project_1.runs/impl_1/design_dijkstra_reg_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_dijkstra_reg_wrapper_drc_opted.rpt -pb design_dijkstra_reg_wrapper_drc_opted.pb -rpx design_dijkstra_reg_wrapper_drc_opted.rpx
Command: report_drc -file design_dijkstra_reg_wrapper_drc_opted.rpt -pb design_dijkstra_reg_wrapper_drc_opted.pb -rpx design_dijkstra_reg_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/projets/map2_dijkstra/project_1/project_1.runs/impl_1/design_dijkstra_reg_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1950.293 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1501fb75c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1950.293 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1950.293 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cdab4cc7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.493 . Memory (MB): peak = 1950.293 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a3b5649e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.293 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a3b5649e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.293 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a3b5649e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.293 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b7e7e844

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.293 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2647b0c96

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1950.293 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 102 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 44 nets or cells. Created 0 new cell, deleted 44 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1950.293 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             44  |                    44  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             44  |                    44  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 18909b4f0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1950.293 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 20c266a97

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1950.293 ; gain = 0.000
Phase 2 Global Placement | Checksum: 20c266a97

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1950.293 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dcbed578

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1950.293 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d891b534

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1950.293 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c6bb400e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1950.293 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e8beb168

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1950.293 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 21d021839

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1950.293 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b3ffa300

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1950.293 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c246afa9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1950.293 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c246afa9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1950.293 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ce9c701a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=10.649 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 135998dd9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1950.293 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1744dae11

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1950.293 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: ce9c701a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1950.293 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.649. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1950.293 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 15c02446c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1950.293 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15c02446c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1950.293 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15c02446c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1950.293 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 15c02446c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1950.293 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1950.293 ; gain = 0.000

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1950.293 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 178b0d892

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1950.293 ; gain = 0.000
Ending Placer Task | Checksum: b7c55545

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1950.293 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1950.293 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.308 . Memory (MB): peak = 1950.293 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/projets/map2_dijkstra/project_1/project_1.runs/impl_1/design_dijkstra_reg_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_dijkstra_reg_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1950.293 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_dijkstra_reg_wrapper_utilization_placed.rpt -pb design_dijkstra_reg_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_dijkstra_reg_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1950.293 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.303 . Memory (MB): peak = 1959.445 ; gain = 9.152
INFO: [Common 17-1381] The checkpoint 'D:/projets/map2_dijkstra/project_1/project_1.runs/impl_1/design_dijkstra_reg_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7239cf33 ConstDB: 0 ShapeSum: 458b8612 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c66bcf72

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2074.430 ; gain = 104.926
Post Restoration Checksum: NetGraph: 2645f27 NumContArr: c407704b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c66bcf72

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2074.430 ; gain = 104.926

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c66bcf72

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2080.898 ; gain = 111.395

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c66bcf72

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2080.898 ; gain = 111.395
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2110b4a3e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2107.562 ; gain = 138.059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.844 | TNS=0.000  | WHS=-0.191 | THS=-42.835|

Phase 2 Router Initialization | Checksum: 17242c082

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2107.562 ; gain = 138.059

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3758
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3758
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 17242c082

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2107.562 ; gain = 138.059
Phase 3 Initial Routing | Checksum: 1b1ee07b9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2107.562 ; gain = 138.059

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 366
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.494  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22ee3c839

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2107.562 ; gain = 138.059

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.494  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f2794052

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2107.562 ; gain = 138.059

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.494  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 113c23663

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2107.562 ; gain = 138.059
Phase 4 Rip-up And Reroute | Checksum: 113c23663

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2107.562 ; gain = 138.059

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 113c23663

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2107.562 ; gain = 138.059

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 113c23663

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2107.562 ; gain = 138.059
Phase 5 Delay and Skew Optimization | Checksum: 113c23663

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2107.562 ; gain = 138.059

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18c98d18f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2107.562 ; gain = 138.059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.609  | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16f105803

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2107.562 ; gain = 138.059
Phase 6 Post Hold Fix | Checksum: 16f105803

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2107.562 ; gain = 138.059

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.525991 %
  Global Horizontal Routing Utilization  = 0.709855 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: c9829c0a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2107.562 ; gain = 138.059

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c9829c0a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2107.562 ; gain = 138.059

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fb8e2a97

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2107.562 ; gain = 138.059

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.609  | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: fb8e2a97

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2107.562 ; gain = 138.059
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2107.562 ; gain = 138.059

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2107.562 ; gain = 148.117
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.403 . Memory (MB): peak = 2113.516 ; gain = 5.953
INFO: [Common 17-1381] The checkpoint 'D:/projets/map2_dijkstra/project_1/project_1.runs/impl_1/design_dijkstra_reg_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_dijkstra_reg_wrapper_drc_routed.rpt -pb design_dijkstra_reg_wrapper_drc_routed.pb -rpx design_dijkstra_reg_wrapper_drc_routed.rpx
Command: report_drc -file design_dijkstra_reg_wrapper_drc_routed.rpt -pb design_dijkstra_reg_wrapper_drc_routed.pb -rpx design_dijkstra_reg_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/projets/map2_dijkstra/project_1/project_1.runs/impl_1/design_dijkstra_reg_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_dijkstra_reg_wrapper_methodology_drc_routed.rpt -pb design_dijkstra_reg_wrapper_methodology_drc_routed.pb -rpx design_dijkstra_reg_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_dijkstra_reg_wrapper_methodology_drc_routed.rpt -pb design_dijkstra_reg_wrapper_methodology_drc_routed.pb -rpx design_dijkstra_reg_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/projets/map2_dijkstra/project_1/project_1.runs/impl_1/design_dijkstra_reg_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_dijkstra_reg_wrapper_power_routed.rpt -pb design_dijkstra_reg_wrapper_power_summary_routed.pb -rpx design_dijkstra_reg_wrapper_power_routed.rpx
Command: report_power -file design_dijkstra_reg_wrapper_power_routed.rpt -pb design_dijkstra_reg_wrapper_power_summary_routed.pb -rpx design_dijkstra_reg_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
108 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_dijkstra_reg_wrapper_route_status.rpt -pb design_dijkstra_reg_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_dijkstra_reg_wrapper_timing_summary_routed.rpt -pb design_dijkstra_reg_wrapper_timing_summary_routed.pb -rpx design_dijkstra_reg_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_dijkstra_reg_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_dijkstra_reg_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_dijkstra_reg_wrapper_bus_skew_routed.rpt -pb design_dijkstra_reg_wrapper_bus_skew_routed.pb -rpx design_dijkstra_reg_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_dijkstra_reg_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_dijkstra_reg_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/projets/map2_dijkstra/project_1/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Jul  5 16:10:03 2022. For additional details about this file, please refer to the WebTalk help file at D:/Programmes/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2604.098 ; gain = 465.527
INFO: [Common 17-206] Exiting Vivado at Tue Jul  5 16:10:03 2022...
