{"Source Block": ["hdl/library/common/ad_pnmon.v@61:71@HdlIdDef", "  reg             adc_pn_match_z = 'd0;\n  reg     [ 3:0]  adc_pn_oos_count = 'd0;\n\n  // internal signals\n\n  wire            adc_pn_match_d_s;\n  wire            adc_pn_match_z_s;\n  wire            adc_pn_match_s;\n  wire            adc_pn_update_s;\n  wire            adc_pn_err_s;\n\n"], "Clone Blocks": [["hdl/library/common/ad_pnmon.v@62:72", "  reg     [ 3:0]  adc_pn_oos_count = 'd0;\n\n  // internal signals\n\n  wire            adc_pn_match_d_s;\n  wire            adc_pn_match_z_s;\n  wire            adc_pn_match_s;\n  wire            adc_pn_update_s;\n  wire            adc_pn_err_s;\n\n  // make sure data is not 0, sequence will fail.\n"], ["hdl/library/common/ad_pnmon.v@64:74", "  // internal signals\n\n  wire            adc_pn_match_d_s;\n  wire            adc_pn_match_z_s;\n  wire            adc_pn_match_s;\n  wire            adc_pn_update_s;\n  wire            adc_pn_err_s;\n\n  // make sure data is not 0, sequence will fail.\n\n  assign adc_pn_match_d_s = (adc_data_in == adc_data_pn) ? 1'b1 : 1'b0;\n"], ["hdl/library/common/ad_pnmon.v@57:67", "  // internal registers\n\n  reg             adc_valid_d = 'd0;\n  reg             adc_pn_match_d = 'd0;\n  reg             adc_pn_match_z = 'd0;\n  reg     [ 3:0]  adc_pn_oos_count = 'd0;\n\n  // internal signals\n\n  wire            adc_pn_match_d_s;\n  wire            adc_pn_match_z_s;\n"]], "Diff Content": {"Delete": [[66, "  wire            adc_pn_match_d_s;\n"]], "Add": []}}