$date
	Sat Dec 16 20:26:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module J_K_FF_test $end
$var wire 1 ! Z $end
$var reg 1 " CLK $end
$var reg 1 # J $end
$var reg 1 $ K $end
$scope module uut $end
$var wire 1 " CLK $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 ! Z $end
$var reg 1 % D $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1"
#20
0"
1$
#30
1"
#40
0"
1#
#50
1!
1%
1"
#60
0"
0$
#70
1"
#80
0"
0#
#90
1"
#100
0"
1$
#110
0!
0%
1"
#120
0"
1#
#130
1!
1%
1"
#140
0"
0$
#150
1"
#160
0"
0#
#170
1"
#180
0"
1$
#190
0!
0%
1"
#200
0"
1#
#210
1!
1%
1"
#220
0"
0$
#230
1"
#240
0"
0#
#250
1"
#260
0"
1$
#270
0!
0%
1"
#280
0"
1#
#290
1!
1%
1"
#300
0"
0$
#310
1"
#320
