Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/control.vhd" in Library work.
Architecture behavioral of Entity control is up to date.
Compiling vhdl file "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/demo_rom.vhd" in Library work.
Architecture bhv of Entity rom_vhdl is up to date.
Compiling vhdl file "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/demux_3to1_16bit.vhd" in Library work.
Architecture behavioral of Entity demux_3to1_16bit is up to date.
Compiling vhdl file "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/mux_3to1_16bit.vhd" in Library work.
Architecture behavioral of Entity mux_3to1_16bit is up to date.
Compiling vhdl file "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/register.vhd" in Library work.
Architecture behavioural of Entity register_file is up to date.
Compiling verilog file "cpu.vf" in library work
Module <IBUF16_MXILINX_cpu> compiled
Module <cpu> compiled
No errors in compilation
Analysis of file <"cpu.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <cpu> in library <work>.

Analyzing hierarchy for entity <alu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <register_file> in library <work> (architecture <behavioural>).

Analyzing hierarchy for entity <control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_3to1_16bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <IBUF16_MXILINX_cpu> in library <work>.

Analyzing hierarchy for entity <rom_vhdl> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <demux_3to1_16bit> in library <work> (architecture <behavioral>).

WARNING:Xst:2591 - "cpu.vf" line 168: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 168: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 168: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 172: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 172: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 172: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 32: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 32: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 32: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 36: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 36: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 36: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 40: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 40: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 40: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 44: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 44: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 44: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 48: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 48: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 48: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 52: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 52: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 52: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 56: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 56: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 56: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 60: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 60: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 60: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 64: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 64: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 64: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 68: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 68: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 68: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 72: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 72: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 72: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 76: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 76: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 76: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 80: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 80: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 80: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 84: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 84: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 84: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 88: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 88: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 88: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 92: attribute on instance <IBUF_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 92: attribute on instance <IFD_DELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "cpu.vf" line 92: attribute on instance <IOSTANDARD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <cpu>.
Module <cpu> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_29> in unit <cpu>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_29> in unit <cpu>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_29> in unit <cpu>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_29> in unit <cpu>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_29> in unit <cpu>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <XLXI_30> in unit <cpu>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <XLXI_30> in unit <cpu>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <XLXI_30> in unit <cpu>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <XLXI_30> in unit <cpu>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <XLXI_30> in unit <cpu>.
    Set user-defined property "HU_SET =  XLXI_42_0" for instance <XLXI_42> in unit <cpu>.
Analyzing Entity <alu> in library <work> (Architecture <behavioral>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <register_file> in library <work> (Architecture <behavioural>).
Entity <register_file> analyzed. Unit <register_file> generated.

Analyzing Entity <control> in library <work> (Architecture <behavioral>).
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <mux_3to1_16bit> in library <work> (Architecture <behavioral>).
Entity <mux_3to1_16bit> analyzed. Unit <mux_3to1_16bit> generated.

Analyzing module <IBUF16_MXILINX_cpu> in library <work>.
Module <IBUF16_MXILINX_cpu> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_30> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_30> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_30> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_30> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_30> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_31> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_31> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_31> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_31> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_31> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_32> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_32> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_32> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_32> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_32> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_33> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_33> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_33> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_33> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_33> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_34> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_34> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_34> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_34> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_34> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_35> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_35> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_35> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_35> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_35> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_36> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_36> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_36> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_36> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_36> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_37> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_37> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_37> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_37> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_37> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_38> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_38> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_38> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_38> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_38> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_39> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_39> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_39> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_39> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_39> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_40> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_40> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_40> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_40> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_40> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_41> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_41> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_41> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_41> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_41> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_42> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_42> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_42> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_42> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_42> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_43> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_43> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_43> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_43> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_43> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_44> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_44> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_44> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_44> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_44> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <I_36_45> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <I_36_45> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <I_36_45> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <I_36_45> in unit <IBUF16_MXILINX_cpu>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <I_36_45> in unit <IBUF16_MXILINX_cpu>.
Analyzing Entity <rom_vhdl> in library <work> (Architecture <bhv>).
WARNING:Xst:790 - "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/demo_rom.vhd" line 52: Index value(s) does not match array range, simulation mismatch.
Entity <rom_vhdl> analyzed. Unit <rom_vhdl> generated.

Analyzing Entity <demux_3to1_16bit> in library <work> (Architecture <behavioral>).
Entity <demux_3to1_16bit> analyzed. Unit <demux_3to1_16bit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <alu>.
    Related source file is "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/ALU.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:643 - "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/ALU.vhd" line 30: The result of a 16x16-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 1-bit register for signal <z_flag>.
    Found 1-bit register for signal <n_flag>.
    Found 16-bit 8-to-1 multiplexer for signal <calc_result>.
    Found 16-bit addsub for signal <calc_result$addsub0000>.
    Found 16x16-bit multiplier for signal <calc_result$mult0001> created at line 30.
    Found 16-bit shifter logical right for signal <calc_result$shift0004> created at line 38.
    Found 16-bit shifter logical left for signal <calc_result$shift0005> created at line 40.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred  16 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <alu> synthesized.


Synthesizing Unit <register_file>.
    Related source file is "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/register.vhd".
    Found 16-bit 8-to-1 multiplexer for signal <rd_data1>.
    Found 16-bit 8-to-1 multiplexer for signal <rd_data2>.
    Found 128-bit register for signal <reg_file>.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <register_file> synthesized.


Synthesizing Unit <control>.
    Related source file is "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/control.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <m1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <imm> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <disps> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <disp1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <control> synthesized.


Synthesizing Unit <mux_3to1_16bit>.
    Related source file is "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/mux_3to1_16bit.vhd".
Unit <mux_3to1_16bit> synthesized.


Synthesizing Unit <rom_vhdl>.
    Related source file is "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/demo_rom.vhd".
WARNING:Xst:647 - Input <addr<6:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26x16-bit ROM for signal <data$rom0000> created at line 51.
    Found 16-bit register for signal <data>.
    Summary:
	inferred   1 ROM(s).
	inferred  16 D-type flip-flop(s).
Unit <rom_vhdl> synthesized.


Synthesizing Unit <demux_3to1_16bit>.
    Related source file is "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/demux_3to1_16bit.vhd".
Unit <demux_3to1_16bit> synthesized.


Synthesizing Unit <IBUF16_MXILINX_cpu>.
    Related source file is "cpu.vf".
Unit <IBUF16_MXILINX_cpu> synthesized.


Synthesizing Unit <cpu>.
    Related source file is "cpu.vf".
Unit <cpu> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 26x16-bit ROM                                         : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Registers                                            : 11
 1-bit register                                        : 2
 16-bit register                                       : 9
# Multiplexers                                         : 3
 16-bit 8-to-1 multiplexer                             : 3
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <rom_vhdl>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_data_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <rom_vhdl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 26x16-bit ROM                                         : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Registers                                            : 146
 Flip-Flops                                            : 146
# Multiplexers                                         : 33
 1-bit 8-to-1 multiplexer                              : 32
 16-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <data_2> (without init value) has a constant value of 0 in block <rom_vhdl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_5> (without init value) has a constant value of 0 in block <rom_vhdl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_8> (without init value) has a constant value of 0 in block <rom_vhdl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_12> (without init value) has a constant value of 0 in block <rom_vhdl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_13> (without init value) has a constant value of 0 in block <rom_vhdl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_15> (without init value) has a constant value of 0 in block <rom_vhdl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <data_3> in Unit <rom_vhdl> is equivalent to the following FF/Latch, which will be removed : <data_10> 

Optimizing unit <cpu> ...

Optimizing unit <alu> ...

Optimizing unit <register_file> ...

Optimizing unit <rom_vhdl> ...

Optimizing unit <IBUF16_MXILINX_cpu> ...
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_7_14> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_7_13> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_7_12> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_7_11> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_7_10> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_7_9> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_7_8> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_7_7> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_7_6> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_7_5> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_7_4> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_7_3> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_7_1> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_7_0> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_4_15> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_4_14> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_4_13> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_4_12> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_4_11> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_4_10> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_4_9> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_4_8> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_4_7> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_4_6> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_4_5> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_4_4> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_4_3> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_4_2> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_4_1> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_6_15> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_6_14> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_6_13> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_6_12> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_6_11> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_6_10> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_6_9> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_6_8> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_6_7> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_6_6> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_6_5> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_6_4> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_6_3> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_6_2> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_5_15> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_5_14> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_5_13> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_5_12> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_5_11> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_5_10> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_5_9> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_5_8> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_5_7> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_5_6> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_5_5> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_5_4> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_5_3> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_5_2> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_5_0> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_2/reg_file_7_15> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_2/reg_file_5_1> is unconnected in block <cpu>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_2/reg_file_6_1> is unconnected in block <cpu>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_2/reg_file_7_2> is unconnected in block <cpu>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_2/reg_file_4_0> is unconnected in block <cpu>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_2/reg_file_6_0> is unconnected in block <cpu>.
Found area constraint ratio of 100 (+ 5) on block cpu, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 75
 Flip-Flops                                            : 75

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpu.ngr
Top Level Output File Name         : cpu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 59

Cell Usage :
# BELS                             : 506
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 33
#      LUT3                        : 153
#      LUT3_D                      : 11
#      LUT3_L                      : 1
#      LUT4                        : 151
#      LUT4_D                      : 15
#      LUT4_L                      : 11
#      MUXCY                       : 15
#      MUXF5                       : 81
#      MUXF6                       : 16
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 75
#      FD                          : 4
#      FDR                         : 3
#      FDRE_1                      : 64
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 57
#      IBUF                        : 23
#      OBUF                        : 34
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                      198  out of   8672     2%  
 Number of Slice Flip Flops:             75  out of  17344     0%  
 Number of 4 input LUTs:                376  out of  17344     2%  
 Number of IOs:                          59
 Number of bonded IOBs:                  57  out of    250    22%  
 Number of MULT18X18SIOs:                 1  out of     28     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | IBUF+BUFG              | 75    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 27.722ns (Maximum Frequency: 36.072MHz)
   Minimum input arrival time before clock: 13.947ns
   Maximum output required time after clock: 17.119ns
   Maximum combinational path delay: 15.388ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 27.722ns (frequency: 36.072MHz)
  Total number of paths / destination ports: 345946 / 130
-------------------------------------------------------------------------
Delay:               13.861ns (Levels of Logic = 9)
  Source:            XLXI_45/data_14 (FF)
  Destination:       XLXI_2/reg_file_3_15 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK falling

  Data Path: XLXI_45/data_14 to XLXI_2/reg_file_3_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.514   1.002  XLXI_45/data_14 (XLXI_45/data_14)
     LUT4_D:I0->O         12   0.612   0.820  XLXI_4/RegRead1_or00001_2 (XLXI_4/RegRead1_or000011)
     LUT4:I3->O           32   0.612   1.103  XLXI_4/RegRead1<0>1 (XLXN_23<0>)
     LUT3:I2->O            1   0.612   0.000  XLXI_2/mux6_51 (XLXI_2/mux6_51)
     MUXF5:I1->O          13   0.278   0.836  XLXI_2/mux6_4_f5 (XLXI_2/mux6_4_f5)
     MULT18X18SIO:A15->P15    1   4.297   0.387  XLXI_1/Mmult_calc_result_mult0001 (XLXI_1/calc_result_mult0001<15>)
     LUT3:I2->O            1   0.612   0.000  XLXI_1/Mmux_calc_result_513 (XLXI_1/Mmux_calc_result_513)
     MUXF5:I1->O           1   0.278   0.000  XLXI_1/Mmux_calc_result_4_f5_5 (XLXI_1/Mmux_calc_result_4_f56)
     MUXF6:I0->O           4   0.451   0.568  XLXI_1/Mmux_calc_result_2_f6_5 (XLXN_259<15>)
     LUT2:I1->O            4   0.612   0.000  XLXI_46/muxout1<15>1 (XLXN_260<15>)
     FDRE_1:D                  0.268          XLXI_2/reg_file_2_15
    ----------------------------------------
    Total                     13.861ns (9.146ns logic, 4.715ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 7818 / 144
-------------------------------------------------------------------------
Offset:              13.947ns (Levels of Logic = 10)
  Source:            EXT_IN<3> (PAD)
  Destination:       XLXI_1/z_flag (FF)
  Destination Clock: CLK rising

  Data Path: EXT_IN<3> to XLXI_1/z_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'XLXI_42'
     IBUF:I->O             2   1.106   0.532  I_36_42 (O<3>)
     end scope: 'XLXI_42'
     LUT4:I0->O            6   0.612   0.721  XLXI_5/muxout<3>_SW1 (N124)
     LUT3:I0->O           38   0.612   1.074  XLXI_5/muxout<3> (XLXN_103<3>)
     MULT18X18SIO:B3->P15    1   4.297   0.387  XLXI_1/Mmult_calc_result_mult0001 (XLXI_1/calc_result_mult0001<15>)
     LUT3:I2->O            1   0.612   0.000  XLXI_1/Mmux_calc_result_513 (XLXI_1/Mmux_calc_result_513)
     MUXF5:I1->O           1   0.278   0.000  XLXI_1/Mmux_calc_result_4_f5_5 (XLXI_1/Mmux_calc_result_4_f56)
     MUXF6:I0->O           4   0.451   0.529  XLXI_1/Mmux_calc_result_2_f6_5 (XLXN_259<15>)
     LUT3:I2->O            1   0.612   0.360  XLXI_1/z_flag_not000125 (XLXI_1/z_flag_not000125)
     LUT4:I3->O            1   0.612   0.357  XLXI_1/z_flag_not000138 (XLXI_1/z_flag_not0001)
     FDR:R                     0.795          XLXI_1/z_flag
    ----------------------------------------
    Total                     13.947ns (9.987ns logic, 3.960ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 67938 / 18
-------------------------------------------------------------------------
Offset:              17.119ns (Levels of Logic = 10)
  Source:            XLXI_45/data_14 (FF)
  Destination:       OUTPUT<15> (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_45/data_14 to OUTPUT<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.514   1.002  XLXI_45/data_14 (XLXI_45/data_14)
     LUT4_D:I0->O         12   0.612   0.820  XLXI_4/RegRead1_or00001_2 (XLXI_4/RegRead1_or000011)
     LUT4:I3->O           32   0.612   1.103  XLXI_4/RegRead1<0>1 (XLXN_23<0>)
     LUT3:I2->O            1   0.612   0.000  XLXI_2/mux6_51 (XLXI_2/mux6_51)
     MUXF5:I1->O          13   0.278   0.836  XLXI_2/mux6_4_f5 (XLXI_2/mux6_4_f5)
     MULT18X18SIO:A15->P15    1   4.297   0.387  XLXI_1/Mmult_calc_result_mult0001 (XLXI_1/calc_result_mult0001<15>)
     LUT3:I2->O            1   0.612   0.000  XLXI_1/Mmux_calc_result_513 (XLXI_1/Mmux_calc_result_513)
     MUXF5:I1->O           1   0.278   0.000  XLXI_1/Mmux_calc_result_4_f5_5 (XLXI_1/Mmux_calc_result_4_f56)
     MUXF6:I0->O           4   0.451   0.568  XLXI_1/Mmux_calc_result_2_f6_5 (XLXN_259<15>)
     LUT2:I1->O            1   0.612   0.357  XLXI_46/muxout3<15>1 (OUTPUT_15_OBUF)
     OBUF:I->O                 3.169          OUTPUT_15_OBUF (OUTPUT<15>)
    ----------------------------------------
    Total                     17.119ns (12.047ns logic, 5.072ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1514 / 16
-------------------------------------------------------------------------
Delay:               15.388ns (Levels of Logic = 10)
  Source:            EXT_IN<3> (PAD)
  Destination:       OUTPUT<15> (PAD)

  Data Path: EXT_IN<3> to OUTPUT<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'XLXI_42'
     IBUF:I->O             2   1.106   0.532  I_36_42 (O<3>)
     end scope: 'XLXI_42'
     LUT4:I0->O            6   0.612   0.721  XLXI_5/muxout<3>_SW1 (N124)
     LUT3:I0->O           38   0.612   1.074  XLXI_5/muxout<3> (XLXN_103<3>)
     MULT18X18SIO:B3->P15    1   4.297   0.387  XLXI_1/Mmult_calc_result_mult0001 (XLXI_1/calc_result_mult0001<15>)
     LUT3:I2->O            1   0.612   0.000  XLXI_1/Mmux_calc_result_513 (XLXI_1/Mmux_calc_result_513)
     MUXF5:I1->O           1   0.278   0.000  XLXI_1/Mmux_calc_result_4_f5_5 (XLXI_1/Mmux_calc_result_4_f56)
     MUXF6:I0->O           4   0.451   0.568  XLXI_1/Mmux_calc_result_2_f6_5 (XLXN_259<15>)
     LUT2:I1->O            1   0.612   0.357  XLXI_46/muxout3<15>1 (OUTPUT_15_OBUF)
     OBUF:I->O                 3.169          OUTPUT_15_OBUF (OUTPUT<15>)
    ----------------------------------------
    Total                     15.388ns (11.749ns logic, 3.639ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.11 secs
 
--> 

Total memory usage is 324160 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  134 (   0 filtered)
Number of infos    :    3 (   0 filtered)

