# ğŸ” SecureMicrowatt-HSM  
*A Lightweight Cryptographic Extension for the Microwatt Core*  

<div align="center">

![Status](https://img.shields.io/badge/Status-In%20Development-yellow?style=for-the-badge)  
![License](https://img.shields.io/badge/License-MIT-green?style=for-the-badge)  
![Architecture](https://img.shields.io/badge/Architecture-Power%20ISA-blue?style=for-the-badge)  

</div>  

---

## âš¡ Background  

With IoT, automotive, and edge devices proliferating worldwide, **hardware security** has become critical.  
Software-only cryptography is prone to **side-channel attacks** and tampering.  

ğŸ”´ Enterprise HSMs exist, but they are **costly & power-hungry**, unsuitable for lightweight processors.  
âšª Microwatt (open-source Power ISA core) lacks built-in **security features** like encryption accelerators, secure boot, or tamper protection.  

---

## ğŸ› ï¸ Proposed Solution â€“ **SecureMicrowatt-HSM**  

SecureMicrowatt-HSM extends the **Microwatt core** with domain-specific security features:  

- ğŸ”‘ **PUF-Based Key Derivation** (unique per-chip identity, no NVM required)  
- ğŸ”’ **NIST-Compliant Cryptographic Accelerators** (ASCON, PRESENT, AES, SHA)  
- ğŸ›¡ï¸ **Secure Boot** with firmware verification  
- ğŸš¨ **Tamper Detection & Zeroization**  
- âš™ï¸ **Power ISA Security Extensions**  

---

## âœ¨ Key Features  

- SRAM/Ring-Oscillator PUF for device identity  
- Hardware crypto engines: **ASCON AEAD, PRESENT, AES-128/256, SHA-256**  
- Secure key vault with privilege-based access control  
- Secure boot: firmware hash chain, anti-rollback counters  
- Voltage/tamper detection with instant zeroization  
- Battery-backed secure key storage  
- Custom instructions for accelerated cryptography  

---

## ğŸ—ï¸ Architecture Overview  

 <p align="center">
   <img src="img1.png" alt="GTKWave Counter Output" width="300%">
</p>

<p align="center">
   <img src="img2.png" alt="GTKWave Counter Output" width="300%">
</p>

## ğŸ“Š Process Flow  

<p align="center">
   <img src="process_flow.png" alt="GTKWave Counter Output" width="300%">
</p>

---

## ğŸš€ Real-World Applications  

- ğŸŒ **IoT Devices** â†’ Root-of-trust, secure firmware updates  
- ğŸ–§ **Edge Computing** â†’ Lightweight HSM for authentication & encryption  
- ğŸš— **Automotive Systems** â†’ ECU security & secure boot  
- ğŸ¥ **Critical Infrastructure** â†’ Smart grid, medical device protection  

---

## ğŸ§® SWOT Analysis
<p align="center">
   <img src="swot.png" alt="GTKWave Counter Output" width="300%">
</p>



## ğŸ“Š Performance Targets  

| Component      | Throughput       | Area (LEs) | Power     |
|----------------|-----------------|------------|-----------|
| **ASCON AEAD** | 1 Gbps @ 100MHz | ~2,000     | Low       |
| **PRESENT**    | 200 MHz         | ~1,200     | Ultra-low |
| **AES-256**    | 10 Gbps         | ~3,500     | Medium    |
| **Key Vault**  | 4KB storage     | ~800       | Battery-backed |  


---

## ğŸ›¡ï¸ Security Features  

- Target: **FIPS 140-2 Level 2**  
- Side-channel resistant (ASCON design)  
- Secure key hierarchy with privilege separation  
- Tamper evidence & rapid key zeroization  
- Cryptographic agility for future updates  

---


## ğŸš¦ Getting Started  

### ğŸ”§ Prerequisites  
- Xilinx Vivado / Intel Quartus (for FPGA)  
- PowerPC or RISC-V cross-compiler  
- Python 3.8+ (for test vector verification)  


