Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 10:24:15 2019
| Host         : LAPTOP-MNQMD5TA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 107 register/latch pins with no clock driven by root clock pin: clk_30/clk_new_reg/Q (HIGH)

 There are 14880 register/latch pins with no clock driven by root clock pin: my_clk/clk_new_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33372 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.721    -2606.322                    607                 1756        0.032        0.000                      0                 1756        3.000        0.000                       0                   715  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                -7.512      -84.424                     12                  817        0.139        0.000                      0                  817        3.000        0.000                       0                   535  
  clk_out1_clk_wiz_0      -12.721     -148.747                     14                  358        0.221        0.000                      0                  358        4.130        0.000                       0                   177  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin              -6.665    -2373.151                    581                  581        0.032        0.000                      0                  581  
sys_clk_pin         clk_out1_clk_wiz_0      -11.076     -127.456                     12                   12        1.354        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -7.512ns,  Total Violation      -84.424ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.512ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.472ns  (logic 8.862ns (50.720%)  route 8.610ns (49.280%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.552     5.073    sound_converter/CLK
    SLICE_X41Y21         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.617     6.146    sound_converter/Q[2]
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.820    sound_converter/maxLedNum1_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.934    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.156 r  sound_converter/maxLedNum1_carry__1/O[0]
                         net (fo=70, routed)          1.202     8.358    sound_converter/maxLedNum1[9]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.299     8.657 r  sound_converter/percentage0_carry__2_i_3/O
                         net (fo=2, routed)           0.625     9.282    sound_converter/percentage0_carry__2_i_3_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.808 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.808    sound_converter/percentage0_carry__2_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.965 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=39, routed)          0.753    10.717    sound_converter/percentage0_carry__3_n_2
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.502 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.826    12.329    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.921 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.631    13.552    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.308    13.860 r  sound_converter/percentage0__166_carry__2_i_2/O
                         net (fo=2, routed)           0.367    14.227    sound_converter/percentage0__166_carry__2_i_2_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.332    14.559 r  sound_converter/percentage0__166_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.559    sound_converter/percentage0__166_carry__2_i_6_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.957 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.957    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.071    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  sound_converter/percentage0__166_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.185    sound_converter/percentage0__166_carry__4_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.519 r  sound_converter/percentage0__166_carry__5/O[1]
                         net (fo=4, routed)           0.491    16.010    sound_converter/percentage0__166_carry__5_n_6
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.303    16.313 f  sound_converter/percentage0__250_carry__9_i_11/O
                         net (fo=2, routed)           0.625    16.938    sound_converter/percentage0__250_carry__9_i_11_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.124    17.062 r  sound_converter/percentage0__250_carry__10_i_4/O
                         net (fo=1, routed)           0.340    17.402    sound_converter/percentage0__250_carry__10_i_4_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.928 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.928    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.262 r  sound_converter/percentage0__250_carry__11/O[1]
                         net (fo=3, routed)           0.518    18.780    sound_converter/percentage0__250_carry__11_n_6
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.303    19.083 r  sound_converter/percentage0__380_carry__5_i_3/O
                         net (fo=1, routed)           0.000    19.083    sound_converter/percentage0__380_carry__5_i_3_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.596 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.596    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.815 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.787    20.602    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.295    20.897 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.897    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.388 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.828    22.217    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X36Y15         LUT5 (Prop_lut5_I1_O)        0.329    22.546 r  sound_converter/percentage[2]_i_1/O
                         net (fo=1, routed)           0.000    22.546    sound_converter/percentage[2]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  sound_converter/percentage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.439    14.780    sound_converter/CLK
    SLICE_X36Y15         FDRE                                         r  sound_converter/percentage_reg[2]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X36Y15         FDRE (Setup_fdre_C_D)        0.029    15.034    sound_converter/percentage_reg[2]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -22.546    
  -------------------------------------------------------------------
                         slack                                 -7.512    

Slack (VIOLATED) :        -7.509ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.472ns  (logic 8.862ns (50.721%)  route 8.610ns (49.279%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.552     5.073    sound_converter/CLK
    SLICE_X41Y21         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.617     6.146    sound_converter/Q[2]
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.820    sound_converter/maxLedNum1_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.934    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.156 r  sound_converter/maxLedNum1_carry__1/O[0]
                         net (fo=70, routed)          1.202     8.358    sound_converter/maxLedNum1[9]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.299     8.657 r  sound_converter/percentage0_carry__2_i_3/O
                         net (fo=2, routed)           0.625     9.282    sound_converter/percentage0_carry__2_i_3_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.808 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.808    sound_converter/percentage0_carry__2_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.965 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=39, routed)          0.753    10.717    sound_converter/percentage0_carry__3_n_2
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.502 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.826    12.329    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.921 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.631    13.552    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.308    13.860 r  sound_converter/percentage0__166_carry__2_i_2/O
                         net (fo=2, routed)           0.367    14.227    sound_converter/percentage0__166_carry__2_i_2_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.332    14.559 r  sound_converter/percentage0__166_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.559    sound_converter/percentage0__166_carry__2_i_6_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.957 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.957    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.071    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  sound_converter/percentage0__166_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.185    sound_converter/percentage0__166_carry__4_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.519 r  sound_converter/percentage0__166_carry__5/O[1]
                         net (fo=4, routed)           0.491    16.010    sound_converter/percentage0__166_carry__5_n_6
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.303    16.313 f  sound_converter/percentage0__250_carry__9_i_11/O
                         net (fo=2, routed)           0.625    16.938    sound_converter/percentage0__250_carry__9_i_11_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.124    17.062 r  sound_converter/percentage0__250_carry__10_i_4/O
                         net (fo=1, routed)           0.340    17.402    sound_converter/percentage0__250_carry__10_i_4_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.928 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.928    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.262 r  sound_converter/percentage0__250_carry__11/O[1]
                         net (fo=3, routed)           0.518    18.780    sound_converter/percentage0__250_carry__11_n_6
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.303    19.083 r  sound_converter/percentage0__380_carry__5_i_3/O
                         net (fo=1, routed)           0.000    19.083    sound_converter/percentage0__380_carry__5_i_3_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.596 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.596    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.815 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.787    20.602    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.295    20.897 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.897    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.388 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.828    22.216    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X36Y15         LUT5 (Prop_lut5_I1_O)        0.329    22.545 r  sound_converter/percentage[3]_i_1/O
                         net (fo=1, routed)           0.000    22.545    sound_converter/percentage[3]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  sound_converter/percentage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.439    14.780    sound_converter/CLK
    SLICE_X36Y15         FDRE                                         r  sound_converter/percentage_reg[3]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X36Y15         FDRE (Setup_fdre_C_D)        0.031    15.036    sound_converter/percentage_reg[3]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -22.545    
  -------------------------------------------------------------------
                         slack                                 -7.509    

Slack (VIOLATED) :        -7.387ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.348ns  (logic 8.862ns (51.082%)  route 8.486ns (48.918%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.552     5.073    sound_converter/CLK
    SLICE_X41Y21         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.617     6.146    sound_converter/Q[2]
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.820    sound_converter/maxLedNum1_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.934    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.156 r  sound_converter/maxLedNum1_carry__1/O[0]
                         net (fo=70, routed)          1.202     8.358    sound_converter/maxLedNum1[9]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.299     8.657 r  sound_converter/percentage0_carry__2_i_3/O
                         net (fo=2, routed)           0.625     9.282    sound_converter/percentage0_carry__2_i_3_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.808 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.808    sound_converter/percentage0_carry__2_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.965 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=39, routed)          0.753    10.717    sound_converter/percentage0_carry__3_n_2
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.502 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.826    12.329    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.921 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.631    13.552    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.308    13.860 r  sound_converter/percentage0__166_carry__2_i_2/O
                         net (fo=2, routed)           0.367    14.227    sound_converter/percentage0__166_carry__2_i_2_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.332    14.559 r  sound_converter/percentage0__166_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.559    sound_converter/percentage0__166_carry__2_i_6_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.957 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.957    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.071    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  sound_converter/percentage0__166_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.185    sound_converter/percentage0__166_carry__4_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.519 r  sound_converter/percentage0__166_carry__5/O[1]
                         net (fo=4, routed)           0.491    16.010    sound_converter/percentage0__166_carry__5_n_6
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.303    16.313 f  sound_converter/percentage0__250_carry__9_i_11/O
                         net (fo=2, routed)           0.625    16.938    sound_converter/percentage0__250_carry__9_i_11_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.124    17.062 r  sound_converter/percentage0__250_carry__10_i_4/O
                         net (fo=1, routed)           0.340    17.402    sound_converter/percentage0__250_carry__10_i_4_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.928 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.928    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.262 r  sound_converter/percentage0__250_carry__11/O[1]
                         net (fo=3, routed)           0.518    18.780    sound_converter/percentage0__250_carry__11_n_6
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.303    19.083 r  sound_converter/percentage0__380_carry__5_i_3/O
                         net (fo=1, routed)           0.000    19.083    sound_converter/percentage0__380_carry__5_i_3_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.596 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.596    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.815 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.787    20.602    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.295    20.897 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.897    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.388 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.704    22.093    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X36Y16         LUT5 (Prop_lut5_I1_O)        0.329    22.422 r  sound_converter/percentage[1]_i_1/O
                         net (fo=1, routed)           0.000    22.422    sound_converter/percentage[1]_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  sound_converter/percentage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.438    14.779    sound_converter/CLK
    SLICE_X36Y16         FDRE                                         r  sound_converter/percentage_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X36Y16         FDRE (Setup_fdre_C_D)        0.031    15.035    sound_converter/percentage_reg[1]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -22.422    
  -------------------------------------------------------------------
                         slack                                 -7.387    

Slack (VIOLATED) :        -7.374ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.336ns  (logic 8.862ns (51.119%)  route 8.474ns (48.881%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.552     5.073    sound_converter/CLK
    SLICE_X41Y21         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.617     6.146    sound_converter/Q[2]
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.820    sound_converter/maxLedNum1_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.934    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.156 r  sound_converter/maxLedNum1_carry__1/O[0]
                         net (fo=70, routed)          1.202     8.358    sound_converter/maxLedNum1[9]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.299     8.657 r  sound_converter/percentage0_carry__2_i_3/O
                         net (fo=2, routed)           0.625     9.282    sound_converter/percentage0_carry__2_i_3_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.808 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.808    sound_converter/percentage0_carry__2_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.965 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=39, routed)          0.753    10.717    sound_converter/percentage0_carry__3_n_2
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.502 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.826    12.329    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.921 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.631    13.552    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.308    13.860 r  sound_converter/percentage0__166_carry__2_i_2/O
                         net (fo=2, routed)           0.367    14.227    sound_converter/percentage0__166_carry__2_i_2_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.332    14.559 r  sound_converter/percentage0__166_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.559    sound_converter/percentage0__166_carry__2_i_6_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.957 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.957    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.071    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  sound_converter/percentage0__166_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.185    sound_converter/percentage0__166_carry__4_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.519 r  sound_converter/percentage0__166_carry__5/O[1]
                         net (fo=4, routed)           0.491    16.010    sound_converter/percentage0__166_carry__5_n_6
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.303    16.313 f  sound_converter/percentage0__250_carry__9_i_11/O
                         net (fo=2, routed)           0.625    16.938    sound_converter/percentage0__250_carry__9_i_11_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.124    17.062 r  sound_converter/percentage0__250_carry__10_i_4/O
                         net (fo=1, routed)           0.340    17.402    sound_converter/percentage0__250_carry__10_i_4_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.928 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.928    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.262 r  sound_converter/percentage0__250_carry__11/O[1]
                         net (fo=3, routed)           0.518    18.780    sound_converter/percentage0__250_carry__11_n_6
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.303    19.083 r  sound_converter/percentage0__380_carry__5_i_3/O
                         net (fo=1, routed)           0.000    19.083    sound_converter/percentage0__380_carry__5_i_3_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.596 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.596    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.815 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.787    20.602    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.295    20.897 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.897    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.388 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.692    22.080    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X36Y16         LUT5 (Prop_lut5_I1_O)        0.329    22.409 r  sound_converter/percentage[6]_i_1/O
                         net (fo=1, routed)           0.000    22.409    sound_converter/percentage[6]_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  sound_converter/percentage_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.438    14.779    sound_converter/CLK
    SLICE_X36Y16         FDRE                                         r  sound_converter/percentage_reg[6]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X36Y16         FDRE (Setup_fdre_C_D)        0.031    15.035    sound_converter/percentage_reg[6]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -22.409    
  -------------------------------------------------------------------
                         slack                                 -7.374    

Slack (VIOLATED) :        -7.369ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.331ns  (logic 8.862ns (51.133%)  route 8.469ns (48.867%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.552     5.073    sound_converter/CLK
    SLICE_X41Y21         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.617     6.146    sound_converter/Q[2]
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.820    sound_converter/maxLedNum1_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.934    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.156 r  sound_converter/maxLedNum1_carry__1/O[0]
                         net (fo=70, routed)          1.202     8.358    sound_converter/maxLedNum1[9]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.299     8.657 r  sound_converter/percentage0_carry__2_i_3/O
                         net (fo=2, routed)           0.625     9.282    sound_converter/percentage0_carry__2_i_3_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.808 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.808    sound_converter/percentage0_carry__2_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.965 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=39, routed)          0.753    10.717    sound_converter/percentage0_carry__3_n_2
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.502 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.826    12.329    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.921 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.631    13.552    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.308    13.860 r  sound_converter/percentage0__166_carry__2_i_2/O
                         net (fo=2, routed)           0.367    14.227    sound_converter/percentage0__166_carry__2_i_2_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.332    14.559 r  sound_converter/percentage0__166_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.559    sound_converter/percentage0__166_carry__2_i_6_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.957 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.957    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.071    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  sound_converter/percentage0__166_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.185    sound_converter/percentage0__166_carry__4_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.519 r  sound_converter/percentage0__166_carry__5/O[1]
                         net (fo=4, routed)           0.491    16.010    sound_converter/percentage0__166_carry__5_n_6
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.303    16.313 f  sound_converter/percentage0__250_carry__9_i_11/O
                         net (fo=2, routed)           0.625    16.938    sound_converter/percentage0__250_carry__9_i_11_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.124    17.062 r  sound_converter/percentage0__250_carry__10_i_4/O
                         net (fo=1, routed)           0.340    17.402    sound_converter/percentage0__250_carry__10_i_4_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.928 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.928    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.262 r  sound_converter/percentage0__250_carry__11/O[1]
                         net (fo=3, routed)           0.518    18.780    sound_converter/percentage0__250_carry__11_n_6
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.303    19.083 r  sound_converter/percentage0__380_carry__5_i_3/O
                         net (fo=1, routed)           0.000    19.083    sound_converter/percentage0__380_carry__5_i_3_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.596 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.596    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.815 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.787    20.602    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.295    20.897 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.897    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.388 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.687    22.075    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X36Y16         LUT5 (Prop_lut5_I1_O)        0.329    22.404 r  sound_converter/percentage[7]_i_1/O
                         net (fo=1, routed)           0.000    22.404    sound_converter/percentage[7]_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  sound_converter/percentage_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.438    14.779    sound_converter/CLK
    SLICE_X36Y16         FDRE                                         r  sound_converter/percentage_reg[7]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X36Y16         FDRE (Setup_fdre_C_D)        0.032    15.036    sound_converter/percentage_reg[7]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -22.404    
  -------------------------------------------------------------------
                         slack                                 -7.369    

Slack (VIOLATED) :        -7.364ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.326ns  (logic 8.862ns (51.148%)  route 8.464ns (48.852%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.552     5.073    sound_converter/CLK
    SLICE_X41Y21         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.617     6.146    sound_converter/Q[2]
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.820    sound_converter/maxLedNum1_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.934    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.156 r  sound_converter/maxLedNum1_carry__1/O[0]
                         net (fo=70, routed)          1.202     8.358    sound_converter/maxLedNum1[9]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.299     8.657 r  sound_converter/percentage0_carry__2_i_3/O
                         net (fo=2, routed)           0.625     9.282    sound_converter/percentage0_carry__2_i_3_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.808 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.808    sound_converter/percentage0_carry__2_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.965 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=39, routed)          0.753    10.717    sound_converter/percentage0_carry__3_n_2
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.502 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.826    12.329    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.921 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.631    13.552    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.308    13.860 r  sound_converter/percentage0__166_carry__2_i_2/O
                         net (fo=2, routed)           0.367    14.227    sound_converter/percentage0__166_carry__2_i_2_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.332    14.559 r  sound_converter/percentage0__166_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.559    sound_converter/percentage0__166_carry__2_i_6_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.957 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.957    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.071    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  sound_converter/percentage0__166_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.185    sound_converter/percentage0__166_carry__4_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.519 r  sound_converter/percentage0__166_carry__5/O[1]
                         net (fo=4, routed)           0.491    16.010    sound_converter/percentage0__166_carry__5_n_6
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.303    16.313 f  sound_converter/percentage0__250_carry__9_i_11/O
                         net (fo=2, routed)           0.625    16.938    sound_converter/percentage0__250_carry__9_i_11_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.124    17.062 r  sound_converter/percentage0__250_carry__10_i_4/O
                         net (fo=1, routed)           0.340    17.402    sound_converter/percentage0__250_carry__10_i_4_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.928 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.928    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.262 r  sound_converter/percentage0__250_carry__11/O[1]
                         net (fo=3, routed)           0.518    18.780    sound_converter/percentage0__250_carry__11_n_6
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.303    19.083 r  sound_converter/percentage0__380_carry__5_i_3/O
                         net (fo=1, routed)           0.000    19.083    sound_converter/percentage0__380_carry__5_i_3_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.596 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.596    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.815 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.787    20.602    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.295    20.897 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.897    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.388 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.682    22.071    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X36Y15         LUT5 (Prop_lut5_I1_O)        0.329    22.400 r  sound_converter/percentage[5]_i_1/O
                         net (fo=1, routed)           0.000    22.400    sound_converter/percentage[5]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  sound_converter/percentage_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.439    14.780    sound_converter/CLK
    SLICE_X36Y15         FDRE                                         r  sound_converter/percentage_reg[5]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X36Y15         FDRE (Setup_fdre_C_D)        0.031    15.036    sound_converter/percentage_reg[5]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -22.400    
  -------------------------------------------------------------------
                         slack                                 -7.364    

Slack (VIOLATED) :        -7.363ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.322ns  (logic 8.862ns (51.159%)  route 8.460ns (48.841%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.552     5.073    sound_converter/CLK
    SLICE_X41Y21         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.617     6.146    sound_converter/Q[2]
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.820    sound_converter/maxLedNum1_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.934    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.156 r  sound_converter/maxLedNum1_carry__1/O[0]
                         net (fo=70, routed)          1.202     8.358    sound_converter/maxLedNum1[9]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.299     8.657 r  sound_converter/percentage0_carry__2_i_3/O
                         net (fo=2, routed)           0.625     9.282    sound_converter/percentage0_carry__2_i_3_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.808 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.808    sound_converter/percentage0_carry__2_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.965 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=39, routed)          0.753    10.717    sound_converter/percentage0_carry__3_n_2
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.502 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.826    12.329    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.921 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.631    13.552    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.308    13.860 r  sound_converter/percentage0__166_carry__2_i_2/O
                         net (fo=2, routed)           0.367    14.227    sound_converter/percentage0__166_carry__2_i_2_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.332    14.559 r  sound_converter/percentage0__166_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.559    sound_converter/percentage0__166_carry__2_i_6_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.957 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.957    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.071    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  sound_converter/percentage0__166_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.185    sound_converter/percentage0__166_carry__4_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.519 r  sound_converter/percentage0__166_carry__5/O[1]
                         net (fo=4, routed)           0.491    16.010    sound_converter/percentage0__166_carry__5_n_6
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.303    16.313 f  sound_converter/percentage0__250_carry__9_i_11/O
                         net (fo=2, routed)           0.625    16.938    sound_converter/percentage0__250_carry__9_i_11_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.124    17.062 r  sound_converter/percentage0__250_carry__10_i_4/O
                         net (fo=1, routed)           0.340    17.402    sound_converter/percentage0__250_carry__10_i_4_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.928 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.928    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.262 r  sound_converter/percentage0__250_carry__11/O[1]
                         net (fo=3, routed)           0.518    18.780    sound_converter/percentage0__250_carry__11_n_6
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.303    19.083 r  sound_converter/percentage0__380_carry__5_i_3/O
                         net (fo=1, routed)           0.000    19.083    sound_converter/percentage0__380_carry__5_i_3_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.596 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.596    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.815 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.787    20.602    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.295    20.897 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.897    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.388 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.678    22.067    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X36Y16         LUT5 (Prop_lut5_I1_O)        0.329    22.396 r  sound_converter/percentage[0]_i_1/O
                         net (fo=1, routed)           0.000    22.396    sound_converter/percentage[0]_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  sound_converter/percentage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.438    14.779    sound_converter/CLK
    SLICE_X36Y16         FDRE                                         r  sound_converter/percentage_reg[0]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X36Y16         FDRE (Setup_fdre_C_D)        0.029    15.033    sound_converter/percentage_reg[0]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -22.396    
  -------------------------------------------------------------------
                         slack                                 -7.363    

Slack (VIOLATED) :        -7.273ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.300ns  (logic 8.862ns (51.226%)  route 8.438ns (48.774%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.552     5.073    sound_converter/CLK
    SLICE_X41Y21         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.617     6.146    sound_converter/Q[2]
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.820    sound_converter/maxLedNum1_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.934    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.156 r  sound_converter/maxLedNum1_carry__1/O[0]
                         net (fo=70, routed)          1.202     8.358    sound_converter/maxLedNum1[9]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.299     8.657 r  sound_converter/percentage0_carry__2_i_3/O
                         net (fo=2, routed)           0.625     9.282    sound_converter/percentage0_carry__2_i_3_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.808 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.808    sound_converter/percentage0_carry__2_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.965 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=39, routed)          0.753    10.717    sound_converter/percentage0_carry__3_n_2
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.502 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.826    12.329    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.921 f  sound_converter/percentage0__166_carry__2_i_9/CO[2]
                         net (fo=5, routed)           0.631    13.552    sound_converter/percentage0__166_carry__2_i_9_n_1
    SLICE_X36Y20         LUT3 (Prop_lut3_I2_O)        0.308    13.860 r  sound_converter/percentage0__166_carry__2_i_2/O
                         net (fo=2, routed)           0.367    14.227    sound_converter/percentage0__166_carry__2_i_2_n_0
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.332    14.559 r  sound_converter/percentage0__166_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.559    sound_converter/percentage0__166_carry__2_i_6_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.957 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.957    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.071    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  sound_converter/percentage0__166_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.185    sound_converter/percentage0__166_carry__4_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.519 r  sound_converter/percentage0__166_carry__5/O[1]
                         net (fo=4, routed)           0.491    16.010    sound_converter/percentage0__166_carry__5_n_6
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.303    16.313 f  sound_converter/percentage0__250_carry__9_i_11/O
                         net (fo=2, routed)           0.625    16.938    sound_converter/percentage0__250_carry__9_i_11_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.124    17.062 r  sound_converter/percentage0__250_carry__10_i_4/O
                         net (fo=1, routed)           0.340    17.402    sound_converter/percentage0__250_carry__10_i_4_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.928 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.928    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.262 r  sound_converter/percentage0__250_carry__11/O[1]
                         net (fo=3, routed)           0.518    18.780    sound_converter/percentage0__250_carry__11_n_6
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.303    19.083 r  sound_converter/percentage0__380_carry__5_i_3/O
                         net (fo=1, routed)           0.000    19.083    sound_converter/percentage0__380_carry__5_i_3_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.596 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.596    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.815 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.787    20.602    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X37Y23         LUT3 (Prop_lut3_I1_O)        0.295    20.897 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.897    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.388 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.656    22.044    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X42Y17         LUT5 (Prop_lut5_I1_O)        0.329    22.373 r  sound_converter/percentage[4]_i_1/O
                         net (fo=1, routed)           0.000    22.373    sound_converter/percentage[4]_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  sound_converter/percentage_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.439    14.780    sound_converter/CLK
    SLICE_X42Y17         FDRE                                         r  sound_converter/percentage_reg[4]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X42Y17         FDRE (Setup_fdre_C_D)        0.081    15.100    sound_converter/percentage_reg[4]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -22.373    
  -------------------------------------------------------------------
                         slack                                 -7.273    

Slack (VIOLATED) :        -6.629ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.509ns  (logic 7.628ns (46.204%)  route 8.881ns (53.796%))
  Logic Levels:           20  (CARRY4=14 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.552     5.073    sound_converter/CLK
    SLICE_X41Y21         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.617     6.146    sound_converter/Q[2]
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.820    sound_converter/maxLedNum1_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.934    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.156 r  sound_converter/maxLedNum1_carry__1/O[0]
                         net (fo=70, routed)          1.149     8.305    sound_converter/maxLedNum1[9]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.299     8.604 r  sound_converter/maxLedNum0_carry__2_i_3/O
                         net (fo=1, routed)           0.684     9.289    sound_converter/maxLedNum0_carry__2_i_3_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.815 r  sound_converter/maxLedNum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.815    sound_converter/maxLedNum0_carry__2_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  sound_converter/maxLedNum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.929    sound_converter/maxLedNum0_carry__3_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.157 r  sound_converter/maxLedNum0_carry__4/CO[2]
                         net (fo=22, routed)          0.708    10.864    sound_converter/maxLedNum0_carry__4_n_1
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.648 r  sound_converter/maxLedNum0__145_carry__4_i_9/CO[3]
                         net (fo=10, routed)          0.710    12.358    sound_converter/maxLedNum0__145_carry__4_i_9_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.950 r  sound_converter/maxLedNum0__145_carry__6_i_6/CO[2]
                         net (fo=22, routed)          0.836    13.786    sound_converter/maxLedNum0__145_carry__6_i_6_n_1
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.313    14.099 r  sound_converter/maxLedNum0__145_carry__6_i_2/O
                         net (fo=1, routed)           0.000    14.099    sound_converter/maxLedNum0__145_carry__6_i_2_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.500 r  sound_converter/maxLedNum0__145_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.500    sound_converter/maxLedNum0__145_carry__6_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.834 r  sound_converter/maxLedNum0__145_carry__7/O[1]
                         net (fo=11, routed)          0.912    15.747    sound_converter/maxLedNum0__145_carry__7_n_6
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.329    16.076 f  sound_converter/maxLedNum0__254_carry__3_i_11/O
                         net (fo=2, routed)           0.468    16.544    sound_converter/maxLedNum0__254_carry__3_i_11_n_0
    SLICE_X34Y19         LUT5 (Prop_lut5_I4_O)        0.328    16.872 r  sound_converter/maxLedNum0__254_carry__3_i_3/O
                         net (fo=2, routed)           0.698    17.570    sound_converter/maxLedNum0__254_carry__3_i_3_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.077 r  sound_converter/maxLedNum0__254_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.077    sound_converter/maxLedNum0__254_carry__3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.191 r  sound_converter/maxLedNum0__254_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.191    sound_converter/maxLedNum0__254_carry__4_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.504 r  sound_converter/maxLedNum0__254_carry__5/O[3]
                         net (fo=3, routed)           0.768    19.272    sound_converter/maxLedNum0__254_carry__5_n_4
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.306    19.578 r  sound_converter/maxLedNum0__342_carry__6_i_7/O
                         net (fo=1, routed)           0.000    19.578    sound_converter/maxLedNum0__342_carry__6_i_7_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.128 r  sound_converter/maxLedNum0__342_carry__6/CO[3]
                         net (fo=4, routed)           1.331    21.459    sound_converter/maxLedNum0__342_carry__6_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I1_O)        0.124    21.583 r  sound_converter/maxLedNum[0]_i_1/O
                         net (fo=1, routed)           0.000    21.583    sound_converter/maxLedNum[0]_i_1_n_0
    SLICE_X31Y22         FDRE                                         r  sound_converter/maxLedNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.431    14.772    sound_converter/CLK
    SLICE_X31Y22         FDRE                                         r  sound_converter/maxLedNum_reg[0]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X31Y22         FDRE (Setup_fdre_C_D)        0.029    14.954    sound_converter/maxLedNum_reg[0]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -21.583    
  -------------------------------------------------------------------
                         slack                                 -6.629    

Slack (VIOLATED) :        -6.402ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.284ns  (logic 7.628ns (46.843%)  route 8.656ns (53.157%))
  Logic Levels:           20  (CARRY4=14 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.552     5.073    sound_converter/CLK
    SLICE_X41Y21         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.617     6.146    sound_converter/Q[2]
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.820 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.820    sound_converter/maxLedNum1_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.934    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.156 r  sound_converter/maxLedNum1_carry__1/O[0]
                         net (fo=70, routed)          1.149     8.305    sound_converter/maxLedNum1[9]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.299     8.604 r  sound_converter/maxLedNum0_carry__2_i_3/O
                         net (fo=1, routed)           0.684     9.289    sound_converter/maxLedNum0_carry__2_i_3_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.815 r  sound_converter/maxLedNum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.815    sound_converter/maxLedNum0_carry__2_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  sound_converter/maxLedNum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.929    sound_converter/maxLedNum0_carry__3_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.157 r  sound_converter/maxLedNum0_carry__4/CO[2]
                         net (fo=22, routed)          0.708    10.864    sound_converter/maxLedNum0_carry__4_n_1
    SLICE_X30Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.648 r  sound_converter/maxLedNum0__145_carry__4_i_9/CO[3]
                         net (fo=10, routed)          0.710    12.358    sound_converter/maxLedNum0__145_carry__4_i_9_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.950 r  sound_converter/maxLedNum0__145_carry__6_i_6/CO[2]
                         net (fo=22, routed)          0.836    13.786    sound_converter/maxLedNum0__145_carry__6_i_6_n_1
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.313    14.099 r  sound_converter/maxLedNum0__145_carry__6_i_2/O
                         net (fo=1, routed)           0.000    14.099    sound_converter/maxLedNum0__145_carry__6_i_2_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.500 r  sound_converter/maxLedNum0__145_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.500    sound_converter/maxLedNum0__145_carry__6_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.834 r  sound_converter/maxLedNum0__145_carry__7/O[1]
                         net (fo=11, routed)          0.912    15.747    sound_converter/maxLedNum0__145_carry__7_n_6
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.329    16.076 f  sound_converter/maxLedNum0__254_carry__3_i_11/O
                         net (fo=2, routed)           0.468    16.544    sound_converter/maxLedNum0__254_carry__3_i_11_n_0
    SLICE_X34Y19         LUT5 (Prop_lut5_I4_O)        0.328    16.872 r  sound_converter/maxLedNum0__254_carry__3_i_3/O
                         net (fo=2, routed)           0.698    17.570    sound_converter/maxLedNum0__254_carry__3_i_3_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.077 r  sound_converter/maxLedNum0__254_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.077    sound_converter/maxLedNum0__254_carry__3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.191 r  sound_converter/maxLedNum0__254_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.191    sound_converter/maxLedNum0__254_carry__4_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.504 r  sound_converter/maxLedNum0__254_carry__5/O[3]
                         net (fo=3, routed)           0.768    19.272    sound_converter/maxLedNum0__254_carry__5_n_4
    SLICE_X29Y25         LUT3 (Prop_lut3_I0_O)        0.306    19.578 r  sound_converter/maxLedNum0__342_carry__6_i_7/O
                         net (fo=1, routed)           0.000    19.578    sound_converter/maxLedNum0__342_carry__6_i_7_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.128 r  sound_converter/maxLedNum0__342_carry__6/CO[3]
                         net (fo=4, routed)           1.106    21.234    sound_converter/maxLedNum0__342_carry__6_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I1_O)        0.124    21.358 r  sound_converter/maxLedNum[1]_i_1/O
                         net (fo=1, routed)           0.000    21.358    sound_converter/maxLedNum[1]_i_1_n_0
    SLICE_X31Y22         FDRE                                         r  sound_converter/maxLedNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.431    14.772    sound_converter/CLK
    SLICE_X31Y22         FDRE                                         r  sound_converter/maxLedNum_reg[1]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X31Y22         FDRE (Setup_fdre_C_D)        0.031    14.956    sound_converter/maxLedNum_reg[1]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -21.358    
  -------------------------------------------------------------------
                         slack                                 -6.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mc/mc/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.594     1.477    mc/mc/Inst_Ps2Interface/CLK
    SLICE_X0Y51          FDRE                                         r  mc/mc/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  mc/mc/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.069     1.687    mc/mc/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X0Y51          FDRE                                         r  mc/mc/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.864     1.992    mc/mc/Inst_Ps2Interface/CLK
    SLICE_X0Y51          FDRE                                         r  mc/mc/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.071     1.548    mc/mc/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mode_s/seg_d/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/seg_d/COUNTER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.581     1.464    mode_s/seg_d/CLK
    SLICE_X61Y25         FDRE                                         r  mode_s/seg_d/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  mode_s/seg_d/COUNTER_reg[0]/Q
                         net (fo=2, routed)           0.068     1.673    mode_s/seg_d/COUNTER_reg[0]
    SLICE_X61Y25         FDRE                                         r  mode_s/seg_d/COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.848     1.975    mode_s/seg_d/CLK
    SLICE_X61Y25         FDRE                                         r  mode_s/seg_d/COUNTER_reg[0]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.070     1.534    mode_s/seg_d/COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mc/mc/FSM_onehot_state_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/FSM_onehot_state_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.587     1.470    mc/mc/CLK
    SLICE_X3Y30          FDRE                                         r  mc/mc/FSM_onehot_state_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  mc/mc/FSM_onehot_state_reg[32]/Q
                         net (fo=4, routed)           0.087     1.698    mc/mc/Inst_Ps2Interface/out[32]
    SLICE_X2Y30          LUT6 (Prop_lut6_I3_O)        0.045     1.743 r  mc/mc/Inst_Ps2Interface/FSM_onehot_state[34]_i_1/O
                         net (fo=1, routed)           0.000     1.743    mc/mc/Inst_Ps2Interface_n_29
    SLICE_X2Y30          FDRE                                         r  mc/mc/FSM_onehot_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.856     1.983    mc/mc/CLK
    SLICE_X2Y30          FDRE                                         r  mc/mc/FSM_onehot_state_reg[34]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.121     1.604    mc/mc/FSM_onehot_state_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sound_converter/percentage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percent2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.558     1.441    sound_converter/CLK
    SLICE_X36Y16         FDRE                                         r  sound_converter/percentage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  sound_converter/percentage_reg[0]/Q
                         net (fo=1, routed)           0.086     1.668    sound_converter/percentage[0]
    SLICE_X37Y16         FDRE                                         r  sound_converter/percent2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.825     1.952    sound_converter/CLK
    SLICE_X37Y16         FDRE                                         r  sound_converter/percent2_reg[0]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.057     1.511    sound_converter/percent2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 sound_converter/percentage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percent2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.138%)  route 0.359ns (65.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.558     1.441    sound_converter/CLK
    SLICE_X36Y16         FDRE                                         r  sound_converter/percentage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  sound_converter/percentage_reg[1]/Q
                         net (fo=4, routed)           0.359     1.941    sound_converter/percentage[1]
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.986 r  sound_converter/percent2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.986    sound_converter/percent2[2]_i_1_n_0
    SLICE_X34Y10         FDRE                                         r  sound_converter/percent2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.829     1.956    sound_converter/CLK
    SLICE_X34Y10         FDRE                                         r  sound_converter/percent2_reg[2]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.121     1.828    sound_converter/percent2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 sound_converter/percentage_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percent1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.190%)  route 0.358ns (65.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.559     1.442    sound_converter/CLK
    SLICE_X36Y15         FDRE                                         r  sound_converter/percentage_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  sound_converter/percentage_reg[2]/Q
                         net (fo=8, routed)           0.358     1.941    sound_converter/percentage[2]
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.986 r  sound_converter/percent1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.986    sound_converter/percent1[0]_i_1_n_0
    SLICE_X34Y10         FDRE                                         r  sound_converter/percent1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.829     1.956    sound_converter/CLK
    SLICE_X34Y10         FDRE                                         r  sound_converter/percent1_reg[0]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.120     1.827    sound_converter/percent1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sound_converter/percentage_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percent2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.321%)  route 0.389ns (67.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.559     1.442    sound_converter/CLK
    SLICE_X36Y15         FDRE                                         r  sound_converter/percentage_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  sound_converter/percentage_reg[3]/Q
                         net (fo=10, routed)          0.389     1.973    sound_converter/percentage[3]
    SLICE_X34Y10         LUT6 (Prop_lut6_I1_O)        0.045     2.018 r  sound_converter/percent2[3]_i_1/O
                         net (fo=1, routed)           0.000     2.018    sound_converter/percent2[3]_i_1_n_0
    SLICE_X34Y10         FDRE                                         r  sound_converter/percent2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.829     1.956    sound_converter/CLK
    SLICE_X34Y10         FDRE                                         r  sound_converter/percent2_reg[3]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.121     1.828    sound_converter/percent2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sound_converter/curLedNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.466%)  route 0.146ns (43.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.565     1.448    sound_converter/CLK
    SLICE_X15Y7          FDRE                                         r  sound_converter/curLedNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  sound_converter/curLedNum_reg[0]/Q
                         net (fo=13, routed)          0.146     1.735    sound_converter/curLedNum_reg__0__0[0]
    SLICE_X14Y7          LUT4 (Prop_lut4_I1_O)        0.048     1.783 r  sound_converter/led[4]_i_1/O
                         net (fo=1, routed)           0.000     1.783    sound_converter/led[4]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  sound_converter/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.835     1.962    sound_converter/CLK
    SLICE_X14Y7          FDRE                                         r  sound_converter/led_reg[4]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y7          FDRE (Hold_fdre_C_D)         0.131     1.592    sound_converter/led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 sound_converter/curLedNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/sound1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.799%)  route 0.150ns (44.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.565     1.448    sound_converter/CLK
    SLICE_X15Y7          FDRE                                         r  sound_converter/curLedNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  sound_converter/curLedNum_reg[0]/Q
                         net (fo=13, routed)          0.150     1.739    sound_converter/curLedNum_reg__0__0[0]
    SLICE_X14Y7          LUT3 (Prop_lut3_I0_O)        0.048     1.787 r  sound_converter/sound1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.787    sound_converter/sound1[0]
    SLICE_X14Y7          FDRE                                         r  sound_converter/sound1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.835     1.962    sound_converter/CLK
    SLICE_X14Y7          FDRE                                         r  sound_converter/sound1_reg[0]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y7          FDRE (Hold_fdre_C_D)         0.131     1.592    sound_converter/sound1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sound_converter/curLedNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/led_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.072%)  route 0.146ns (43.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.565     1.448    sound_converter/CLK
    SLICE_X15Y7          FDRE                                         r  sound_converter/curLedNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  sound_converter/curLedNum_reg[0]/Q
                         net (fo=13, routed)          0.146     1.735    sound_converter/curLedNum_reg__0__0[0]
    SLICE_X14Y7          LUT4 (Prop_lut4_I1_O)        0.045     1.780 r  sound_converter/led[10]_i_1/O
                         net (fo=1, routed)           0.000     1.780    sound_converter/led[10]_i_1_n_0
    SLICE_X14Y7          FDRE                                         r  sound_converter/led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.835     1.962    sound_converter/CLK
    SLICE_X14Y7          FDRE                                         r  sound_converter/led_reg[10]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y7          FDRE (Hold_fdre_C_D)         0.120     1.581    sound_converter/led_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18     dbg/ahar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16     dbg/ahar10/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24     dbg/ahar11/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28     dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18     dbg/ahar13/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8      dbg/ahar14/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26     dbg/ahar15/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10     dbg/ahar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30     dbg/ahar3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22     dbg/ahar4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y40     clk_30/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y42     clk_30/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y42     clk_30/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y40     clk_30/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y40     clk_30/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y40     clk_30/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y41     clk_30/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y41     clk_30/count_reg[5]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y43      dbg/nc/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y43      dbg/nc/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y44      dbg/nc/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y44      dbg/nc/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y44      dbg/nc/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y44      dbg/nc/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y45      dbg/nc/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y45      dbg/nc/count_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           14  Failing Endpoints,  Worst Slack      -12.721ns,  Total Violation     -148.747ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.721ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.833ns  (logic 8.876ns (40.653%)  route 12.957ns (59.347%))
  Logic Levels:           31  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT5=5 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X28Y56         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[9]/Q
                         net (fo=212, routed)         1.104     6.635    vga/VGA_CONTROL/out[9]
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.759 f  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9/O
                         net (fo=5, routed)           0.494     7.253    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.377 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_1/O
                         net (fo=4, routed)           0.636     8.013    wave/h_cntr_reg_reg[10]_rep__0[3]
    SLICE_X33Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.398 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.398    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.732 r  wave/VGA_Red_waveform10__1_carry__2/O[1]
                         net (fo=11, routed)          0.709     9.441    wave/VGA_Red_waveform10__1_carry__2_n_6
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.744 r  wave/VGA_Red_waveform10__40_carry_i_3/O
                         net (fo=1, routed)           0.000     9.744    wave/VGA_Red_waveform10__40_carry_i_3_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.294 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000    10.294    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.516 r  wave/VGA_Red_waveform10__40_carry__0/O[0]
                         net (fo=3, routed)           0.699    11.215    vga/VGA_CONTROL/h_cntr_reg_reg[8]_rep__0_20[0]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.299    11.514 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.514    wave/h_cntr_reg_reg[9]_1[1]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.064 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.064    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.335 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=9, routed)           0.509    12.844    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X29Y46         LUT5 (Prop_lut5_I3_O)        0.373    13.217 r  wave/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.217    wave/VGA_Red_waveform9__0[1]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.464 r  wave/memory_reg_r2_0_63_0_2_i_1/O[0]
                         net (fo=202, routed)         1.513    14.976    wave/memory_reg_r2_256_319_6_8/ADDRA4
    SLICE_X30Y65         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    15.275 r  wave/memory_reg_r2_256_319_6_8/RAMA/O
                         net (fo=1, routed)           1.470    16.745    wave/memory_reg_r2_256_319_6_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.869 r  wave/VGA_Red_waveform6__5_carry__2_i_31/O
                         net (fo=1, routed)           0.000    16.869    wave/VGA_Red_waveform6__5_carry__2_i_31_n_0
    SLICE_X39Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    17.086 r  wave/VGA_Red_waveform6__5_carry__2_i_16/O
                         net (fo=1, routed)           0.578    17.664    wave/VGA_Red_waveform6__5_carry__2_i_16_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.299    17.963 r  wave/VGA_Red_waveform6__5_carry__2_i_5/O
                         net (fo=28, routed)          1.075    19.038    wave/VGA_Red_waveform6__5_carry__2_i_5_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.162 r  wave/VGA_Red_waveform6__5_carry__0_i_5/O
                         net (fo=1, routed)           0.323    19.485    wave/VGA_Red_waveform6__5_carry__0_i_5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.992 r  wave/VGA_Red_waveform6__5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.992    wave/VGA_Red_waveform6__5_carry__0_i_1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.214 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[0]
                         net (fo=1, routed)           0.618    20.833    wave/VGA_Red_waveform7[12]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697    21.530 r  wave/VGA_Red_waveform6__5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.530    wave/VGA_Red_waveform6__5_carry__1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.001    21.644    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.758    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.872    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.206 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.556    22.763    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.303    23.066 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.066    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.616 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.901    24.516    mode_s/v_cntr_reg_reg[10]_1[0]
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124    24.640 f  mode_s/VGA_RED[3]_i_271/O
                         net (fo=1, routed)           0.283    24.923    mode_s/VGA_RED[3]_i_271_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.124    25.047 f  mode_s/VGA_RED[3]_i_99/O
                         net (fo=1, routed)           0.300    25.348    mode_s/VGA_RED[3]_i_99_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.124    25.472 f  mode_s/VGA_RED[3]_i_32/O
                         net (fo=3, routed)           0.310    25.782    mode_s/VGA_RED[3]_i_32_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124    25.906 f  mode_s/VGA_RED[3]_i_8/O
                         net (fo=9, routed)           0.878    26.784    mode_s/VGA_RED_reg[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I0_O)        0.124    26.908 r  mode_s/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    26.908    vga/waveform_reg[5]_0
    SLICE_X40Y43         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.447    14.048    vga/CLK_VGA
    SLICE_X40Y43         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180    14.228    
                         clock uncertainty           -0.072    14.155    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.032    14.187    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.187    
                         arrival time                         -26.908    
  -------------------------------------------------------------------
                         slack                                -12.721    

Slack (VIOLATED) :        -12.650ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.760ns  (logic 8.876ns (40.790%)  route 12.884ns (59.210%))
  Logic Levels:           31  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X28Y56         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[9]/Q
                         net (fo=212, routed)         1.104     6.635    vga/VGA_CONTROL/out[9]
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.759 f  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9/O
                         net (fo=5, routed)           0.494     7.253    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.377 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_1/O
                         net (fo=4, routed)           0.636     8.013    wave/h_cntr_reg_reg[10]_rep__0[3]
    SLICE_X33Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.398 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.398    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.732 r  wave/VGA_Red_waveform10__1_carry__2/O[1]
                         net (fo=11, routed)          0.709     9.441    wave/VGA_Red_waveform10__1_carry__2_n_6
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.744 r  wave/VGA_Red_waveform10__40_carry_i_3/O
                         net (fo=1, routed)           0.000     9.744    wave/VGA_Red_waveform10__40_carry_i_3_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.294 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000    10.294    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.516 r  wave/VGA_Red_waveform10__40_carry__0/O[0]
                         net (fo=3, routed)           0.699    11.215    vga/VGA_CONTROL/h_cntr_reg_reg[8]_rep__0_20[0]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.299    11.514 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.514    wave/h_cntr_reg_reg[9]_1[1]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.064 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.064    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.335 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=9, routed)           0.509    12.844    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X29Y46         LUT5 (Prop_lut5_I3_O)        0.373    13.217 r  wave/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.217    wave/VGA_Red_waveform9__0[1]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.464 r  wave/memory_reg_r2_0_63_0_2_i_1/O[0]
                         net (fo=202, routed)         1.513    14.976    wave/memory_reg_r2_256_319_6_8/ADDRA4
    SLICE_X30Y65         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    15.275 r  wave/memory_reg_r2_256_319_6_8/RAMA/O
                         net (fo=1, routed)           1.470    16.745    wave/memory_reg_r2_256_319_6_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.869 r  wave/VGA_Red_waveform6__5_carry__2_i_31/O
                         net (fo=1, routed)           0.000    16.869    wave/VGA_Red_waveform6__5_carry__2_i_31_n_0
    SLICE_X39Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    17.086 r  wave/VGA_Red_waveform6__5_carry__2_i_16/O
                         net (fo=1, routed)           0.578    17.664    wave/VGA_Red_waveform6__5_carry__2_i_16_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.299    17.963 r  wave/VGA_Red_waveform6__5_carry__2_i_5/O
                         net (fo=28, routed)          1.075    19.038    wave/VGA_Red_waveform6__5_carry__2_i_5_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.162 r  wave/VGA_Red_waveform6__5_carry__0_i_5/O
                         net (fo=1, routed)           0.323    19.485    wave/VGA_Red_waveform6__5_carry__0_i_5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.992 r  wave/VGA_Red_waveform6__5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.992    wave/VGA_Red_waveform6__5_carry__0_i_1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.214 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[0]
                         net (fo=1, routed)           0.618    20.833    wave/VGA_Red_waveform7[12]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697    21.530 r  wave/VGA_Red_waveform6__5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.530    wave/VGA_Red_waveform6__5_carry__1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.001    21.644    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.758    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.872    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.206 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.556    22.763    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.303    23.066 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.066    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.616 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.901    24.516    mode_s/v_cntr_reg_reg[10]_1[0]
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124    24.640 f  mode_s/VGA_RED[3]_i_271/O
                         net (fo=1, routed)           0.283    24.923    mode_s/VGA_RED[3]_i_271_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.124    25.047 f  mode_s/VGA_RED[3]_i_99/O
                         net (fo=1, routed)           0.300    25.348    mode_s/VGA_RED[3]_i_99_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.124    25.472 f  mode_s/VGA_RED[3]_i_32/O
                         net (fo=3, routed)           0.317    25.789    mode_s/VGA_RED[3]_i_32_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I1_O)        0.124    25.913 f  mode_s/VGA_RED[2]_i_3/O
                         net (fo=1, routed)           0.798    26.711    mode_s/VGA_RED[2]_i_3_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    26.835 r  mode_s/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    26.835    vga/waveform_reg[10]_0
    SLICE_X36Y43         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.445    14.046    vga/CLK_VGA
    SLICE_X36Y43         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism              0.180    14.226    
                         clock uncertainty           -0.072    14.153    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.032    14.185    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                         -26.835    
  -------------------------------------------------------------------
                         slack                                -12.650    

Slack (VIOLATED) :        -12.637ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.745ns  (logic 8.876ns (40.818%)  route 12.869ns (59.182%))
  Logic Levels:           31  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X28Y56         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[9]/Q
                         net (fo=212, routed)         1.104     6.635    vga/VGA_CONTROL/out[9]
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.759 f  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9/O
                         net (fo=5, routed)           0.494     7.253    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.377 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_1/O
                         net (fo=4, routed)           0.636     8.013    wave/h_cntr_reg_reg[10]_rep__0[3]
    SLICE_X33Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.398 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.398    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.732 r  wave/VGA_Red_waveform10__1_carry__2/O[1]
                         net (fo=11, routed)          0.709     9.441    wave/VGA_Red_waveform10__1_carry__2_n_6
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.744 r  wave/VGA_Red_waveform10__40_carry_i_3/O
                         net (fo=1, routed)           0.000     9.744    wave/VGA_Red_waveform10__40_carry_i_3_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.294 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000    10.294    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.516 r  wave/VGA_Red_waveform10__40_carry__0/O[0]
                         net (fo=3, routed)           0.699    11.215    vga/VGA_CONTROL/h_cntr_reg_reg[8]_rep__0_20[0]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.299    11.514 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.514    wave/h_cntr_reg_reg[9]_1[1]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.064 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.064    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.335 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=9, routed)           0.509    12.844    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X29Y46         LUT5 (Prop_lut5_I3_O)        0.373    13.217 r  wave/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.217    wave/VGA_Red_waveform9__0[1]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.464 r  wave/memory_reg_r2_0_63_0_2_i_1/O[0]
                         net (fo=202, routed)         1.513    14.976    wave/memory_reg_r2_256_319_6_8/ADDRA4
    SLICE_X30Y65         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    15.275 r  wave/memory_reg_r2_256_319_6_8/RAMA/O
                         net (fo=1, routed)           1.470    16.745    wave/memory_reg_r2_256_319_6_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.869 r  wave/VGA_Red_waveform6__5_carry__2_i_31/O
                         net (fo=1, routed)           0.000    16.869    wave/VGA_Red_waveform6__5_carry__2_i_31_n_0
    SLICE_X39Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    17.086 r  wave/VGA_Red_waveform6__5_carry__2_i_16/O
                         net (fo=1, routed)           0.578    17.664    wave/VGA_Red_waveform6__5_carry__2_i_16_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.299    17.963 r  wave/VGA_Red_waveform6__5_carry__2_i_5/O
                         net (fo=28, routed)          1.075    19.038    wave/VGA_Red_waveform6__5_carry__2_i_5_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.162 r  wave/VGA_Red_waveform6__5_carry__0_i_5/O
                         net (fo=1, routed)           0.323    19.485    wave/VGA_Red_waveform6__5_carry__0_i_5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.992 r  wave/VGA_Red_waveform6__5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.992    wave/VGA_Red_waveform6__5_carry__0_i_1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.214 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[0]
                         net (fo=1, routed)           0.618    20.833    wave/VGA_Red_waveform7[12]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697    21.530 r  wave/VGA_Red_waveform6__5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.530    wave/VGA_Red_waveform6__5_carry__1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.001    21.644    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.758    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.872    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.206 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.556    22.763    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.303    23.066 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.066    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.616 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.901    24.516    mode_s/v_cntr_reg_reg[10]_1[0]
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124    24.640 f  mode_s/VGA_RED[3]_i_271/O
                         net (fo=1, routed)           0.283    24.923    mode_s/VGA_RED[3]_i_271_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.124    25.047 f  mode_s/VGA_RED[3]_i_99/O
                         net (fo=1, routed)           0.300    25.348    mode_s/VGA_RED[3]_i_99_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.124    25.472 f  mode_s/VGA_RED[3]_i_32/O
                         net (fo=3, routed)           0.314    25.786    mode_s/VGA_RED[3]_i_32_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I1_O)        0.124    25.910 f  mode_s/VGA_BLUE[3]_i_3/O
                         net (fo=2, routed)           0.786    26.696    mode_s/VGA_BLUE[3]_i_3_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124    26.820 r  mode_s/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    26.820    vga/waveform_reg[7]_0
    SLICE_X35Y43         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.444    14.045    vga/CLK_VGA
    SLICE_X35Y43         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180    14.225    
                         clock uncertainty           -0.072    14.152    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.031    14.183    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                         -26.820    
  -------------------------------------------------------------------
                         slack                                -12.637    

Slack (VIOLATED) :        -12.500ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.612ns  (logic 8.876ns (41.070%)  route 12.736ns (58.930%))
  Logic Levels:           31  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT5=5 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X28Y56         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[9]/Q
                         net (fo=212, routed)         1.104     6.635    vga/VGA_CONTROL/out[9]
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.759 f  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9/O
                         net (fo=5, routed)           0.494     7.253    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.377 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_1/O
                         net (fo=4, routed)           0.636     8.013    wave/h_cntr_reg_reg[10]_rep__0[3]
    SLICE_X33Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.398 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.398    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.732 r  wave/VGA_Red_waveform10__1_carry__2/O[1]
                         net (fo=11, routed)          0.709     9.441    wave/VGA_Red_waveform10__1_carry__2_n_6
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.744 r  wave/VGA_Red_waveform10__40_carry_i_3/O
                         net (fo=1, routed)           0.000     9.744    wave/VGA_Red_waveform10__40_carry_i_3_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.294 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000    10.294    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.516 r  wave/VGA_Red_waveform10__40_carry__0/O[0]
                         net (fo=3, routed)           0.699    11.215    vga/VGA_CONTROL/h_cntr_reg_reg[8]_rep__0_20[0]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.299    11.514 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.514    wave/h_cntr_reg_reg[9]_1[1]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.064 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.064    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.335 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=9, routed)           0.509    12.844    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X29Y46         LUT5 (Prop_lut5_I3_O)        0.373    13.217 r  wave/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.217    wave/VGA_Red_waveform9__0[1]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.464 r  wave/memory_reg_r2_0_63_0_2_i_1/O[0]
                         net (fo=202, routed)         1.513    14.976    wave/memory_reg_r2_256_319_6_8/ADDRA4
    SLICE_X30Y65         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    15.275 r  wave/memory_reg_r2_256_319_6_8/RAMA/O
                         net (fo=1, routed)           1.470    16.745    wave/memory_reg_r2_256_319_6_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.869 r  wave/VGA_Red_waveform6__5_carry__2_i_31/O
                         net (fo=1, routed)           0.000    16.869    wave/VGA_Red_waveform6__5_carry__2_i_31_n_0
    SLICE_X39Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    17.086 r  wave/VGA_Red_waveform6__5_carry__2_i_16/O
                         net (fo=1, routed)           0.578    17.664    wave/VGA_Red_waveform6__5_carry__2_i_16_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.299    17.963 r  wave/VGA_Red_waveform6__5_carry__2_i_5/O
                         net (fo=28, routed)          1.075    19.038    wave/VGA_Red_waveform6__5_carry__2_i_5_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.162 r  wave/VGA_Red_waveform6__5_carry__0_i_5/O
                         net (fo=1, routed)           0.323    19.485    wave/VGA_Red_waveform6__5_carry__0_i_5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.992 r  wave/VGA_Red_waveform6__5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.992    wave/VGA_Red_waveform6__5_carry__0_i_1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.214 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[0]
                         net (fo=1, routed)           0.618    20.833    wave/VGA_Red_waveform7[12]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697    21.530 r  wave/VGA_Red_waveform6__5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.530    wave/VGA_Red_waveform6__5_carry__1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.001    21.644    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.758    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.872    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.206 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.556    22.763    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.303    23.066 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.066    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.616 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.901    24.516    mode_s/v_cntr_reg_reg[10]_1[0]
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124    24.640 f  mode_s/VGA_RED[3]_i_271/O
                         net (fo=1, routed)           0.283    24.923    mode_s/VGA_RED[3]_i_271_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.124    25.047 f  mode_s/VGA_RED[3]_i_99/O
                         net (fo=1, routed)           0.300    25.348    mode_s/VGA_RED[3]_i_99_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.124    25.472 f  mode_s/VGA_RED[3]_i_32/O
                         net (fo=3, routed)           0.310    25.782    mode_s/VGA_RED[3]_i_32_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124    25.906 f  mode_s/VGA_RED[3]_i_8/O
                         net (fo=9, routed)           0.657    26.563    mode_s/VGA_RED_reg[1]
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.687 r  mode_s/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    26.687    vga/waveform_reg[6]_0
    SLICE_X43Y44         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.447    14.048    vga/CLK_VGA
    SLICE_X43Y44         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism              0.180    14.228    
                         clock uncertainty           -0.072    14.155    
    SLICE_X43Y44         FDRE (Setup_fdre_C_D)        0.031    14.186    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                         -26.687    
  -------------------------------------------------------------------
                         slack                                -12.500    

Slack (VIOLATED) :        -12.408ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.520ns  (logic 8.876ns (41.245%)  route 12.644ns (58.755%))
  Logic Levels:           31  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT5=6 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X28Y56         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[9]/Q
                         net (fo=212, routed)         1.104     6.635    vga/VGA_CONTROL/out[9]
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.759 f  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9/O
                         net (fo=5, routed)           0.494     7.253    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.377 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_1/O
                         net (fo=4, routed)           0.636     8.013    wave/h_cntr_reg_reg[10]_rep__0[3]
    SLICE_X33Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.398 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.398    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.732 r  wave/VGA_Red_waveform10__1_carry__2/O[1]
                         net (fo=11, routed)          0.709     9.441    wave/VGA_Red_waveform10__1_carry__2_n_6
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.744 r  wave/VGA_Red_waveform10__40_carry_i_3/O
                         net (fo=1, routed)           0.000     9.744    wave/VGA_Red_waveform10__40_carry_i_3_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.294 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000    10.294    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.516 r  wave/VGA_Red_waveform10__40_carry__0/O[0]
                         net (fo=3, routed)           0.699    11.215    vga/VGA_CONTROL/h_cntr_reg_reg[8]_rep__0_20[0]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.299    11.514 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.514    wave/h_cntr_reg_reg[9]_1[1]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.064 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.064    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.335 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=9, routed)           0.509    12.844    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X29Y46         LUT5 (Prop_lut5_I3_O)        0.373    13.217 r  wave/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.217    wave/VGA_Red_waveform9__0[1]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.464 r  wave/memory_reg_r2_0_63_0_2_i_1/O[0]
                         net (fo=202, routed)         1.513    14.976    wave/memory_reg_r2_256_319_6_8/ADDRA4
    SLICE_X30Y65         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    15.275 r  wave/memory_reg_r2_256_319_6_8/RAMA/O
                         net (fo=1, routed)           1.470    16.745    wave/memory_reg_r2_256_319_6_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.869 r  wave/VGA_Red_waveform6__5_carry__2_i_31/O
                         net (fo=1, routed)           0.000    16.869    wave/VGA_Red_waveform6__5_carry__2_i_31_n_0
    SLICE_X39Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    17.086 r  wave/VGA_Red_waveform6__5_carry__2_i_16/O
                         net (fo=1, routed)           0.578    17.664    wave/VGA_Red_waveform6__5_carry__2_i_16_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.299    17.963 r  wave/VGA_Red_waveform6__5_carry__2_i_5/O
                         net (fo=28, routed)          1.075    19.038    wave/VGA_Red_waveform6__5_carry__2_i_5_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.162 r  wave/VGA_Red_waveform6__5_carry__0_i_5/O
                         net (fo=1, routed)           0.323    19.485    wave/VGA_Red_waveform6__5_carry__0_i_5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.992 r  wave/VGA_Red_waveform6__5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.992    wave/VGA_Red_waveform6__5_carry__0_i_1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.214 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[0]
                         net (fo=1, routed)           0.618    20.833    wave/VGA_Red_waveform7[12]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697    21.530 r  wave/VGA_Red_waveform6__5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.530    wave/VGA_Red_waveform6__5_carry__1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.001    21.644    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.758    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.872    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.206 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.556    22.763    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.303    23.066 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.066    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.616 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.901    24.516    mode_s/v_cntr_reg_reg[10]_1[0]
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124    24.640 f  mode_s/VGA_RED[3]_i_271/O
                         net (fo=1, routed)           0.283    24.923    mode_s/VGA_RED[3]_i_271_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.124    25.047 f  mode_s/VGA_RED[3]_i_99/O
                         net (fo=1, routed)           0.300    25.348    mode_s/VGA_RED[3]_i_99_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.124    25.472 f  mode_s/VGA_RED[3]_i_32/O
                         net (fo=3, routed)           0.310    25.782    mode_s/VGA_RED[3]_i_32_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124    25.906 f  mode_s/VGA_RED[3]_i_8/O
                         net (fo=9, routed)           0.565    26.471    mode_s/VGA_RED_reg[1]
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.124    26.595 r  mode_s/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    26.595    vga/waveform_reg[9]
    SLICE_X41Y45         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.447    14.048    vga/CLK_VGA
    SLICE_X41Y45         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.180    14.228    
                         clock uncertainty           -0.072    14.155    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.032    14.187    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.187    
                         arrival time                         -26.595    
  -------------------------------------------------------------------
                         slack                                -12.408    

Slack (VIOLATED) :        -12.404ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.515ns  (logic 8.876ns (41.255%)  route 12.639ns (58.745%))
  Logic Levels:           31  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT5=5 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X28Y56         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[9]/Q
                         net (fo=212, routed)         1.104     6.635    vga/VGA_CONTROL/out[9]
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.759 f  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9/O
                         net (fo=5, routed)           0.494     7.253    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.377 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_1/O
                         net (fo=4, routed)           0.636     8.013    wave/h_cntr_reg_reg[10]_rep__0[3]
    SLICE_X33Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.398 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.398    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.732 r  wave/VGA_Red_waveform10__1_carry__2/O[1]
                         net (fo=11, routed)          0.709     9.441    wave/VGA_Red_waveform10__1_carry__2_n_6
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.744 r  wave/VGA_Red_waveform10__40_carry_i_3/O
                         net (fo=1, routed)           0.000     9.744    wave/VGA_Red_waveform10__40_carry_i_3_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.294 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000    10.294    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.516 r  wave/VGA_Red_waveform10__40_carry__0/O[0]
                         net (fo=3, routed)           0.699    11.215    vga/VGA_CONTROL/h_cntr_reg_reg[8]_rep__0_20[0]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.299    11.514 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.514    wave/h_cntr_reg_reg[9]_1[1]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.064 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.064    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.335 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=9, routed)           0.509    12.844    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X29Y46         LUT5 (Prop_lut5_I3_O)        0.373    13.217 r  wave/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.217    wave/VGA_Red_waveform9__0[1]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.464 r  wave/memory_reg_r2_0_63_0_2_i_1/O[0]
                         net (fo=202, routed)         1.513    14.976    wave/memory_reg_r2_256_319_6_8/ADDRA4
    SLICE_X30Y65         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    15.275 r  wave/memory_reg_r2_256_319_6_8/RAMA/O
                         net (fo=1, routed)           1.470    16.745    wave/memory_reg_r2_256_319_6_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.869 r  wave/VGA_Red_waveform6__5_carry__2_i_31/O
                         net (fo=1, routed)           0.000    16.869    wave/VGA_Red_waveform6__5_carry__2_i_31_n_0
    SLICE_X39Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    17.086 r  wave/VGA_Red_waveform6__5_carry__2_i_16/O
                         net (fo=1, routed)           0.578    17.664    wave/VGA_Red_waveform6__5_carry__2_i_16_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.299    17.963 r  wave/VGA_Red_waveform6__5_carry__2_i_5/O
                         net (fo=28, routed)          1.075    19.038    wave/VGA_Red_waveform6__5_carry__2_i_5_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.162 r  wave/VGA_Red_waveform6__5_carry__0_i_5/O
                         net (fo=1, routed)           0.323    19.485    wave/VGA_Red_waveform6__5_carry__0_i_5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.992 r  wave/VGA_Red_waveform6__5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.992    wave/VGA_Red_waveform6__5_carry__0_i_1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.214 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[0]
                         net (fo=1, routed)           0.618    20.833    wave/VGA_Red_waveform7[12]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697    21.530 r  wave/VGA_Red_waveform6__5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.530    wave/VGA_Red_waveform6__5_carry__1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.001    21.644    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.758    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.872    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.206 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.556    22.763    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.303    23.066 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.066    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.616 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.901    24.516    mode_s/v_cntr_reg_reg[10]_1[0]
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124    24.640 f  mode_s/VGA_RED[3]_i_271/O
                         net (fo=1, routed)           0.283    24.923    mode_s/VGA_RED[3]_i_271_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.124    25.047 f  mode_s/VGA_RED[3]_i_99/O
                         net (fo=1, routed)           0.300    25.348    mode_s/VGA_RED[3]_i_99_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.124    25.472 f  mode_s/VGA_RED[3]_i_32/O
                         net (fo=3, routed)           0.310    25.782    mode_s/VGA_RED[3]_i_32_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124    25.906 f  mode_s/VGA_RED[3]_i_8/O
                         net (fo=9, routed)           0.560    26.466    mode_s/VGA_RED_reg[1]
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.124    26.590 r  mode_s/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    26.590    vga/waveform_reg[10]_1
    SLICE_X41Y45         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.447    14.048    vga/CLK_VGA
    SLICE_X41Y45         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism              0.180    14.228    
                         clock uncertainty           -0.072    14.155    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.031    14.186    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                         -26.590    
  -------------------------------------------------------------------
                         slack                                -12.404    

Slack (VIOLATED) :        -12.263ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.374ns  (logic 8.876ns (41.527%)  route 12.498ns (58.473%))
  Logic Levels:           31  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT5=5 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X28Y56         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[9]/Q
                         net (fo=212, routed)         1.104     6.635    vga/VGA_CONTROL/out[9]
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.759 f  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9/O
                         net (fo=5, routed)           0.494     7.253    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.377 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_1/O
                         net (fo=4, routed)           0.636     8.013    wave/h_cntr_reg_reg[10]_rep__0[3]
    SLICE_X33Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.398 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.398    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.732 r  wave/VGA_Red_waveform10__1_carry__2/O[1]
                         net (fo=11, routed)          0.709     9.441    wave/VGA_Red_waveform10__1_carry__2_n_6
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.744 r  wave/VGA_Red_waveform10__40_carry_i_3/O
                         net (fo=1, routed)           0.000     9.744    wave/VGA_Red_waveform10__40_carry_i_3_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.294 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000    10.294    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.516 r  wave/VGA_Red_waveform10__40_carry__0/O[0]
                         net (fo=3, routed)           0.699    11.215    vga/VGA_CONTROL/h_cntr_reg_reg[8]_rep__0_20[0]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.299    11.514 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.514    wave/h_cntr_reg_reg[9]_1[1]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.064 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.064    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.335 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=9, routed)           0.509    12.844    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X29Y46         LUT5 (Prop_lut5_I3_O)        0.373    13.217 r  wave/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.217    wave/VGA_Red_waveform9__0[1]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.464 r  wave/memory_reg_r2_0_63_0_2_i_1/O[0]
                         net (fo=202, routed)         1.513    14.976    wave/memory_reg_r2_256_319_6_8/ADDRA4
    SLICE_X30Y65         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    15.275 r  wave/memory_reg_r2_256_319_6_8/RAMA/O
                         net (fo=1, routed)           1.470    16.745    wave/memory_reg_r2_256_319_6_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.869 r  wave/VGA_Red_waveform6__5_carry__2_i_31/O
                         net (fo=1, routed)           0.000    16.869    wave/VGA_Red_waveform6__5_carry__2_i_31_n_0
    SLICE_X39Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    17.086 r  wave/VGA_Red_waveform6__5_carry__2_i_16/O
                         net (fo=1, routed)           0.578    17.664    wave/VGA_Red_waveform6__5_carry__2_i_16_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.299    17.963 r  wave/VGA_Red_waveform6__5_carry__2_i_5/O
                         net (fo=28, routed)          1.075    19.038    wave/VGA_Red_waveform6__5_carry__2_i_5_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.162 r  wave/VGA_Red_waveform6__5_carry__0_i_5/O
                         net (fo=1, routed)           0.323    19.485    wave/VGA_Red_waveform6__5_carry__0_i_5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.992 r  wave/VGA_Red_waveform6__5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.992    wave/VGA_Red_waveform6__5_carry__0_i_1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.214 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[0]
                         net (fo=1, routed)           0.618    20.833    wave/VGA_Red_waveform7[12]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697    21.530 r  wave/VGA_Red_waveform6__5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.530    wave/VGA_Red_waveform6__5_carry__1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.001    21.644    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.758    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.872    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.206 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.556    22.763    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.303    23.066 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.066    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.616 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.901    24.516    mode_s/v_cntr_reg_reg[10]_1[0]
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124    24.640 f  mode_s/VGA_RED[3]_i_271/O
                         net (fo=1, routed)           0.283    24.923    mode_s/VGA_RED[3]_i_271_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.124    25.047 f  mode_s/VGA_RED[3]_i_99/O
                         net (fo=1, routed)           0.300    25.348    mode_s/VGA_RED[3]_i_99_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.124    25.472 f  mode_s/VGA_RED[3]_i_32/O
                         net (fo=3, routed)           0.310    25.782    mode_s/VGA_RED[3]_i_32_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124    25.906 f  mode_s/VGA_RED[3]_i_8/O
                         net (fo=9, routed)           0.419    26.325    mode_s/VGA_RED_reg[1]
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.449 r  mode_s/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    26.449    vga/waveform_reg[6]
    SLICE_X40Y44         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.447    14.048    vga/CLK_VGA
    SLICE_X40Y44         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.180    14.228    
                         clock uncertainty           -0.072    14.155    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.031    14.186    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                         -26.449    
  -------------------------------------------------------------------
                         slack                                -12.263    

Slack (VIOLATED) :        -12.232ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.340ns  (logic 8.876ns (41.593%)  route 12.464ns (58.407%))
  Logic Levels:           31  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT5=5 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X28Y56         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[9]/Q
                         net (fo=212, routed)         1.104     6.635    vga/VGA_CONTROL/out[9]
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.759 f  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9/O
                         net (fo=5, routed)           0.494     7.253    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.377 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_1/O
                         net (fo=4, routed)           0.636     8.013    wave/h_cntr_reg_reg[10]_rep__0[3]
    SLICE_X33Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.398 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.398    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.732 r  wave/VGA_Red_waveform10__1_carry__2/O[1]
                         net (fo=11, routed)          0.709     9.441    wave/VGA_Red_waveform10__1_carry__2_n_6
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.744 r  wave/VGA_Red_waveform10__40_carry_i_3/O
                         net (fo=1, routed)           0.000     9.744    wave/VGA_Red_waveform10__40_carry_i_3_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.294 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000    10.294    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.516 r  wave/VGA_Red_waveform10__40_carry__0/O[0]
                         net (fo=3, routed)           0.699    11.215    vga/VGA_CONTROL/h_cntr_reg_reg[8]_rep__0_20[0]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.299    11.514 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.514    wave/h_cntr_reg_reg[9]_1[1]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.064 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.064    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.335 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=9, routed)           0.509    12.844    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X29Y46         LUT5 (Prop_lut5_I3_O)        0.373    13.217 r  wave/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.217    wave/VGA_Red_waveform9__0[1]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.464 r  wave/memory_reg_r2_0_63_0_2_i_1/O[0]
                         net (fo=202, routed)         1.513    14.976    wave/memory_reg_r2_256_319_6_8/ADDRA4
    SLICE_X30Y65         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    15.275 r  wave/memory_reg_r2_256_319_6_8/RAMA/O
                         net (fo=1, routed)           1.470    16.745    wave/memory_reg_r2_256_319_6_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.869 r  wave/VGA_Red_waveform6__5_carry__2_i_31/O
                         net (fo=1, routed)           0.000    16.869    wave/VGA_Red_waveform6__5_carry__2_i_31_n_0
    SLICE_X39Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    17.086 r  wave/VGA_Red_waveform6__5_carry__2_i_16/O
                         net (fo=1, routed)           0.578    17.664    wave/VGA_Red_waveform6__5_carry__2_i_16_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.299    17.963 r  wave/VGA_Red_waveform6__5_carry__2_i_5/O
                         net (fo=28, routed)          1.075    19.038    wave/VGA_Red_waveform6__5_carry__2_i_5_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.162 r  wave/VGA_Red_waveform6__5_carry__0_i_5/O
                         net (fo=1, routed)           0.323    19.485    wave/VGA_Red_waveform6__5_carry__0_i_5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.992 r  wave/VGA_Red_waveform6__5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.992    wave/VGA_Red_waveform6__5_carry__0_i_1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.214 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[0]
                         net (fo=1, routed)           0.618    20.833    wave/VGA_Red_waveform7[12]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697    21.530 r  wave/VGA_Red_waveform6__5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.530    wave/VGA_Red_waveform6__5_carry__1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.001    21.644    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.758    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.872    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.206 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.556    22.763    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.303    23.066 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.066    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.616 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.901    24.516    mode_s/v_cntr_reg_reg[10]_1[0]
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124    24.640 f  mode_s/VGA_RED[3]_i_271/O
                         net (fo=1, routed)           0.283    24.923    mode_s/VGA_RED[3]_i_271_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.124    25.047 f  mode_s/VGA_RED[3]_i_99/O
                         net (fo=1, routed)           0.300    25.348    mode_s/VGA_RED[3]_i_99_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.124    25.472 f  mode_s/VGA_RED[3]_i_32/O
                         net (fo=3, routed)           0.310    25.782    mode_s/VGA_RED[3]_i_32_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124    25.906 f  mode_s/VGA_RED[3]_i_8/O
                         net (fo=9, routed)           0.385    26.291    mode_s/VGA_RED_reg[1]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.415 r  mode_s/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    26.415    vga/waveform_reg[6]_2
    SLICE_X39Y44         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.445    14.046    vga/CLK_VGA
    SLICE_X39Y44         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.180    14.226    
                         clock uncertainty           -0.072    14.153    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.029    14.182    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -26.415    
  -------------------------------------------------------------------
                         slack                                -12.232    

Slack (VIOLATED) :        -12.230ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.340ns  (logic 8.876ns (41.594%)  route 12.464ns (58.406%))
  Logic Levels:           31  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT5=5 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X28Y56         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[9]/Q
                         net (fo=212, routed)         1.104     6.635    vga/VGA_CONTROL/out[9]
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.759 f  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9/O
                         net (fo=5, routed)           0.494     7.253    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.377 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_1/O
                         net (fo=4, routed)           0.636     8.013    wave/h_cntr_reg_reg[10]_rep__0[3]
    SLICE_X33Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.398 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.398    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.732 r  wave/VGA_Red_waveform10__1_carry__2/O[1]
                         net (fo=11, routed)          0.709     9.441    wave/VGA_Red_waveform10__1_carry__2_n_6
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.744 r  wave/VGA_Red_waveform10__40_carry_i_3/O
                         net (fo=1, routed)           0.000     9.744    wave/VGA_Red_waveform10__40_carry_i_3_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.294 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000    10.294    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.516 r  wave/VGA_Red_waveform10__40_carry__0/O[0]
                         net (fo=3, routed)           0.699    11.215    vga/VGA_CONTROL/h_cntr_reg_reg[8]_rep__0_20[0]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.299    11.514 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.514    wave/h_cntr_reg_reg[9]_1[1]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.064 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.064    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.335 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=9, routed)           0.509    12.844    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X29Y46         LUT5 (Prop_lut5_I3_O)        0.373    13.217 r  wave/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.217    wave/VGA_Red_waveform9__0[1]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.464 r  wave/memory_reg_r2_0_63_0_2_i_1/O[0]
                         net (fo=202, routed)         1.513    14.976    wave/memory_reg_r2_256_319_6_8/ADDRA4
    SLICE_X30Y65         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    15.275 r  wave/memory_reg_r2_256_319_6_8/RAMA/O
                         net (fo=1, routed)           1.470    16.745    wave/memory_reg_r2_256_319_6_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.869 r  wave/VGA_Red_waveform6__5_carry__2_i_31/O
                         net (fo=1, routed)           0.000    16.869    wave/VGA_Red_waveform6__5_carry__2_i_31_n_0
    SLICE_X39Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    17.086 r  wave/VGA_Red_waveform6__5_carry__2_i_16/O
                         net (fo=1, routed)           0.578    17.664    wave/VGA_Red_waveform6__5_carry__2_i_16_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.299    17.963 r  wave/VGA_Red_waveform6__5_carry__2_i_5/O
                         net (fo=28, routed)          1.075    19.038    wave/VGA_Red_waveform6__5_carry__2_i_5_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.162 r  wave/VGA_Red_waveform6__5_carry__0_i_5/O
                         net (fo=1, routed)           0.323    19.485    wave/VGA_Red_waveform6__5_carry__0_i_5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.992 r  wave/VGA_Red_waveform6__5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.992    wave/VGA_Red_waveform6__5_carry__0_i_1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.214 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[0]
                         net (fo=1, routed)           0.618    20.833    wave/VGA_Red_waveform7[12]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697    21.530 r  wave/VGA_Red_waveform6__5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.530    wave/VGA_Red_waveform6__5_carry__1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.001    21.644    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.758    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.872    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.206 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.556    22.763    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.303    23.066 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.066    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.616 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.901    24.516    mode_s/v_cntr_reg_reg[10]_1[0]
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124    24.640 f  mode_s/VGA_RED[3]_i_271/O
                         net (fo=1, routed)           0.283    24.923    mode_s/VGA_RED[3]_i_271_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.124    25.047 f  mode_s/VGA_RED[3]_i_99/O
                         net (fo=1, routed)           0.300    25.348    mode_s/VGA_RED[3]_i_99_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.124    25.472 f  mode_s/VGA_RED[3]_i_32/O
                         net (fo=3, routed)           0.310    25.782    mode_s/VGA_RED[3]_i_32_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124    25.906 f  mode_s/VGA_RED[3]_i_8/O
                         net (fo=9, routed)           0.385    26.290    mode_s/VGA_RED_reg[1]
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.124    26.414 r  mode_s/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    26.414    vga/waveform_reg[6]_1
    SLICE_X39Y45         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.445    14.046    vga/CLK_VGA
    SLICE_X39Y45         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.180    14.226    
                         clock uncertainty           -0.072    14.153    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.031    14.184    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                         -26.414    
  -------------------------------------------------------------------
                         slack                                -12.230    

Slack (VIOLATED) :        -12.227ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.337ns  (logic 8.876ns (41.599%)  route 12.461ns (58.401%))
  Logic Levels:           31  (CARRY4=15 LUT2=3 LUT3=1 LUT4=1 LUT5=5 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575     5.096    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.554     5.075    vga/VGA_CONTROL/CLK_VGA
    SLICE_X28Y56         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[9]/Q
                         net (fo=212, routed)         1.104     6.635    vga/VGA_CONTROL/out[9]
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.759 f  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9/O
                         net (fo=5, routed)           0.494     7.253    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_9_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.124     7.377 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__1_i_1/O
                         net (fo=4, routed)           0.636     8.013    wave/h_cntr_reg_reg[10]_rep__0[3]
    SLICE_X33Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.398 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.398    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.732 r  wave/VGA_Red_waveform10__1_carry__2/O[1]
                         net (fo=11, routed)          0.709     9.441    wave/VGA_Red_waveform10__1_carry__2_n_6
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.303     9.744 r  wave/VGA_Red_waveform10__40_carry_i_3/O
                         net (fo=1, routed)           0.000     9.744    wave/VGA_Red_waveform10__40_carry_i_3_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.294 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000    10.294    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.516 r  wave/VGA_Red_waveform10__40_carry__0/O[0]
                         net (fo=3, routed)           0.699    11.215    vga/VGA_CONTROL/h_cntr_reg_reg[8]_rep__0_20[0]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.299    11.514 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.514    wave/h_cntr_reg_reg[9]_1[1]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.064 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.064    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.335 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=9, routed)           0.509    12.844    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X29Y46         LUT5 (Prop_lut5_I3_O)        0.373    13.217 r  wave/memory_reg_r2_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.000    13.217    wave/VGA_Red_waveform9__0[1]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.464 r  wave/memory_reg_r2_0_63_0_2_i_1/O[0]
                         net (fo=202, routed)         1.513    14.976    wave/memory_reg_r2_256_319_6_8/ADDRA4
    SLICE_X30Y65         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    15.275 r  wave/memory_reg_r2_256_319_6_8/RAMA/O
                         net (fo=1, routed)           1.470    16.745    wave/memory_reg_r2_256_319_6_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.869 r  wave/VGA_Red_waveform6__5_carry__2_i_31/O
                         net (fo=1, routed)           0.000    16.869    wave/VGA_Red_waveform6__5_carry__2_i_31_n_0
    SLICE_X39Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    17.086 r  wave/VGA_Red_waveform6__5_carry__2_i_16/O
                         net (fo=1, routed)           0.578    17.664    wave/VGA_Red_waveform6__5_carry__2_i_16_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.299    17.963 r  wave/VGA_Red_waveform6__5_carry__2_i_5/O
                         net (fo=28, routed)          1.075    19.038    wave/VGA_Red_waveform6__5_carry__2_i_5_n_0
    SLICE_X39Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.162 r  wave/VGA_Red_waveform6__5_carry__0_i_5/O
                         net (fo=1, routed)           0.323    19.485    wave/VGA_Red_waveform6__5_carry__0_i_5_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.992 r  wave/VGA_Red_waveform6__5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.992    wave/VGA_Red_waveform6__5_carry__0_i_1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.214 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[0]
                         net (fo=1, routed)           0.618    20.833    wave/VGA_Red_waveform7[12]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697    21.530 r  wave/VGA_Red_waveform6__5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.530    wave/VGA_Red_waveform6__5_carry__1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.644 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.001    21.644    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.758 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.758    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.872 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.872    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.206 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.556    22.763    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.303    23.066 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    23.066    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.616 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.901    24.516    mode_s/v_cntr_reg_reg[10]_1[0]
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124    24.640 f  mode_s/VGA_RED[3]_i_271/O
                         net (fo=1, routed)           0.283    24.923    mode_s/VGA_RED[3]_i_271_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.124    25.047 f  mode_s/VGA_RED[3]_i_99/O
                         net (fo=1, routed)           0.300    25.348    mode_s/VGA_RED[3]_i_99_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.124    25.472 f  mode_s/VGA_RED[3]_i_32/O
                         net (fo=3, routed)           0.310    25.782    mode_s/VGA_RED[3]_i_32_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124    25.906 f  mode_s/VGA_RED[3]_i_8/O
                         net (fo=9, routed)           0.382    26.288    mode_s/VGA_RED_reg[1]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.412 r  mode_s/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    26.412    vga/waveform_reg[5]
    SLICE_X39Y44         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457    14.058    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.445    14.046    vga/CLK_VGA
    SLICE_X39Y44         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.180    14.226    
                         clock uncertainty           -0.072    14.153    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.031    14.184    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                         -26.412    
  -------------------------------------------------------------------
                         slack                                -12.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.444%)  route 0.392ns (73.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.562     1.445    vga/VGA_CONTROL/CLK_VGA
    SLICE_X37Y42         FDRE                                         r  vga/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.392     1.978    vga/h_sync_reg
    SLICE_X32Y30         FDRE                                         r  vga/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.822     1.949    vga/CLK_VGA
    SLICE_X32Y30         FDRE                                         r  vga/VGA_HS_reg/C
                         clock pessimism             -0.249     1.700    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.057     1.757    vga/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.558     1.441    vga/VGA_CONTROL/CLK_VGA
    SLICE_X10Y30         FDRE                                         r  vga/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  vga/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.112     1.717    vga/v_sync_reg
    SLICE_X10Y30         FDRE                                         r  vga/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.826     1.953    vga/CLK_VGA
    SLICE_X10Y30         FDRE                                         r  vga/VGA_VS_reg/C
                         clock pessimism             -0.512     1.441    
    SLICE_X10Y30         FDRE (Hold_fdre_C_D)         0.052     1.493    vga/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.256ns (41.103%)  route 0.367ns (58.897%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.564     1.447    vga/VGA_CONTROL/CLK_VGA
    SLICE_X33Y49         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/h_cntr_reg_reg[8]_rep/Q
                         net (fo=118, routed)         0.367     1.955    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.070 r  vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=3, routed)           0.000     2.070    vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_7
    SLICE_X28Y56         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.831     1.958    vga/VGA_CONTROL/CLK_VGA
    SLICE_X28Y56         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X28Y56         FDRE (Hold_fdre_C_D)         0.102     1.816    vga/VGA_CONTROL/h_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.292ns (44.321%)  route 0.367ns (55.679%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.564     1.447    vga/VGA_CONTROL/CLK_VGA
    SLICE_X33Y49         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/h_cntr_reg_reg[8]_rep/Q
                         net (fo=118, routed)         0.367     1.955    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.106 r  vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.106    vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_6
    SLICE_X28Y56         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.831     1.958    vga/VGA_CONTROL/CLK_VGA
    SLICE_X28Y56         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X28Y56         FDRE (Hold_fdre_C_D)         0.105     1.819    vga/VGA_CONTROL/h_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.274ns (64.281%)  route 0.152ns (35.719%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.565     1.448    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y42         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=152, routed)         0.152     1.764    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[10]
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X14Y42         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.835     1.962    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y42         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X14Y42         FDRE (Hold_fdre_C_D)         0.134     1.582    vga/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.274ns (63.956%)  route 0.154ns (36.044%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.565     1.448    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y41         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=129, routed)         0.154     1.767    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[6]
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X14Y41         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.835     1.962    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y41         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.134     1.582    vga/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.274ns (62.177%)  route 0.167ns (37.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.565     1.448    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=139, routed)         0.167     1.779    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[2]
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.889 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.889    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.835     1.962    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.134     1.582    vga/VGA_CONTROL/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.310ns (67.063%)  route 0.152ns (32.937%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.565     1.448    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y42         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=152, routed)         0.152     1.764    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[10]
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.910 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X14Y42         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.835     1.962    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y42         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X14Y42         FDRE (Hold_fdre_C_D)         0.134     1.582    vga/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.332ns (47.508%)  route 0.367ns (52.492%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.564     1.447    vga/VGA_CONTROL/CLK_VGA
    SLICE_X33Y49         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/h_cntr_reg_reg[8]_rep/Q
                         net (fo=118, routed)         0.367     1.955    vga/VGA_CONTROL/h_cntr_reg_reg[11]_rep_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     2.146 r  vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=3, routed)           0.000     2.146    vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X28Y56         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.831     1.958    vga/VGA_CONTROL/CLK_VGA
    SLICE_X28Y56         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X28Y56         FDRE (Hold_fdre_C_D)         0.102     1.816    vga/VGA_CONTROL/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.310ns (66.750%)  route 0.154ns (33.250%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.565     1.448    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y41         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=129, routed)         0.154     1.767    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[6]
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.913 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X14Y41         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.835     1.962    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y41         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.134     1.582    vga/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    vga/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X43Y44     vga/VGA_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X39Y44     vga/VGA_BLUE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X40Y44     vga/VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y44     vga/VGA_BLUE_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y54     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X45Y60     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X47Y74     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X31Y91     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y40     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__15/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y10     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__6_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y69     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y39      vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__21/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y69     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__27_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y46     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__11_replica_8/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y93      vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y69     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y40     vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y40     vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y54     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y60     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y74     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y74     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y51     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y31     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__12/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y51     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__14/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y40     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__15/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y54     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__16/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y68      vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__17/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    vga/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :          581  Failing Endpoints,  Worst Slack       -6.665ns,  Total Violation    -2373.151ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.665ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/meow3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        6.226ns  (logic 0.642ns (10.311%)  route 5.584ns (89.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 134.835 - 130.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 134.718 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.567   134.718    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518   135.236 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=149, routed)         0.795   136.031    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124   136.155 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_4/O
                         net (fo=60, routed)          4.790   140.944    dbg/meow3/c/U1/ADDR[3]
    RAMB18_X1Y0          RAMB18E1                                     r  dbg/meow3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.494   134.835    dbg/meow3/c/U1/CLK
    RAMB18_X1Y0          RAMB18E1                                     r  dbg/meow3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.015    
                         clock uncertainty           -0.170   134.845    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   134.279    dbg/meow3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.279    
                         arrival time                        -140.944    
  -------------------------------------------------------------------
                         slack                                 -6.665    

Slack (VIOLATED) :        -6.328ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/freqc2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.888ns  (logic 0.642ns (10.903%)  route 5.246ns (89.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 134.834 - 130.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 134.718 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.567   134.718    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518   135.236 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=149, routed)         0.795   136.031    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124   136.155 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_4/O
                         net (fo=60, routed)          4.452   140.606    dbg/freqc2/c/U1/ADDR[3]
    RAMB18_X1Y2          RAMB18E1                                     r  dbg/freqc2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.493   134.834    dbg/freqc2/c/U1/CLK
    RAMB18_X1Y2          RAMB18E1                                     r  dbg/freqc2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.014    
                         clock uncertainty           -0.170   134.844    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   134.278    dbg/freqc2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.278    
                         arrival time                        -140.606    
  -------------------------------------------------------------------
                         slack                                 -6.328    

Slack (VIOLATED) :        -6.328ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/freqcs2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.888ns  (logic 0.642ns (10.903%)  route 5.246ns (89.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 134.834 - 130.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 134.718 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.567   134.718    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518   135.236 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=149, routed)         0.795   136.031    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124   136.155 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_4/O
                         net (fo=60, routed)          4.452   140.606    dbg/freqcs2/c/U1/ADDR[3]
    RAMB18_X1Y3          RAMB18E1                                     r  dbg/freqcs2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.493   134.834    dbg/freqcs2/c/U1/CLK
    RAMB18_X1Y3          RAMB18E1                                     r  dbg/freqcs2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.014    
                         clock uncertainty           -0.170   134.844    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   134.278    dbg/freqcs2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.278    
                         arrival time                        -140.606    
  -------------------------------------------------------------------
                         slack                                 -6.328    

Slack (VIOLATED) :        -6.223ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/meow2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.584ns  (logic 0.671ns (12.017%)  route 4.913ns (87.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 134.838 - 130.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 134.718 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.567   134.718    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518   135.236 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=139, routed)         3.104   138.340    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[2]
    SLICE_X35Y28         LUT4 (Prop_lut4_I3_O)        0.153   138.493 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__18/O
                         net (fo=13, routed)          1.809   140.302    dbg/meow2/c/U1/ADDR[6]
    RAMB18_X2Y19         RAMB18E1                                     r  dbg/meow2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.497   134.838    dbg/meow2/c/U1/CLK
    RAMB18_X2Y19         RAMB18E1                                     r  dbg/meow2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.018    
                         clock uncertainty           -0.170   134.848    
    RAMB18_X2Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.769   134.079    dbg/meow2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.079    
                         arrival time                        -140.302    
  -------------------------------------------------------------------
                         slack                                 -6.223    

Slack (VIOLATED) :        -6.186ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/bar3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.535ns  (logic 0.671ns (12.123%)  route 4.864ns (87.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 134.826 - 130.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 134.718 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.567   134.718    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518   135.236 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=139, routed)         3.104   138.340    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[2]
    SLICE_X35Y28         LUT4 (Prop_lut4_I3_O)        0.153   138.493 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__18/O
                         net (fo=13, routed)          1.760   140.253    dbg/bar3/c/U1/ADDR[6]
    RAMB18_X2Y20         RAMB18E1                                     r  dbg/bar3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.485   134.826    dbg/bar3/c/U1/CLK
    RAMB18_X2Y20         RAMB18E1                                     r  dbg/bar3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.006    
                         clock uncertainty           -0.170   134.836    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.769   134.067    dbg/bar3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.067    
                         arrival time                        -140.253    
  -------------------------------------------------------------------
                         slack                                 -6.186    

Slack (VIOLATED) :        -6.177ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/freqc1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.534ns  (logic 0.671ns (12.125%)  route 4.863ns (87.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 134.834 - 130.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 134.718 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.567   134.718    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518   135.236 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=139, routed)         3.104   138.340    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[2]
    SLICE_X35Y28         LUT4 (Prop_lut4_I3_O)        0.153   138.493 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__18/O
                         net (fo=13, routed)          1.759   140.252    dbg/freqc1/c/U1/ADDR[6]
    RAMB18_X0Y1          RAMB18E1                                     r  dbg/freqc1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.493   134.834    dbg/freqc1/c/U1/CLK
    RAMB18_X0Y1          RAMB18E1                                     r  dbg/freqc1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.014    
                         clock uncertainty           -0.170   134.844    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.769   134.075    dbg/freqc1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.075    
                         arrival time                        -140.252    
  -------------------------------------------------------------------
                         slack                                 -6.177    

Slack (VIOLATED) :        -6.138ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/meow3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.496ns  (logic 0.671ns (12.210%)  route 4.825ns (87.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 134.835 - 130.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 134.718 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.567   134.718    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518   135.236 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=139, routed)         3.104   138.340    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[2]
    SLICE_X35Y28         LUT4 (Prop_lut4_I3_O)        0.153   138.493 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__18/O
                         net (fo=13, routed)          1.721   140.214    dbg/meow3/c/U1/ADDR[6]
    RAMB18_X1Y0          RAMB18E1                                     r  dbg/meow3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.494   134.835    dbg/meow3/c/U1/CLK
    RAMB18_X1Y0          RAMB18E1                                     r  dbg/meow3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.015    
                         clock uncertainty           -0.170   134.845    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.769   134.076    dbg/meow3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.076    
                         arrival time                        -140.214    
  -------------------------------------------------------------------
                         slack                                 -6.138    

Slack (VIOLATED) :        -6.107ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/bar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.454ns  (logic 0.671ns (12.303%)  route 4.783ns (87.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 134.824 - 130.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 134.718 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.567   134.718    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518   135.236 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=139, routed)         3.104   138.340    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[2]
    SLICE_X35Y28         LUT4 (Prop_lut4_I3_O)        0.153   138.493 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__18/O
                         net (fo=13, routed)          1.679   140.172    dbg/bar2/c/U1/ADDR[6]
    RAMB18_X1Y20         RAMB18E1                                     r  dbg/bar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.483   134.824    dbg/bar2/c/U1/CLK
    RAMB18_X1Y20         RAMB18E1                                     r  dbg/bar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.004    
                         clock uncertainty           -0.170   134.834    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.769   134.065    dbg/bar2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.065    
                         arrival time                        -140.172    
  -------------------------------------------------------------------
                         slack                                 -6.107    

Slack (VIOLATED) :        -6.107ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/fhar1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.454ns  (logic 0.671ns (12.303%)  route 4.783ns (87.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 134.824 - 130.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 134.718 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.567   134.718    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518   135.236 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=139, routed)         3.104   138.340    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[2]
    SLICE_X35Y28         LUT4 (Prop_lut4_I3_O)        0.153   138.493 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__18/O
                         net (fo=13, routed)          1.679   140.172    dbg/fhar1/c/U1/ADDR[6]
    RAMB18_X1Y21         RAMB18E1                                     r  dbg/fhar1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.483   134.824    dbg/fhar1/c/U1/CLK
    RAMB18_X1Y21         RAMB18E1                                     r  dbg/fhar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.004    
                         clock uncertainty           -0.170   134.834    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.769   134.065    dbg/fhar1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.065    
                         arrival time                        -140.172    
  -------------------------------------------------------------------
                         slack                                 -6.107    

Slack (VIOLATED) :        -6.080ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/normalc1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.410ns  (logic 0.637ns (11.774%)  route 4.773ns (88.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 134.812 - 130.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 134.718 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.575   134.726    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.567   134.718    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.518   135.236 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=139, routed)         2.714   137.949    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[2]
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.119   138.068 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_2__6/O
                         net (fo=13, routed)          2.060   140.128    dbg/normalc1/c/U1/ADDR[5]
    RAMB18_X1Y31         RAMB18E1                                     r  dbg/normalc1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.471   134.812    dbg/normalc1/c/U1/CLK
    RAMB18_X1Y31         RAMB18E1                                     r  dbg/normalc1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   134.992    
                         clock uncertainty           -0.170   134.822    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.774   134.048    dbg/normalc1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.048    
                         arrival time                        -140.128    
  -------------------------------------------------------------------
                         slack                                 -6.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__27_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/slow1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.086%)  route 0.561ns (79.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.560     1.443    vga/VGA_CONTROL/CLK_VGA
    SLICE_X9Y32          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__27_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__27_replica_2/Q
                         net (fo=8, routed)           0.561     2.145    dbg/slow1/c/U1/Condition_For_Arc03__2_0_repN_2_alias
    RAMB18_X0Y2          RAMB18E1                                     r  dbg/slow1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.877     2.005    dbg/slow1/c/U1/CLK
    RAMB18_X0Y2          RAMB18E1                                     r  dbg/slow1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.761    
                         clock uncertainty            0.170     1.930    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.113    dbg/slow1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/fill2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.566%)  route 0.580ns (80.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.557     1.440    vga/VGA_CONTROL/CLK_VGA
    SLICE_X48Y29         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5_replica_6/Q
                         net (fo=3, routed)           0.580     2.161    dbg/fill2/c/U1/Condition_For_Arc03__2[2]_repN_6_alias
    RAMB18_X1Y22         RAMB18E1                                     r  dbg/fill2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.875     2.003    dbg/fill2/c/U1/CLK
    RAMB18_X1Y22         RAMB18E1                                     r  dbg/fill2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.759    
                         clock uncertainty            0.170     1.928    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.111    dbg/fill2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__5_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ehar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.164ns (23.019%)  route 0.548ns (76.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.565     1.448    vga/VGA_CONTROL/CLK_VGA
    SLICE_X50Y50         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__5_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__5_replica_9/Q
                         net (fo=6, routed)           0.548     2.161    dbg/ehar2/c/U1/ADDR[0]_repN_9_alias
    RAMB18_X2Y12         RAMB18E1                                     r  dbg/ehar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.872     2.000    dbg/ehar2/c/U1/CLK
    RAMB18_X2Y12         RAMB18E1                                     r  dbg/ehar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.756    
                         clock uncertainty            0.170     1.925    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.108    dbg/ehar2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__5_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/bhar4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.164ns (22.101%)  route 0.578ns (77.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.566     1.449    vga/VGA_CONTROL/CLK_VGA
    SLICE_X10Y46         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__5_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__5_replica/Q
                         net (fo=12, routed)          0.578     2.191    dbg/bhar4/c/U1/ADDR[0]_repN_alias
    RAMB18_X0Y16         RAMB18E1                                     r  dbg/bhar4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.878     2.006    dbg/bhar4/c/U1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  dbg/bhar4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.762    
                         clock uncertainty            0.170     1.931    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.114    dbg/bhar4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/normal3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.141ns (19.115%)  route 0.597ns (80.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.557     1.440    vga/VGA_CONTROL/CLK_VGA
    SLICE_X48Y20         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5_replica_5/Q
                         net (fo=2, routed)           0.597     2.178    dbg/normal3/c/U1/Condition_For_Arc03__2[2]_repN_5_alias
    RAMB18_X1Y9          RAMB18E1                                     r  dbg/normal3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.863     1.991    dbg/normal3/c/U1/CLK
    RAMB18_X1Y9          RAMB18E1                                     r  dbg/normal3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.747    
                         clock uncertainty            0.170     1.916    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.099    dbg/normal3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/fill3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.141ns (18.973%)  route 0.602ns (81.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.557     1.440    vga/VGA_CONTROL/CLK_VGA
    SLICE_X48Y29         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5_replica_6/Q
                         net (fo=3, routed)           0.602     2.183    dbg/fill3/c/U1/Condition_For_Arc03__2[2]_repN_6_alias
    RAMB18_X2Y10         RAMB18E1                                     r  dbg/fill3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.867     1.995    dbg/fill3/c/U1/CLK
    RAMB18_X2Y10         RAMB18E1                                     r  dbg/fill3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.751    
                         clock uncertainty            0.170     1.920    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.103    dbg/fill3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__6_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.141ns (18.848%)  route 0.607ns (81.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.560     1.443    vga/VGA_CONTROL/CLK_VGA
    SLICE_X9Y63          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__6_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__6_replica_3/Q
                         net (fo=2, routed)           0.607     2.191    dbg/ahar4/c/U1/VGA_RED_reg[1]_123[0]_repN_3_alias
    RAMB18_X0Y22         RAMB18E1                                     r  dbg/ahar4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.875     2.003    dbg/ahar4/c/U1/CLK
    RAMB18_X0Y22         RAMB18E1                                     r  dbg/ahar4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.759    
                         clock uncertainty            0.170     1.928    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.111    dbg/ahar4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/normal2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.590%)  route 0.617ns (81.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.557     1.440    vga/VGA_CONTROL/CLK_VGA
    SLICE_X48Y29         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5_replica_6/Q
                         net (fo=3, routed)           0.617     2.199    dbg/normal2/c/U1/Condition_For_Arc03__2[2]_repN_6_alias
    RAMB18_X2Y17         RAMB18E1                                     r  dbg/normal2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.879     2.007    dbg/normal2/c/U1/CLK
    RAMB18_X2Y17         RAMB18E1                                     r  dbg/normal2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.170     1.932    
    RAMB18_X2Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.115    dbg/normal2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__6_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/waveform2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.164ns (21.997%)  route 0.582ns (78.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.560     1.443    vga/VGA_CONTROL/CLK_VGA
    SLICE_X54Y64         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__6_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__6_replica_5/Q
                         net (fo=1, routed)           0.582     2.189    dbg/waveform2/c/U1/VGA_RED_reg[1]_123[0]_repN_5_alias
    RAMB18_X2Y26         RAMB18E1                                     r  dbg/waveform2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.868     1.996    dbg/waveform2/c/U1/CLK
    RAMB18_X2Y26         RAMB18E1                                     r  dbg/waveform2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.752    
                         clock uncertainty            0.170     1.921    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.104    dbg/waveform2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__6_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar10/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.141ns (18.665%)  route 0.614ns (81.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.549     1.432    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.565     1.448    vga/VGA_CONTROL/CLK_VGA
    SLICE_X48Y51         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__6_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__6_replica_4/Q
                         net (fo=2, routed)           0.614     2.204    dbg/ahar10/c/U1/VGA_RED_reg[1]_123[0]_repN_4_alias
    RAMB18_X1Y16         RAMB18E1                                     r  dbg/ahar10/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.878     2.006    dbg/ahar10/c/U1/CLK
    RAMB18_X1Y16         RAMB18E1                                     r  dbg/ahar10/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.762    
                         clock uncertainty            0.170     1.931    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.114    dbg/ahar10/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack      -11.076ns,  Total Violation     -127.456ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.076ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        11.125ns  (logic 3.454ns (31.047%)  route 7.671ns (68.953%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 125.159 - 120.370 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 125.151 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.630   125.151    mc/mc/CLK
    SLICE_X5Y36          FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456   125.607 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          1.067   126.675    mc/mc/circlePrev_reg[2][1]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124   126.799 r  mc/mc/VGA_RED[3]_i_1829/O
                         net (fo=1, routed)           0.000   126.799    mc/mc/VGA_RED[3]_i_1829_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.332 r  mc/mc/VGA_RED_reg[3]_i_1372/CO[3]
                         net (fo=1, routed)           0.000   127.332    mc/mc/VGA_RED_reg[3]_i_1372_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   127.647 r  mc/mc/VGA_RED_reg[3]_i_1104/O[3]
                         net (fo=2, routed)           0.901   128.547    vga/VGA_CONTROL/xpos_reg[7][3]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.307   128.854 r  vga/VGA_CONTROL/VGA_RED[3]_i_1368/O
                         net (fo=1, routed)           0.000   128.854    mc/mc/h_cntr_reg_reg[7][1]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   129.230 r  mc/mc/VGA_RED_reg[3]_i_1099/CO[3]
                         net (fo=1, routed)           0.000   129.230    mc/mc/VGA_RED_reg[3]_i_1099_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.347 r  mc/mc/VGA_RED_reg[3]_i_868/CO[3]
                         net (fo=1, routed)           0.000   129.347    mc/mc/VGA_RED_reg[3]_i_868_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.464 r  mc/mc/VGA_RED_reg[3]_i_626/CO[3]
                         net (fo=1, routed)           0.000   129.464    mc/mc/VGA_RED_reg[3]_i_626_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.581 f  mc/mc/VGA_RED_reg[3]_i_352/CO[3]
                         net (fo=2, routed)           0.783   130.365    mc/mc/dbg/Condition_For_Mouse468_in
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124   130.489 r  mc/mc/VGA_RED[3]_i_349/O
                         net (fo=1, routed)           0.592   131.081    vga/VGA_CONTROL/ypos_reg[0]
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.124   131.205 f  vga/VGA_CONTROL/VGA_RED[3]_i_148/O
                         net (fo=1, routed)           0.635   131.840    vga/VGA_CONTROL/VGA_RED[3]_i_148_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I1_O)        0.124   131.964 f  vga/VGA_CONTROL/VGA_RED[3]_i_54/O
                         net (fo=5, routed)           0.970   132.934    vga/VGA_CONTROL/VGA_RED[3]_i_54_n_0
    SLICE_X28Y44         LUT2 (Prop_lut2_I1_O)        0.124   133.058 f  vga/VGA_CONTROL/VGA_RED[3]_i_18/O
                         net (fo=3, routed)           0.647   133.704    dbg/nyan/v_cntr_reg_reg[7]_4
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.124   133.828 f  dbg/nyan/VGA_RED[2]_i_8/O
                         net (fo=5, routed)           0.532   134.360    dbg/nyan/VGA_RED[2]_i_8_n_0
    SLICE_X28Y44         LUT2 (Prop_lut2_I1_O)        0.124   134.484 f  dbg/nyan/VGA_RED[1]_i_8/O
                         net (fo=2, routed)           0.769   135.253    vga/VGA_CONTROL/histState_reg[2]
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.124   135.377 r  vga/VGA_CONTROL/VGA_RED[1]_i_2/O
                         net (fo=1, routed)           0.775   136.152    mode_s/VGA_Red_grid[1]
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.124   136.276 r  mode_s/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000   136.276    vga/waveform_reg[9]
    SLICE_X41Y45         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.447   125.159    vga/CLK_VGA
    SLICE_X41Y45         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.180   125.339    
                         clock uncertainty           -0.170   125.169    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.032   125.201    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                        125.201    
                         arrival time                        -136.276    
  -------------------------------------------------------------------
                         slack                                -11.076    

Slack (VIOLATED) :        -11.017ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        11.064ns  (logic 3.454ns (31.219%)  route 7.610ns (68.781%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 125.157 - 120.370 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 125.151 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.630   125.151    mc/mc/CLK
    SLICE_X5Y36          FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456   125.607 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          1.067   126.675    mc/mc/circlePrev_reg[2][1]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124   126.799 r  mc/mc/VGA_RED[3]_i_1829/O
                         net (fo=1, routed)           0.000   126.799    mc/mc/VGA_RED[3]_i_1829_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.332 r  mc/mc/VGA_RED_reg[3]_i_1372/CO[3]
                         net (fo=1, routed)           0.000   127.332    mc/mc/VGA_RED_reg[3]_i_1372_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   127.647 r  mc/mc/VGA_RED_reg[3]_i_1104/O[3]
                         net (fo=2, routed)           0.901   128.547    vga/VGA_CONTROL/xpos_reg[7][3]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.307   128.854 r  vga/VGA_CONTROL/VGA_RED[3]_i_1368/O
                         net (fo=1, routed)           0.000   128.854    mc/mc/h_cntr_reg_reg[7][1]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   129.230 r  mc/mc/VGA_RED_reg[3]_i_1099/CO[3]
                         net (fo=1, routed)           0.000   129.230    mc/mc/VGA_RED_reg[3]_i_1099_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.347 r  mc/mc/VGA_RED_reg[3]_i_868/CO[3]
                         net (fo=1, routed)           0.000   129.347    mc/mc/VGA_RED_reg[3]_i_868_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.464 r  mc/mc/VGA_RED_reg[3]_i_626/CO[3]
                         net (fo=1, routed)           0.000   129.464    mc/mc/VGA_RED_reg[3]_i_626_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.581 f  mc/mc/VGA_RED_reg[3]_i_352/CO[3]
                         net (fo=2, routed)           0.783   130.365    mc/mc/dbg/Condition_For_Mouse468_in
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124   130.489 r  mc/mc/VGA_RED[3]_i_349/O
                         net (fo=1, routed)           0.592   131.081    vga/VGA_CONTROL/ypos_reg[0]
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.124   131.205 f  vga/VGA_CONTROL/VGA_RED[3]_i_148/O
                         net (fo=1, routed)           0.635   131.840    vga/VGA_CONTROL/VGA_RED[3]_i_148_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I1_O)        0.124   131.964 f  vga/VGA_CONTROL/VGA_RED[3]_i_54/O
                         net (fo=5, routed)           0.970   132.934    vga/VGA_CONTROL/VGA_RED[3]_i_54_n_0
    SLICE_X28Y44         LUT2 (Prop_lut2_I1_O)        0.124   133.058 f  vga/VGA_CONTROL/VGA_RED[3]_i_18/O
                         net (fo=3, routed)           0.647   133.704    dbg/nyan/v_cntr_reg_reg[7]_4
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.124   133.828 f  dbg/nyan/VGA_RED[2]_i_8/O
                         net (fo=5, routed)           0.591   134.419    dbg/nyan/VGA_RED[2]_i_8_n_0
    SLICE_X31Y44         LUT3 (Prop_lut3_I1_O)        0.124   134.543 r  dbg/nyan/VGA_RED[2]_i_7/O
                         net (fo=3, routed)           0.690   135.234    dbg/nyan/VGA_RED[2]_i_7_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124   135.358 r  dbg/nyan/VGA_BLUE[1]_i_2/O
                         net (fo=1, routed)           0.733   136.091    mode_s/VGA_Blue_grid[1]
    SLICE_X39Y44         LUT6 (Prop_lut6_I2_O)        0.124   136.215 r  mode_s/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000   136.215    vga/waveform_reg[5]
    SLICE_X39Y44         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.445   125.157    vga/CLK_VGA
    SLICE_X39Y44         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.180   125.337    
                         clock uncertainty           -0.170   125.167    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.031   125.198    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                        125.198    
                         arrival time                        -136.215    
  -------------------------------------------------------------------
                         slack                                -11.017    

Slack (VIOLATED) :        -10.814ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        10.861ns  (logic 3.454ns (31.802%)  route 7.407ns (68.198%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 125.157 - 120.370 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 125.151 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.630   125.151    mc/mc/CLK
    SLICE_X5Y36          FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456   125.607 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          1.067   126.675    mc/mc/circlePrev_reg[2][1]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124   126.799 r  mc/mc/VGA_RED[3]_i_1829/O
                         net (fo=1, routed)           0.000   126.799    mc/mc/VGA_RED[3]_i_1829_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.332 r  mc/mc/VGA_RED_reg[3]_i_1372/CO[3]
                         net (fo=1, routed)           0.000   127.332    mc/mc/VGA_RED_reg[3]_i_1372_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   127.647 r  mc/mc/VGA_RED_reg[3]_i_1104/O[3]
                         net (fo=2, routed)           0.901   128.547    vga/VGA_CONTROL/xpos_reg[7][3]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.307   128.854 r  vga/VGA_CONTROL/VGA_RED[3]_i_1368/O
                         net (fo=1, routed)           0.000   128.854    mc/mc/h_cntr_reg_reg[7][1]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   129.230 r  mc/mc/VGA_RED_reg[3]_i_1099/CO[3]
                         net (fo=1, routed)           0.000   129.230    mc/mc/VGA_RED_reg[3]_i_1099_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.347 r  mc/mc/VGA_RED_reg[3]_i_868/CO[3]
                         net (fo=1, routed)           0.000   129.347    mc/mc/VGA_RED_reg[3]_i_868_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.464 r  mc/mc/VGA_RED_reg[3]_i_626/CO[3]
                         net (fo=1, routed)           0.000   129.464    mc/mc/VGA_RED_reg[3]_i_626_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.581 f  mc/mc/VGA_RED_reg[3]_i_352/CO[3]
                         net (fo=2, routed)           0.783   130.365    mc/mc/dbg/Condition_For_Mouse468_in
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124   130.489 r  mc/mc/VGA_RED[3]_i_349/O
                         net (fo=1, routed)           0.592   131.081    vga/VGA_CONTROL/ypos_reg[0]
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.124   131.205 f  vga/VGA_CONTROL/VGA_RED[3]_i_148/O
                         net (fo=1, routed)           0.635   131.840    vga/VGA_CONTROL/VGA_RED[3]_i_148_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I1_O)        0.124   131.964 f  vga/VGA_CONTROL/VGA_RED[3]_i_54/O
                         net (fo=5, routed)           0.970   132.934    vga/VGA_CONTROL/VGA_RED[3]_i_54_n_0
    SLICE_X28Y44         LUT2 (Prop_lut2_I1_O)        0.124   133.058 f  vga/VGA_CONTROL/VGA_RED[3]_i_18/O
                         net (fo=3, routed)           0.647   133.704    dbg/nyan/v_cntr_reg_reg[7]_4
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.124   133.828 f  dbg/nyan/VGA_RED[2]_i_8/O
                         net (fo=5, routed)           0.591   134.419    dbg/nyan/VGA_RED[2]_i_8_n_0
    SLICE_X31Y44         LUT3 (Prop_lut3_I1_O)        0.124   134.543 r  dbg/nyan/VGA_RED[2]_i_7/O
                         net (fo=3, routed)           0.581   135.125    dbg/nyan/VGA_RED[2]_i_7_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124   135.249 r  dbg/nyan/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.640   135.888    mode_s/VGA_Red_grid[2]
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124   136.012 r  mode_s/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000   136.012    vga/waveform_reg[10]_0
    SLICE_X36Y43         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.445   125.157    vga/CLK_VGA
    SLICE_X36Y43         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism              0.180   125.337    
                         clock uncertainty           -0.170   125.167    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.032   125.199    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                        125.199    
                         arrival time                        -136.012    
  -------------------------------------------------------------------
                         slack                                -10.814    

Slack (VIOLATED) :        -10.798ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        10.847ns  (logic 3.454ns (31.843%)  route 7.393ns (68.157%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 125.159 - 120.370 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 125.151 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.630   125.151    mc/mc/CLK
    SLICE_X5Y36          FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456   125.607 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          1.067   126.675    mc/mc/circlePrev_reg[2][1]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124   126.799 r  mc/mc/VGA_RED[3]_i_1829/O
                         net (fo=1, routed)           0.000   126.799    mc/mc/VGA_RED[3]_i_1829_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.332 r  mc/mc/VGA_RED_reg[3]_i_1372/CO[3]
                         net (fo=1, routed)           0.000   127.332    mc/mc/VGA_RED_reg[3]_i_1372_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   127.647 r  mc/mc/VGA_RED_reg[3]_i_1104/O[3]
                         net (fo=2, routed)           0.901   128.547    vga/VGA_CONTROL/xpos_reg[7][3]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.307   128.854 r  vga/VGA_CONTROL/VGA_RED[3]_i_1368/O
                         net (fo=1, routed)           0.000   128.854    mc/mc/h_cntr_reg_reg[7][1]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   129.230 r  mc/mc/VGA_RED_reg[3]_i_1099/CO[3]
                         net (fo=1, routed)           0.000   129.230    mc/mc/VGA_RED_reg[3]_i_1099_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.347 r  mc/mc/VGA_RED_reg[3]_i_868/CO[3]
                         net (fo=1, routed)           0.000   129.347    mc/mc/VGA_RED_reg[3]_i_868_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.464 r  mc/mc/VGA_RED_reg[3]_i_626/CO[3]
                         net (fo=1, routed)           0.000   129.464    mc/mc/VGA_RED_reg[3]_i_626_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.581 f  mc/mc/VGA_RED_reg[3]_i_352/CO[3]
                         net (fo=2, routed)           0.783   130.365    mc/mc/dbg/Condition_For_Mouse468_in
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124   130.489 r  mc/mc/VGA_RED[3]_i_349/O
                         net (fo=1, routed)           0.592   131.081    vga/VGA_CONTROL/ypos_reg[0]
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.124   131.205 f  vga/VGA_CONTROL/VGA_RED[3]_i_148/O
                         net (fo=1, routed)           0.635   131.840    vga/VGA_CONTROL/VGA_RED[3]_i_148_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I1_O)        0.124   131.964 f  vga/VGA_CONTROL/VGA_RED[3]_i_54/O
                         net (fo=5, routed)           0.970   132.934    vga/VGA_CONTROL/VGA_RED[3]_i_54_n_0
    SLICE_X28Y44         LUT2 (Prop_lut2_I1_O)        0.124   133.058 f  vga/VGA_CONTROL/VGA_RED[3]_i_18/O
                         net (fo=3, routed)           0.647   133.704    dbg/nyan/v_cntr_reg_reg[7]_4
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.124   133.828 f  dbg/nyan/VGA_RED[2]_i_8/O
                         net (fo=5, routed)           0.324   134.152    dbg/nyan/VGA_RED[2]_i_8_n_0
    SLICE_X28Y44         LUT5 (Prop_lut5_I3_O)        0.124   134.276 f  dbg/nyan/VGA_RED[0]_i_6/O
                         net (fo=2, routed)           0.495   134.771    vga/VGA_CONTROL/clrState_reg[0]_1
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.124   134.895 r  vga/VGA_CONTROL/VGA_RED[0]_i_2/O
                         net (fo=1, routed)           0.979   135.874    mode_s/VGA_Red_grid[0]
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   135.998 r  mode_s/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000   135.998    vga/waveform_reg[10]_1
    SLICE_X41Y45         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.447   125.159    vga/CLK_VGA
    SLICE_X41Y45         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism              0.180   125.339    
                         clock uncertainty           -0.170   125.169    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.031   125.200    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                        125.200    
                         arrival time                        -135.998    
  -------------------------------------------------------------------
                         slack                                -10.798    

Slack (VIOLATED) :        -10.744ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        10.794ns  (logic 3.330ns (30.851%)  route 7.464ns (69.149%))
  Logic Levels:           15  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 125.159 - 120.370 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 125.151 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.630   125.151    mc/mc/CLK
    SLICE_X5Y36          FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456   125.607 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          1.067   126.675    mc/mc/circlePrev_reg[2][1]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124   126.799 r  mc/mc/VGA_RED[3]_i_1829/O
                         net (fo=1, routed)           0.000   126.799    mc/mc/VGA_RED[3]_i_1829_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.332 r  mc/mc/VGA_RED_reg[3]_i_1372/CO[3]
                         net (fo=1, routed)           0.000   127.332    mc/mc/VGA_RED_reg[3]_i_1372_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   127.647 r  mc/mc/VGA_RED_reg[3]_i_1104/O[3]
                         net (fo=2, routed)           0.901   128.547    vga/VGA_CONTROL/xpos_reg[7][3]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.307   128.854 r  vga/VGA_CONTROL/VGA_RED[3]_i_1368/O
                         net (fo=1, routed)           0.000   128.854    mc/mc/h_cntr_reg_reg[7][1]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   129.230 r  mc/mc/VGA_RED_reg[3]_i_1099/CO[3]
                         net (fo=1, routed)           0.000   129.230    mc/mc/VGA_RED_reg[3]_i_1099_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.347 r  mc/mc/VGA_RED_reg[3]_i_868/CO[3]
                         net (fo=1, routed)           0.000   129.347    mc/mc/VGA_RED_reg[3]_i_868_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.464 r  mc/mc/VGA_RED_reg[3]_i_626/CO[3]
                         net (fo=1, routed)           0.000   129.464    mc/mc/VGA_RED_reg[3]_i_626_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.581 f  mc/mc/VGA_RED_reg[3]_i_352/CO[3]
                         net (fo=2, routed)           0.783   130.365    mc/mc/dbg/Condition_For_Mouse468_in
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124   130.489 r  mc/mc/VGA_RED[3]_i_349/O
                         net (fo=1, routed)           0.592   131.081    vga/VGA_CONTROL/ypos_reg[0]
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.124   131.205 f  vga/VGA_CONTROL/VGA_RED[3]_i_148/O
                         net (fo=1, routed)           0.635   131.840    vga/VGA_CONTROL/VGA_RED[3]_i_148_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I1_O)        0.124   131.964 f  vga/VGA_CONTROL/VGA_RED[3]_i_54/O
                         net (fo=5, routed)           1.392   133.355    vga/VGA_CONTROL/VGA_RED[3]_i_54_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124   133.479 f  vga/VGA_CONTROL/VGA_RED[3]_i_36/O
                         net (fo=8, routed)           0.803   134.282    vga/VGA_CONTROL/VGA_GREEN_reg[2]_0
    SLICE_X33Y43         LUT2 (Prop_lut2_I0_O)        0.124   134.406 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_7/O
                         net (fo=2, routed)           0.677   135.083    vga/VGA_CONTROL/VGA_GREEN_reg[1]
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.124   135.207 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_2/O
                         net (fo=1, routed)           0.615   135.821    mode_s/VGA_Green_grid[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.124   135.945 r  mode_s/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000   135.945    vga/waveform_reg[5]_0
    SLICE_X40Y43         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.447   125.159    vga/CLK_VGA
    SLICE_X40Y43         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180   125.339    
                         clock uncertainty           -0.170   125.169    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.032   125.201    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                        125.201    
                         arrival time                        -135.945    
  -------------------------------------------------------------------
                         slack                                -10.744    

Slack (VIOLATED) :        -10.721ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        10.769ns  (logic 3.454ns (32.073%)  route 7.315ns (67.927%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 125.159 - 120.370 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 125.151 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.630   125.151    mc/mc/CLK
    SLICE_X5Y36          FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456   125.607 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          1.067   126.675    mc/mc/circlePrev_reg[2][1]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124   126.799 r  mc/mc/VGA_RED[3]_i_1829/O
                         net (fo=1, routed)           0.000   126.799    mc/mc/VGA_RED[3]_i_1829_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.332 r  mc/mc/VGA_RED_reg[3]_i_1372/CO[3]
                         net (fo=1, routed)           0.000   127.332    mc/mc/VGA_RED_reg[3]_i_1372_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   127.647 r  mc/mc/VGA_RED_reg[3]_i_1104/O[3]
                         net (fo=2, routed)           0.901   128.547    vga/VGA_CONTROL/xpos_reg[7][3]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.307   128.854 r  vga/VGA_CONTROL/VGA_RED[3]_i_1368/O
                         net (fo=1, routed)           0.000   128.854    mc/mc/h_cntr_reg_reg[7][1]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   129.230 r  mc/mc/VGA_RED_reg[3]_i_1099/CO[3]
                         net (fo=1, routed)           0.000   129.230    mc/mc/VGA_RED_reg[3]_i_1099_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.347 r  mc/mc/VGA_RED_reg[3]_i_868/CO[3]
                         net (fo=1, routed)           0.000   129.347    mc/mc/VGA_RED_reg[3]_i_868_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.464 r  mc/mc/VGA_RED_reg[3]_i_626/CO[3]
                         net (fo=1, routed)           0.000   129.464    mc/mc/VGA_RED_reg[3]_i_626_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.581 f  mc/mc/VGA_RED_reg[3]_i_352/CO[3]
                         net (fo=2, routed)           0.783   130.365    mc/mc/dbg/Condition_For_Mouse468_in
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124   130.489 r  mc/mc/VGA_RED[3]_i_349/O
                         net (fo=1, routed)           0.592   131.081    vga/VGA_CONTROL/ypos_reg[0]
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.124   131.205 f  vga/VGA_CONTROL/VGA_RED[3]_i_148/O
                         net (fo=1, routed)           0.635   131.840    vga/VGA_CONTROL/VGA_RED[3]_i_148_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I1_O)        0.124   131.964 f  vga/VGA_CONTROL/VGA_RED[3]_i_54/O
                         net (fo=5, routed)           0.970   132.934    vga/VGA_CONTROL/VGA_RED[3]_i_54_n_0
    SLICE_X28Y44         LUT2 (Prop_lut2_I1_O)        0.124   133.058 f  vga/VGA_CONTROL/VGA_RED[3]_i_18/O
                         net (fo=3, routed)           0.647   133.704    dbg/nyan/v_cntr_reg_reg[7]_4
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.124   133.828 f  dbg/nyan/VGA_RED[2]_i_8/O
                         net (fo=5, routed)           0.591   134.419    dbg/nyan/VGA_RED[2]_i_8_n_0
    SLICE_X31Y44         LUT3 (Prop_lut3_I1_O)        0.124   134.543 r  dbg/nyan/VGA_RED[2]_i_7/O
                         net (fo=3, routed)           0.845   135.389    dbg/nyan/VGA_RED[2]_i_7_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.124   135.513 r  dbg/nyan/VGA_BLUE[0]_i_2/O
                         net (fo=1, routed)           0.284   135.797    mode_s/VGA_Blue_grid[0]
    SLICE_X43Y44         LUT6 (Prop_lut6_I2_O)        0.124   135.921 r  mode_s/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000   135.921    vga/waveform_reg[6]_0
    SLICE_X43Y44         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.447   125.159    vga/CLK_VGA
    SLICE_X43Y44         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism              0.180   125.339    
                         clock uncertainty           -0.170   125.169    
    SLICE_X43Y44         FDRE (Setup_fdre_C_D)        0.031   125.200    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                        125.200    
                         arrival time                        -135.921    
  -------------------------------------------------------------------
                         slack                                -10.721    

Slack (VIOLATED) :        -10.610ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        10.658ns  (logic 3.454ns (32.407%)  route 7.204ns (67.593%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 125.159 - 120.370 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 125.151 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.630   125.151    mc/mc/CLK
    SLICE_X5Y36          FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456   125.607 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          1.067   126.675    mc/mc/circlePrev_reg[2][1]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124   126.799 r  mc/mc/VGA_RED[3]_i_1829/O
                         net (fo=1, routed)           0.000   126.799    mc/mc/VGA_RED[3]_i_1829_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.332 r  mc/mc/VGA_RED_reg[3]_i_1372/CO[3]
                         net (fo=1, routed)           0.000   127.332    mc/mc/VGA_RED_reg[3]_i_1372_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   127.647 r  mc/mc/VGA_RED_reg[3]_i_1104/O[3]
                         net (fo=2, routed)           0.901   128.547    vga/VGA_CONTROL/xpos_reg[7][3]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.307   128.854 r  vga/VGA_CONTROL/VGA_RED[3]_i_1368/O
                         net (fo=1, routed)           0.000   128.854    mc/mc/h_cntr_reg_reg[7][1]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   129.230 r  mc/mc/VGA_RED_reg[3]_i_1099/CO[3]
                         net (fo=1, routed)           0.000   129.230    mc/mc/VGA_RED_reg[3]_i_1099_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.347 r  mc/mc/VGA_RED_reg[3]_i_868/CO[3]
                         net (fo=1, routed)           0.000   129.347    mc/mc/VGA_RED_reg[3]_i_868_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.464 r  mc/mc/VGA_RED_reg[3]_i_626/CO[3]
                         net (fo=1, routed)           0.000   129.464    mc/mc/VGA_RED_reg[3]_i_626_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.581 r  mc/mc/VGA_RED_reg[3]_i_352/CO[3]
                         net (fo=2, routed)           0.783   130.365    mc/mc/dbg/Condition_For_Mouse468_in
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124   130.489 f  mc/mc/VGA_RED[3]_i_349/O
                         net (fo=1, routed)           0.592   131.081    vga/VGA_CONTROL/ypos_reg[0]
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.124   131.205 r  vga/VGA_CONTROL/VGA_RED[3]_i_148/O
                         net (fo=1, routed)           0.635   131.840    vga/VGA_CONTROL/VGA_RED[3]_i_148_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I1_O)        0.124   131.964 r  vga/VGA_CONTROL/VGA_RED[3]_i_54/O
                         net (fo=5, routed)           0.970   132.934    vga/VGA_CONTROL/VGA_RED[3]_i_54_n_0
    SLICE_X28Y44         LUT2 (Prop_lut2_I1_O)        0.124   133.058 r  vga/VGA_CONTROL/VGA_RED[3]_i_18/O
                         net (fo=3, routed)           0.647   133.704    dbg/nyan/v_cntr_reg_reg[7]_4
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.124   133.828 r  dbg/nyan/VGA_RED[2]_i_8/O
                         net (fo=5, routed)           0.532   134.360    dbg/nyan/VGA_RED[2]_i_8_n_0
    SLICE_X28Y44         LUT2 (Prop_lut2_I1_O)        0.124   134.484 r  dbg/nyan/VGA_RED[1]_i_8/O
                         net (fo=2, routed)           0.506   134.991    dbg/nyan/VGA_BLUE_reg[2]_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I4_O)        0.124   135.115 r  dbg/nyan/VGA_BLUE[2]_i_2/O
                         net (fo=1, routed)           0.571   135.685    mode_s/VGA_Blue_grid[2]
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.124   135.809 r  mode_s/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000   135.809    vga/waveform_reg[6]
    SLICE_X40Y44         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.447   125.159    vga/CLK_VGA
    SLICE_X40Y44         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.180   125.339    
                         clock uncertainty           -0.170   125.169    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.031   125.200    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                        125.200    
                         arrival time                        -135.809    
  -------------------------------------------------------------------
                         slack                                -10.610    

Slack (VIOLATED) :        -10.456ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        10.503ns  (logic 3.330ns (31.704%)  route 7.173ns (68.296%))
  Logic Levels:           15  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 125.157 - 120.370 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 125.151 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.630   125.151    mc/mc/CLK
    SLICE_X5Y36          FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456   125.607 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          1.067   126.675    mc/mc/circlePrev_reg[2][1]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124   126.799 r  mc/mc/VGA_RED[3]_i_1829/O
                         net (fo=1, routed)           0.000   126.799    mc/mc/VGA_RED[3]_i_1829_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.332 r  mc/mc/VGA_RED_reg[3]_i_1372/CO[3]
                         net (fo=1, routed)           0.000   127.332    mc/mc/VGA_RED_reg[3]_i_1372_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   127.647 r  mc/mc/VGA_RED_reg[3]_i_1104/O[3]
                         net (fo=2, routed)           0.901   128.547    vga/VGA_CONTROL/xpos_reg[7][3]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.307   128.854 r  vga/VGA_CONTROL/VGA_RED[3]_i_1368/O
                         net (fo=1, routed)           0.000   128.854    mc/mc/h_cntr_reg_reg[7][1]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   129.230 r  mc/mc/VGA_RED_reg[3]_i_1099/CO[3]
                         net (fo=1, routed)           0.000   129.230    mc/mc/VGA_RED_reg[3]_i_1099_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.347 r  mc/mc/VGA_RED_reg[3]_i_868/CO[3]
                         net (fo=1, routed)           0.000   129.347    mc/mc/VGA_RED_reg[3]_i_868_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.464 r  mc/mc/VGA_RED_reg[3]_i_626/CO[3]
                         net (fo=1, routed)           0.000   129.464    mc/mc/VGA_RED_reg[3]_i_626_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.581 r  mc/mc/VGA_RED_reg[3]_i_352/CO[3]
                         net (fo=2, routed)           0.783   130.365    mc/mc/dbg/Condition_For_Mouse468_in
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124   130.489 f  mc/mc/VGA_RED[3]_i_349/O
                         net (fo=1, routed)           0.592   131.081    vga/VGA_CONTROL/ypos_reg[0]
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.124   131.205 r  vga/VGA_CONTROL/VGA_RED[3]_i_148/O
                         net (fo=1, routed)           0.635   131.840    vga/VGA_CONTROL/VGA_RED[3]_i_148_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I1_O)        0.124   131.964 r  vga/VGA_CONTROL/VGA_RED[3]_i_54/O
                         net (fo=5, routed)           0.970   132.934    vga/VGA_CONTROL/VGA_RED[3]_i_54_n_0
    SLICE_X28Y44         LUT2 (Prop_lut2_I1_O)        0.124   133.058 r  vga/VGA_CONTROL/VGA_RED[3]_i_18/O
                         net (fo=3, routed)           0.647   133.704    dbg/nyan/v_cntr_reg_reg[7]_4
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.124   133.828 r  dbg/nyan/VGA_RED[2]_i_8/O
                         net (fo=5, routed)           0.855   134.683    dbg/nyan/VGA_RED[2]_i_8_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124   134.807 r  dbg/nyan/VGA_BLUE[3]_i_2/O
                         net (fo=1, routed)           0.723   135.531    mode_s/VGA_Blue_grid[3]
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124   135.655 r  mode_s/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000   135.655    vga/waveform_reg[7]
    SLICE_X37Y44         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.445   125.157    vga/CLK_VGA
    SLICE_X37Y44         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.180   125.337    
                         clock uncertainty           -0.170   125.167    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)        0.032   125.199    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                        125.199    
                         arrival time                        -135.655    
  -------------------------------------------------------------------
                         slack                                -10.456    

Slack (VIOLATED) :        -10.353ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        10.399ns  (logic 3.330ns (32.021%)  route 7.069ns (67.979%))
  Logic Levels:           15  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 125.157 - 120.370 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 125.151 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.630   125.151    mc/mc/CLK
    SLICE_X5Y36          FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456   125.607 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          1.067   126.675    mc/mc/circlePrev_reg[2][1]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124   126.799 r  mc/mc/VGA_RED[3]_i_1829/O
                         net (fo=1, routed)           0.000   126.799    mc/mc/VGA_RED[3]_i_1829_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.332 r  mc/mc/VGA_RED_reg[3]_i_1372/CO[3]
                         net (fo=1, routed)           0.000   127.332    mc/mc/VGA_RED_reg[3]_i_1372_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   127.647 r  mc/mc/VGA_RED_reg[3]_i_1104/O[3]
                         net (fo=2, routed)           0.901   128.547    vga/VGA_CONTROL/xpos_reg[7][3]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.307   128.854 r  vga/VGA_CONTROL/VGA_RED[3]_i_1368/O
                         net (fo=1, routed)           0.000   128.854    mc/mc/h_cntr_reg_reg[7][1]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   129.230 r  mc/mc/VGA_RED_reg[3]_i_1099/CO[3]
                         net (fo=1, routed)           0.000   129.230    mc/mc/VGA_RED_reg[3]_i_1099_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.347 r  mc/mc/VGA_RED_reg[3]_i_868/CO[3]
                         net (fo=1, routed)           0.000   129.347    mc/mc/VGA_RED_reg[3]_i_868_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.464 r  mc/mc/VGA_RED_reg[3]_i_626/CO[3]
                         net (fo=1, routed)           0.000   129.464    mc/mc/VGA_RED_reg[3]_i_626_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.581 r  mc/mc/VGA_RED_reg[3]_i_352/CO[3]
                         net (fo=2, routed)           0.783   130.365    mc/mc/dbg/Condition_For_Mouse468_in
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124   130.489 f  mc/mc/VGA_RED[3]_i_349/O
                         net (fo=1, routed)           0.592   131.081    vga/VGA_CONTROL/ypos_reg[0]
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.124   131.205 r  vga/VGA_CONTROL/VGA_RED[3]_i_148/O
                         net (fo=1, routed)           0.635   131.840    vga/VGA_CONTROL/VGA_RED[3]_i_148_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I1_O)        0.124   131.964 r  vga/VGA_CONTROL/VGA_RED[3]_i_54/O
                         net (fo=5, routed)           1.392   133.355    vga/VGA_CONTROL/VGA_RED[3]_i_54_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124   133.479 r  vga/VGA_CONTROL/VGA_RED[3]_i_36/O
                         net (fo=8, routed)           0.704   134.184    dbg/nyan/v_cntr_reg_reg[7]_3
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.124   134.307 f  dbg/nyan/VGA_GREEN[2]_i_6/O
                         net (fo=1, routed)           0.732   135.040    vga/VGA_CONTROL/h_cntr_reg_reg[4]_rep_1
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.124   135.164 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_2/O
                         net (fo=1, routed)           0.263   135.427    mode_s/VGA_Green_grid[2]
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.124   135.551 r  mode_s/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000   135.551    vga/waveform_reg[6]_1
    SLICE_X39Y45         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.445   125.157    vga/CLK_VGA
    SLICE_X39Y45         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.180   125.337    
                         clock uncertainty           -0.170   125.167    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.031   125.198    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                        125.198    
                         arrival time                        -135.551    
  -------------------------------------------------------------------
                         slack                                -10.353    

Slack (VIOLATED) :        -10.326ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        10.370ns  (logic 3.330ns (32.111%)  route 7.040ns (67.889%))
  Logic Levels:           15  (CARRY4=6 LUT1=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 125.157 - 120.370 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 125.151 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.630   125.151    mc/mc/CLK
    SLICE_X5Y36          FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456   125.607 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          1.067   126.675    mc/mc/circlePrev_reg[2][1]
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124   126.799 r  mc/mc/VGA_RED[3]_i_1829/O
                         net (fo=1, routed)           0.000   126.799    mc/mc/VGA_RED[3]_i_1829_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.332 r  mc/mc/VGA_RED_reg[3]_i_1372/CO[3]
                         net (fo=1, routed)           0.000   127.332    mc/mc/VGA_RED_reg[3]_i_1372_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   127.647 r  mc/mc/VGA_RED_reg[3]_i_1104/O[3]
                         net (fo=2, routed)           0.901   128.547    vga/VGA_CONTROL/xpos_reg[7][3]
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.307   128.854 r  vga/VGA_CONTROL/VGA_RED[3]_i_1368/O
                         net (fo=1, routed)           0.000   128.854    mc/mc/h_cntr_reg_reg[7][1]
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   129.230 r  mc/mc/VGA_RED_reg[3]_i_1099/CO[3]
                         net (fo=1, routed)           0.000   129.230    mc/mc/VGA_RED_reg[3]_i_1099_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.347 r  mc/mc/VGA_RED_reg[3]_i_868/CO[3]
                         net (fo=1, routed)           0.000   129.347    mc/mc/VGA_RED_reg[3]_i_868_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.464 r  mc/mc/VGA_RED_reg[3]_i_626/CO[3]
                         net (fo=1, routed)           0.000   129.464    mc/mc/VGA_RED_reg[3]_i_626_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.581 f  mc/mc/VGA_RED_reg[3]_i_352/CO[3]
                         net (fo=2, routed)           0.783   130.365    mc/mc/dbg/Condition_For_Mouse468_in
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124   130.489 r  mc/mc/VGA_RED[3]_i_349/O
                         net (fo=1, routed)           0.592   131.081    vga/VGA_CONTROL/ypos_reg[0]
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.124   131.205 f  vga/VGA_CONTROL/VGA_RED[3]_i_148/O
                         net (fo=1, routed)           0.635   131.840    vga/VGA_CONTROL/VGA_RED[3]_i_148_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I1_O)        0.124   131.964 f  vga/VGA_CONTROL/VGA_RED[3]_i_54/O
                         net (fo=5, routed)           1.392   133.355    vga/VGA_CONTROL/VGA_RED[3]_i_54_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.124   133.479 f  vga/VGA_CONTROL/VGA_RED[3]_i_36/O
                         net (fo=8, routed)           0.445   133.924    dbg/nyan/v_cntr_reg_reg[7]_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I4_O)        0.124   134.048 r  dbg/nyan/VGA_BLUE[1]_i_5/O
                         net (fo=2, routed)           0.831   134.879    vga/VGA_CONTROL/histState_reg[2]_3
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.124   135.003 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=1, routed)           0.395   135.398    mode_s/VGA_Green_grid[0]
    SLICE_X39Y44         LUT6 (Prop_lut6_I2_O)        0.124   135.522 r  mode_s/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000   135.522    vga/waveform_reg[6]_2
    SLICE_X39Y44         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.457   125.169    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         1.445   125.157    vga/CLK_VGA
    SLICE_X39Y44         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.180   125.337    
                         clock uncertainty           -0.170   125.167    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)        0.029   125.196    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                        125.196    
                         arrival time                        -135.522    
  -------------------------------------------------------------------
                         slack                                -10.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.354ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.299ns (15.829%)  route 1.590ns (84.171%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.560     1.443    mc/mc/CLK
    SLICE_X12Y32         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  mc/mc/left_reg/Q
                         net (fo=11, routed)          1.090     2.698    vga/VGA_CONTROL/mouseLeft
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.045     2.743 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_5/O
                         net (fo=6, routed)           0.404     3.147    dbg/nyan/left_reg
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.045     3.192 r  dbg/nyan/VGA_BLUE[0]_i_2/O
                         net (fo=1, routed)           0.095     3.287    mode_s/VGA_Blue_grid[0]
    SLICE_X43Y44         LUT6 (Prop_lut6_I2_O)        0.045     3.332 r  mode_s/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     3.332    vga/waveform_reg[6]_0
    SLICE_X43Y44         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.833     1.960    vga/CLK_VGA
    SLICE_X43Y44         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.170     1.886    
    SLICE_X43Y44         FDRE (Hold_fdre_C_D)         0.092     1.978    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           3.332    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.299ns (15.624%)  route 1.615ns (84.376%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.560     1.443    mc/mc/CLK
    SLICE_X12Y32         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  mc/mc/left_reg/Q
                         net (fo=11, routed)          1.090     2.698    vga/VGA_CONTROL/mouseLeft
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.045     2.743 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_5/O
                         net (fo=6, routed)           0.397     3.140    vga/VGA_CONTROL/VGA_GREEN_reg[2]
    SLICE_X37Y44         LUT6 (Prop_lut6_I3_O)        0.045     3.185 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=1, routed)           0.127     3.312    mode_s/VGA_Green_grid[0]
    SLICE_X39Y44         LUT6 (Prop_lut6_I2_O)        0.045     3.357 r  mode_s/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     3.357    vga/waveform_reg[6]_2
    SLICE_X39Y44         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.832     1.959    vga/CLK_VGA
    SLICE_X39Y44         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.170     1.885    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.091     1.976    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           3.357    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.299ns (15.361%)  route 1.647ns (84.639%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.560     1.443    mc/mc/CLK
    SLICE_X12Y32         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  mc/mc/left_reg/Q
                         net (fo=11, routed)          1.090     2.698    vga/VGA_CONTROL/mouseLeft
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.045     2.743 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_5/O
                         net (fo=6, routed)           0.475     3.218    vga/VGA_CONTROL/VGA_GREEN_reg[2]
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.045     3.263 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_2/O
                         net (fo=1, routed)           0.082     3.345    mode_s/VGA_Green_grid[2]
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.045     3.390 r  mode_s/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     3.390    vga/waveform_reg[6]_1
    SLICE_X39Y45         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.832     1.959    vga/CLK_VGA
    SLICE_X39Y45         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.170     1.885    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.092     1.977    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           3.390    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.299ns (15.327%)  route 1.652ns (84.673%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.560     1.443    mc/mc/CLK
    SLICE_X12Y32         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  mc/mc/left_reg/Q
                         net (fo=11, routed)          1.090     2.698    vga/VGA_CONTROL/mouseLeft
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.045     2.743 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_5/O
                         net (fo=6, routed)           0.336     3.078    vga/VGA_CONTROL/VGA_GREEN_reg[2]
    SLICE_X33Y43         LUT6 (Prop_lut6_I0_O)        0.045     3.123 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_2/O
                         net (fo=1, routed)           0.226     3.349    mode_s/VGA_Green_grid[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.045     3.394 r  mode_s/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     3.394    vga/waveform_reg[5]_0
    SLICE_X40Y43         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.833     1.960    vga/CLK_VGA
    SLICE_X40Y43         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.170     1.886    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.092     1.978    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           3.394    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.449ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.299ns (15.080%)  route 1.684ns (84.920%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.560     1.443    mc/mc/CLK
    SLICE_X12Y32         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  mc/mc/left_reg/Q
                         net (fo=11, routed)          1.090     2.698    vga/VGA_CONTROL/mouseLeft
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.045     2.743 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_5/O
                         net (fo=6, routed)           0.341     3.083    dbg/nyan/left_reg
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.045     3.128 r  dbg/nyan/VGA_BLUE[1]_i_2/O
                         net (fo=1, routed)           0.252     3.381    mode_s/VGA_Blue_grid[1]
    SLICE_X39Y44         LUT6 (Prop_lut6_I2_O)        0.045     3.426 r  mode_s/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     3.426    vga/waveform_reg[5]
    SLICE_X39Y44         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.832     1.959    vga/CLK_VGA
    SLICE_X39Y44         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.170     1.885    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.092     1.977    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.467ns  (arrival time - required time)
  Source:                 dbg/nc/nyan_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.519ns (26.378%)  route 1.449ns (73.622%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.592     1.475    dbg/nc/CLK
    SLICE_X6Y41          FDRE                                         r  dbg/nc/nyan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  dbg/nc/nyan_reg/Q
                         net (fo=23, routed)          0.229     1.868    dbg/nc/DI[0]
    SLICE_X6Y42          LUT2 (Prop_lut2_I0_O)        0.045     1.913 r  dbg/nc/VGA_RED[3]_i_287/O
                         net (fo=1, routed)           0.000     1.913    vga/VGA_CONTROL/nyan_reg_4[0]
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.983 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_107/O[0]
                         net (fo=30, routed)          0.291     2.274    vga/dbg/nyan/thisY1_out[0]
    SLICE_X6Y41          LUT5 (Prop_lut5_I3_O)        0.105     2.379 r  vga/VGA_RED[3]_i_37/O
                         net (fo=10, routed)          0.331     2.710    dbg/nyan/nyan_reg_0
    SLICE_X11Y42         LUT4 (Prop_lut4_I2_O)        0.045     2.755 f  dbg/nyan/VGA_GREEN[3]_i_8/O
                         net (fo=3, routed)           0.515     3.270    dbg/nyan/VGA_GREEN_reg[3]_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.045     3.315 r  dbg/nyan/VGA_GREEN[3]_i_2/O
                         net (fo=1, routed)           0.082     3.398    mode_s/VGA_Green_grid[3]
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.045     3.443 r  mode_s/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000     3.443    vga/waveform_reg[7]_0
    SLICE_X35Y43         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.831     1.958    vga/CLK_VGA
    SLICE_X35Y43         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.170     1.884    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.092     1.976    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           3.443    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.509ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.299ns (14.632%)  route 1.744ns (85.368%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.560     1.443    mc/mc/CLK
    SLICE_X12Y32         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  mc/mc/left_reg/Q
                         net (fo=11, routed)          1.090     2.698    vga/VGA_CONTROL/mouseLeft
    SLICE_X32Y43         LUT3 (Prop_lut3_I2_O)        0.045     2.743 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_5/O
                         net (fo=6, routed)           0.440     3.183    dbg/nyan/left_reg
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.045     3.228 r  dbg/nyan/VGA_BLUE[2]_i_2/O
                         net (fo=1, routed)           0.214     3.442    mode_s/VGA_Blue_grid[2]
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.045     3.487 r  mode_s/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     3.487    vga/waveform_reg[6]
    SLICE_X40Y44         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.833     1.960    vga/CLK_VGA
    SLICE_X40Y44         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.170     1.886    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.092     1.978    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           3.487    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.654ns  (arrival time - required time)
  Source:                 dbg/nc/nyan_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.620ns (28.750%)  route 1.537ns (71.250%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.592     1.475    dbg/nc/CLK
    SLICE_X6Y41          FDRE                                         r  dbg/nc/nyan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.164     1.639 f  dbg/nc/nyan_reg/Q
                         net (fo=23, routed)          0.199     1.838    dbg/nc/DI[0]
    SLICE_X4Y42          LUT1 (Prop_lut1_I0_O)        0.049     1.887 r  dbg/nc/p_1_out__20_carry_i_2/O
                         net (fo=1, routed)           0.000     1.887    dbg/nyan/v_cntr_reg_reg[6]_1[0]
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.006 r  dbg/nyan/p_1_out__20_carry/CO[3]
                         net (fo=1, routed)           0.000     2.006    dbg/nyan/p_1_out__20_carry_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.045 r  dbg/nyan/p_1_out__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.045    dbg/nyan/p_1_out__20_carry__0_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.090 r  dbg/nyan/p_1_out__20_carry__1/CO[1]
                         net (fo=1, routed)           0.303     2.393    dbg/nyan/p_1_out__20_carry__1_n_2
    SLICE_X10Y43         LUT5 (Prop_lut5_I3_O)        0.114     2.507 f  dbg/nyan/VGA_RED[3]_i_39/O
                         net (fo=13, routed)          0.670     3.177    dbg/nyan/VGA_RED_reg[3]_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I4_O)        0.045     3.222 f  dbg/nyan/VGA_RED[3]_i_9/O
                         net (fo=12, routed)          0.365     3.587    dbg/nyan/overlay
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.045     3.632 r  dbg/nyan/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000     3.632    vga/waveMode_reg[1]
    SLICE_X40Y43         FDRE                                         r  vga/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.833     1.960    vga/CLK_VGA
    SLICE_X40Y43         FDRE                                         r  vga/VGA_RED_reg[3]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.170     1.886    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.092     1.978    vga/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           3.632    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.665ns  (arrival time - required time)
  Source:                 dbg/nc/nyan_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.620ns (28.607%)  route 1.547ns (71.393%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.592     1.475    dbg/nc/CLK
    SLICE_X6Y41          FDRE                                         r  dbg/nc/nyan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.164     1.639 f  dbg/nc/nyan_reg/Q
                         net (fo=23, routed)          0.199     1.838    dbg/nc/DI[0]
    SLICE_X4Y42          LUT1 (Prop_lut1_I0_O)        0.049     1.887 r  dbg/nc/p_1_out__20_carry_i_2/O
                         net (fo=1, routed)           0.000     1.887    dbg/nyan/v_cntr_reg_reg[6]_1[0]
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.006 r  dbg/nyan/p_1_out__20_carry/CO[3]
                         net (fo=1, routed)           0.000     2.006    dbg/nyan/p_1_out__20_carry_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.045 r  dbg/nyan/p_1_out__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.045    dbg/nyan/p_1_out__20_carry__0_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.090 r  dbg/nyan/p_1_out__20_carry__1/CO[1]
                         net (fo=1, routed)           0.303     2.393    dbg/nyan/p_1_out__20_carry__1_n_2
    SLICE_X10Y43         LUT5 (Prop_lut5_I3_O)        0.114     2.507 f  dbg/nyan/VGA_RED[3]_i_39/O
                         net (fo=13, routed)          0.670     3.177    dbg/nyan/VGA_RED_reg[3]_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I4_O)        0.045     3.222 f  dbg/nyan/VGA_RED[3]_i_9/O
                         net (fo=12, routed)          0.375     3.597    mode_s/overlay
    SLICE_X36Y43         LUT6 (Prop_lut6_I5_O)        0.045     3.642 r  mode_s/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     3.642    vga/waveform_reg[10]_0
    SLICE_X36Y43         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.832     1.959    vga/CLK_VGA
    SLICE_X36Y43         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.170     1.885    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.092     1.977    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.688ns  (arrival time - required time)
  Source:                 dbg/nc/nyan_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.620ns (28.306%)  route 1.570ns (71.694%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.592     1.475    dbg/nc/CLK
    SLICE_X6Y41          FDRE                                         r  dbg/nc/nyan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.164     1.639 f  dbg/nc/nyan_reg/Q
                         net (fo=23, routed)          0.199     1.838    dbg/nc/DI[0]
    SLICE_X4Y42          LUT1 (Prop_lut1_I0_O)        0.049     1.887 r  dbg/nc/p_1_out__20_carry_i_2/O
                         net (fo=1, routed)           0.000     1.887    dbg/nyan/v_cntr_reg_reg[6]_1[0]
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.006 r  dbg/nyan/p_1_out__20_carry/CO[3]
                         net (fo=1, routed)           0.000     2.006    dbg/nyan/p_1_out__20_carry_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.045 r  dbg/nyan/p_1_out__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.045    dbg/nyan/p_1_out__20_carry__0_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.090 r  dbg/nyan/p_1_out__20_carry__1/CO[1]
                         net (fo=1, routed)           0.303     2.393    dbg/nyan/p_1_out__20_carry__1_n_2
    SLICE_X10Y43         LUT5 (Prop_lut5_I3_O)        0.114     2.507 f  dbg/nyan/VGA_RED[3]_i_39/O
                         net (fo=13, routed)          0.670     3.177    dbg/nyan/VGA_RED_reg[3]_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I4_O)        0.045     3.222 f  dbg/nyan/VGA_RED[3]_i_9/O
                         net (fo=12, routed)          0.398     3.620    mode_s/overlay
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.045     3.665 r  mode_s/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     3.665    vga/waveform_reg[7]
    SLICE_X37Y44         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.817     1.944    vga/VGA_CLK_108M/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=175, routed)         0.832     1.959    vga/CLK_VGA
    SLICE_X37Y44         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.170     1.885    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.092     1.977    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           3.665    
  -------------------------------------------------------------------
                         slack                                  1.688    





