<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: SIFixSGPRCopies.cpp File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('SIFixSGPRCopies_8cpp.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">SIFixSGPRCopies.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Target_2TargetMachine_8h_source.html">llvm/Target/TargetMachine.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for SIFixSGPRCopies.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="SIFixSGPRCopies_8cpp__incl.png" border="0" usemap="#SIFixSGPRCopies_8cpp" alt=""/></div>
<map name="SIFixSGPRCopies_8cpp" id="SIFixSGPRCopies_8cpp">
<area shape="rect" id="node2" href="AMDGPU_8h.html" title="AMDGPU.h" alt="" coords="601,251,690,278"/>
<area shape="rect" id="node14" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="552,341,739,367"/>
<area shape="rect" id="node20" href="SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo. " alt="" coords="1487,80,1579,107"/>
<area shape="rect" id="node42" href="MachineFunctionPass_8h.html" title="llvm/CodeGen/MachineFunction\lPass.h" alt="" coords="318,155,525,196"/>
<area shape="rect" id="node43" href="MachineInstrBuilder_8h.html" title="llvm/CodeGen/MachineInstr\lBuilder.h" alt="" coords="1956,244,2137,285"/>
<area shape="rect" id="node45" href="MachineRegisterInfo_8h.html" title="llvm/CodeGen/MachineRegister\lInfo.h" alt="" coords="1048,244,1251,285"/>
<area shape="rect" id="node48" href="Debug_8h.html" title="llvm/Support/Debug.h" alt="" coords="1179,80,1325,107"/>
<area shape="rect" id="node49" href="raw__ostream_8h.html" title="llvm/Support/raw_ostream.h" alt="" coords="1197,341,1379,367"/>
<area shape="rect" id="node3" href="TargetRegistry_8h.html" title="llvm/Support/TargetRegistry.h" alt="" coords="133,341,323,367"/>
<area shape="rect" id="node4" href="Triple_8h.html" title="llvm/ADT/Triple.h" alt="" coords="26,430,147,457"/>
<area shape="rect" id="node5" href="CodeGen_8h.html" title="llvm/Support/CodeGen.h" alt="" coords="708,430,871,457"/>
<area shape="rect" id="node12" href="include_2llvm-c_2Disassembler_8h.html" title="llvm&#45;c/Disassembler.h" alt="" coords="335,430,481,457"/>
<area shape="rect" id="node6" href="ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="1845,512,2030,539"/>
<area shape="rect" id="node7" href="StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="1413,587,1555,613"/>
<area shape="rect" id="node11" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="2106,587,2265,613"/>
<area shape="rect" id="node15" href="Pass_8h.html" title="llvm/Pass.h" alt="" coords="223,430,310,457"/>
<area shape="rect" id="node19" href="TargetOptions_8h.html" title="llvm/Target/TargetOptions.h" alt="" coords="481,587,663,613"/>
<area shape="rect" id="node16" href="PassSupport_8h.html" title="llvm/PassSupport.h" alt="" coords="274,512,406,539"/>
<area shape="rect" id="node18" href="PassAnalysisSupport_8h.html" title="llvm/PassAnalysisSupport.h" alt="" coords="481,512,660,539"/>
<area shape="rect" id="node21" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="1465,162,1601,189"/>
<area shape="rect" id="node41" href="SIRegisterInfo_8h.html" title="Interface definition for SIRegisterInfo. " alt="" coords="1649,162,1764,189"/>
<area shape="rect" id="node22" href="AMDGPURegisterInfo_8h.html" title="TargetRegisterInfo interface that is implemented by all hw codegen targets. " alt="" coords="1605,251,1763,278"/>
<area shape="rect" id="node32" href="TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="2461,251,2645,278"/>
<area shape="rect" id="node23" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="2433,430,2575,457"/>
<area shape="rect" id="node27" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="1593,333,1767,375"/>
<area shape="rect" id="node24" href="MathExtras_8h.html" title="llvm/Support/MathExtras.h" alt="" coords="2607,512,2779,539"/>
<area shape="rect" id="node28" href="ArrayRef_8h.html" title="llvm/ADT/ArrayRef.h" alt="" coords="1047,512,1185,539"/>
<area shape="rect" id="node29" href="MachineBasicBlock_8h.html" title="llvm/CodeGen/MachineBasic\lBlock.h" alt="" coords="1721,423,1909,464"/>
<area shape="rect" id="node31" href="ValueTypes_8h.html" title="llvm/CodeGen/ValueTypes.h" alt="" coords="2123,430,2306,457"/>
<area shape="rect" id="node33" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="2561,341,2777,367"/>
<area shape="rect" id="node34" href="ilist_8h.html" title="llvm/ADT/ilist.h" alt="" coords="3013,512,3121,539"/>
<area shape="rect" id="node35" href="Allocator_8h.html" title="llvm/Support/Allocator.h" alt="" coords="2811,430,2970,457"/>
<area shape="rect" id="node36" href="ArrayRecycler_8h.html" title="llvm/Support/ArrayRecycler.h" alt="" coords="2599,430,2787,457"/>
<area shape="rect" id="node37" href="DebugLoc_8h.html" title="llvm/Support/DebugLoc.h" alt="" coords="1933,430,2099,457"/>
<area shape="rect" id="node38" href="Recycler_8h.html" title="llvm/Support/Recycler.h" alt="" coords="2994,430,3153,457"/>
<area shape="rect" id="node44" href="MachineInstrBundle_8h.html" title="llvm/CodeGen/MachineInstr\lBundle.h" alt="" coords="1792,333,1973,375"/>
<area shape="rect" id="node46" href="IndexedMap_8h.html" title="llvm/ADT/IndexedMap.h" alt="" coords="1014,341,1173,367"/>
<area shape="rect" id="node47" href="STLExtras_8h.html" title="llvm/ADT/STLExtras.h" alt="" coords="1446,430,1594,457"/>
<area shape="rect" id="node50" href="FileSystem_8h.html" title="llvm/Support/FileSystem.h" alt="" coords="1250,430,1422,457"/>
</map>
</div>
</div>
<p><a href="SIFixSGPRCopies_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIFixSGPRCopies_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;sgpr-<a class="el" href="Target_2README_8txt.html#abc50017d721e84846818477f799196da">copies</a>&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a26f2635500977480a9c87fdd15e60853"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIFixSGPRCopies_8cpp.html#a26f2635500977480a9c87fdd15e60853">hasVGPROperands</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, const <a class="el" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *TRI)</td></tr>
<tr class="separator:a26f2635500977480a9c87fdd15e60853"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate these illegal copies in situations like this:</p>
<p>Register Class &lt;vsrc&gt; is the union of &lt;vgpr&gt; and &lt;sgpr&gt;</p>
<p>BB0: vreg0 &lt;sgpr&gt; = SCALAR_INST vreg1 &lt;vsrc&gt; = COPY vreg0 &lt;sgpr&gt; ... BRANCH cond BB1, BB2 BB1: vreg2 &lt;vgpr&gt; = VECTOR_INST vreg3 &lt;vsrc&gt; = COPY vreg2 &lt;vgpr&gt; BB2: vreg4 &lt;vsrc&gt; = PHI vreg1 &lt;vsrc&gt;, &lt;BB#0&gt;, vreg3 &lt;vrsc&gt;, &lt;BB#1&gt; vreg5 &lt;vgpr&gt; = VECTOR_INST vreg4 &lt;vsrc&gt;</p>
<p>The coalescer will begin at BB0 and eliminate its copy, then the resulting code will look like this:</p>
<p>BB0: vreg0 &lt;sgpr&gt; = SCALAR_INST ... BRANCH cond BB1, BB2 BB1: vreg2 &lt;vgpr&gt; = VECTOR_INST vreg3 &lt;vsrc&gt; = COPY vreg2 &lt;vgpr&gt; BB2: vreg4 &lt;sgpr&gt; = PHI vreg0 &lt;sgpr&gt;, &lt;BB#0&gt;, vreg3 &lt;vsrc&gt;, &lt;BB#1&gt; vreg5 &lt;vgpr&gt; = VECTOR_INST vreg4 &lt;sgpr&gt;</p>
<p>Now that the result of the PHI instruction is an SGPR, the register allocator is now forced to constrain the register class of vreg3 to &lt;sgpr&gt; so we end up with final code like this:</p>
<p>BB0: vreg0 &lt;sgpr&gt; = SCALAR_INST ... BRANCH cond BB1, BB2 BB1: vreg2 &lt;vgpr&gt; = VECTOR_INST vreg3 &lt;sgpr&gt; = COPY vreg2 &lt;vgpr&gt; BB2: vreg4 &lt;sgpr&gt; = PHI vreg0 &lt;sgpr&gt;, &lt;BB#0&gt;, vreg3 &lt;sgpr&gt;, &lt;BB#1&gt; vreg5 &lt;vgpr&gt; = VECTOR_INST vreg4 &lt;sgpr&gt;</p>
<p>Now this code contains an illegal copy from a VGPR to an SGPR.</p>
<p>In order to avoid this problem, this pass searches for PHI instructions which define a &lt;vsrc&gt; register and constrains its definition class to &lt;vgpr&gt; if the user of the PHI's definition register is a vector instruction. If the PHI's definition class is constrained to &lt;vgpr&gt; then the coalescer will be unable to perform the COPY removal from the above example which ultimately led to the creation of an illegal COPY. </p>

<p>Definition in file <a class="el" href="SIFixSGPRCopies_8cpp_source.html">SIFixSGPRCopies.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;sgpr-<a class="el" href="Target_2README_8txt.html#abc50017d721e84846818477f799196da">copies</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00068">68</a> of file <a class="el" href="SIFixSGPRCopies_8cpp_source.html">SIFixSGPRCopies.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a26f2635500977480a9c87fdd15e60853"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool hasVGPROperands </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00116">116</a> of file <a class="el" href="SIFixSGPRCopies_8cpp_source.html">SIFixSGPRCopies.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00236">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineFunction_8h_source.html#l00315">llvm::MachineFunction::begin()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00052">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="Debug_8cpp_source.html#l00101">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00097">DEBUG</a>, <a class="el" href="TGLexer_8h_source.html#l00046">llvm::tgtok::Def</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00238">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineFunction_8h_source.html#l00317">llvm::MachineFunction::end()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::getInstrInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00265">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00393">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00062">llvm::SIRegisterInfo::getPhysRegClass()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00342">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00167">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00140">llvm::TargetMachine::getRegisterInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00119">llvm::SIRegisterInfo::getSubRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00163">llvm::MachineFunction::getTarget()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00308">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00090">llvm::SIRegisterInfo::hasVGPRs()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineOperand_8h_source.html#l00224">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00083">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00554">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="MCModuleYAML_8cpp_source.html#l00056">MRI</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00026">llvm::TargetOpcode::PHI</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01410">llvm::MachineInstr::print()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00082">llvm::TargetOpcode::REG_SEQUENCE</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00257">llvm::MachineRegisterInfo::use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00260">llvm::MachineRegisterInfo::use_end()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:03:36 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
