strict digraph "" {
	node [label="\N"];
	"390:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f90abd2bdd0>",
		fillcolor=cadetblue,
		label="390:BS
data_hi = data_b;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f90abd2bdd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_382:AL"	 [def_var="['data_hi', 'data_lo']",
		label="Leaf_382:AL"];
	"390:BS" -> "Leaf_382:AL"	 [cond="[]",
		lineno=None];
	"396:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f90abd8c090>",
		fillcolor=springgreen,
		label="396:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"397:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f90abd8c150>",
		fillcolor=cadetblue,
		label="397:BS
data_hi = data_a;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f90abd8c150>]",
		style=filled,
		typ=BlockingSubstitution];
	"396:IF" -> "397:BS"	 [cond="['HI_MUX']",
		label="(HI_MUX == 1)",
		lineno=396];
	"382:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f90abd8c350>",
		clk_sens=False,
		fillcolor=gold,
		label="382:AL",
		sens="['data_b', 'data_a']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['data_b', 'data_a', 'sel0', 'LOW_MUX', 'HI_MUX']"];
	"383:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f90abd8c410>",
		fillcolor=turquoise,
		label="383:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"382:AL" -> "383:BL"	 [cond="[]",
		lineno=None];
	"385:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f90abd8c510>",
		fillcolor=lightcyan,
		label="385:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"386:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f90abd8c590>",
		fillcolor=turquoise,
		label="386:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"385:CA" -> "386:BL"	 [cond="[]",
		lineno=None];
	"394:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f90abd8c990>",
		fillcolor=springgreen,
		label="394:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"395:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f90abd8c9d0>",
		fillcolor=cadetblue,
		label="395:BS
data_lo = data_b;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f90abd8c9d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"394:IF" -> "395:BS"	 [cond="['LOW_MUX']",
		label="(LOW_MUX == 1)",
		lineno=394];
	"397:BS" -> "Leaf_382:AL"	 [cond="[]",
		lineno=None];
	"393:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f90abd8c950>",
		fillcolor=turquoise,
		label="393:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"393:BL" -> "396:IF"	 [cond="[]",
		lineno=None];
	"393:BL" -> "394:IF"	 [cond="[]",
		lineno=None];
	"387:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f90abd8c5d0>",
		fillcolor=springgreen,
		label="387:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"386:BL" -> "387:IF"	 [cond="[]",
		lineno=None];
	"389:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f90abd8c810>",
		fillcolor=springgreen,
		label="389:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"386:BL" -> "389:IF"	 [cond="[]",
		lineno=None];
	"384:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f90abd8c450>",
		fillcolor=linen,
		label="384:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"384:CS" -> "385:CA"	 [cond="['sel0']",
		label=sel0,
		lineno=384];
	"399:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f90abd8cc10>",
		fillcolor=lightcyan,
		label="399:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"384:CS" -> "399:CA"	 [cond="['sel0']",
		label=sel0,
		lineno=384];
	"392:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f908b2e7cd0>",
		fillcolor=lightcyan,
		label="392:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"384:CS" -> "392:CA"	 [cond="['sel0']",
		label=sel0,
		lineno=384];
	"388:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f90abd8c610>",
		fillcolor=cadetblue,
		label="388:BS
data_lo = data_a;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f90abd8c610>]",
		style=filled,
		typ=BlockingSubstitution];
	"387:IF" -> "388:BS"	 [cond="['LOW_MUX']",
		label="(LOW_MUX == 1)",
		lineno=387];
	"395:BS" -> "Leaf_382:AL"	 [cond="[]",
		lineno=None];
	"383:BL" -> "384:CS"	 [cond="[]",
		lineno=None];
	"400:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f90abd8cc50>",
		fillcolor=turquoise,
		label="400:BL
data_lo = { DATA_WIDTH{ 1'b0 } };
data_hi = { DATA_WIDTH{ 1'b0 } };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f90abd8cc90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f90abd8ce90>]",
		style=filled,
		typ=Block];
	"399:CA" -> "400:BL"	 [cond="[]",
		lineno=None];
	"400:BL" -> "Leaf_382:AL"	 [cond="[]",
		lineno=None];
	"388:BS" -> "Leaf_382:AL"	 [cond="[]",
		lineno=None];
	"392:CA" -> "393:BL"	 [cond="[]",
		lineno=None];
	"389:IF" -> "390:BS"	 [cond="['HI_MUX']",
		label="(HI_MUX == 1)",
		lineno=389];
}
