Analysis & Synthesis report for stream_rescale
Sat Jul  8 15:25:47 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |stream_rescale
 13. Parameter Settings for User Entity Instance: clockDecrease:clockDecrease_inst|clockDecrease_0002:clockdecrease_inst|altera_pll:altera_pll_i
 14. Parameter Settings for User Entity Instance: FIFO:fifo_inst
 15. Parameter Settings for User Entity Instance: priority_parser:priority_parser_inst
 16. Port Connectivity Checks: "clockDecrease:clockDecrease_inst"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jul  8 15:25:47 2023          ;
; Quartus Prime Version           ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                   ; stream_rescale                                 ;
; Top-level Entity Name           ; stream_rescale                                 ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 225                                            ;
; Total pins                      ; 63                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F17C6        ;                    ;
; Top-level entity name                                                           ; stream_rescale     ; stream_rescale     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                    ; Library       ;
+------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------------+
; TOP.sv                                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/TOP.sv                             ;               ;
; stream_rescale_tb.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/stream_rescale_tb.sv               ;               ;
; clockDecrease.v                          ; yes             ; User Wizard-Generated File   ; C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/clockDecrease.v                    ; clockDecrease ;
; clockDecrease/clockDecrease_0002.v       ; yes             ; User Verilog HDL File        ; C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/clockDecrease/clockDecrease_0002.v ; clockDecrease ;
; d:/quartus/priority_parser_testvector.tv ; yes             ; Auto-Found Unspecified File  ; d:/quartus/priority_parser_testvector.tv                                                        ;               ;
; d:/quartus/fifo_testvector.tv            ; yes             ; Auto-Found Unspecified File  ; d:/quartus/fifo_testvector.tv                                                                   ;               ;
; d:/quartus/stream_rescale_testvector.tv  ; yes             ; Auto-Found Unspecified File  ; d:/quartus/stream_rescale_testvector.tv                                                         ;               ;
; altera_pll.v                             ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altera_pll.v                                         ;               ;
+------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1690                                                                                                          ;
;                                             ;                                                                                                               ;
; Combinational ALUT usage for logic          ; 2201                                                                                                          ;
;     -- 7 input functions                    ; 65                                                                                                            ;
;     -- 6 input functions                    ; 1111                                                                                                          ;
;     -- 5 input functions                    ; 334                                                                                                           ;
;     -- 4 input functions                    ; 123                                                                                                           ;
;     -- <=3 input functions                  ; 568                                                                                                           ;
;                                             ;                                                                                                               ;
; Dedicated logic registers                   ; 225                                                                                                           ;
;                                             ;                                                                                                               ;
; I/O pins                                    ; 63                                                                                                            ;
;                                             ;                                                                                                               ;
; Total DSP Blocks                            ; 0                                                                                                             ;
;                                             ;                                                                                                               ;
; Total PLLs                                  ; 1                                                                                                             ;
;     -- PLLs                                 ; 1                                                                                                             ;
;                                             ;                                                                                                               ;
; Maximum fan-out node                        ; clockDecrease:clockDecrease_inst|clockDecrease_0002:clockdecrease_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 226                                                                                                           ;
; Total fan-out                               ; 11802                                                                                                         ;
; Average fan-out                             ; 4.62                                                                                                          ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                          ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------------+---------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Entity Name        ; Library Name  ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------------+---------------+
; |stream_rescale                               ; 2201 (0)            ; 225 (22)                  ; 0                 ; 0          ; 63   ; 0            ; |stream_rescale                                                                                                ; stream_rescale     ; work          ;
;    |FIFO:fifo_inst|                           ; 2176 (2176)         ; 203 (203)                 ; 0                 ; 0          ; 0    ; 0            ; |stream_rescale|FIFO:fifo_inst                                                                                 ; FIFO               ; work          ;
;    |clockDecrease:clockDecrease_inst|         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stream_rescale|clockDecrease:clockDecrease_inst                                                               ; clockDecrease      ; clockDecrease ;
;       |clockDecrease_0002:clockdecrease_inst| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stream_rescale|clockDecrease:clockDecrease_inst|clockDecrease_0002:clockdecrease_inst                         ; clockDecrease_0002 ; clockDecrease ;
;          |altera_pll:altera_pll_i|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stream_rescale|clockDecrease:clockDecrease_inst|clockDecrease_0002:clockdecrease_inst|altera_pll:altera_pll_i ; altera_pll         ; work          ;
;    |priority_parser:priority_parser_inst|     ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stream_rescale|priority_parser:priority_parser_inst                                                           ; priority_parser    ; work          ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+--------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------+
; Altera ; altera_pll   ; 22.1    ; N/A          ; N/A          ; |stream_rescale|clockDecrease:clockDecrease_inst ; clockDecrease.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 225   ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 225   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 203   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; FIFO:fifo_inst|m_empty_o               ; 1       ;
; FIFO:fifo_inst|carry_wr_ptr[3]         ; 34      ;
; FIFO:fifo_inst|carry_wr_ptr[4]         ; 29      ;
; FIFO:fifo_inst|carry_wr_ptr[1]         ; 31      ;
; FIFO:fifo_inst|carry_wr_ptr[0]         ; 26      ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |stream_rescale|FIFO:fifo_inst|wr_ptr[5]                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |stream_rescale|FIFO:fifo_inst|rd_ptr[3]                   ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[27][3]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[26][3]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[25][2]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[24][0]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[23][0]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[22][1]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[21][2]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[20][0]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[19][3]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[18][0]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[17][3]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[16][1]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[15][2]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[14][2]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[13][2]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[12][2]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[11][1]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[10][3]     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[9][2]      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[8][0]      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[7][0]      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[6][3]      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[5][3]      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[4][3]      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[3][3]      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[2][1]      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[1][1]      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer[0][0]      ;
; 43:1               ; 4 bits    ; 112 LEs       ; 104 LEs              ; 8 LEs                  ; Yes        ; |stream_rescale|FIFO:fifo_inst|m_data_o[4][0]              ;
; 73:1               ; 4 bits    ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |stream_rescale|FIFO:fifo_inst|m_data_o[0][0]              ;
; 57:1               ; 4 bits    ; 152 LEs       ; 128 LEs              ; 24 LEs                 ; Yes        ; |stream_rescale|FIFO:fifo_inst|m_data_o[2][3]              ;
; 57:1               ; 4 bits    ; 152 LEs       ; 128 LEs              ; 24 LEs                 ; Yes        ; |stream_rescale|FIFO:fifo_inst|m_data_o[6][0]              ;
; 97:1               ; 4 bits    ; 256 LEs       ; 76 LEs               ; 180 LEs                ; Yes        ; |stream_rescale|FIFO:fifo_inst|m_data_o[1][1]              ;
; 97:1               ; 4 bits    ; 256 LEs       ; 76 LEs               ; 180 LEs                ; Yes        ; |stream_rescale|FIFO:fifo_inst|m_data_o[3][2]              ;
; 97:1               ; 4 bits    ; 256 LEs       ; 76 LEs               ; 180 LEs                ; Yes        ; |stream_rescale|FIFO:fifo_inst|m_data_o[5][0]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|Mux112                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|Mux106                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|Mux105                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|Mux108                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|Mux107                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|Mux69                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|Mux68                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|Mux71                       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|Mux71                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|Mux110                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|Mux109                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|Mux114                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|Mux113                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|Mux116                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |stream_rescale|priority_parser:priority_parser_inst|Mux2  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |stream_rescale|priority_parser:priority_parser_inst|Mux4  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |stream_rescale|priority_parser:priority_parser_inst|Mux8  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |stream_rescale|priority_parser:priority_parser_inst|Mux15 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|Mux68                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|Mux71                       ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer            ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer            ;
; 33:1               ; 4 bits    ; 88 LEs        ; 80 LEs               ; 8 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer            ;
; 33:1               ; 4 bits    ; 88 LEs        ; 80 LEs               ; 8 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|data_fifo_buffer            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |stream_rescale|FIFO:fifo_inst|last_flag_rd                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |stream_rescale ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; T_DATA_WIDTH   ; 4     ; Signed Integer                                        ;
; S_KEEP_WIDTH   ; 4     ; Signed Integer                                        ;
; M_KEEP_WIDTH   ; 7     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockDecrease:clockDecrease_inst|clockDecrease_0002:clockdecrease_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                        ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                                                                      ;
; fractional_vco_multiplier            ; false                  ; String                                                                      ;
; pll_type                             ; General                ; String                                                                      ;
; pll_subtype                          ; General                ; String                                                                      ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                              ;
; operation_mode                       ; direct                 ; String                                                                      ;
; deserialization_factor               ; 4                      ; Signed Integer                                                              ;
; data_rate                            ; 0                      ; Signed Integer                                                              ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                              ;
; output_clock_frequency0              ; 40.000000 MHz          ; String                                                                      ;
; phase_shift0                         ; 0 ps                   ; String                                                                      ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                      ;
; phase_shift1                         ; 0 ps                   ; String                                                                      ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                      ;
; phase_shift2                         ; 0 ps                   ; String                                                                      ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                      ;
; phase_shift3                         ; 0 ps                   ; String                                                                      ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                      ;
; phase_shift4                         ; 0 ps                   ; String                                                                      ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                      ;
; phase_shift5                         ; 0 ps                   ; String                                                                      ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                      ;
; phase_shift6                         ; 0 ps                   ; String                                                                      ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                      ;
; phase_shift7                         ; 0 ps                   ; String                                                                      ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                      ;
; phase_shift8                         ; 0 ps                   ; String                                                                      ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                      ;
; phase_shift9                         ; 0 ps                   ; String                                                                      ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                      ;
; phase_shift10                        ; 0 ps                   ; String                                                                      ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                      ;
; phase_shift11                        ; 0 ps                   ; String                                                                      ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                      ;
; phase_shift12                        ; 0 ps                   ; String                                                                      ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                      ;
; phase_shift13                        ; 0 ps                   ; String                                                                      ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                      ;
; phase_shift14                        ; 0 ps                   ; String                                                                      ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                      ;
; phase_shift15                        ; 0 ps                   ; String                                                                      ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                      ;
; phase_shift16                        ; 0 ps                   ; String                                                                      ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                      ;
; phase_shift17                        ; 0 ps                   ; String                                                                      ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                              ;
; clock_name_0                         ;                        ; String                                                                      ;
; clock_name_1                         ;                        ; String                                                                      ;
; clock_name_2                         ;                        ; String                                                                      ;
; clock_name_3                         ;                        ; String                                                                      ;
; clock_name_4                         ;                        ; String                                                                      ;
; clock_name_5                         ;                        ; String                                                                      ;
; clock_name_6                         ;                        ; String                                                                      ;
; clock_name_7                         ;                        ; String                                                                      ;
; clock_name_8                         ;                        ; String                                                                      ;
; clock_name_global_0                  ; false                  ; String                                                                      ;
; clock_name_global_1                  ; false                  ; String                                                                      ;
; clock_name_global_2                  ; false                  ; String                                                                      ;
; clock_name_global_3                  ; false                  ; String                                                                      ;
; clock_name_global_4                  ; false                  ; String                                                                      ;
; clock_name_global_5                  ; false                  ; String                                                                      ;
; clock_name_global_6                  ; false                  ; String                                                                      ;
; clock_name_global_7                  ; false                  ; String                                                                      ;
; clock_name_global_8                  ; false                  ; String                                                                      ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                              ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                              ;
; m_cnt_bypass_en                      ; false                  ; String                                                                      ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                      ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                              ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                              ;
; n_cnt_bypass_en                      ; false                  ; String                                                                      ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                      ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                      ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                      ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                      ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                      ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                      ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                      ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                      ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                      ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                      ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                      ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                      ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                      ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                      ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                      ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                      ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                      ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                      ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                      ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                      ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                      ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                      ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                      ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                      ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                      ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                      ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                      ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                      ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                      ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                      ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                      ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                      ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                      ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                      ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                      ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                      ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                      ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                              ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                              ;
; pll_slf_rst                          ; false                  ; String                                                                      ;
; pll_bw_sel                           ; low                    ; String                                                                      ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                      ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                              ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                              ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                              ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                              ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                      ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                      ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                      ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                      ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                              ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                      ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                      ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                      ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                      ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                      ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                      ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                              ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                      ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                      ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:fifo_inst ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; T_DATA_WIDTH   ; 4     ; Signed Integer                     ;
; S_KEEP_WIDTH   ; 4     ; Signed Integer                     ;
; M_KEEP_WIDTH   ; 7     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: priority_parser:priority_parser_inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; T_DATA_WIDTH   ; 4     ; Signed Integer                                           ;
; S_KEEP_WIDTH   ; 4     ; Signed Integer                                           ;
; M_KEEP_WIDTH   ; 7     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clockDecrease:clockDecrease_inst"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 225                         ;
;     CLR               ; 22                          ;
;     ENA CLR           ; 187                         ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA CLR SLD       ; 8                           ;
; arriav_lcell_comb     ; 2202                        ;
;     arith             ; 184                         ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 97                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 20                          ;
;         5 data inputs ; 23                          ;
;     extend            ; 65                          ;
;         7 data inputs ; 65                          ;
;     normal            ; 1894                        ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 71                          ;
;         3 data inputs ; 293                         ;
;         4 data inputs ; 102                         ;
;         5 data inputs ; 311                         ;
;         6 data inputs ; 1111                        ;
;     shared            ; 59                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 1                           ;
; boundary_port         ; 63                          ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 13.50                       ;
; Average LUT depth     ; 7.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Sat Jul  8 15:25:23 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off stream_rescale -c stream_rescale
Warning (125092): Tcl Script File test_clk.sip not found
    Info (125063): set_global_assignment -name SIP_FILE test_clk.sip
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file top.sv
    Info (12023): Found entity 1: stream_rescale File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/TOP.sv Line: 27
    Info (12023): Found entity 2: priority_parser File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/TOP.sv Line: 115
    Info (12023): Found entity 3: FIFO File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/TOP.sv Line: 163
Info (12021): Found 1 design units, including 1 entities, in source file stream_rescale_tb.sv
    Info (12023): Found entity 1: resizer_tb File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/stream_rescale_tb.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file clockdecrease.v
    Info (12023): Found entity 1: clockDecrease File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/clockDecrease.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clockdecrease/clockdecrease_0002.v
    Info (12023): Found entity 1: clockDecrease_0002 File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/clockDecrease/clockDecrease_0002.v Line: 2
Info (12127): Elaborating entity "stream_rescale" for the top level hierarchy
Info (12128): Elaborating entity "clockDecrease" for hierarchy "clockDecrease:clockDecrease_inst" File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/TOP.sv Line: 87
Info (12128): Elaborating entity "clockDecrease_0002" for hierarchy "clockDecrease:clockDecrease_inst|clockDecrease_0002:clockdecrease_inst" File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/clockDecrease.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "clockDecrease:clockDecrease_inst|clockDecrease_0002:clockdecrease_inst|altera_pll:altera_pll_i" File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/clockDecrease/clockDecrease_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clockDecrease:clockDecrease_inst|clockDecrease_0002:clockdecrease_inst|altera_pll:altera_pll_i" File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/clockDecrease/clockDecrease_0002.v Line: 85
Info (12133): Instantiated megafunction "clockDecrease:clockDecrease_inst|clockDecrease_0002:clockdecrease_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/clockDecrease/clockDecrease_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:fifo_inst" File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/TOP.sv Line: 101
Warning (10230): Verilog HDL assignment warning at TOP.sv(200): truncated value with size 32 to match size of target (8) File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/TOP.sv Line: 200
Warning (10230): Verilog HDL assignment warning at TOP.sv(254): truncated value with size 32 to match size of target (8) File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/TOP.sv Line: 254
Warning (10230): Verilog HDL assignment warning at TOP.sv(322): truncated value with size 32 to match size of target (8) File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/TOP.sv Line: 322
Warning (10230): Verilog HDL assignment warning at TOP.sv(336): truncated value with size 32 to match size of target (8) File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/TOP.sv Line: 336
Warning (10230): Verilog HDL assignment warning at TOP.sv(351): truncated value with size 32 to match size of target (8) File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/TOP.sv Line: 351
Warning (10230): Verilog HDL assignment warning at TOP.sv(385): truncated value with size 32 to match size of target (7) File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/TOP.sv Line: 385
Info (12128): Elaborating entity "priority_parser" for hierarchy "priority_parser:priority_parser_inst" File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/TOP.sv Line: 109
Warning (10230): Verilog HDL assignment warning at TOP.sv(146): truncated value with size 32 to match size of target (4) File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/TOP.sv Line: 146
Warning (10230): Verilog HDL assignment warning at TOP.sv(157): truncated value with size 32 to match size of target (4) File: C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/stream_rescale/TOP.sv Line: 157
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 7 assignments for entity "TOP.sv" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "Design Compiler FPGA" -entity TOP.sv was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity TOP.sv -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity TOP.sv -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity TOP.sv -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity TOP.sv -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity TOP.sv -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity TOP.sv -section_id eda_design_synthesis was ignored
Warning (20013): Ignored 7 assignments for entity "clockDecrease.qsys" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "Design Compiler FPGA" -entity clockDecrease.qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2305 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 38 output pins
    Info (21061): Implemented 2241 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Sat Jul  8 15:25:47 2023
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:41


