|MIPS_Multiciclo
clk => reg:PC.clk
clk => regbuf:REG_DATA_MEM.clk
clk => reg:RI.clk
clk => breg:Banco_de_Registradores.clk
clk => regbuf:REG_A.clk
clk => regbuf:REG_B.clk
clk => regbuf:SaidaAlu.clk
clk => mips_control:Controladora.clk
clk => mips_mem:Memoria.clk
reset => reg:PC.rst
reset => reg:RI.rst
reset => mips_control:Controladora.rst
instruction[0] <= reg:RI.sr_out[0]
instruction[1] <= reg:RI.sr_out[1]
instruction[2] <= reg:RI.sr_out[2]
instruction[3] <= reg:RI.sr_out[3]
instruction[4] <= reg:RI.sr_out[4]
instruction[5] <= reg:RI.sr_out[5]
instruction[6] <= reg:RI.sr_out[6]
instruction[7] <= reg:RI.sr_out[7]
instruction[8] <= reg:RI.sr_out[8]
instruction[9] <= reg:RI.sr_out[9]
instruction[10] <= reg:RI.sr_out[10]
instruction[11] <= reg:RI.sr_out[11]
instruction[12] <= reg:RI.sr_out[12]
instruction[13] <= reg:RI.sr_out[13]
instruction[14] <= reg:RI.sr_out[14]
instruction[15] <= reg:RI.sr_out[15]
instruction[16] <= reg:RI.sr_out[16]
instruction[17] <= reg:RI.sr_out[17]
instruction[18] <= reg:RI.sr_out[18]
instruction[19] <= reg:RI.sr_out[19]
instruction[20] <= reg:RI.sr_out[20]
instruction[21] <= reg:RI.sr_out[21]
instruction[22] <= reg:RI.sr_out[22]
instruction[23] <= reg:RI.sr_out[23]
instruction[24] <= reg:RI.sr_out[24]
instruction[25] <= reg:RI.sr_out[25]
instruction[26] <= reg:RI.sr_out[26]
instruction[27] <= reg:RI.sr_out[27]
instruction[28] <= reg:RI.sr_out[28]
instruction[29] <= reg:RI.sr_out[29]
instruction[30] <= reg:RI.sr_out[30]
instruction[31] <= reg:RI.sr_out[31]
address[0] <= reg:PC.sr_out[0]
address[1] <= reg:PC.sr_out[1]
address[2] <= reg:PC.sr_out[2]
address[3] <= reg:PC.sr_out[3]
address[4] <= reg:PC.sr_out[4]
address[5] <= reg:PC.sr_out[5]
address[6] <= reg:PC.sr_out[6]
address[7] <= reg:PC.sr_out[7]
address[8] <= reg:PC.sr_out[8]
address[9] <= reg:PC.sr_out[9]
address[10] <= reg:PC.sr_out[10]
address[11] <= reg:PC.sr_out[11]
address[12] <= reg:PC.sr_out[12]
address[13] <= reg:PC.sr_out[13]
address[14] <= reg:PC.sr_out[14]
address[15] <= reg:PC.sr_out[15]
address[16] <= reg:PC.sr_out[16]
address[17] <= reg:PC.sr_out[17]
address[18] <= reg:PC.sr_out[18]
address[19] <= reg:PC.sr_out[19]
address[20] <= reg:PC.sr_out[20]
address[21] <= reg:PC.sr_out[21]
address[22] <= reg:PC.sr_out[22]
address[23] <= reg:PC.sr_out[23]
address[24] <= reg:PC.sr_out[24]
address[25] <= reg:PC.sr_out[25]
address[26] <= reg:PC.sr_out[26]
address[27] <= reg:PC.sr_out[27]
address[28] <= reg:PC.sr_out[28]
address[29] <= reg:PC.sr_out[29]
address[30] <= reg:PC.sr_out[30]
address[31] <= reg:PC.sr_out[31]
saida_alu_teste[0] <= regbuf:SaidaAlu.sr_out[0]
saida_alu_teste[1] <= regbuf:SaidaAlu.sr_out[1]
saida_alu_teste[2] <= regbuf:SaidaAlu.sr_out[2]
saida_alu_teste[3] <= regbuf:SaidaAlu.sr_out[3]
saida_alu_teste[4] <= regbuf:SaidaAlu.sr_out[4]
saida_alu_teste[5] <= regbuf:SaidaAlu.sr_out[5]
saida_alu_teste[6] <= regbuf:SaidaAlu.sr_out[6]
saida_alu_teste[7] <= regbuf:SaidaAlu.sr_out[7]
saida_alu_teste[8] <= regbuf:SaidaAlu.sr_out[8]
saida_alu_teste[9] <= regbuf:SaidaAlu.sr_out[9]
saida_alu_teste[10] <= regbuf:SaidaAlu.sr_out[10]
saida_alu_teste[11] <= regbuf:SaidaAlu.sr_out[11]
saida_alu_teste[12] <= regbuf:SaidaAlu.sr_out[12]
saida_alu_teste[13] <= regbuf:SaidaAlu.sr_out[13]
saida_alu_teste[14] <= regbuf:SaidaAlu.sr_out[14]
saida_alu_teste[15] <= regbuf:SaidaAlu.sr_out[15]
saida_alu_teste[16] <= regbuf:SaidaAlu.sr_out[16]
saida_alu_teste[17] <= regbuf:SaidaAlu.sr_out[17]
saida_alu_teste[18] <= regbuf:SaidaAlu.sr_out[18]
saida_alu_teste[19] <= regbuf:SaidaAlu.sr_out[19]
saida_alu_teste[20] <= regbuf:SaidaAlu.sr_out[20]
saida_alu_teste[21] <= regbuf:SaidaAlu.sr_out[21]
saida_alu_teste[22] <= regbuf:SaidaAlu.sr_out[22]
saida_alu_teste[23] <= regbuf:SaidaAlu.sr_out[23]
saida_alu_teste[24] <= regbuf:SaidaAlu.sr_out[24]
saida_alu_teste[25] <= regbuf:SaidaAlu.sr_out[25]
saida_alu_teste[26] <= regbuf:SaidaAlu.sr_out[26]
saida_alu_teste[27] <= regbuf:SaidaAlu.sr_out[27]
saida_alu_teste[28] <= regbuf:SaidaAlu.sr_out[28]
saida_alu_teste[29] <= regbuf:SaidaAlu.sr_out[29]
saida_alu_teste[30] <= regbuf:SaidaAlu.sr_out[30]
saida_alu_teste[31] <= regbuf:SaidaAlu.sr_out[31]
RS_teste[0] <= reg:RI.sr_out[21]
RS_teste[1] <= reg:RI.sr_out[22]
RS_teste[2] <= reg:RI.sr_out[23]
RS_teste[3] <= reg:RI.sr_out[24]
RS_teste[4] <= reg:RI.sr_out[25]
RT_teste[0] <= reg:RI.sr_out[16]
RT_teste[1] <= reg:RI.sr_out[17]
RT_teste[2] <= reg:RI.sr_out[18]
RT_teste[3] <= reg:RI.sr_out[19]
RT_teste[4] <= reg:RI.sr_out[20]
RD_teste[0] <= reg:RI.sr_out[11]
RD_teste[1] <= reg:RI.sr_out[12]
RD_teste[2] <= reg:RI.sr_out[13]
RD_teste[3] <= reg:RI.sr_out[14]
RD_teste[4] <= reg:RI.sr_out[15]
REg_Write3_5[0] <= mux_2:MUX1_RI_BR.m_out[0]
REg_Write3_5[1] <= mux_2:MUX1_RI_BR.m_out[1]
REg_Write3_5[2] <= mux_2:MUX1_RI_BR.m_out[2]
REg_Write3_5[3] <= mux_2:MUX1_RI_BR.m_out[3]
REg_Write3_5[4] <= mux_2:MUX1_RI_BR.m_out[4]
imm[0] <= reg:RI.sr_out[0]
imm[1] <= reg:RI.sr_out[1]
imm[2] <= reg:RI.sr_out[2]
imm[3] <= reg:RI.sr_out[3]
imm[4] <= reg:RI.sr_out[4]
imm[5] <= reg:RI.sr_out[5]
imm[6] <= reg:RI.sr_out[6]
imm[7] <= reg:RI.sr_out[7]
imm[8] <= reg:RI.sr_out[8]
imm[9] <= reg:RI.sr_out[9]
imm[10] <= reg:RI.sr_out[10]
imm[11] <= reg:RI.sr_out[11]
imm[12] <= reg:RI.sr_out[12]
imm[13] <= reg:RI.sr_out[13]
imm[14] <= reg:RI.sr_out[14]
imm[15] <= reg:RI.sr_out[15]
A_teste[0] <= mux_2:MUX_A_ALU.m_out[0]
A_teste[1] <= mux_2:MUX_A_ALU.m_out[1]
A_teste[2] <= mux_2:MUX_A_ALU.m_out[2]
A_teste[3] <= mux_2:MUX_A_ALU.m_out[3]
A_teste[4] <= mux_2:MUX_A_ALU.m_out[4]
A_teste[5] <= mux_2:MUX_A_ALU.m_out[5]
A_teste[6] <= mux_2:MUX_A_ALU.m_out[6]
A_teste[7] <= mux_2:MUX_A_ALU.m_out[7]
A_teste[8] <= mux_2:MUX_A_ALU.m_out[8]
A_teste[9] <= mux_2:MUX_A_ALU.m_out[9]
A_teste[10] <= mux_2:MUX_A_ALU.m_out[10]
A_teste[11] <= mux_2:MUX_A_ALU.m_out[11]
A_teste[12] <= mux_2:MUX_A_ALU.m_out[12]
A_teste[13] <= mux_2:MUX_A_ALU.m_out[13]
A_teste[14] <= mux_2:MUX_A_ALU.m_out[14]
A_teste[15] <= mux_2:MUX_A_ALU.m_out[15]
A_teste[16] <= mux_2:MUX_A_ALU.m_out[16]
A_teste[17] <= mux_2:MUX_A_ALU.m_out[17]
A_teste[18] <= mux_2:MUX_A_ALU.m_out[18]
A_teste[19] <= mux_2:MUX_A_ALU.m_out[19]
A_teste[20] <= mux_2:MUX_A_ALU.m_out[20]
A_teste[21] <= mux_2:MUX_A_ALU.m_out[21]
A_teste[22] <= mux_2:MUX_A_ALU.m_out[22]
A_teste[23] <= mux_2:MUX_A_ALU.m_out[23]
A_teste[24] <= mux_2:MUX_A_ALU.m_out[24]
A_teste[25] <= mux_2:MUX_A_ALU.m_out[25]
A_teste[26] <= mux_2:MUX_A_ALU.m_out[26]
A_teste[27] <= mux_2:MUX_A_ALU.m_out[27]
A_teste[28] <= mux_2:MUX_A_ALU.m_out[28]
A_teste[29] <= mux_2:MUX_A_ALU.m_out[29]
A_teste[30] <= mux_2:MUX_A_ALU.m_out[30]
A_teste[31] <= mux_2:MUX_A_ALU.m_out[31]
B_teste[0] <= mux_4:MUX_B_extsgn_ALU.m_out[0]
B_teste[1] <= mux_4:MUX_B_extsgn_ALU.m_out[1]
B_teste[2] <= mux_4:MUX_B_extsgn_ALU.m_out[2]
B_teste[3] <= mux_4:MUX_B_extsgn_ALU.m_out[3]
B_teste[4] <= mux_4:MUX_B_extsgn_ALU.m_out[4]
B_teste[5] <= mux_4:MUX_B_extsgn_ALU.m_out[5]
B_teste[6] <= mux_4:MUX_B_extsgn_ALU.m_out[6]
B_teste[7] <= mux_4:MUX_B_extsgn_ALU.m_out[7]
B_teste[8] <= mux_4:MUX_B_extsgn_ALU.m_out[8]
B_teste[9] <= mux_4:MUX_B_extsgn_ALU.m_out[9]
B_teste[10] <= mux_4:MUX_B_extsgn_ALU.m_out[10]
B_teste[11] <= mux_4:MUX_B_extsgn_ALU.m_out[11]
B_teste[12] <= mux_4:MUX_B_extsgn_ALU.m_out[12]
B_teste[13] <= mux_4:MUX_B_extsgn_ALU.m_out[13]
B_teste[14] <= mux_4:MUX_B_extsgn_ALU.m_out[14]
B_teste[15] <= mux_4:MUX_B_extsgn_ALU.m_out[15]
B_teste[16] <= mux_4:MUX_B_extsgn_ALU.m_out[16]
B_teste[17] <= mux_4:MUX_B_extsgn_ALU.m_out[17]
B_teste[18] <= mux_4:MUX_B_extsgn_ALU.m_out[18]
B_teste[19] <= mux_4:MUX_B_extsgn_ALU.m_out[19]
B_teste[20] <= mux_4:MUX_B_extsgn_ALU.m_out[20]
B_teste[21] <= mux_4:MUX_B_extsgn_ALU.m_out[21]
B_teste[22] <= mux_4:MUX_B_extsgn_ALU.m_out[22]
B_teste[23] <= mux_4:MUX_B_extsgn_ALU.m_out[23]
B_teste[24] <= mux_4:MUX_B_extsgn_ALU.m_out[24]
B_teste[25] <= mux_4:MUX_B_extsgn_ALU.m_out[25]
B_teste[26] <= mux_4:MUX_B_extsgn_ALU.m_out[26]
B_teste[27] <= mux_4:MUX_B_extsgn_ALU.m_out[27]
B_teste[28] <= mux_4:MUX_B_extsgn_ALU.m_out[28]
B_teste[29] <= mux_4:MUX_B_extsgn_ALU.m_out[29]
B_teste[30] <= mux_4:MUX_B_extsgn_ALU.m_out[30]
B_teste[31] <= mux_4:MUX_B_extsgn_ALU.m_out[31]
datA_Write2_teste[0] <= mux_2:MUX2_RI_BR.m_out[0]
datA_Write2_teste[1] <= mux_2:MUX2_RI_BR.m_out[1]
datA_Write2_teste[2] <= mux_2:MUX2_RI_BR.m_out[2]
datA_Write2_teste[3] <= mux_2:MUX2_RI_BR.m_out[3]
datA_Write2_teste[4] <= mux_2:MUX2_RI_BR.m_out[4]
datA_Write2_teste[5] <= mux_2:MUX2_RI_BR.m_out[5]
datA_Write2_teste[6] <= mux_2:MUX2_RI_BR.m_out[6]
datA_Write2_teste[7] <= mux_2:MUX2_RI_BR.m_out[7]
datA_Write2_teste[8] <= mux_2:MUX2_RI_BR.m_out[8]
datA_Write2_teste[9] <= mux_2:MUX2_RI_BR.m_out[9]
datA_Write2_teste[10] <= mux_2:MUX2_RI_BR.m_out[10]
datA_Write2_teste[11] <= mux_2:MUX2_RI_BR.m_out[11]
datA_Write2_teste[12] <= mux_2:MUX2_RI_BR.m_out[12]
datA_Write2_teste[13] <= mux_2:MUX2_RI_BR.m_out[13]
datA_Write2_teste[14] <= mux_2:MUX2_RI_BR.m_out[14]
datA_Write2_teste[15] <= mux_2:MUX2_RI_BR.m_out[15]
datA_Write2_teste[16] <= mux_2:MUX2_RI_BR.m_out[16]
datA_Write2_teste[17] <= mux_2:MUX2_RI_BR.m_out[17]
datA_Write2_teste[18] <= mux_2:MUX2_RI_BR.m_out[18]
datA_Write2_teste[19] <= mux_2:MUX2_RI_BR.m_out[19]
datA_Write2_teste[20] <= mux_2:MUX2_RI_BR.m_out[20]
datA_Write2_teste[21] <= mux_2:MUX2_RI_BR.m_out[21]
datA_Write2_teste[22] <= mux_2:MUX2_RI_BR.m_out[22]
datA_Write2_teste[23] <= mux_2:MUX2_RI_BR.m_out[23]
datA_Write2_teste[24] <= mux_2:MUX2_RI_BR.m_out[24]
datA_Write2_teste[25] <= mux_2:MUX2_RI_BR.m_out[25]
datA_Write2_teste[26] <= mux_2:MUX2_RI_BR.m_out[26]
datA_Write2_teste[27] <= mux_2:MUX2_RI_BR.m_out[27]
datA_Write2_teste[28] <= mux_2:MUX2_RI_BR.m_out[28]
datA_Write2_teste[29] <= mux_2:MUX2_RI_BR.m_out[29]
datA_Write2_teste[30] <= mux_2:MUX2_RI_BR.m_out[30]
datA_Write2_teste[31] <= mux_2:MUX2_RI_BR.m_out[31]
RDM_out_teste[0] <= regbuf:REG_DATA_MEM.sr_out[0]
RDM_out_teste[1] <= regbuf:REG_DATA_MEM.sr_out[1]
RDM_out_teste[2] <= regbuf:REG_DATA_MEM.sr_out[2]
RDM_out_teste[3] <= regbuf:REG_DATA_MEM.sr_out[3]
RDM_out_teste[4] <= regbuf:REG_DATA_MEM.sr_out[4]
RDM_out_teste[5] <= regbuf:REG_DATA_MEM.sr_out[5]
RDM_out_teste[6] <= regbuf:REG_DATA_MEM.sr_out[6]
RDM_out_teste[7] <= regbuf:REG_DATA_MEM.sr_out[7]
RDM_out_teste[8] <= regbuf:REG_DATA_MEM.sr_out[8]
RDM_out_teste[9] <= regbuf:REG_DATA_MEM.sr_out[9]
RDM_out_teste[10] <= regbuf:REG_DATA_MEM.sr_out[10]
RDM_out_teste[11] <= regbuf:REG_DATA_MEM.sr_out[11]
RDM_out_teste[12] <= regbuf:REG_DATA_MEM.sr_out[12]
RDM_out_teste[13] <= regbuf:REG_DATA_MEM.sr_out[13]
RDM_out_teste[14] <= regbuf:REG_DATA_MEM.sr_out[14]
RDM_out_teste[15] <= regbuf:REG_DATA_MEM.sr_out[15]
RDM_out_teste[16] <= regbuf:REG_DATA_MEM.sr_out[16]
RDM_out_teste[17] <= regbuf:REG_DATA_MEM.sr_out[17]
RDM_out_teste[18] <= regbuf:REG_DATA_MEM.sr_out[18]
RDM_out_teste[19] <= regbuf:REG_DATA_MEM.sr_out[19]
RDM_out_teste[20] <= regbuf:REG_DATA_MEM.sr_out[20]
RDM_out_teste[21] <= regbuf:REG_DATA_MEM.sr_out[21]
RDM_out_teste[22] <= regbuf:REG_DATA_MEM.sr_out[22]
RDM_out_teste[23] <= regbuf:REG_DATA_MEM.sr_out[23]
RDM_out_teste[24] <= regbuf:REG_DATA_MEM.sr_out[24]
RDM_out_teste[25] <= regbuf:REG_DATA_MEM.sr_out[25]
RDM_out_teste[26] <= regbuf:REG_DATA_MEM.sr_out[26]
RDM_out_teste[27] <= regbuf:REG_DATA_MEM.sr_out[27]
RDM_out_teste[28] <= regbuf:REG_DATA_MEM.sr_out[28]
RDM_out_teste[29] <= regbuf:REG_DATA_MEM.sr_out[29]
RDM_out_teste[30] <= regbuf:REG_DATA_MEM.sr_out[30]
RDM_out_teste[31] <= regbuf:REG_DATA_MEM.sr_out[31]
Endereco_MEM_teste[0] <= mux_2:MUX_PC_MEM.m_out[0]
Endereco_MEM_teste[1] <= mux_2:MUX_PC_MEM.m_out[1]
Endereco_MEM_teste[2] <= mux_2:MUX_PC_MEM.m_out[2]
Endereco_MEM_teste[3] <= mux_2:MUX_PC_MEM.m_out[3]
Endereco_MEM_teste[4] <= mux_2:MUX_PC_MEM.m_out[4]
Endereco_MEM_teste[5] <= mux_2:MUX_PC_MEM.m_out[5]
Endereco_MEM_teste[6] <= mux_2:MUX_PC_MEM.m_out[6]
Endereco_MEM_teste[7] <= mux_2:MUX_PC_MEM.m_out[7]
Endereco_MEM_teste[8] <= mux_2:MUX_PC_MEM.m_out[8]
Endereco_MEM_teste[9] <= mux_2:MUX_PC_MEM.m_out[9]
Endereco_MEM_teste[10] <= mux_2:MUX_PC_MEM.m_out[10]
Endereco_MEM_teste[11] <= mux_2:MUX_PC_MEM.m_out[11]
Endereco_MEM_teste[12] <= mux_2:MUX_PC_MEM.m_out[12]
Endereco_MEM_teste[13] <= mux_2:MUX_PC_MEM.m_out[13]
Endereco_MEM_teste[14] <= mux_2:MUX_PC_MEM.m_out[14]
Endereco_MEM_teste[15] <= mux_2:MUX_PC_MEM.m_out[15]
Endereco_MEM_teste[16] <= mux_2:MUX_PC_MEM.m_out[16]
Endereco_MEM_teste[17] <= mux_2:MUX_PC_MEM.m_out[17]
Endereco_MEM_teste[18] <= mux_2:MUX_PC_MEM.m_out[18]
Endereco_MEM_teste[19] <= mux_2:MUX_PC_MEM.m_out[19]
Endereco_MEM_teste[20] <= mux_2:MUX_PC_MEM.m_out[20]
Endereco_MEM_teste[21] <= mux_2:MUX_PC_MEM.m_out[21]
Endereco_MEM_teste[22] <= mux_2:MUX_PC_MEM.m_out[22]
Endereco_MEM_teste[23] <= mux_2:MUX_PC_MEM.m_out[23]
Endereco_MEM_teste[24] <= mux_2:MUX_PC_MEM.m_out[24]
Endereco_MEM_teste[25] <= mux_2:MUX_PC_MEM.m_out[25]
Endereco_MEM_teste[26] <= mux_2:MUX_PC_MEM.m_out[26]
Endereco_MEM_teste[27] <= mux_2:MUX_PC_MEM.m_out[27]
Endereco_MEM_teste[28] <= mux_2:MUX_PC_MEM.m_out[28]
Endereco_MEM_teste[29] <= mux_2:MUX_PC_MEM.m_out[29]
Endereco_MEM_teste[30] <= mux_2:MUX_PC_MEM.m_out[30]
Endereco_MEM_teste[31] <= mux_2:MUX_PC_MEM.m_out[31]
Reg_Write3_teste[0] <= mux_2:MUX1_RI_BR.m_out[0]
Reg_Write3_teste[1] <= mux_2:MUX1_RI_BR.m_out[1]
Reg_Write3_teste[2] <= mux_2:MUX1_RI_BR.m_out[2]
Reg_Write3_teste[3] <= mux_2:MUX1_RI_BR.m_out[3]
Reg_Write3_teste[4] <= mux_2:MUX1_RI_BR.m_out[4]
Reg_Write3_teste[5] <= mux_2:MUX1_RI_BR.m_out[5]
Reg_Write3_teste[6] <= mux_2:MUX1_RI_BR.m_out[6]
Reg_Write3_teste[7] <= mux_2:MUX1_RI_BR.m_out[7]
Reg_Write3_teste[8] <= mux_2:MUX1_RI_BR.m_out[8]
Reg_Write3_teste[9] <= mux_2:MUX1_RI_BR.m_out[9]
Reg_Write3_teste[10] <= mux_2:MUX1_RI_BR.m_out[10]
Reg_Write3_teste[11] <= mux_2:MUX1_RI_BR.m_out[11]
Reg_Write3_teste[12] <= mux_2:MUX1_RI_BR.m_out[12]
Reg_Write3_teste[13] <= mux_2:MUX1_RI_BR.m_out[13]
Reg_Write3_teste[14] <= mux_2:MUX1_RI_BR.m_out[14]
Reg_Write3_teste[15] <= mux_2:MUX1_RI_BR.m_out[15]
Reg_Write3_teste[16] <= mux_2:MUX1_RI_BR.m_out[16]
Reg_Write3_teste[17] <= mux_2:MUX1_RI_BR.m_out[17]
Reg_Write3_teste[18] <= mux_2:MUX1_RI_BR.m_out[18]
Reg_Write3_teste[19] <= mux_2:MUX1_RI_BR.m_out[19]
Reg_Write3_teste[20] <= mux_2:MUX1_RI_BR.m_out[20]
Reg_Write3_teste[21] <= mux_2:MUX1_RI_BR.m_out[21]
Reg_Write3_teste[22] <= mux_2:MUX1_RI_BR.m_out[22]
Reg_Write3_teste[23] <= mux_2:MUX1_RI_BR.m_out[23]
Reg_Write3_teste[24] <= mux_2:MUX1_RI_BR.m_out[24]
Reg_Write3_teste[25] <= mux_2:MUX1_RI_BR.m_out[25]
Reg_Write3_teste[26] <= mux_2:MUX1_RI_BR.m_out[26]
Reg_Write3_teste[27] <= mux_2:MUX1_RI_BR.m_out[27]
Reg_Write3_teste[28] <= mux_2:MUX1_RI_BR.m_out[28]
Reg_Write3_teste[29] <= mux_2:MUX1_RI_BR.m_out[29]
Reg_Write3_teste[30] <= mux_2:MUX1_RI_BR.m_out[30]
Reg_Write3_teste[31] <= mux_2:MUX1_RI_BR.m_out[31]
OrigBAlu_teste[0] <= mips_control:Controladora.s_aluBin[0]
OrigBAlu_teste[1] <= mips_control:Controladora.s_aluBin[1]
louD_teste <= mips_control:Controladora.s_mem_add
MemparaReg_teste <= mips_control:Controladora.s_datareg
EscreveReg_teste <= mips_control:Controladora.wr_breg
regDST_test <= mips_control:Controladora.s_reg_add
EnablePC_teste <= EnablePC.DB_MAX_OUTPUT_PORT_TYPE
is_bgez_teste <= mips_control:Controladora.is_bgez
op_alu_test[0] <= mips_control:Controladora.op_alu[0]
op_alu_test[1] <= mips_control:Controladora.op_alu[1]
op_alu_test[2] <= mips_control:Controladora.op_alu[2]
op_alu_test[3] <= mips_control:Controladora.op_alu[3]


|MIPS_Multiciclo|reg:PC
clk => sr_out[0]~reg0.CLK
clk => sr_out[1]~reg0.CLK
clk => sr_out[2]~reg0.CLK
clk => sr_out[3]~reg0.CLK
clk => sr_out[4]~reg0.CLK
clk => sr_out[5]~reg0.CLK
clk => sr_out[6]~reg0.CLK
clk => sr_out[7]~reg0.CLK
clk => sr_out[8]~reg0.CLK
clk => sr_out[9]~reg0.CLK
clk => sr_out[10]~reg0.CLK
clk => sr_out[11]~reg0.CLK
clk => sr_out[12]~reg0.CLK
clk => sr_out[13]~reg0.CLK
clk => sr_out[14]~reg0.CLK
clk => sr_out[15]~reg0.CLK
clk => sr_out[16]~reg0.CLK
clk => sr_out[17]~reg0.CLK
clk => sr_out[18]~reg0.CLK
clk => sr_out[19]~reg0.CLK
clk => sr_out[20]~reg0.CLK
clk => sr_out[21]~reg0.CLK
clk => sr_out[22]~reg0.CLK
clk => sr_out[23]~reg0.CLK
clk => sr_out[24]~reg0.CLK
clk => sr_out[25]~reg0.CLK
clk => sr_out[26]~reg0.CLK
clk => sr_out[27]~reg0.CLK
clk => sr_out[28]~reg0.CLK
clk => sr_out[29]~reg0.CLK
clk => sr_out[30]~reg0.CLK
clk => sr_out[31]~reg0.CLK
enable => sr_out[0]~reg0.ENA
enable => sr_out[1]~reg0.ENA
enable => sr_out[2]~reg0.ENA
enable => sr_out[3]~reg0.ENA
enable => sr_out[4]~reg0.ENA
enable => sr_out[5]~reg0.ENA
enable => sr_out[6]~reg0.ENA
enable => sr_out[7]~reg0.ENA
enable => sr_out[8]~reg0.ENA
enable => sr_out[9]~reg0.ENA
enable => sr_out[10]~reg0.ENA
enable => sr_out[11]~reg0.ENA
enable => sr_out[12]~reg0.ENA
enable => sr_out[13]~reg0.ENA
enable => sr_out[14]~reg0.ENA
enable => sr_out[15]~reg0.ENA
enable => sr_out[16]~reg0.ENA
enable => sr_out[17]~reg0.ENA
enable => sr_out[18]~reg0.ENA
enable => sr_out[19]~reg0.ENA
enable => sr_out[20]~reg0.ENA
enable => sr_out[21]~reg0.ENA
enable => sr_out[22]~reg0.ENA
enable => sr_out[23]~reg0.ENA
enable => sr_out[24]~reg0.ENA
enable => sr_out[25]~reg0.ENA
enable => sr_out[26]~reg0.ENA
enable => sr_out[27]~reg0.ENA
enable => sr_out[28]~reg0.ENA
enable => sr_out[29]~reg0.ENA
enable => sr_out[30]~reg0.ENA
enable => sr_out[31]~reg0.ENA
rst => sr_out[0]~reg0.ACLR
rst => sr_out[1]~reg0.ACLR
rst => sr_out[2]~reg0.ACLR
rst => sr_out[3]~reg0.ACLR
rst => sr_out[4]~reg0.ACLR
rst => sr_out[5]~reg0.ACLR
rst => sr_out[6]~reg0.ACLR
rst => sr_out[7]~reg0.ACLR
rst => sr_out[8]~reg0.ACLR
rst => sr_out[9]~reg0.ACLR
rst => sr_out[10]~reg0.ACLR
rst => sr_out[11]~reg0.ACLR
rst => sr_out[12]~reg0.ACLR
rst => sr_out[13]~reg0.ACLR
rst => sr_out[14]~reg0.ACLR
rst => sr_out[15]~reg0.ACLR
rst => sr_out[16]~reg0.ACLR
rst => sr_out[17]~reg0.ACLR
rst => sr_out[18]~reg0.ACLR
rst => sr_out[19]~reg0.ACLR
rst => sr_out[20]~reg0.ACLR
rst => sr_out[21]~reg0.ACLR
rst => sr_out[22]~reg0.ACLR
rst => sr_out[23]~reg0.ACLR
rst => sr_out[24]~reg0.ACLR
rst => sr_out[25]~reg0.ACLR
rst => sr_out[26]~reg0.ACLR
rst => sr_out[27]~reg0.ACLR
rst => sr_out[28]~reg0.ACLR
rst => sr_out[29]~reg0.ACLR
rst => sr_out[30]~reg0.ACLR
rst => sr_out[31]~reg0.ACLR
sr_in[0] => sr_out[0]~reg0.DATAIN
sr_in[1] => sr_out[1]~reg0.DATAIN
sr_in[2] => sr_out[2]~reg0.DATAIN
sr_in[3] => sr_out[3]~reg0.DATAIN
sr_in[4] => sr_out[4]~reg0.DATAIN
sr_in[5] => sr_out[5]~reg0.DATAIN
sr_in[6] => sr_out[6]~reg0.DATAIN
sr_in[7] => sr_out[7]~reg0.DATAIN
sr_in[8] => sr_out[8]~reg0.DATAIN
sr_in[9] => sr_out[9]~reg0.DATAIN
sr_in[10] => sr_out[10]~reg0.DATAIN
sr_in[11] => sr_out[11]~reg0.DATAIN
sr_in[12] => sr_out[12]~reg0.DATAIN
sr_in[13] => sr_out[13]~reg0.DATAIN
sr_in[14] => sr_out[14]~reg0.DATAIN
sr_in[15] => sr_out[15]~reg0.DATAIN
sr_in[16] => sr_out[16]~reg0.DATAIN
sr_in[17] => sr_out[17]~reg0.DATAIN
sr_in[18] => sr_out[18]~reg0.DATAIN
sr_in[19] => sr_out[19]~reg0.DATAIN
sr_in[20] => sr_out[20]~reg0.DATAIN
sr_in[21] => sr_out[21]~reg0.DATAIN
sr_in[22] => sr_out[22]~reg0.DATAIN
sr_in[23] => sr_out[23]~reg0.DATAIN
sr_in[24] => sr_out[24]~reg0.DATAIN
sr_in[25] => sr_out[25]~reg0.DATAIN
sr_in[26] => sr_out[26]~reg0.DATAIN
sr_in[27] => sr_out[27]~reg0.DATAIN
sr_in[28] => sr_out[28]~reg0.DATAIN
sr_in[29] => sr_out[29]~reg0.DATAIN
sr_in[30] => sr_out[30]~reg0.DATAIN
sr_in[31] => sr_out[31]~reg0.DATAIN
sr_out[0] <= sr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[1] <= sr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[2] <= sr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[3] <= sr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[4] <= sr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[5] <= sr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[6] <= sr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[7] <= sr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[8] <= sr_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[9] <= sr_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[10] <= sr_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[11] <= sr_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[12] <= sr_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[13] <= sr_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[14] <= sr_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[15] <= sr_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[16] <= sr_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[17] <= sr_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[18] <= sr_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[19] <= sr_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[20] <= sr_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[21] <= sr_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[22] <= sr_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[23] <= sr_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[24] <= sr_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[25] <= sr_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[26] <= sr_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[27] <= sr_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[28] <= sr_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[29] <= sr_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[30] <= sr_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[31] <= sr_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Multiciclo|mux_2:MUX_PC_MEM
in0[0] => m_out.DATAB
in0[1] => m_out.DATAB
in0[2] => m_out.DATAB
in0[3] => m_out.DATAB
in0[4] => m_out.DATAB
in0[5] => m_out.DATAB
in0[6] => m_out.DATAB
in0[7] => m_out.DATAB
in0[8] => m_out.DATAB
in0[9] => m_out.DATAB
in0[10] => m_out.DATAB
in0[11] => m_out.DATAB
in0[12] => m_out.DATAB
in0[13] => m_out.DATAB
in0[14] => m_out.DATAB
in0[15] => m_out.DATAB
in0[16] => m_out.DATAB
in0[17] => m_out.DATAB
in0[18] => m_out.DATAB
in0[19] => m_out.DATAB
in0[20] => m_out.DATAB
in0[21] => m_out.DATAB
in0[22] => m_out.DATAB
in0[23] => m_out.DATAB
in0[24] => m_out.DATAB
in0[25] => m_out.DATAB
in0[26] => m_out.DATAB
in0[27] => m_out.DATAB
in0[28] => m_out.DATAB
in0[29] => m_out.DATAB
in0[30] => m_out.DATAB
in0[31] => m_out.DATAB
in1[0] => m_out.DATAA
in1[1] => m_out.DATAA
in1[2] => m_out.DATAA
in1[3] => m_out.DATAA
in1[4] => m_out.DATAA
in1[5] => m_out.DATAA
in1[6] => m_out.DATAA
in1[7] => m_out.DATAA
in1[8] => m_out.DATAA
in1[9] => m_out.DATAA
in1[10] => m_out.DATAA
in1[11] => m_out.DATAA
in1[12] => m_out.DATAA
in1[13] => m_out.DATAA
in1[14] => m_out.DATAA
in1[15] => m_out.DATAA
in1[16] => m_out.DATAA
in1[17] => m_out.DATAA
in1[18] => m_out.DATAA
in1[19] => m_out.DATAA
in1[20] => m_out.DATAA
in1[21] => m_out.DATAA
in1[22] => m_out.DATAA
in1[23] => m_out.DATAA
in1[24] => m_out.DATAA
in1[25] => m_out.DATAA
in1[26] => m_out.DATAA
in1[27] => m_out.DATAA
in1[28] => m_out.DATAA
in1[29] => m_out.DATAA
in1[30] => m_out.DATAA
in1[31] => m_out.DATAA
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
m_out[0] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[1] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[2] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[3] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[4] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[5] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[6] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[7] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[8] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[9] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[10] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[11] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[12] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[13] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[14] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[15] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[16] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[17] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[18] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[19] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[20] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[21] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[22] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[23] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[24] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[25] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[26] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[27] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[28] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[29] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[30] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[31] <= m_out.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Multiciclo|mips_mem:Memoria
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clk => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|MIPS_Multiciclo|mips_mem:Memoria|altsyncram:altsyncram_component
wren_a => altsyncram_dmc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dmc1:auto_generated.data_a[0]
data_a[1] => altsyncram_dmc1:auto_generated.data_a[1]
data_a[2] => altsyncram_dmc1:auto_generated.data_a[2]
data_a[3] => altsyncram_dmc1:auto_generated.data_a[3]
data_a[4] => altsyncram_dmc1:auto_generated.data_a[4]
data_a[5] => altsyncram_dmc1:auto_generated.data_a[5]
data_a[6] => altsyncram_dmc1:auto_generated.data_a[6]
data_a[7] => altsyncram_dmc1:auto_generated.data_a[7]
data_a[8] => altsyncram_dmc1:auto_generated.data_a[8]
data_a[9] => altsyncram_dmc1:auto_generated.data_a[9]
data_a[10] => altsyncram_dmc1:auto_generated.data_a[10]
data_a[11] => altsyncram_dmc1:auto_generated.data_a[11]
data_a[12] => altsyncram_dmc1:auto_generated.data_a[12]
data_a[13] => altsyncram_dmc1:auto_generated.data_a[13]
data_a[14] => altsyncram_dmc1:auto_generated.data_a[14]
data_a[15] => altsyncram_dmc1:auto_generated.data_a[15]
data_a[16] => altsyncram_dmc1:auto_generated.data_a[16]
data_a[17] => altsyncram_dmc1:auto_generated.data_a[17]
data_a[18] => altsyncram_dmc1:auto_generated.data_a[18]
data_a[19] => altsyncram_dmc1:auto_generated.data_a[19]
data_a[20] => altsyncram_dmc1:auto_generated.data_a[20]
data_a[21] => altsyncram_dmc1:auto_generated.data_a[21]
data_a[22] => altsyncram_dmc1:auto_generated.data_a[22]
data_a[23] => altsyncram_dmc1:auto_generated.data_a[23]
data_a[24] => altsyncram_dmc1:auto_generated.data_a[24]
data_a[25] => altsyncram_dmc1:auto_generated.data_a[25]
data_a[26] => altsyncram_dmc1:auto_generated.data_a[26]
data_a[27] => altsyncram_dmc1:auto_generated.data_a[27]
data_a[28] => altsyncram_dmc1:auto_generated.data_a[28]
data_a[29] => altsyncram_dmc1:auto_generated.data_a[29]
data_a[30] => altsyncram_dmc1:auto_generated.data_a[30]
data_a[31] => altsyncram_dmc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dmc1:auto_generated.address_a[0]
address_a[1] => altsyncram_dmc1:auto_generated.address_a[1]
address_a[2] => altsyncram_dmc1:auto_generated.address_a[2]
address_a[3] => altsyncram_dmc1:auto_generated.address_a[3]
address_a[4] => altsyncram_dmc1:auto_generated.address_a[4]
address_a[5] => altsyncram_dmc1:auto_generated.address_a[5]
address_a[6] => altsyncram_dmc1:auto_generated.address_a[6]
address_a[7] => altsyncram_dmc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dmc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dmc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dmc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dmc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dmc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dmc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dmc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dmc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dmc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_dmc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_dmc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_dmc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_dmc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_dmc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_dmc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_dmc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_dmc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_dmc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_dmc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_dmc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_dmc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_dmc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_dmc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_dmc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_dmc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_dmc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_dmc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_dmc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_dmc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_dmc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_dmc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_dmc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_dmc1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MIPS_Multiciclo|mips_mem:Memoria|altsyncram:altsyncram_component|altsyncram_dmc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|MIPS_Multiciclo|regbuf:REG_DATA_MEM
clk => sr_out[0]~reg0.CLK
clk => sr_out[1]~reg0.CLK
clk => sr_out[2]~reg0.CLK
clk => sr_out[3]~reg0.CLK
clk => sr_out[4]~reg0.CLK
clk => sr_out[5]~reg0.CLK
clk => sr_out[6]~reg0.CLK
clk => sr_out[7]~reg0.CLK
clk => sr_out[8]~reg0.CLK
clk => sr_out[9]~reg0.CLK
clk => sr_out[10]~reg0.CLK
clk => sr_out[11]~reg0.CLK
clk => sr_out[12]~reg0.CLK
clk => sr_out[13]~reg0.CLK
clk => sr_out[14]~reg0.CLK
clk => sr_out[15]~reg0.CLK
clk => sr_out[16]~reg0.CLK
clk => sr_out[17]~reg0.CLK
clk => sr_out[18]~reg0.CLK
clk => sr_out[19]~reg0.CLK
clk => sr_out[20]~reg0.CLK
clk => sr_out[21]~reg0.CLK
clk => sr_out[22]~reg0.CLK
clk => sr_out[23]~reg0.CLK
clk => sr_out[24]~reg0.CLK
clk => sr_out[25]~reg0.CLK
clk => sr_out[26]~reg0.CLK
clk => sr_out[27]~reg0.CLK
clk => sr_out[28]~reg0.CLK
clk => sr_out[29]~reg0.CLK
clk => sr_out[30]~reg0.CLK
clk => sr_out[31]~reg0.CLK
sr_in[0] => sr_out[0]~reg0.DATAIN
sr_in[1] => sr_out[1]~reg0.DATAIN
sr_in[2] => sr_out[2]~reg0.DATAIN
sr_in[3] => sr_out[3]~reg0.DATAIN
sr_in[4] => sr_out[4]~reg0.DATAIN
sr_in[5] => sr_out[5]~reg0.DATAIN
sr_in[6] => sr_out[6]~reg0.DATAIN
sr_in[7] => sr_out[7]~reg0.DATAIN
sr_in[8] => sr_out[8]~reg0.DATAIN
sr_in[9] => sr_out[9]~reg0.DATAIN
sr_in[10] => sr_out[10]~reg0.DATAIN
sr_in[11] => sr_out[11]~reg0.DATAIN
sr_in[12] => sr_out[12]~reg0.DATAIN
sr_in[13] => sr_out[13]~reg0.DATAIN
sr_in[14] => sr_out[14]~reg0.DATAIN
sr_in[15] => sr_out[15]~reg0.DATAIN
sr_in[16] => sr_out[16]~reg0.DATAIN
sr_in[17] => sr_out[17]~reg0.DATAIN
sr_in[18] => sr_out[18]~reg0.DATAIN
sr_in[19] => sr_out[19]~reg0.DATAIN
sr_in[20] => sr_out[20]~reg0.DATAIN
sr_in[21] => sr_out[21]~reg0.DATAIN
sr_in[22] => sr_out[22]~reg0.DATAIN
sr_in[23] => sr_out[23]~reg0.DATAIN
sr_in[24] => sr_out[24]~reg0.DATAIN
sr_in[25] => sr_out[25]~reg0.DATAIN
sr_in[26] => sr_out[26]~reg0.DATAIN
sr_in[27] => sr_out[27]~reg0.DATAIN
sr_in[28] => sr_out[28]~reg0.DATAIN
sr_in[29] => sr_out[29]~reg0.DATAIN
sr_in[30] => sr_out[30]~reg0.DATAIN
sr_in[31] => sr_out[31]~reg0.DATAIN
sr_out[0] <= sr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[1] <= sr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[2] <= sr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[3] <= sr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[4] <= sr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[5] <= sr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[6] <= sr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[7] <= sr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[8] <= sr_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[9] <= sr_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[10] <= sr_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[11] <= sr_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[12] <= sr_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[13] <= sr_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[14] <= sr_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[15] <= sr_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[16] <= sr_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[17] <= sr_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[18] <= sr_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[19] <= sr_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[20] <= sr_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[21] <= sr_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[22] <= sr_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[23] <= sr_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[24] <= sr_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[25] <= sr_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[26] <= sr_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[27] <= sr_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[28] <= sr_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[29] <= sr_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[30] <= sr_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[31] <= sr_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Multiciclo|reg:RI
clk => sr_out[0]~reg0.CLK
clk => sr_out[1]~reg0.CLK
clk => sr_out[2]~reg0.CLK
clk => sr_out[3]~reg0.CLK
clk => sr_out[4]~reg0.CLK
clk => sr_out[5]~reg0.CLK
clk => sr_out[6]~reg0.CLK
clk => sr_out[7]~reg0.CLK
clk => sr_out[8]~reg0.CLK
clk => sr_out[9]~reg0.CLK
clk => sr_out[10]~reg0.CLK
clk => sr_out[11]~reg0.CLK
clk => sr_out[12]~reg0.CLK
clk => sr_out[13]~reg0.CLK
clk => sr_out[14]~reg0.CLK
clk => sr_out[15]~reg0.CLK
clk => sr_out[16]~reg0.CLK
clk => sr_out[17]~reg0.CLK
clk => sr_out[18]~reg0.CLK
clk => sr_out[19]~reg0.CLK
clk => sr_out[20]~reg0.CLK
clk => sr_out[21]~reg0.CLK
clk => sr_out[22]~reg0.CLK
clk => sr_out[23]~reg0.CLK
clk => sr_out[24]~reg0.CLK
clk => sr_out[25]~reg0.CLK
clk => sr_out[26]~reg0.CLK
clk => sr_out[27]~reg0.CLK
clk => sr_out[28]~reg0.CLK
clk => sr_out[29]~reg0.CLK
clk => sr_out[30]~reg0.CLK
clk => sr_out[31]~reg0.CLK
enable => sr_out[0]~reg0.ENA
enable => sr_out[1]~reg0.ENA
enable => sr_out[2]~reg0.ENA
enable => sr_out[3]~reg0.ENA
enable => sr_out[4]~reg0.ENA
enable => sr_out[5]~reg0.ENA
enable => sr_out[6]~reg0.ENA
enable => sr_out[7]~reg0.ENA
enable => sr_out[8]~reg0.ENA
enable => sr_out[9]~reg0.ENA
enable => sr_out[10]~reg0.ENA
enable => sr_out[11]~reg0.ENA
enable => sr_out[12]~reg0.ENA
enable => sr_out[13]~reg0.ENA
enable => sr_out[14]~reg0.ENA
enable => sr_out[15]~reg0.ENA
enable => sr_out[16]~reg0.ENA
enable => sr_out[17]~reg0.ENA
enable => sr_out[18]~reg0.ENA
enable => sr_out[19]~reg0.ENA
enable => sr_out[20]~reg0.ENA
enable => sr_out[21]~reg0.ENA
enable => sr_out[22]~reg0.ENA
enable => sr_out[23]~reg0.ENA
enable => sr_out[24]~reg0.ENA
enable => sr_out[25]~reg0.ENA
enable => sr_out[26]~reg0.ENA
enable => sr_out[27]~reg0.ENA
enable => sr_out[28]~reg0.ENA
enable => sr_out[29]~reg0.ENA
enable => sr_out[30]~reg0.ENA
enable => sr_out[31]~reg0.ENA
rst => sr_out[0]~reg0.ACLR
rst => sr_out[1]~reg0.ACLR
rst => sr_out[2]~reg0.ACLR
rst => sr_out[3]~reg0.ACLR
rst => sr_out[4]~reg0.ACLR
rst => sr_out[5]~reg0.ACLR
rst => sr_out[6]~reg0.ACLR
rst => sr_out[7]~reg0.ACLR
rst => sr_out[8]~reg0.ACLR
rst => sr_out[9]~reg0.ACLR
rst => sr_out[10]~reg0.ACLR
rst => sr_out[11]~reg0.ACLR
rst => sr_out[12]~reg0.ACLR
rst => sr_out[13]~reg0.ACLR
rst => sr_out[14]~reg0.ACLR
rst => sr_out[15]~reg0.ACLR
rst => sr_out[16]~reg0.ACLR
rst => sr_out[17]~reg0.ACLR
rst => sr_out[18]~reg0.ACLR
rst => sr_out[19]~reg0.ACLR
rst => sr_out[20]~reg0.ACLR
rst => sr_out[21]~reg0.ACLR
rst => sr_out[22]~reg0.ACLR
rst => sr_out[23]~reg0.ACLR
rst => sr_out[24]~reg0.ACLR
rst => sr_out[25]~reg0.ACLR
rst => sr_out[26]~reg0.ACLR
rst => sr_out[27]~reg0.ACLR
rst => sr_out[28]~reg0.ACLR
rst => sr_out[29]~reg0.ACLR
rst => sr_out[30]~reg0.ACLR
rst => sr_out[31]~reg0.ACLR
sr_in[0] => sr_out[0]~reg0.DATAIN
sr_in[1] => sr_out[1]~reg0.DATAIN
sr_in[2] => sr_out[2]~reg0.DATAIN
sr_in[3] => sr_out[3]~reg0.DATAIN
sr_in[4] => sr_out[4]~reg0.DATAIN
sr_in[5] => sr_out[5]~reg0.DATAIN
sr_in[6] => sr_out[6]~reg0.DATAIN
sr_in[7] => sr_out[7]~reg0.DATAIN
sr_in[8] => sr_out[8]~reg0.DATAIN
sr_in[9] => sr_out[9]~reg0.DATAIN
sr_in[10] => sr_out[10]~reg0.DATAIN
sr_in[11] => sr_out[11]~reg0.DATAIN
sr_in[12] => sr_out[12]~reg0.DATAIN
sr_in[13] => sr_out[13]~reg0.DATAIN
sr_in[14] => sr_out[14]~reg0.DATAIN
sr_in[15] => sr_out[15]~reg0.DATAIN
sr_in[16] => sr_out[16]~reg0.DATAIN
sr_in[17] => sr_out[17]~reg0.DATAIN
sr_in[18] => sr_out[18]~reg0.DATAIN
sr_in[19] => sr_out[19]~reg0.DATAIN
sr_in[20] => sr_out[20]~reg0.DATAIN
sr_in[21] => sr_out[21]~reg0.DATAIN
sr_in[22] => sr_out[22]~reg0.DATAIN
sr_in[23] => sr_out[23]~reg0.DATAIN
sr_in[24] => sr_out[24]~reg0.DATAIN
sr_in[25] => sr_out[25]~reg0.DATAIN
sr_in[26] => sr_out[26]~reg0.DATAIN
sr_in[27] => sr_out[27]~reg0.DATAIN
sr_in[28] => sr_out[28]~reg0.DATAIN
sr_in[29] => sr_out[29]~reg0.DATAIN
sr_in[30] => sr_out[30]~reg0.DATAIN
sr_in[31] => sr_out[31]~reg0.DATAIN
sr_out[0] <= sr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[1] <= sr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[2] <= sr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[3] <= sr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[4] <= sr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[5] <= sr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[6] <= sr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[7] <= sr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[8] <= sr_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[9] <= sr_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[10] <= sr_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[11] <= sr_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[12] <= sr_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[13] <= sr_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[14] <= sr_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[15] <= sr_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[16] <= sr_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[17] <= sr_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[18] <= sr_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[19] <= sr_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[20] <= sr_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[21] <= sr_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[22] <= sr_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[23] <= sr_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[24] <= sr_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[25] <= sr_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[26] <= sr_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[27] <= sr_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[28] <= sr_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[29] <= sr_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[30] <= sr_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[31] <= sr_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Multiciclo|mux_2:MUX1_RI_BR
in0[0] => m_out.DATAB
in0[1] => m_out.DATAB
in0[2] => m_out.DATAB
in0[3] => m_out.DATAB
in0[4] => m_out.DATAB
in0[5] => m_out.DATAB
in0[6] => m_out.DATAB
in0[7] => m_out.DATAB
in0[8] => m_out.DATAB
in0[9] => m_out.DATAB
in0[10] => m_out.DATAB
in0[11] => m_out.DATAB
in0[12] => m_out.DATAB
in0[13] => m_out.DATAB
in0[14] => m_out.DATAB
in0[15] => m_out.DATAB
in0[16] => m_out.DATAB
in0[17] => m_out.DATAB
in0[18] => m_out.DATAB
in0[19] => m_out.DATAB
in0[20] => m_out.DATAB
in0[21] => m_out.DATAB
in0[22] => m_out.DATAB
in0[23] => m_out.DATAB
in0[24] => m_out.DATAB
in0[25] => m_out.DATAB
in0[26] => m_out.DATAB
in0[27] => m_out.DATAB
in0[28] => m_out.DATAB
in0[29] => m_out.DATAB
in0[30] => m_out.DATAB
in0[31] => m_out.DATAB
in1[0] => m_out.DATAA
in1[1] => m_out.DATAA
in1[2] => m_out.DATAA
in1[3] => m_out.DATAA
in1[4] => m_out.DATAA
in1[5] => m_out.DATAA
in1[6] => m_out.DATAA
in1[7] => m_out.DATAA
in1[8] => m_out.DATAA
in1[9] => m_out.DATAA
in1[10] => m_out.DATAA
in1[11] => m_out.DATAA
in1[12] => m_out.DATAA
in1[13] => m_out.DATAA
in1[14] => m_out.DATAA
in1[15] => m_out.DATAA
in1[16] => m_out.DATAA
in1[17] => m_out.DATAA
in1[18] => m_out.DATAA
in1[19] => m_out.DATAA
in1[20] => m_out.DATAA
in1[21] => m_out.DATAA
in1[22] => m_out.DATAA
in1[23] => m_out.DATAA
in1[24] => m_out.DATAA
in1[25] => m_out.DATAA
in1[26] => m_out.DATAA
in1[27] => m_out.DATAA
in1[28] => m_out.DATAA
in1[29] => m_out.DATAA
in1[30] => m_out.DATAA
in1[31] => m_out.DATAA
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
m_out[0] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[1] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[2] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[3] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[4] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[5] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[6] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[7] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[8] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[9] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[10] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[11] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[12] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[13] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[14] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[15] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[16] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[17] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[18] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[19] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[20] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[21] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[22] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[23] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[24] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[25] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[26] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[27] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[28] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[29] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[30] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[31] <= m_out.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Multiciclo|mux_2:MUX2_RI_BR
in0[0] => m_out.DATAB
in0[1] => m_out.DATAB
in0[2] => m_out.DATAB
in0[3] => m_out.DATAB
in0[4] => m_out.DATAB
in0[5] => m_out.DATAB
in0[6] => m_out.DATAB
in0[7] => m_out.DATAB
in0[8] => m_out.DATAB
in0[9] => m_out.DATAB
in0[10] => m_out.DATAB
in0[11] => m_out.DATAB
in0[12] => m_out.DATAB
in0[13] => m_out.DATAB
in0[14] => m_out.DATAB
in0[15] => m_out.DATAB
in0[16] => m_out.DATAB
in0[17] => m_out.DATAB
in0[18] => m_out.DATAB
in0[19] => m_out.DATAB
in0[20] => m_out.DATAB
in0[21] => m_out.DATAB
in0[22] => m_out.DATAB
in0[23] => m_out.DATAB
in0[24] => m_out.DATAB
in0[25] => m_out.DATAB
in0[26] => m_out.DATAB
in0[27] => m_out.DATAB
in0[28] => m_out.DATAB
in0[29] => m_out.DATAB
in0[30] => m_out.DATAB
in0[31] => m_out.DATAB
in1[0] => m_out.DATAA
in1[1] => m_out.DATAA
in1[2] => m_out.DATAA
in1[3] => m_out.DATAA
in1[4] => m_out.DATAA
in1[5] => m_out.DATAA
in1[6] => m_out.DATAA
in1[7] => m_out.DATAA
in1[8] => m_out.DATAA
in1[9] => m_out.DATAA
in1[10] => m_out.DATAA
in1[11] => m_out.DATAA
in1[12] => m_out.DATAA
in1[13] => m_out.DATAA
in1[14] => m_out.DATAA
in1[15] => m_out.DATAA
in1[16] => m_out.DATAA
in1[17] => m_out.DATAA
in1[18] => m_out.DATAA
in1[19] => m_out.DATAA
in1[20] => m_out.DATAA
in1[21] => m_out.DATAA
in1[22] => m_out.DATAA
in1[23] => m_out.DATAA
in1[24] => m_out.DATAA
in1[25] => m_out.DATAA
in1[26] => m_out.DATAA
in1[27] => m_out.DATAA
in1[28] => m_out.DATAA
in1[29] => m_out.DATAA
in1[30] => m_out.DATAA
in1[31] => m_out.DATAA
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
m_out[0] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[1] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[2] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[3] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[4] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[5] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[6] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[7] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[8] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[9] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[10] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[11] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[12] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[13] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[14] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[15] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[16] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[17] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[18] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[19] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[20] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[21] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[22] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[23] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[24] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[25] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[26] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[27] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[28] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[29] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[30] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[31] <= m_out.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Multiciclo|breg:Banco_de_Registradores
clk => breg32~37.CLK
clk => breg32~0.CLK
clk => breg32~1.CLK
clk => breg32~2.CLK
clk => breg32~3.CLK
clk => breg32~4.CLK
clk => breg32~5.CLK
clk => breg32~6.CLK
clk => breg32~7.CLK
clk => breg32~8.CLK
clk => breg32~9.CLK
clk => breg32~10.CLK
clk => breg32~11.CLK
clk => breg32~12.CLK
clk => breg32~13.CLK
clk => breg32~14.CLK
clk => breg32~15.CLK
clk => breg32~16.CLK
clk => breg32~17.CLK
clk => breg32~18.CLK
clk => breg32~19.CLK
clk => breg32~20.CLK
clk => breg32~21.CLK
clk => breg32~22.CLK
clk => breg32~23.CLK
clk => breg32~24.CLK
clk => breg32~25.CLK
clk => breg32~26.CLK
clk => breg32~27.CLK
clk => breg32~28.CLK
clk => breg32~29.CLK
clk => breg32~30.CLK
clk => breg32~31.CLK
clk => breg32~32.CLK
clk => breg32~33.CLK
clk => breg32~34.CLK
clk => breg32~35.CLK
clk => breg32~36.CLK
clk => breg32.CLK0
enable => breg32~37.DATAIN
enable => breg32.WE
idxA[0] => Equal0.IN9
idxA[0] => breg32.RADDR
idxA[1] => Equal0.IN8
idxA[1] => breg32.RADDR1
idxA[2] => Equal0.IN7
idxA[2] => breg32.RADDR2
idxA[3] => Equal0.IN6
idxA[3] => breg32.RADDR3
idxA[4] => Equal0.IN5
idxA[4] => breg32.RADDR4
idxB[0] => Equal1.IN9
idxB[0] => breg32.PORTBRADDR
idxB[1] => Equal1.IN8
idxB[1] => breg32.PORTBRADDR1
idxB[2] => Equal1.IN7
idxB[2] => breg32.PORTBRADDR2
idxB[3] => Equal1.IN6
idxB[3] => breg32.PORTBRADDR3
idxB[4] => Equal1.IN5
idxB[4] => breg32.PORTBRADDR4
idxwr[0] => breg32~4.DATAIN
idxwr[0] => breg32.WADDR
idxwr[1] => breg32~3.DATAIN
idxwr[1] => breg32.WADDR1
idxwr[2] => breg32~2.DATAIN
idxwr[2] => breg32.WADDR2
idxwr[3] => breg32~1.DATAIN
idxwr[3] => breg32.WADDR3
idxwr[4] => breg32~0.DATAIN
idxwr[4] => breg32.WADDR4
data_in[0] => breg32~36.DATAIN
data_in[0] => breg32.DATAIN
data_in[1] => breg32~35.DATAIN
data_in[1] => breg32.DATAIN1
data_in[2] => breg32~34.DATAIN
data_in[2] => breg32.DATAIN2
data_in[3] => breg32~33.DATAIN
data_in[3] => breg32.DATAIN3
data_in[4] => breg32~32.DATAIN
data_in[4] => breg32.DATAIN4
data_in[5] => breg32~31.DATAIN
data_in[5] => breg32.DATAIN5
data_in[6] => breg32~30.DATAIN
data_in[6] => breg32.DATAIN6
data_in[7] => breg32~29.DATAIN
data_in[7] => breg32.DATAIN7
data_in[8] => breg32~28.DATAIN
data_in[8] => breg32.DATAIN8
data_in[9] => breg32~27.DATAIN
data_in[9] => breg32.DATAIN9
data_in[10] => breg32~26.DATAIN
data_in[10] => breg32.DATAIN10
data_in[11] => breg32~25.DATAIN
data_in[11] => breg32.DATAIN11
data_in[12] => breg32~24.DATAIN
data_in[12] => breg32.DATAIN12
data_in[13] => breg32~23.DATAIN
data_in[13] => breg32.DATAIN13
data_in[14] => breg32~22.DATAIN
data_in[14] => breg32.DATAIN14
data_in[15] => breg32~21.DATAIN
data_in[15] => breg32.DATAIN15
data_in[16] => breg32~20.DATAIN
data_in[16] => breg32.DATAIN16
data_in[17] => breg32~19.DATAIN
data_in[17] => breg32.DATAIN17
data_in[18] => breg32~18.DATAIN
data_in[18] => breg32.DATAIN18
data_in[19] => breg32~17.DATAIN
data_in[19] => breg32.DATAIN19
data_in[20] => breg32~16.DATAIN
data_in[20] => breg32.DATAIN20
data_in[21] => breg32~15.DATAIN
data_in[21] => breg32.DATAIN21
data_in[22] => breg32~14.DATAIN
data_in[22] => breg32.DATAIN22
data_in[23] => breg32~13.DATAIN
data_in[23] => breg32.DATAIN23
data_in[24] => breg32~12.DATAIN
data_in[24] => breg32.DATAIN24
data_in[25] => breg32~11.DATAIN
data_in[25] => breg32.DATAIN25
data_in[26] => breg32~10.DATAIN
data_in[26] => breg32.DATAIN26
data_in[27] => breg32~9.DATAIN
data_in[27] => breg32.DATAIN27
data_in[28] => breg32~8.DATAIN
data_in[28] => breg32.DATAIN28
data_in[29] => breg32~7.DATAIN
data_in[29] => breg32.DATAIN29
data_in[30] => breg32~6.DATAIN
data_in[30] => breg32.DATAIN30
data_in[31] => breg32~5.DATAIN
data_in[31] => breg32.DATAIN31
regA[0] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[1] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[2] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[3] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[4] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[5] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[6] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[7] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[8] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[9] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[10] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[11] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[12] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[13] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[14] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[15] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[16] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[17] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[18] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[19] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[20] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[21] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[22] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[23] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[24] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[25] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[26] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[27] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[28] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[29] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[30] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[31] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regB[0] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[1] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[2] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[3] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[4] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[5] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[6] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[7] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[8] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[9] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[10] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[11] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[12] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[13] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[14] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[15] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[16] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[17] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[18] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[19] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[20] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[21] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[22] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[23] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[24] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[25] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[26] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[27] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[28] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[29] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[30] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[31] <= regB.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Multiciclo|extsgn:Extensor_de_Sinal
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[16].DATAIN
input[15] => output[15].DATAIN
input[15] => output[31].DATAIN
input[15] => output[30].DATAIN
input[15] => output[29].DATAIN
input[15] => output[28].DATAIN
input[15] => output[27].DATAIN
input[15] => output[26].DATAIN
input[15] => output[25].DATAIN
input[15] => output[24].DATAIN
input[15] => output[23].DATAIN
input[15] => output[22].DATAIN
input[15] => output[21].DATAIN
input[15] => output[20].DATAIN
input[15] => output[19].DATAIN
input[15] => output[18].DATAIN
input[15] => output[17].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= input[15].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Multiciclo|regbuf:REG_A
clk => sr_out[0]~reg0.CLK
clk => sr_out[1]~reg0.CLK
clk => sr_out[2]~reg0.CLK
clk => sr_out[3]~reg0.CLK
clk => sr_out[4]~reg0.CLK
clk => sr_out[5]~reg0.CLK
clk => sr_out[6]~reg0.CLK
clk => sr_out[7]~reg0.CLK
clk => sr_out[8]~reg0.CLK
clk => sr_out[9]~reg0.CLK
clk => sr_out[10]~reg0.CLK
clk => sr_out[11]~reg0.CLK
clk => sr_out[12]~reg0.CLK
clk => sr_out[13]~reg0.CLK
clk => sr_out[14]~reg0.CLK
clk => sr_out[15]~reg0.CLK
clk => sr_out[16]~reg0.CLK
clk => sr_out[17]~reg0.CLK
clk => sr_out[18]~reg0.CLK
clk => sr_out[19]~reg0.CLK
clk => sr_out[20]~reg0.CLK
clk => sr_out[21]~reg0.CLK
clk => sr_out[22]~reg0.CLK
clk => sr_out[23]~reg0.CLK
clk => sr_out[24]~reg0.CLK
clk => sr_out[25]~reg0.CLK
clk => sr_out[26]~reg0.CLK
clk => sr_out[27]~reg0.CLK
clk => sr_out[28]~reg0.CLK
clk => sr_out[29]~reg0.CLK
clk => sr_out[30]~reg0.CLK
clk => sr_out[31]~reg0.CLK
sr_in[0] => sr_out[0]~reg0.DATAIN
sr_in[1] => sr_out[1]~reg0.DATAIN
sr_in[2] => sr_out[2]~reg0.DATAIN
sr_in[3] => sr_out[3]~reg0.DATAIN
sr_in[4] => sr_out[4]~reg0.DATAIN
sr_in[5] => sr_out[5]~reg0.DATAIN
sr_in[6] => sr_out[6]~reg0.DATAIN
sr_in[7] => sr_out[7]~reg0.DATAIN
sr_in[8] => sr_out[8]~reg0.DATAIN
sr_in[9] => sr_out[9]~reg0.DATAIN
sr_in[10] => sr_out[10]~reg0.DATAIN
sr_in[11] => sr_out[11]~reg0.DATAIN
sr_in[12] => sr_out[12]~reg0.DATAIN
sr_in[13] => sr_out[13]~reg0.DATAIN
sr_in[14] => sr_out[14]~reg0.DATAIN
sr_in[15] => sr_out[15]~reg0.DATAIN
sr_in[16] => sr_out[16]~reg0.DATAIN
sr_in[17] => sr_out[17]~reg0.DATAIN
sr_in[18] => sr_out[18]~reg0.DATAIN
sr_in[19] => sr_out[19]~reg0.DATAIN
sr_in[20] => sr_out[20]~reg0.DATAIN
sr_in[21] => sr_out[21]~reg0.DATAIN
sr_in[22] => sr_out[22]~reg0.DATAIN
sr_in[23] => sr_out[23]~reg0.DATAIN
sr_in[24] => sr_out[24]~reg0.DATAIN
sr_in[25] => sr_out[25]~reg0.DATAIN
sr_in[26] => sr_out[26]~reg0.DATAIN
sr_in[27] => sr_out[27]~reg0.DATAIN
sr_in[28] => sr_out[28]~reg0.DATAIN
sr_in[29] => sr_out[29]~reg0.DATAIN
sr_in[30] => sr_out[30]~reg0.DATAIN
sr_in[31] => sr_out[31]~reg0.DATAIN
sr_out[0] <= sr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[1] <= sr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[2] <= sr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[3] <= sr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[4] <= sr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[5] <= sr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[6] <= sr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[7] <= sr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[8] <= sr_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[9] <= sr_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[10] <= sr_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[11] <= sr_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[12] <= sr_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[13] <= sr_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[14] <= sr_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[15] <= sr_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[16] <= sr_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[17] <= sr_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[18] <= sr_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[19] <= sr_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[20] <= sr_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[21] <= sr_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[22] <= sr_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[23] <= sr_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[24] <= sr_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[25] <= sr_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[26] <= sr_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[27] <= sr_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[28] <= sr_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[29] <= sr_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[30] <= sr_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[31] <= sr_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Multiciclo|regbuf:REG_B
clk => sr_out[0]~reg0.CLK
clk => sr_out[1]~reg0.CLK
clk => sr_out[2]~reg0.CLK
clk => sr_out[3]~reg0.CLK
clk => sr_out[4]~reg0.CLK
clk => sr_out[5]~reg0.CLK
clk => sr_out[6]~reg0.CLK
clk => sr_out[7]~reg0.CLK
clk => sr_out[8]~reg0.CLK
clk => sr_out[9]~reg0.CLK
clk => sr_out[10]~reg0.CLK
clk => sr_out[11]~reg0.CLK
clk => sr_out[12]~reg0.CLK
clk => sr_out[13]~reg0.CLK
clk => sr_out[14]~reg0.CLK
clk => sr_out[15]~reg0.CLK
clk => sr_out[16]~reg0.CLK
clk => sr_out[17]~reg0.CLK
clk => sr_out[18]~reg0.CLK
clk => sr_out[19]~reg0.CLK
clk => sr_out[20]~reg0.CLK
clk => sr_out[21]~reg0.CLK
clk => sr_out[22]~reg0.CLK
clk => sr_out[23]~reg0.CLK
clk => sr_out[24]~reg0.CLK
clk => sr_out[25]~reg0.CLK
clk => sr_out[26]~reg0.CLK
clk => sr_out[27]~reg0.CLK
clk => sr_out[28]~reg0.CLK
clk => sr_out[29]~reg0.CLK
clk => sr_out[30]~reg0.CLK
clk => sr_out[31]~reg0.CLK
sr_in[0] => sr_out[0]~reg0.DATAIN
sr_in[1] => sr_out[1]~reg0.DATAIN
sr_in[2] => sr_out[2]~reg0.DATAIN
sr_in[3] => sr_out[3]~reg0.DATAIN
sr_in[4] => sr_out[4]~reg0.DATAIN
sr_in[5] => sr_out[5]~reg0.DATAIN
sr_in[6] => sr_out[6]~reg0.DATAIN
sr_in[7] => sr_out[7]~reg0.DATAIN
sr_in[8] => sr_out[8]~reg0.DATAIN
sr_in[9] => sr_out[9]~reg0.DATAIN
sr_in[10] => sr_out[10]~reg0.DATAIN
sr_in[11] => sr_out[11]~reg0.DATAIN
sr_in[12] => sr_out[12]~reg0.DATAIN
sr_in[13] => sr_out[13]~reg0.DATAIN
sr_in[14] => sr_out[14]~reg0.DATAIN
sr_in[15] => sr_out[15]~reg0.DATAIN
sr_in[16] => sr_out[16]~reg0.DATAIN
sr_in[17] => sr_out[17]~reg0.DATAIN
sr_in[18] => sr_out[18]~reg0.DATAIN
sr_in[19] => sr_out[19]~reg0.DATAIN
sr_in[20] => sr_out[20]~reg0.DATAIN
sr_in[21] => sr_out[21]~reg0.DATAIN
sr_in[22] => sr_out[22]~reg0.DATAIN
sr_in[23] => sr_out[23]~reg0.DATAIN
sr_in[24] => sr_out[24]~reg0.DATAIN
sr_in[25] => sr_out[25]~reg0.DATAIN
sr_in[26] => sr_out[26]~reg0.DATAIN
sr_in[27] => sr_out[27]~reg0.DATAIN
sr_in[28] => sr_out[28]~reg0.DATAIN
sr_in[29] => sr_out[29]~reg0.DATAIN
sr_in[30] => sr_out[30]~reg0.DATAIN
sr_in[31] => sr_out[31]~reg0.DATAIN
sr_out[0] <= sr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[1] <= sr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[2] <= sr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[3] <= sr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[4] <= sr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[5] <= sr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[6] <= sr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[7] <= sr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[8] <= sr_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[9] <= sr_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[10] <= sr_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[11] <= sr_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[12] <= sr_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[13] <= sr_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[14] <= sr_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[15] <= sr_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[16] <= sr_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[17] <= sr_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[18] <= sr_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[19] <= sr_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[20] <= sr_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[21] <= sr_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[22] <= sr_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[23] <= sr_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[24] <= sr_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[25] <= sr_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[26] <= sr_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[27] <= sr_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[28] <= sr_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[29] <= sr_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[30] <= sr_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[31] <= sr_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Multiciclo|mux_2:MUX_A_ALU
in0[0] => m_out.DATAB
in0[1] => m_out.DATAB
in0[2] => m_out.DATAB
in0[3] => m_out.DATAB
in0[4] => m_out.DATAB
in0[5] => m_out.DATAB
in0[6] => m_out.DATAB
in0[7] => m_out.DATAB
in0[8] => m_out.DATAB
in0[9] => m_out.DATAB
in0[10] => m_out.DATAB
in0[11] => m_out.DATAB
in0[12] => m_out.DATAB
in0[13] => m_out.DATAB
in0[14] => m_out.DATAB
in0[15] => m_out.DATAB
in0[16] => m_out.DATAB
in0[17] => m_out.DATAB
in0[18] => m_out.DATAB
in0[19] => m_out.DATAB
in0[20] => m_out.DATAB
in0[21] => m_out.DATAB
in0[22] => m_out.DATAB
in0[23] => m_out.DATAB
in0[24] => m_out.DATAB
in0[25] => m_out.DATAB
in0[26] => m_out.DATAB
in0[27] => m_out.DATAB
in0[28] => m_out.DATAB
in0[29] => m_out.DATAB
in0[30] => m_out.DATAB
in0[31] => m_out.DATAB
in1[0] => m_out.DATAA
in1[1] => m_out.DATAA
in1[2] => m_out.DATAA
in1[3] => m_out.DATAA
in1[4] => m_out.DATAA
in1[5] => m_out.DATAA
in1[6] => m_out.DATAA
in1[7] => m_out.DATAA
in1[8] => m_out.DATAA
in1[9] => m_out.DATAA
in1[10] => m_out.DATAA
in1[11] => m_out.DATAA
in1[12] => m_out.DATAA
in1[13] => m_out.DATAA
in1[14] => m_out.DATAA
in1[15] => m_out.DATAA
in1[16] => m_out.DATAA
in1[17] => m_out.DATAA
in1[18] => m_out.DATAA
in1[19] => m_out.DATAA
in1[20] => m_out.DATAA
in1[21] => m_out.DATAA
in1[22] => m_out.DATAA
in1[23] => m_out.DATAA
in1[24] => m_out.DATAA
in1[25] => m_out.DATAA
in1[26] => m_out.DATAA
in1[27] => m_out.DATAA
in1[28] => m_out.DATAA
in1[29] => m_out.DATAA
in1[30] => m_out.DATAA
in1[31] => m_out.DATAA
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
sel => m_out.OUTPUTSELECT
m_out[0] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[1] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[2] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[3] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[4] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[5] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[6] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[7] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[8] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[9] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[10] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[11] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[12] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[13] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[14] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[15] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[16] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[17] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[18] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[19] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[20] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[21] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[22] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[23] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[24] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[25] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[26] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[27] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[28] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[29] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[30] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[31] <= m_out.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Multiciclo|mux_4:MUX_B_extsgn_ALU
in0[0] => m_out.DATAB
in0[1] => m_out.DATAB
in0[2] => m_out.DATAB
in0[3] => m_out.DATAB
in0[4] => m_out.DATAB
in0[5] => m_out.DATAB
in0[6] => m_out.DATAB
in0[7] => m_out.DATAB
in0[8] => m_out.DATAB
in0[9] => m_out.DATAB
in0[10] => m_out.DATAB
in0[11] => m_out.DATAB
in0[12] => m_out.DATAB
in0[13] => m_out.DATAB
in0[14] => m_out.DATAB
in0[15] => m_out.DATAB
in0[16] => m_out.DATAB
in0[17] => m_out.DATAB
in0[18] => m_out.DATAB
in0[19] => m_out.DATAB
in0[20] => m_out.DATAB
in0[21] => m_out.DATAB
in0[22] => m_out.DATAB
in0[23] => m_out.DATAB
in0[24] => m_out.DATAB
in0[25] => m_out.DATAB
in0[26] => m_out.DATAB
in0[27] => m_out.DATAB
in0[28] => m_out.DATAB
in0[29] => m_out.DATAB
in0[30] => m_out.DATAB
in0[31] => m_out.DATAB
in1[0] => m_out.DATAB
in1[1] => m_out.DATAB
in1[2] => m_out.DATAB
in1[3] => m_out.DATAB
in1[4] => m_out.DATAB
in1[5] => m_out.DATAB
in1[6] => m_out.DATAB
in1[7] => m_out.DATAB
in1[8] => m_out.DATAB
in1[9] => m_out.DATAB
in1[10] => m_out.DATAB
in1[11] => m_out.DATAB
in1[12] => m_out.DATAB
in1[13] => m_out.DATAB
in1[14] => m_out.DATAB
in1[15] => m_out.DATAB
in1[16] => m_out.DATAB
in1[17] => m_out.DATAB
in1[18] => m_out.DATAB
in1[19] => m_out.DATAB
in1[20] => m_out.DATAB
in1[21] => m_out.DATAB
in1[22] => m_out.DATAB
in1[23] => m_out.DATAB
in1[24] => m_out.DATAB
in1[25] => m_out.DATAB
in1[26] => m_out.DATAB
in1[27] => m_out.DATAB
in1[28] => m_out.DATAB
in1[29] => m_out.DATAB
in1[30] => m_out.DATAB
in1[31] => m_out.DATAB
in2[0] => m_out.DATAB
in2[1] => m_out.DATAB
in2[2] => m_out.DATAB
in2[3] => m_out.DATAB
in2[4] => m_out.DATAB
in2[5] => m_out.DATAB
in2[6] => m_out.DATAB
in2[7] => m_out.DATAB
in2[8] => m_out.DATAB
in2[9] => m_out.DATAB
in2[10] => m_out.DATAB
in2[11] => m_out.DATAB
in2[12] => m_out.DATAB
in2[13] => m_out.DATAB
in2[14] => m_out.DATAB
in2[15] => m_out.DATAB
in2[16] => m_out.DATAB
in2[17] => m_out.DATAB
in2[18] => m_out.DATAB
in2[19] => m_out.DATAB
in2[20] => m_out.DATAB
in2[21] => m_out.DATAB
in2[22] => m_out.DATAB
in2[23] => m_out.DATAB
in2[24] => m_out.DATAB
in2[25] => m_out.DATAB
in2[26] => m_out.DATAB
in2[27] => m_out.DATAB
in2[28] => m_out.DATAB
in2[29] => m_out.DATAB
in2[30] => m_out.DATAB
in2[31] => m_out.DATAB
in3[0] => m_out.DATAA
in3[1] => m_out.DATAA
in3[2] => m_out.DATAA
in3[3] => m_out.DATAA
in3[4] => m_out.DATAA
in3[5] => m_out.DATAA
in3[6] => m_out.DATAA
in3[7] => m_out.DATAA
in3[8] => m_out.DATAA
in3[9] => m_out.DATAA
in3[10] => m_out.DATAA
in3[11] => m_out.DATAA
in3[12] => m_out.DATAA
in3[13] => m_out.DATAA
in3[14] => m_out.DATAA
in3[15] => m_out.DATAA
in3[16] => m_out.DATAA
in3[17] => m_out.DATAA
in3[18] => m_out.DATAA
in3[19] => m_out.DATAA
in3[20] => m_out.DATAA
in3[21] => m_out.DATAA
in3[22] => m_out.DATAA
in3[23] => m_out.DATAA
in3[24] => m_out.DATAA
in3[25] => m_out.DATAA
in3[26] => m_out.DATAA
in3[27] => m_out.DATAA
in3[28] => m_out.DATAA
in3[29] => m_out.DATAA
in3[30] => m_out.DATAA
in3[31] => m_out.DATAA
sel[0] => Equal0.IN3
sel[0] => Equal1.IN3
sel[0] => Equal2.IN3
sel[1] => Equal0.IN2
sel[1] => Equal1.IN2
sel[1] => Equal2.IN2
m_out[0] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[1] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[2] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[3] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[4] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[5] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[6] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[7] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[8] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[9] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[10] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[11] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[12] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[13] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[14] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[15] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[16] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[17] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[18] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[19] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[20] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[21] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[22] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[23] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[24] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[25] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[26] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[27] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[28] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[29] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[30] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[31] <= m_out.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Multiciclo|alu_ctr:COntroladora_ULA
op_alu[0] => Equal0.IN2
op_alu[0] => Equal1.IN3
op_alu[0] => Equal2.IN2
op_alu[0] => Equal3.IN2
op_alu[0] => Equal6.IN3
op_alu[0] => Equal8.IN3
op_alu[1] => Equal0.IN1
op_alu[1] => Equal1.IN2
op_alu[1] => Equal2.IN3
op_alu[1] => Equal3.IN1
op_alu[1] => Equal6.IN2
op_alu[1] => Equal8.IN2
op_alu[2] => Equal0.IN3
op_alu[2] => Equal1.IN1
op_alu[2] => Equal2.IN1
op_alu[2] => Equal3.IN0
op_alu[2] => Equal6.IN1
op_alu[2] => Equal8.IN1
op_alu[3] => Equal0.IN0
op_alu[3] => Equal1.IN0
op_alu[3] => Equal2.IN0
op_alu[3] => Equal3.IN3
op_alu[3] => Equal6.IN0
op_alu[3] => Equal8.IN0
funct[0] => Equal4.IN5
funct[0] => Equal5.IN2
funct[0] => Equal7.IN3
funct[0] => Equal9.IN4
funct[0] => Equal10.IN4
funct[0] => Equal11.IN5
funct[0] => Equal12.IN5
funct[0] => Equal13.IN2
funct[0] => Equal14.IN5
funct[0] => Equal15.IN3
funct[1] => Equal4.IN4
funct[1] => Equal5.IN5
funct[1] => Equal7.IN5
funct[1] => Equal9.IN3
funct[1] => Equal10.IN5
funct[1] => Equal11.IN4
funct[1] => Equal12.IN4
funct[1] => Equal13.IN5
funct[1] => Equal14.IN2
funct[1] => Equal15.IN2
funct[2] => Equal4.IN3
funct[2] => Equal5.IN1
funct[2] => Equal7.IN2
funct[2] => Equal9.IN2
funct[2] => Equal10.IN3
funct[2] => Equal11.IN3
funct[2] => Equal12.IN3
funct[2] => Equal13.IN4
funct[2] => Equal14.IN4
funct[2] => Equal15.IN5
funct[3] => Equal4.IN1
funct[3] => Equal5.IN4
funct[3] => Equal7.IN1
funct[3] => Equal9.IN1
funct[3] => Equal10.IN2
funct[3] => Equal11.IN2
funct[3] => Equal12.IN2
funct[3] => Equal13.IN1
funct[3] => Equal14.IN1
funct[3] => Equal15.IN1
funct[4] => Equal4.IN0
funct[4] => Equal5.IN0
funct[4] => Equal7.IN0
funct[4] => Equal9.IN0
funct[4] => Equal10.IN1
funct[4] => Equal11.IN1
funct[4] => Equal12.IN1
funct[4] => Equal13.IN0
funct[4] => Equal14.IN0
funct[4] => Equal15.IN0
funct[5] => Equal4.IN2
funct[5] => Equal5.IN3
funct[5] => Equal7.IN4
funct[5] => Equal9.IN5
funct[5] => Equal10.IN0
funct[5] => Equal11.IN0
funct[5] => Equal12.IN0
funct[5] => Equal13.IN3
funct[5] => Equal14.IN3
funct[5] => Equal15.IN4
alu_ctr[0] <= alu_ctr.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[1] <= alu_ctr.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[2] <= alu_ctr.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[3] <= alu_ctr.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Multiciclo|ulamips:ULA
aluctl[0] => Mux0.IN18
aluctl[0] => Mux1.IN18
aluctl[0] => Mux2.IN18
aluctl[0] => Mux3.IN18
aluctl[0] => Mux4.IN18
aluctl[0] => Mux5.IN18
aluctl[0] => Mux6.IN18
aluctl[0] => Mux7.IN18
aluctl[0] => Mux8.IN18
aluctl[0] => Mux9.IN18
aluctl[0] => Mux10.IN18
aluctl[0] => Mux11.IN18
aluctl[0] => Mux12.IN18
aluctl[0] => Mux13.IN18
aluctl[0] => Mux14.IN18
aluctl[0] => Mux15.IN18
aluctl[0] => Mux16.IN18
aluctl[0] => Mux17.IN18
aluctl[0] => Mux18.IN18
aluctl[0] => Mux19.IN18
aluctl[0] => Mux20.IN18
aluctl[0] => Mux21.IN18
aluctl[0] => Mux22.IN18
aluctl[0] => Mux23.IN18
aluctl[0] => Mux24.IN18
aluctl[0] => Mux25.IN18
aluctl[0] => Mux26.IN18
aluctl[0] => Mux27.IN18
aluctl[0] => Mux28.IN18
aluctl[0] => Mux29.IN18
aluctl[0] => Mux30.IN18
aluctl[0] => Mux31.IN17
aluctl[1] => Mux0.IN17
aluctl[1] => Mux1.IN17
aluctl[1] => Mux2.IN17
aluctl[1] => Mux3.IN17
aluctl[1] => Mux4.IN17
aluctl[1] => Mux5.IN17
aluctl[1] => Mux6.IN17
aluctl[1] => Mux7.IN17
aluctl[1] => Mux8.IN17
aluctl[1] => Mux9.IN17
aluctl[1] => Mux10.IN17
aluctl[1] => Mux11.IN17
aluctl[1] => Mux12.IN17
aluctl[1] => Mux13.IN17
aluctl[1] => Mux14.IN17
aluctl[1] => Mux15.IN17
aluctl[1] => Mux16.IN17
aluctl[1] => Mux17.IN17
aluctl[1] => Mux18.IN17
aluctl[1] => Mux19.IN17
aluctl[1] => Mux20.IN17
aluctl[1] => Mux21.IN17
aluctl[1] => Mux22.IN17
aluctl[1] => Mux23.IN17
aluctl[1] => Mux24.IN17
aluctl[1] => Mux25.IN17
aluctl[1] => Mux26.IN17
aluctl[1] => Mux27.IN17
aluctl[1] => Mux28.IN17
aluctl[1] => Mux29.IN17
aluctl[1] => Mux30.IN17
aluctl[1] => Mux31.IN16
aluctl[2] => Mux0.IN16
aluctl[2] => Mux1.IN16
aluctl[2] => Mux2.IN16
aluctl[2] => Mux3.IN16
aluctl[2] => Mux4.IN16
aluctl[2] => Mux5.IN16
aluctl[2] => Mux6.IN16
aluctl[2] => Mux7.IN16
aluctl[2] => Mux8.IN16
aluctl[2] => Mux9.IN16
aluctl[2] => Mux10.IN16
aluctl[2] => Mux11.IN16
aluctl[2] => Mux12.IN16
aluctl[2] => Mux13.IN16
aluctl[2] => Mux14.IN16
aluctl[2] => Mux15.IN16
aluctl[2] => Mux16.IN16
aluctl[2] => Mux17.IN16
aluctl[2] => Mux18.IN16
aluctl[2] => Mux19.IN16
aluctl[2] => Mux20.IN16
aluctl[2] => Mux21.IN16
aluctl[2] => Mux22.IN16
aluctl[2] => Mux23.IN16
aluctl[2] => Mux24.IN16
aluctl[2] => Mux25.IN16
aluctl[2] => Mux26.IN16
aluctl[2] => Mux27.IN16
aluctl[2] => Mux28.IN16
aluctl[2] => Mux29.IN16
aluctl[2] => Mux30.IN16
aluctl[2] => Mux31.IN15
aluctl[3] => Mux0.IN15
aluctl[3] => Mux1.IN15
aluctl[3] => Mux2.IN15
aluctl[3] => Mux3.IN15
aluctl[3] => Mux4.IN15
aluctl[3] => Mux5.IN15
aluctl[3] => Mux6.IN15
aluctl[3] => Mux7.IN15
aluctl[3] => Mux8.IN15
aluctl[3] => Mux9.IN15
aluctl[3] => Mux10.IN15
aluctl[3] => Mux11.IN15
aluctl[3] => Mux12.IN15
aluctl[3] => Mux13.IN15
aluctl[3] => Mux14.IN15
aluctl[3] => Mux15.IN15
aluctl[3] => Mux16.IN15
aluctl[3] => Mux17.IN15
aluctl[3] => Mux18.IN15
aluctl[3] => Mux19.IN15
aluctl[3] => Mux20.IN15
aluctl[3] => Mux21.IN15
aluctl[3] => Mux22.IN15
aluctl[3] => Mux23.IN15
aluctl[3] => Mux24.IN15
aluctl[3] => Mux25.IN15
aluctl[3] => Mux26.IN15
aluctl[3] => Mux27.IN15
aluctl[3] => Mux28.IN15
aluctl[3] => Mux29.IN15
aluctl[3] => Mux30.IN15
aluctl[3] => Mux31.IN14
shamt[0] => ShiftRight0.IN5
shamt[0] => ShiftLeft0.IN5
shamt[1] => ShiftRight0.IN4
shamt[1] => ShiftLeft0.IN4
shamt[2] => ShiftRight0.IN3
shamt[2] => ShiftLeft0.IN3
shamt[3] => ShiftRight0.IN2
shamt[3] => ShiftLeft0.IN2
shamt[4] => ShiftRight0.IN1
shamt[4] => ShiftLeft0.IN1
A[0] => Add0.IN64
A[0] => a32.IN0
A[0] => a32.IN0
A[0] => a32.IN0
A[0] => a32.IN0
A[0] => Add1.IN32
A[0] => ShiftRight0.IN37
A[0] => ShiftLeft0.IN37
A[1] => Add0.IN63
A[1] => a32.IN0
A[1] => a32.IN0
A[1] => a32.IN0
A[1] => a32.IN0
A[1] => Add1.IN31
A[1] => ShiftRight0.IN36
A[1] => ShiftLeft0.IN36
A[2] => Add0.IN62
A[2] => a32.IN0
A[2] => a32.IN0
A[2] => a32.IN0
A[2] => a32.IN0
A[2] => Add1.IN30
A[2] => ShiftRight0.IN35
A[2] => ShiftLeft0.IN35
A[3] => Add0.IN61
A[3] => a32.IN0
A[3] => a32.IN0
A[3] => a32.IN0
A[3] => a32.IN0
A[3] => Add1.IN29
A[3] => ShiftRight0.IN34
A[3] => ShiftLeft0.IN34
A[4] => Add0.IN60
A[4] => a32.IN0
A[4] => a32.IN0
A[4] => a32.IN0
A[4] => a32.IN0
A[4] => Add1.IN28
A[4] => ShiftRight0.IN33
A[4] => ShiftLeft0.IN33
A[5] => Add0.IN59
A[5] => a32.IN0
A[5] => a32.IN0
A[5] => a32.IN0
A[5] => a32.IN0
A[5] => Add1.IN27
A[5] => ShiftRight0.IN32
A[5] => ShiftLeft0.IN32
A[6] => Add0.IN58
A[6] => a32.IN0
A[6] => a32.IN0
A[6] => a32.IN0
A[6] => a32.IN0
A[6] => Add1.IN26
A[6] => ShiftRight0.IN31
A[6] => ShiftLeft0.IN31
A[7] => Add0.IN57
A[7] => a32.IN0
A[7] => a32.IN0
A[7] => a32.IN0
A[7] => a32.IN0
A[7] => Add1.IN25
A[7] => ShiftRight0.IN30
A[7] => ShiftLeft0.IN30
A[8] => Add0.IN56
A[8] => a32.IN0
A[8] => a32.IN0
A[8] => a32.IN0
A[8] => a32.IN0
A[8] => Add1.IN24
A[8] => ShiftRight0.IN29
A[8] => ShiftLeft0.IN29
A[9] => Add0.IN55
A[9] => a32.IN0
A[9] => a32.IN0
A[9] => a32.IN0
A[9] => a32.IN0
A[9] => Add1.IN23
A[9] => ShiftRight0.IN28
A[9] => ShiftLeft0.IN28
A[10] => Add0.IN54
A[10] => a32.IN0
A[10] => a32.IN0
A[10] => a32.IN0
A[10] => a32.IN0
A[10] => Add1.IN22
A[10] => ShiftRight0.IN27
A[10] => ShiftLeft0.IN27
A[11] => Add0.IN53
A[11] => a32.IN0
A[11] => a32.IN0
A[11] => a32.IN0
A[11] => a32.IN0
A[11] => Add1.IN21
A[11] => ShiftRight0.IN26
A[11] => ShiftLeft0.IN26
A[12] => Add0.IN52
A[12] => a32.IN0
A[12] => a32.IN0
A[12] => a32.IN0
A[12] => a32.IN0
A[12] => Add1.IN20
A[12] => ShiftRight0.IN25
A[12] => ShiftLeft0.IN25
A[13] => Add0.IN51
A[13] => a32.IN0
A[13] => a32.IN0
A[13] => a32.IN0
A[13] => a32.IN0
A[13] => Add1.IN19
A[13] => ShiftRight0.IN24
A[13] => ShiftLeft0.IN24
A[14] => Add0.IN50
A[14] => a32.IN0
A[14] => a32.IN0
A[14] => a32.IN0
A[14] => a32.IN0
A[14] => Add1.IN18
A[14] => ShiftRight0.IN23
A[14] => ShiftLeft0.IN23
A[15] => Add0.IN49
A[15] => a32.IN0
A[15] => a32.IN0
A[15] => a32.IN0
A[15] => a32.IN0
A[15] => Add1.IN17
A[15] => ShiftRight0.IN22
A[15] => ShiftLeft0.IN22
A[16] => Add0.IN48
A[16] => a32.IN0
A[16] => a32.IN0
A[16] => a32.IN0
A[16] => a32.IN0
A[16] => Add1.IN16
A[16] => ShiftRight0.IN21
A[16] => ShiftLeft0.IN21
A[17] => Add0.IN47
A[17] => a32.IN0
A[17] => a32.IN0
A[17] => a32.IN0
A[17] => a32.IN0
A[17] => Add1.IN15
A[17] => ShiftRight0.IN20
A[17] => ShiftLeft0.IN20
A[18] => Add0.IN46
A[18] => a32.IN0
A[18] => a32.IN0
A[18] => a32.IN0
A[18] => a32.IN0
A[18] => Add1.IN14
A[18] => ShiftRight0.IN19
A[18] => ShiftLeft0.IN19
A[19] => Add0.IN45
A[19] => a32.IN0
A[19] => a32.IN0
A[19] => a32.IN0
A[19] => a32.IN0
A[19] => Add1.IN13
A[19] => ShiftRight0.IN18
A[19] => ShiftLeft0.IN18
A[20] => Add0.IN44
A[20] => a32.IN0
A[20] => a32.IN0
A[20] => a32.IN0
A[20] => a32.IN0
A[20] => Add1.IN12
A[20] => ShiftRight0.IN17
A[20] => ShiftLeft0.IN17
A[21] => Add0.IN43
A[21] => a32.IN0
A[21] => a32.IN0
A[21] => a32.IN0
A[21] => a32.IN0
A[21] => Add1.IN11
A[21] => ShiftRight0.IN16
A[21] => ShiftLeft0.IN16
A[22] => Add0.IN42
A[22] => a32.IN0
A[22] => a32.IN0
A[22] => a32.IN0
A[22] => a32.IN0
A[22] => Add1.IN10
A[22] => ShiftRight0.IN15
A[22] => ShiftLeft0.IN15
A[23] => Add0.IN41
A[23] => a32.IN0
A[23] => a32.IN0
A[23] => a32.IN0
A[23] => a32.IN0
A[23] => Add1.IN9
A[23] => ShiftRight0.IN14
A[23] => ShiftLeft0.IN14
A[24] => Add0.IN40
A[24] => a32.IN0
A[24] => a32.IN0
A[24] => a32.IN0
A[24] => a32.IN0
A[24] => Add1.IN8
A[24] => ShiftRight0.IN13
A[24] => ShiftLeft0.IN13
A[25] => Add0.IN39
A[25] => a32.IN0
A[25] => a32.IN0
A[25] => a32.IN0
A[25] => a32.IN0
A[25] => Add1.IN7
A[25] => ShiftRight0.IN12
A[25] => ShiftLeft0.IN12
A[26] => Add0.IN38
A[26] => a32.IN0
A[26] => a32.IN0
A[26] => a32.IN0
A[26] => a32.IN0
A[26] => Add1.IN6
A[26] => ShiftRight0.IN11
A[26] => ShiftLeft0.IN11
A[27] => Add0.IN37
A[27] => a32.IN0
A[27] => a32.IN0
A[27] => a32.IN0
A[27] => a32.IN0
A[27] => Add1.IN5
A[27] => ShiftRight0.IN10
A[27] => ShiftLeft0.IN10
A[28] => Add0.IN36
A[28] => a32.IN0
A[28] => a32.IN0
A[28] => a32.IN0
A[28] => a32.IN0
A[28] => Add1.IN4
A[28] => ShiftRight0.IN9
A[28] => ShiftLeft0.IN9
A[29] => Add0.IN35
A[29] => a32.IN0
A[29] => a32.IN0
A[29] => a32.IN0
A[29] => a32.IN0
A[29] => Add1.IN3
A[29] => ShiftRight0.IN8
A[29] => ShiftLeft0.IN8
A[30] => Add0.IN34
A[30] => a32.IN0
A[30] => a32.IN0
A[30] => a32.IN0
A[30] => a32.IN0
A[30] => Add1.IN2
A[30] => ShiftRight0.IN7
A[30] => ShiftLeft0.IN7
A[31] => Add0.IN33
A[31] => a32.IN0
A[31] => a32.IN0
A[31] => a32.IN0
A[31] => a32.IN0
A[31] => Add1.IN1
A[31] => ShiftRight0.IN6
A[31] => ShiftLeft0.IN6
B[0] => a32.IN1
B[0] => a32.IN1
B[0] => a32.IN1
B[0] => a32.IN1
B[0] => Add1.IN64
B[0] => Add0.IN32
B[1] => a32.IN1
B[1] => a32.IN1
B[1] => a32.IN1
B[1] => a32.IN1
B[1] => Add1.IN63
B[1] => Add0.IN31
B[2] => a32.IN1
B[2] => a32.IN1
B[2] => a32.IN1
B[2] => a32.IN1
B[2] => Add1.IN62
B[2] => Add0.IN30
B[3] => a32.IN1
B[3] => a32.IN1
B[3] => a32.IN1
B[3] => a32.IN1
B[3] => Add1.IN61
B[3] => Add0.IN29
B[4] => a32.IN1
B[4] => a32.IN1
B[4] => a32.IN1
B[4] => a32.IN1
B[4] => Add1.IN60
B[4] => Add0.IN28
B[5] => a32.IN1
B[5] => a32.IN1
B[5] => a32.IN1
B[5] => a32.IN1
B[5] => Add1.IN59
B[5] => Add0.IN27
B[6] => a32.IN1
B[6] => a32.IN1
B[6] => a32.IN1
B[6] => a32.IN1
B[6] => Add1.IN58
B[6] => Add0.IN26
B[7] => a32.IN1
B[7] => a32.IN1
B[7] => a32.IN1
B[7] => a32.IN1
B[7] => Add1.IN57
B[7] => Add0.IN25
B[8] => a32.IN1
B[8] => a32.IN1
B[8] => a32.IN1
B[8] => a32.IN1
B[8] => Add1.IN56
B[8] => Add0.IN24
B[9] => a32.IN1
B[9] => a32.IN1
B[9] => a32.IN1
B[9] => a32.IN1
B[9] => Add1.IN55
B[9] => Add0.IN23
B[10] => a32.IN1
B[10] => a32.IN1
B[10] => a32.IN1
B[10] => a32.IN1
B[10] => Add1.IN54
B[10] => Add0.IN22
B[11] => a32.IN1
B[11] => a32.IN1
B[11] => a32.IN1
B[11] => a32.IN1
B[11] => Add1.IN53
B[11] => Add0.IN21
B[12] => a32.IN1
B[12] => a32.IN1
B[12] => a32.IN1
B[12] => a32.IN1
B[12] => Add1.IN52
B[12] => Add0.IN20
B[13] => a32.IN1
B[13] => a32.IN1
B[13] => a32.IN1
B[13] => a32.IN1
B[13] => Add1.IN51
B[13] => Add0.IN19
B[14] => a32.IN1
B[14] => a32.IN1
B[14] => a32.IN1
B[14] => a32.IN1
B[14] => Add1.IN50
B[14] => Add0.IN18
B[15] => a32.IN1
B[15] => a32.IN1
B[15] => a32.IN1
B[15] => a32.IN1
B[15] => Add1.IN49
B[15] => Add0.IN17
B[16] => a32.IN1
B[16] => a32.IN1
B[16] => a32.IN1
B[16] => a32.IN1
B[16] => Add1.IN48
B[16] => Add0.IN16
B[17] => a32.IN1
B[17] => a32.IN1
B[17] => a32.IN1
B[17] => a32.IN1
B[17] => Add1.IN47
B[17] => Add0.IN15
B[18] => a32.IN1
B[18] => a32.IN1
B[18] => a32.IN1
B[18] => a32.IN1
B[18] => Add1.IN46
B[18] => Add0.IN14
B[19] => a32.IN1
B[19] => a32.IN1
B[19] => a32.IN1
B[19] => a32.IN1
B[19] => Add1.IN45
B[19] => Add0.IN13
B[20] => a32.IN1
B[20] => a32.IN1
B[20] => a32.IN1
B[20] => a32.IN1
B[20] => Add1.IN44
B[20] => Add0.IN12
B[21] => a32.IN1
B[21] => a32.IN1
B[21] => a32.IN1
B[21] => a32.IN1
B[21] => Add1.IN43
B[21] => Add0.IN11
B[22] => a32.IN1
B[22] => a32.IN1
B[22] => a32.IN1
B[22] => a32.IN1
B[22] => Add1.IN42
B[22] => Add0.IN10
B[23] => a32.IN1
B[23] => a32.IN1
B[23] => a32.IN1
B[23] => a32.IN1
B[23] => Add1.IN41
B[23] => Add0.IN9
B[24] => a32.IN1
B[24] => a32.IN1
B[24] => a32.IN1
B[24] => a32.IN1
B[24] => Add1.IN40
B[24] => Add0.IN8
B[25] => a32.IN1
B[25] => a32.IN1
B[25] => a32.IN1
B[25] => a32.IN1
B[25] => Add1.IN39
B[25] => Add0.IN7
B[26] => a32.IN1
B[26] => a32.IN1
B[26] => a32.IN1
B[26] => a32.IN1
B[26] => Add1.IN38
B[26] => Add0.IN6
B[27] => a32.IN1
B[27] => a32.IN1
B[27] => a32.IN1
B[27] => a32.IN1
B[27] => Add1.IN37
B[27] => Add0.IN5
B[28] => a32.IN1
B[28] => a32.IN1
B[28] => a32.IN1
B[28] => a32.IN1
B[28] => Add1.IN36
B[28] => Add0.IN4
B[29] => a32.IN1
B[29] => a32.IN1
B[29] => a32.IN1
B[29] => a32.IN1
B[29] => Add1.IN35
B[29] => Add0.IN3
B[30] => a32.IN1
B[30] => a32.IN1
B[30] => a32.IN1
B[30] => a32.IN1
B[30] => Add1.IN34
B[30] => Add0.IN2
B[31] => a32.IN1
B[31] => a32.IN1
B[31] => a32.IN1
B[31] => a32.IN1
B[31] => Add1.IN33
B[31] => Add0.IN1
aluout[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
aluout[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
aluout[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
aluout[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
aluout[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
aluout[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
aluout[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
aluout[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
aluout[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
aluout[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
aluout[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
aluout[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
aluout[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
aluout[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
aluout[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
aluout[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
aluout[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
aluout[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
aluout[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
aluout[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
aluout[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
aluout[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
aluout[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
aluout[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
aluout[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
aluout[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
aluout[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
aluout[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
aluout[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
aluout[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
aluout[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
aluout[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Multiciclo|regbuf:SaidaAlu
clk => sr_out[0]~reg0.CLK
clk => sr_out[1]~reg0.CLK
clk => sr_out[2]~reg0.CLK
clk => sr_out[3]~reg0.CLK
clk => sr_out[4]~reg0.CLK
clk => sr_out[5]~reg0.CLK
clk => sr_out[6]~reg0.CLK
clk => sr_out[7]~reg0.CLK
clk => sr_out[8]~reg0.CLK
clk => sr_out[9]~reg0.CLK
clk => sr_out[10]~reg0.CLK
clk => sr_out[11]~reg0.CLK
clk => sr_out[12]~reg0.CLK
clk => sr_out[13]~reg0.CLK
clk => sr_out[14]~reg0.CLK
clk => sr_out[15]~reg0.CLK
clk => sr_out[16]~reg0.CLK
clk => sr_out[17]~reg0.CLK
clk => sr_out[18]~reg0.CLK
clk => sr_out[19]~reg0.CLK
clk => sr_out[20]~reg0.CLK
clk => sr_out[21]~reg0.CLK
clk => sr_out[22]~reg0.CLK
clk => sr_out[23]~reg0.CLK
clk => sr_out[24]~reg0.CLK
clk => sr_out[25]~reg0.CLK
clk => sr_out[26]~reg0.CLK
clk => sr_out[27]~reg0.CLK
clk => sr_out[28]~reg0.CLK
clk => sr_out[29]~reg0.CLK
clk => sr_out[30]~reg0.CLK
clk => sr_out[31]~reg0.CLK
sr_in[0] => sr_out[0]~reg0.DATAIN
sr_in[1] => sr_out[1]~reg0.DATAIN
sr_in[2] => sr_out[2]~reg0.DATAIN
sr_in[3] => sr_out[3]~reg0.DATAIN
sr_in[4] => sr_out[4]~reg0.DATAIN
sr_in[5] => sr_out[5]~reg0.DATAIN
sr_in[6] => sr_out[6]~reg0.DATAIN
sr_in[7] => sr_out[7]~reg0.DATAIN
sr_in[8] => sr_out[8]~reg0.DATAIN
sr_in[9] => sr_out[9]~reg0.DATAIN
sr_in[10] => sr_out[10]~reg0.DATAIN
sr_in[11] => sr_out[11]~reg0.DATAIN
sr_in[12] => sr_out[12]~reg0.DATAIN
sr_in[13] => sr_out[13]~reg0.DATAIN
sr_in[14] => sr_out[14]~reg0.DATAIN
sr_in[15] => sr_out[15]~reg0.DATAIN
sr_in[16] => sr_out[16]~reg0.DATAIN
sr_in[17] => sr_out[17]~reg0.DATAIN
sr_in[18] => sr_out[18]~reg0.DATAIN
sr_in[19] => sr_out[19]~reg0.DATAIN
sr_in[20] => sr_out[20]~reg0.DATAIN
sr_in[21] => sr_out[21]~reg0.DATAIN
sr_in[22] => sr_out[22]~reg0.DATAIN
sr_in[23] => sr_out[23]~reg0.DATAIN
sr_in[24] => sr_out[24]~reg0.DATAIN
sr_in[25] => sr_out[25]~reg0.DATAIN
sr_in[26] => sr_out[26]~reg0.DATAIN
sr_in[27] => sr_out[27]~reg0.DATAIN
sr_in[28] => sr_out[28]~reg0.DATAIN
sr_in[29] => sr_out[29]~reg0.DATAIN
sr_in[30] => sr_out[30]~reg0.DATAIN
sr_in[31] => sr_out[31]~reg0.DATAIN
sr_out[0] <= sr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[1] <= sr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[2] <= sr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[3] <= sr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[4] <= sr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[5] <= sr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[6] <= sr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[7] <= sr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[8] <= sr_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[9] <= sr_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[10] <= sr_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[11] <= sr_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[12] <= sr_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[13] <= sr_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[14] <= sr_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[15] <= sr_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[16] <= sr_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[17] <= sr_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[18] <= sr_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[19] <= sr_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[20] <= sr_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[21] <= sr_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[22] <= sr_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[23] <= sr_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[24] <= sr_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[25] <= sr_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[26] <= sr_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[27] <= sr_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[28] <= sr_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[29] <= sr_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[30] <= sr_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr_out[31] <= sr_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Multiciclo|mux_4:MUX_de_4_Entradas
in0[0] => m_out.DATAB
in0[1] => m_out.DATAB
in0[2] => m_out.DATAB
in0[3] => m_out.DATAB
in0[4] => m_out.DATAB
in0[5] => m_out.DATAB
in0[6] => m_out.DATAB
in0[7] => m_out.DATAB
in0[8] => m_out.DATAB
in0[9] => m_out.DATAB
in0[10] => m_out.DATAB
in0[11] => m_out.DATAB
in0[12] => m_out.DATAB
in0[13] => m_out.DATAB
in0[14] => m_out.DATAB
in0[15] => m_out.DATAB
in0[16] => m_out.DATAB
in0[17] => m_out.DATAB
in0[18] => m_out.DATAB
in0[19] => m_out.DATAB
in0[20] => m_out.DATAB
in0[21] => m_out.DATAB
in0[22] => m_out.DATAB
in0[23] => m_out.DATAB
in0[24] => m_out.DATAB
in0[25] => m_out.DATAB
in0[26] => m_out.DATAB
in0[27] => m_out.DATAB
in0[28] => m_out.DATAB
in0[29] => m_out.DATAB
in0[30] => m_out.DATAB
in0[31] => m_out.DATAB
in1[0] => m_out.DATAB
in1[1] => m_out.DATAB
in1[2] => m_out.DATAB
in1[3] => m_out.DATAB
in1[4] => m_out.DATAB
in1[5] => m_out.DATAB
in1[6] => m_out.DATAB
in1[7] => m_out.DATAB
in1[8] => m_out.DATAB
in1[9] => m_out.DATAB
in1[10] => m_out.DATAB
in1[11] => m_out.DATAB
in1[12] => m_out.DATAB
in1[13] => m_out.DATAB
in1[14] => m_out.DATAB
in1[15] => m_out.DATAB
in1[16] => m_out.DATAB
in1[17] => m_out.DATAB
in1[18] => m_out.DATAB
in1[19] => m_out.DATAB
in1[20] => m_out.DATAB
in1[21] => m_out.DATAB
in1[22] => m_out.DATAB
in1[23] => m_out.DATAB
in1[24] => m_out.DATAB
in1[25] => m_out.DATAB
in1[26] => m_out.DATAB
in1[27] => m_out.DATAB
in1[28] => m_out.DATAB
in1[29] => m_out.DATAB
in1[30] => m_out.DATAB
in1[31] => m_out.DATAB
in2[0] => m_out.DATAB
in2[1] => m_out.DATAB
in2[2] => m_out.DATAB
in2[3] => m_out.DATAB
in2[4] => m_out.DATAB
in2[5] => m_out.DATAB
in2[6] => m_out.DATAB
in2[7] => m_out.DATAB
in2[8] => m_out.DATAB
in2[9] => m_out.DATAB
in2[10] => m_out.DATAB
in2[11] => m_out.DATAB
in2[12] => m_out.DATAB
in2[13] => m_out.DATAB
in2[14] => m_out.DATAB
in2[15] => m_out.DATAB
in2[16] => m_out.DATAB
in2[17] => m_out.DATAB
in2[18] => m_out.DATAB
in2[19] => m_out.DATAB
in2[20] => m_out.DATAB
in2[21] => m_out.DATAB
in2[22] => m_out.DATAB
in2[23] => m_out.DATAB
in2[24] => m_out.DATAB
in2[25] => m_out.DATAB
in2[26] => m_out.DATAB
in2[27] => m_out.DATAB
in2[28] => m_out.DATAB
in2[29] => m_out.DATAB
in2[30] => m_out.DATAB
in2[31] => m_out.DATAB
in3[0] => m_out.DATAA
in3[1] => m_out.DATAA
in3[2] => m_out.DATAA
in3[3] => m_out.DATAA
in3[4] => m_out.DATAA
in3[5] => m_out.DATAA
in3[6] => m_out.DATAA
in3[7] => m_out.DATAA
in3[8] => m_out.DATAA
in3[9] => m_out.DATAA
in3[10] => m_out.DATAA
in3[11] => m_out.DATAA
in3[12] => m_out.DATAA
in3[13] => m_out.DATAA
in3[14] => m_out.DATAA
in3[15] => m_out.DATAA
in3[16] => m_out.DATAA
in3[17] => m_out.DATAA
in3[18] => m_out.DATAA
in3[19] => m_out.DATAA
in3[20] => m_out.DATAA
in3[21] => m_out.DATAA
in3[22] => m_out.DATAA
in3[23] => m_out.DATAA
in3[24] => m_out.DATAA
in3[25] => m_out.DATAA
in3[26] => m_out.DATAA
in3[27] => m_out.DATAA
in3[28] => m_out.DATAA
in3[29] => m_out.DATAA
in3[30] => m_out.DATAA
in3[31] => m_out.DATAA
sel[0] => Equal0.IN3
sel[0] => Equal1.IN3
sel[0] => Equal2.IN3
sel[1] => Equal0.IN2
sel[1] => Equal1.IN2
sel[1] => Equal2.IN2
m_out[0] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[1] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[2] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[3] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[4] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[5] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[6] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[7] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[8] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[9] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[10] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[11] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[12] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[13] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[14] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[15] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[16] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[17] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[18] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[19] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[20] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[21] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[22] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[23] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[24] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[25] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[26] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[27] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[28] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[29] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[30] <= m_out.DB_MAX_OUTPUT_PORT_TYPE
m_out[31] <= m_out.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Multiciclo|mips_control:Controladora
clk => pstate~1.DATAIN
rst => pstate~3.DATAIN
opcode[0] => LessThan0.IN12
opcode[0] => Mux0.IN69
opcode[0] => Mux1.IN36
opcode[0] => Mux2.IN69
opcode[0] => Mux3.IN69
opcode[0] => Mux4.IN69
opcode[0] => Mux5.IN69
opcode[0] => Mux6.IN36
opcode[0] => Mux7.IN69
opcode[0] => Mux8.IN69
opcode[0] => Equal0.IN4
opcode[0] => Equal1.IN5
opcode[0] => Equal3.IN4
opcode[0] => Equal4.IN5
opcode[0] => Equal5.IN3
opcode[0] => Equal6.IN3
opcode[1] => LessThan0.IN11
opcode[1] => Mux0.IN68
opcode[1] => Mux1.IN35
opcode[1] => Mux2.IN68
opcode[1] => Mux3.IN68
opcode[1] => Mux4.IN68
opcode[1] => Mux5.IN68
opcode[1] => Mux6.IN35
opcode[1] => Mux7.IN68
opcode[1] => Mux8.IN68
opcode[1] => Equal0.IN3
opcode[1] => Equal1.IN3
opcode[1] => Equal3.IN3
opcode[1] => Equal4.IN2
opcode[1] => Equal5.IN2
opcode[1] => Equal6.IN5
opcode[2] => LessThan0.IN10
opcode[2] => Mux0.IN67
opcode[2] => Mux1.IN34
opcode[2] => Mux2.IN67
opcode[2] => Mux3.IN67
opcode[2] => Mux4.IN67
opcode[2] => Mux5.IN67
opcode[2] => Mux6.IN34
opcode[2] => Mux7.IN67
opcode[2] => Mux8.IN67
opcode[2] => Equal0.IN5
opcode[2] => Equal1.IN4
opcode[2] => Equal3.IN2
opcode[2] => Equal4.IN4
opcode[2] => Equal5.IN5
opcode[2] => Equal6.IN2
opcode[3] => LessThan0.IN9
opcode[3] => Mux0.IN66
opcode[3] => Mux2.IN66
opcode[3] => Mux3.IN66
opcode[3] => Mux4.IN66
opcode[3] => Mux5.IN66
opcode[3] => Mux7.IN66
opcode[3] => Mux8.IN66
opcode[3] => Equal0.IN2
opcode[3] => Equal1.IN2
opcode[3] => Equal3.IN5
opcode[3] => Equal4.IN3
opcode[3] => Equal5.IN4
opcode[3] => Equal6.IN4
opcode[4] => LessThan0.IN8
opcode[4] => Mux0.IN65
opcode[4] => Mux1.IN33
opcode[4] => Mux2.IN65
opcode[4] => Mux3.IN65
opcode[4] => Mux4.IN65
opcode[4] => Mux5.IN65
opcode[4] => Mux6.IN33
opcode[4] => Mux7.IN65
opcode[4] => Mux8.IN65
opcode[4] => Equal0.IN1
opcode[4] => Equal1.IN1
opcode[4] => Equal3.IN1
opcode[4] => Equal4.IN1
opcode[4] => Equal5.IN1
opcode[4] => Equal6.IN1
opcode[5] => LessThan0.IN7
opcode[5] => Mux0.IN64
opcode[5] => Mux1.IN32
opcode[5] => Mux2.IN64
opcode[5] => Mux3.IN64
opcode[5] => Mux4.IN64
opcode[5] => Mux5.IN64
opcode[5] => Mux6.IN32
opcode[5] => Mux7.IN64
opcode[5] => Mux8.IN64
opcode[5] => Equal0.IN0
opcode[5] => Equal1.IN0
opcode[5] => Equal3.IN0
opcode[5] => Equal4.IN0
opcode[5] => Equal5.IN0
opcode[5] => Equal6.IN0
RT[0] => Equal2.IN4
RT[1] => Equal2.IN3
RT[2] => Equal2.IN2
RT[3] => Equal2.IN1
RT[4] => Equal2.IN0
wr_ir <= wr_ir.DB_MAX_OUTPUT_PORT_TYPE
wr_pc <= wr_pc.DB_MAX_OUTPUT_PORT_TYPE
wr_mem <= wr_mem.DB_MAX_OUTPUT_PORT_TYPE
is_beq <= is_beq.DB_MAX_OUTPUT_PORT_TYPE
is_bne <= is_bne.DB_MAX_OUTPUT_PORT_TYPE
is_bltz <= is_bltz.DB_MAX_OUTPUT_PORT_TYPE
is_bgez <= is_bgez.DB_MAX_OUTPUT_PORT_TYPE
s_datareg <= s_datareg.DB_MAX_OUTPUT_PORT_TYPE
op_alu[0] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
op_alu[1] <= op_alu.DB_MAX_OUTPUT_PORT_TYPE
op_alu[2] <= op_alu.DB_MAX_OUTPUT_PORT_TYPE
op_alu[3] <= op_alu[3].DB_MAX_OUTPUT_PORT_TYPE
s_mem_add <= s_mem_add.DB_MAX_OUTPUT_PORT_TYPE
s_PCin[0] <= s_PCin[0].DB_MAX_OUTPUT_PORT_TYPE
s_PCin[1] <= s_PCin[1].DB_MAX_OUTPUT_PORT_TYPE
s_aluAin <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
s_aluBin[0] <= s_aluBin.DB_MAX_OUTPUT_PORT_TYPE
s_aluBin[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
wr_breg <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
s_reg_add <= s_reg_add.DB_MAX_OUTPUT_PORT_TYPE


