\hypertarget{CLK__divide_8vhd}{\section{C\-L\-K\-\_\-divide.\-vhd File Reference}
\label{CLK__divide_8vhd}\index{C\-L\-K\-\_\-divide.\-vhd@{C\-L\-K\-\_\-divide.\-vhd}}
}


A simple clock divider using counters.  


\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classclk__divide}{clk\-\_\-divide} entity
\begin{DoxyCompactList}\small\item\em This component takes the system clock divides it for A\-D\-C/\-D\-A\-C components using lower clocks. This is done by implementing counters. When a certain counter reached a set number it will change the output and reset the counter. \end{DoxyCompactList}\item 
\hyperlink{classclk__divide_1_1clk__div__DAC}{clk\-\_\-div\-\_\-\-D\-A\-C} architecture
\begin{DoxyCompactList}\small\item\em Architecture of the clk\-\_\-divider. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
A simple clock divider using counters. 