<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rtwreg.h source code [netbsd/sys/dev/ic/rtwreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="rtw_rxdesc,rtw_txdesc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/rtwreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='rtwreg.h.html'>rtwreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: rtwreg.h,v 1.29 2016/09/15 21:45:37 jdolecek Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*-</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2004, 2005 David Young.  All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Programmed for NetBSD by David Young.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THIS SOFTWARE IS PROVIDED BY David Young ``AS IS'' AND ANY</i></td></tr>
<tr><th id="17">17</th><td><i> * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</i></td></tr>
<tr><th id="18">18</th><td><i> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A</i></td></tr>
<tr><th id="19">19</th><td><i> * PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL David</i></td></tr>
<tr><th id="20">20</th><td><i> * Young BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</i></td></tr>
<tr><th id="21">21</th><td><i> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="22">22</th><td><i> * TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="23">23</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</i></td></tr>
<tr><th id="24">24</th><td><i> * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</i></td></tr>
<tr><th id="25">25</th><td><i> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="26">26</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY</i></td></tr>
<tr><th id="27">27</th><td><i> * OF SUCH DAMAGE.</i></td></tr>
<tr><th id="28">28</th><td><i> */</i></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../lib/libkern/libkern.h.html">&lt;lib/libkern/libkern.h&gt;</a></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/* RTL8180L Host Control and Status Registers */</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/RTW_IDR0" data-ref="_M/RTW_IDR0">RTW_IDR0</dfn>	0x00	/* ID Register: MAC addr, 6 bytes.</u></td></tr>
<tr><th id="35">35</th><td><u>				 * Auto-loaded from EEPROM. Read by byte,</u></td></tr>
<tr><th id="36">36</th><td><u>				 * by word, or by double word, but write</u></td></tr>
<tr><th id="37">37</th><td><u>				 * only by double word.</u></td></tr>
<tr><th id="38">38</th><td><u>				 */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/RTW_IDR1" data-ref="_M/RTW_IDR1">RTW_IDR1</dfn>	0x04</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/RTW_MAR0" data-ref="_M/RTW_MAR0">RTW_MAR0</dfn>	0x08	/* Multicast filter, 64b. */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/RTW_MAR1" data-ref="_M/RTW_MAR1">RTW_MAR1</dfn>	0x0c</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/RTW_TSFTRL" data-ref="_M/RTW_TSFTRL">RTW_TSFTRL</dfn>	0x18	/* Timing Synchronization Function Timer</u></td></tr>
<tr><th id="45">45</th><td><u>				 * Register, low word, 32b, read-only.</u></td></tr>
<tr><th id="46">46</th><td><u>				 */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/RTW_TSFTRH" data-ref="_M/RTW_TSFTRH">RTW_TSFTRH</dfn>	0x1c	/* High word, 32b, read-only. */</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/RTW_TLPDA" data-ref="_M/RTW_TLPDA">RTW_TLPDA</dfn>	0x20	/* Transmit Low Priority Descriptors Start</u></td></tr>
<tr><th id="49">49</th><td><u>				 * Address, 32b, 256-byte alignment.</u></td></tr>
<tr><th id="50">50</th><td><u>				 */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/RTW_TNPDA" data-ref="_M/RTW_TNPDA">RTW_TNPDA</dfn>	0x24	/* Transmit Normal Priority Descriptors Start</u></td></tr>
<tr><th id="52">52</th><td><u>				 * Address, 32b, 256-byte alignment.</u></td></tr>
<tr><th id="53">53</th><td><u>				 */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/RTW_THPDA" data-ref="_M/RTW_THPDA">RTW_THPDA</dfn>	0x28	/* Transmit High Priority Descriptors Start</u></td></tr>
<tr><th id="55">55</th><td><u>				 * Address, 32b, 256-byte alignment.</u></td></tr>
<tr><th id="56">56</th><td><u>				 */</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/RTW_BRSR" data-ref="_M/RTW_BRSR">RTW_BRSR</dfn>	0x2c	/* Basic Rate Set Register, 16b */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/RTW_BRSR_BPLCP" data-ref="_M/RTW_BRSR_BPLCP">RTW_BRSR_BPLCP</dfn>	__BIT(8)/* 1: use short PLCP header for CTS/ACK packet,</u></td></tr>
<tr><th id="60">60</th><td><u>				 * 0: use long PLCP header</u></td></tr>
<tr><th id="61">61</th><td><u>				 */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/RTW_BRSR_MBR8180_MASK" data-ref="_M/RTW_BRSR_MBR8180_MASK">RTW_BRSR_MBR8180_MASK</dfn>	__BITS(1,0)	/* Maximum Basic Service Rate */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/RTW_BRSR_MBR8180_1MBPS" data-ref="_M/RTW_BRSR_MBR8180_1MBPS">RTW_BRSR_MBR8180_1MBPS</dfn>	__SHIFTIN(0, RTW_BRSR_MBR8180_MASK)</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/RTW_BRSR_MBR8180_2MBPS" data-ref="_M/RTW_BRSR_MBR8180_2MBPS">RTW_BRSR_MBR8180_2MBPS</dfn>	__SHIFTIN(1, RTW_BRSR_MBR8180_MASK)</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/RTW_BRSR_MBR8180_5MBPS" data-ref="_M/RTW_BRSR_MBR8180_5MBPS">RTW_BRSR_MBR8180_5MBPS</dfn>	__SHIFTIN(2, RTW_BRSR_MBR8180_MASK)</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/RTW_BRSR_MBR8180_11MBPS" data-ref="_M/RTW_BRSR_MBR8180_11MBPS">RTW_BRSR_MBR8180_11MBPS</dfn>	__SHIFTIN(3, RTW_BRSR_MBR8180_MASK)</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><i>/* 8181 and 8180 docs conflict! */</i></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/RTW_BRSR_MBR8181_1MBPS" data-ref="_M/RTW_BRSR_MBR8181_1MBPS">RTW_BRSR_MBR8181_1MBPS</dfn>	__BIT(0)</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/RTW_BRSR_MBR8181_2MBPS" data-ref="_M/RTW_BRSR_MBR8181_2MBPS">RTW_BRSR_MBR8181_2MBPS</dfn>	__BIT(1)</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/RTW_BRSR_MBR8181_5MBPS" data-ref="_M/RTW_BRSR_MBR8181_5MBPS">RTW_BRSR_MBR8181_5MBPS</dfn>	__BIT(2)</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/RTW_BRSR_MBR8181_11MBPS" data-ref="_M/RTW_BRSR_MBR8181_11MBPS">RTW_BRSR_MBR8181_11MBPS</dfn>	__BIT(3)</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/RTW_BSSID" data-ref="_M/RTW_BSSID">RTW_BSSID</dfn>	0x2e</u></td></tr>
<tr><th id="75">75</th><td><i>/* BSSID, 6 bytes */</i></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/RTW_BSSID16" data-ref="_M/RTW_BSSID16">RTW_BSSID16</dfn>	0x2e		/* first two bytes */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/RTW_BSSID32" data-ref="_M/RTW_BSSID32">RTW_BSSID32</dfn>	(0x2e + 4)	/* remaining four bytes */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/RTW_BSSID0" data-ref="_M/RTW_BSSID0">RTW_BSSID0</dfn>	RTW_BSSID16		/* BSSID[0], 8b */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/RTW_BSSID1" data-ref="_M/RTW_BSSID1">RTW_BSSID1</dfn>	(RTW_BSSID0 + 1)	/* BSSID[1], 8b */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/RTW_BSSID2" data-ref="_M/RTW_BSSID2">RTW_BSSID2</dfn>	(RTW_BSSID1 + 1)	/* BSSID[2], 8b */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/RTW_BSSID3" data-ref="_M/RTW_BSSID3">RTW_BSSID3</dfn>	(RTW_BSSID2 + 1)	/* BSSID[3], 8b */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/RTW_BSSID4" data-ref="_M/RTW_BSSID4">RTW_BSSID4</dfn>	(RTW_BSSID3 + 1)	/* BSSID[4], 8b */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/RTW_BSSID5" data-ref="_M/RTW_BSSID5">RTW_BSSID5</dfn>	(RTW_BSSID4 + 1)	/* BSSID[5], 8b */</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/RTW_CR" data-ref="_M/RTW_CR">RTW_CR</dfn>		0x37	/* Command Register, 8b */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/RTW_CR_RST" data-ref="_M/RTW_CR_RST">RTW_CR_RST</dfn>	__BIT(4)/* Reset: host sets to 1 to disable</u></td></tr>
<tr><th id="87">87</th><td><u>				 * transmitter &amp; receiver, reinitialize FIFO.</u></td></tr>
<tr><th id="88">88</th><td><u>				 * RTL8180L sets to 0 to signal completion.</u></td></tr>
<tr><th id="89">89</th><td><u>				 */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/RTW_CR_RE" data-ref="_M/RTW_CR_RE">RTW_CR_RE</dfn>	__BIT(3)/* Receiver Enable: host enables receiver</u></td></tr>
<tr><th id="91">91</th><td><u>				 * by writing 1. RTL8180L indicates receiver</u></td></tr>
<tr><th id="92">92</th><td><u>				 * is active with 1. After power-up, host</u></td></tr>
<tr><th id="93">93</th><td><u>				 * must wait for reset before writing.</u></td></tr>
<tr><th id="94">94</th><td><u>				 */</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/RTW_CR_TE" data-ref="_M/RTW_CR_TE">RTW_CR_TE</dfn>	__BIT(2)/* Transmitter Enable: host enables transmitter</u></td></tr>
<tr><th id="96">96</th><td><u>				 * by writing 1. RTL8180L indicates transmitter</u></td></tr>
<tr><th id="97">97</th><td><u>				 * is active with 1. After power-up, host</u></td></tr>
<tr><th id="98">98</th><td><u>				 * must wait for reset before writing.</u></td></tr>
<tr><th id="99">99</th><td><u>				 */</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/RTW_CR_MULRW" data-ref="_M/RTW_CR_MULRW">RTW_CR_MULRW</dfn>	__BIT(0)/* PCI Multiple Read/Write enable: 1 enables,</u></td></tr>
<tr><th id="101">101</th><td><u>				 * 0 disables. XXX RTL8180, only?</u></td></tr>
<tr><th id="102">102</th><td><u>				 */</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/RTW_IMR" data-ref="_M/RTW_IMR">RTW_IMR</dfn>		0x3c	/* Interrupt Mask Register, 16b */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/RTW_ISR" data-ref="_M/RTW_ISR">RTW_ISR</dfn>		0x3e	/* Interrupt status register, 16b */</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_TXFOVW" data-ref="_M/RTW_INTR_TXFOVW">RTW_INTR_TXFOVW</dfn>		__BIT(15)	/* Tx FIFO underflow */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_TIMEOUT" data-ref="_M/RTW_INTR_TIMEOUT">RTW_INTR_TIMEOUT</dfn>	__BIT(14)	/* Time Out: 1 indicates</u></td></tr>
<tr><th id="109">109</th><td><u>						 * RTW_TSFTR[0:31] = RTW_TINT</u></td></tr>
<tr><th id="110">110</th><td><u>						 */</u></td></tr>
<tr><th id="111">111</th><td><i>/* Beacon Time Out: time for host to prepare beacon:</i></td></tr>
<tr><th id="112">112</th><td><i> * RTW_TSFTR % (RTW_BCNITV_BCNITV * TU) =</i></td></tr>
<tr><th id="113">113</th><td><i> * (RTW_BCNITV_BCNITV * TU - RTW_BINTRITV)</i></td></tr>
<tr><th id="114">114</th><td><i> */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_BCNINT" data-ref="_M/RTW_INTR_BCNINT">RTW_INTR_BCNINT</dfn>		__BIT(13)</u></td></tr>
<tr><th id="116">116</th><td><i>/* ATIM Time Out: ATIM interval will pass,</i></td></tr>
<tr><th id="117">117</th><td><i> * RTW_TSFTR % (RTW_BCNITV_BCNITV * TU) =</i></td></tr>
<tr><th id="118">118</th><td><i> * (RTW_ATIMWND_ATIMWND * TU - RTW_ATIMTRITV)</i></td></tr>
<tr><th id="119">119</th><td><i> */</i></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_ATIMINT" data-ref="_M/RTW_INTR_ATIMINT">RTW_INTR_ATIMINT</dfn>	__BIT(12)</u></td></tr>
<tr><th id="121">121</th><td><i>/* Tx Beacon Descriptor Error: beacon transmission aborted because frame Rx'd */</i></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_TBDER" data-ref="_M/RTW_INTR_TBDER">RTW_INTR_TBDER</dfn>	__BIT(11)</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_TBDOK" data-ref="_M/RTW_INTR_TBDOK">RTW_INTR_TBDOK</dfn>	__BIT(10)	/* Tx Beacon Descriptor OK */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_THPDER" data-ref="_M/RTW_INTR_THPDER">RTW_INTR_THPDER</dfn>	__BIT(9)/* Tx High Priority Descriptor Error:</u></td></tr>
<tr><th id="125">125</th><td><u>				 * reached short/long retry limit</u></td></tr>
<tr><th id="126">126</th><td><u>				 */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_THPDOK" data-ref="_M/RTW_INTR_THPDOK">RTW_INTR_THPDOK</dfn>	__BIT(8)/* Tx High Priority Descriptor OK */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_TNPDER" data-ref="_M/RTW_INTR_TNPDER">RTW_INTR_TNPDER</dfn>	__BIT(7)/* Tx Normal Priority Descriptor Error:</u></td></tr>
<tr><th id="129">129</th><td><u>				 * reached short/long retry limit</u></td></tr>
<tr><th id="130">130</th><td><u>				 */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_TNPDOK" data-ref="_M/RTW_INTR_TNPDOK">RTW_INTR_TNPDOK</dfn>	__BIT(6)/* Tx Normal Priority Descriptor OK */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_RXFOVW" data-ref="_M/RTW_INTR_RXFOVW">RTW_INTR_RXFOVW</dfn>	__BIT(5)/* Rx FIFO Overflow: either RDU (see below)</u></td></tr>
<tr><th id="133">133</th><td><u>				 * or PCI bus too slow/busy</u></td></tr>
<tr><th id="134">134</th><td><u>				 */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_RDU" data-ref="_M/RTW_INTR_RDU">RTW_INTR_RDU</dfn>	__BIT(4)/* Rx Descriptor Unavailable */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_TLPDER" data-ref="_M/RTW_INTR_TLPDER">RTW_INTR_TLPDER</dfn>	__BIT(3)/* Tx Normal Priority Descriptor Error</u></td></tr>
<tr><th id="137">137</th><td><u>				 * reached short/long retry limit</u></td></tr>
<tr><th id="138">138</th><td><u>				 */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_TLPDOK" data-ref="_M/RTW_INTR_TLPDOK">RTW_INTR_TLPDOK</dfn>	__BIT(2)/* Tx Normal Priority Descriptor OK */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_RER" data-ref="_M/RTW_INTR_RER">RTW_INTR_RER</dfn>	__BIT(1)/* Rx Error: CRC32 or ICV error */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_ROK" data-ref="_M/RTW_INTR_ROK">RTW_INTR_ROK</dfn>	__BIT(0)/* Rx OK */</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><i>/* Convenient interrupt conjunctions. */</i></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_RX" data-ref="_M/RTW_INTR_RX">RTW_INTR_RX</dfn>	(RTW_INTR_RER|RTW_INTR_ROK|RTW_INTR_RDU|RTW_INTR_RXFOVW)</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_TX" data-ref="_M/RTW_INTR_TX">RTW_INTR_TX</dfn>	(RTW_INTR_TLPDER|RTW_INTR_TLPDOK|RTW_INTR_THPDER|\</u></td></tr>
<tr><th id="146">146</th><td><u>			 RTW_INTR_THPDOK|RTW_INTR_TNPDER|RTW_INTR_TNPDOK|\</u></td></tr>
<tr><th id="147">147</th><td><u>			 RTW_INTR_TBDER|RTW_INTR_TBDOK)</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_BEACON" data-ref="_M/RTW_INTR_BEACON">RTW_INTR_BEACON</dfn>	(RTW_INTR_BCNINT|RTW_INTR_TBDER|RTW_INTR_TBDOK)</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/RTW_INTR_IOERROR" data-ref="_M/RTW_INTR_IOERROR">RTW_INTR_IOERROR</dfn>	(RTW_INTR_TXFOVW)</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/RTW_TCR" data-ref="_M/RTW_TCR">RTW_TCR</dfn>		0x40	/* Transmit Configuration Register, 32b */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_CWMIN" data-ref="_M/RTW_TCR_CWMIN">RTW_TCR_CWMIN</dfn>	__BIT(31)/* 1: CWmin = 8, 0: CWmin = 32. */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_SWSEQ" data-ref="_M/RTW_TCR_SWSEQ">RTW_TCR_SWSEQ</dfn>	__BIT(30)/* 1: host assigns 802.11 sequence number,</u></td></tr>
<tr><th id="154">154</th><td><u>				 * 0: hardware assigns sequence number</u></td></tr>
<tr><th id="155">155</th><td><u>				 */</u></td></tr>
<tr><th id="156">156</th><td><i>/* Hardware version ID, read-only */</i></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_HWVERID_MASK" data-ref="_M/RTW_TCR_HWVERID_MASK">RTW_TCR_HWVERID_MASK</dfn>	__BITS(29, 25)</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_HWVERID_D" data-ref="_M/RTW_TCR_HWVERID_D">RTW_TCR_HWVERID_D</dfn>	__SHIFTIN(26, RTW_TCR_HWVERID_MASK)</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_HWVERID_F" data-ref="_M/RTW_TCR_HWVERID_F">RTW_TCR_HWVERID_F</dfn>	__SHIFTIN(27, RTW_TCR_HWVERID_MASK)</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_HWVERID_RTL8180" data-ref="_M/RTW_TCR_HWVERID_RTL8180">RTW_TCR_HWVERID_RTL8180</dfn>	RTW_TCR_HWVERID_F</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><i>/* Set ACK/CTS Timeout (EIFS).</i></td></tr>
<tr><th id="163">163</th><td><i> * 1: ACK rate = max(RTW_BRSR_MBR, Rx rate) (XXX not min? typo in datasheet?)</i></td></tr>
<tr><th id="164">164</th><td><i> * 0: ACK rate = 1Mbps</i></td></tr>
<tr><th id="165">165</th><td><i> */</i></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_SAT" data-ref="_M/RTW_TCR_SAT">RTW_TCR_SAT</dfn>	__BIT(24)</u></td></tr>
<tr><th id="167">167</th><td><i>/* Max DMA Burst Size per Tx DMA Burst */</i></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_MXDMA_MASK" data-ref="_M/RTW_TCR_MXDMA_MASK">RTW_TCR_MXDMA_MASK</dfn>	__BITS(23,21)</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_MXDMA_16" data-ref="_M/RTW_TCR_MXDMA_16">RTW_TCR_MXDMA_16</dfn>	__SHIFTIN(0, RTW_TCR_MXDMA_MASK)</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_MXDMA_32" data-ref="_M/RTW_TCR_MXDMA_32">RTW_TCR_MXDMA_32</dfn>	__SHIFTIN(1, RTW_TCR_MXDMA_MASK)</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_MXDMA_64" data-ref="_M/RTW_TCR_MXDMA_64">RTW_TCR_MXDMA_64</dfn>	__SHIFTIN(2, RTW_TCR_MXDMA_MASK)</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_MXDMA_128" data-ref="_M/RTW_TCR_MXDMA_128">RTW_TCR_MXDMA_128</dfn>	__SHIFTIN(3, RTW_TCR_MXDMA_MASK)</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_MXDMA_256" data-ref="_M/RTW_TCR_MXDMA_256">RTW_TCR_MXDMA_256</dfn>	__SHIFTIN(4, RTW_TCR_MXDMA_MASK)</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_MXDMA_512" data-ref="_M/RTW_TCR_MXDMA_512">RTW_TCR_MXDMA_512</dfn>	__SHIFTIN(5, RTW_TCR_MXDMA_MASK)</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_MXDMA_1024" data-ref="_M/RTW_TCR_MXDMA_1024">RTW_TCR_MXDMA_1024</dfn>	__SHIFTIN(6, RTW_TCR_MXDMA_MASK)</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_MXDMA_2048" data-ref="_M/RTW_TCR_MXDMA_2048">RTW_TCR_MXDMA_2048</dfn>	__SHIFTIN(7, RTW_TCR_MXDMA_MASK)</u></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><i>/* disable 802.11 random backoff */</i></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_DISCW" data-ref="_M/RTW_TCR_DISCW">RTW_TCR_DISCW</dfn>		__BIT(20)</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><i>/* host lets RTL8180 append ICV to WEP packets */</i></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_ICV" data-ref="_M/RTW_TCR_ICV">RTW_TCR_ICV</dfn>		__BIT(19)</u></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><i>/* Loopback Test: disables TXI/TXQ outputs. */</i></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_LBK_MASK" data-ref="_M/RTW_TCR_LBK_MASK">RTW_TCR_LBK_MASK</dfn>	__BITS(18,17)</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_LBK_NORMAL" data-ref="_M/RTW_TCR_LBK_NORMAL">RTW_TCR_LBK_NORMAL</dfn>	__SHIFTIN(0, RTW_TCR_LBK_MASK) /* normal ops */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_LBK_MAC" data-ref="_M/RTW_TCR_LBK_MAC">RTW_TCR_LBK_MAC</dfn>		__SHIFTIN(1, RTW_TCR_LBK_MASK) /* MAC loopback */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_LBK_BBP" data-ref="_M/RTW_TCR_LBK_BBP">RTW_TCR_LBK_BBP</dfn>		__SHIFTIN(2, RTW_TCR_LBK_MASK) /* baseband loop. */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_LBK_CONT" data-ref="_M/RTW_TCR_LBK_CONT">RTW_TCR_LBK_CONT</dfn>	__SHIFTIN(3, RTW_TCR_LBK_MASK) /* continuous Tx */</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_CRC" data-ref="_M/RTW_TCR_CRC">RTW_TCR_CRC</dfn>	__BIT(16)	/* 0: RTL8180 appends CRC32</u></td></tr>
<tr><th id="192">192</th><td><u>					 * 1: host appends CRC32</u></td></tr>
<tr><th id="193">193</th><td><u>					 *</u></td></tr>
<tr><th id="194">194</th><td><u>					 * (I *think* this is right.</u></td></tr>
<tr><th id="195">195</th><td><u>					 *  The docs have a mysterious</u></td></tr>
<tr><th id="196">196</th><td><u>					 *  description in the</u></td></tr>
<tr><th id="197">197</th><td><u>					 *  passive voice.)</u></td></tr>
<tr><th id="198">198</th><td><u>					 */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_SRL_MASK" data-ref="_M/RTW_TCR_SRL_MASK">RTW_TCR_SRL_MASK</dfn>	__BITS(15,8)	/* Short Retry Limit */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/RTW_TCR_LRL_MASK" data-ref="_M/RTW_TCR_LRL_MASK">RTW_TCR_LRL_MASK</dfn>	__BITS(7,0)	/* Long Retry Limit */</u></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/RTW_RCR" data-ref="_M/RTW_RCR">RTW_RCR</dfn>		0x44	/* Receive Configuration Register, 32b */</u></td></tr>
<tr><th id="203">203</th><td><i>/* only do Early Rx on packets longer than 1536 bytes */</i></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_ONLYERLPKT" data-ref="_M/RTW_RCR_ONLYERLPKT">RTW_RCR_ONLYERLPKT</dfn>	__BIT(31)</u></td></tr>
<tr><th id="205">205</th><td><i>/* enable carrier sense method 2 */</i></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_ENCS2" data-ref="_M/RTW_RCR_ENCS2">RTW_RCR_ENCS2</dfn>		__BIT(30)</u></td></tr>
<tr><th id="207">207</th><td><i>/* enable carrier sense method 1 */</i></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_ENCS1" data-ref="_M/RTW_RCR_ENCS1">RTW_RCR_ENCS1</dfn>		__BIT(29)</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_ENMARP" data-ref="_M/RTW_RCR_ENMARP">RTW_RCR_ENMARP</dfn>		__BIT(28)	/* enable MAC auto-reset PHY */</u></td></tr>
<tr><th id="210">210</th><td><i>/* Check BSSID/ToDS/FromDS: set "Link On" when received BSSID</i></td></tr>
<tr><th id="211">211</th><td><i> * matches RTW_BSSID and received ToDS/FromDS are appropriate</i></td></tr>
<tr><th id="212">212</th><td><i> * according to RTW_MSR_NETYPE.</i></td></tr>
<tr><th id="213">213</th><td><i> */</i></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_CBSSID" data-ref="_M/RTW_RCR_CBSSID">RTW_RCR_CBSSID</dfn>		__BIT(23)</u></td></tr>
<tr><th id="215">215</th><td> <i>/* accept packets w/ PWRMGMT bit set */</i></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_APWRMGT" data-ref="_M/RTW_RCR_APWRMGT">RTW_RCR_APWRMGT</dfn>		__BIT(22)</u></td></tr>
<tr><th id="217">217</th><td><i>/* when RTW_MSR_NETYPE == RTW_MSR_NETYPE_INFRA_OK, accept</i></td></tr>
<tr><th id="218">218</th><td><i> * broadcast/multicast packets whose 3rd address matches RTL8180's MAC.</i></td></tr>
<tr><th id="219">219</th><td><i> */</i></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_ADD3" data-ref="_M/RTW_RCR_ADD3">RTW_RCR_ADD3</dfn>		__BIT(21)</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_AMF" data-ref="_M/RTW_RCR_AMF">RTW_RCR_AMF</dfn>		__BIT(20)	/* accept management frames */</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_ACF" data-ref="_M/RTW_RCR_ACF">RTW_RCR_ACF</dfn>		__BIT(19)	/* accept control frames */</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_ADF" data-ref="_M/RTW_RCR_ADF">RTW_RCR_ADF</dfn>		__BIT(18)	/* accept data frames */</u></td></tr>
<tr><th id="224">224</th><td><i>/* Rx FIFO Threshold: RTL8180 begins PCI transfer when this many data</i></td></tr>
<tr><th id="225">225</th><td><i> * bytes are received</i></td></tr>
<tr><th id="226">226</th><td><i> */</i></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_RXFTH_MASK" data-ref="_M/RTW_RCR_RXFTH_MASK">RTW_RCR_RXFTH_MASK</dfn>	__BITS(15,13)</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_RXFTH_64" data-ref="_M/RTW_RCR_RXFTH_64">RTW_RCR_RXFTH_64</dfn>	__SHIFTIN(2, RTW_RCR_RXFTH_MASK)</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_RXFTH_128" data-ref="_M/RTW_RCR_RXFTH_128">RTW_RCR_RXFTH_128</dfn>	__SHIFTIN(3, RTW_RCR_RXFTH_MASK)</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_RXFTH_256" data-ref="_M/RTW_RCR_RXFTH_256">RTW_RCR_RXFTH_256</dfn>	__SHIFTIN(4, RTW_RCR_RXFTH_MASK)</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_RXFTH_512" data-ref="_M/RTW_RCR_RXFTH_512">RTW_RCR_RXFTH_512</dfn>	__SHIFTIN(5, RTW_RCR_RXFTH_MASK)</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_RXFTH_1024" data-ref="_M/RTW_RCR_RXFTH_1024">RTW_RCR_RXFTH_1024</dfn>	__SHIFTIN(6, RTW_RCR_RXFTH_MASK)</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_RXFTH_WHOLE" data-ref="_M/RTW_RCR_RXFTH_WHOLE">RTW_RCR_RXFTH_WHOLE</dfn>	__SHIFTIN(7, RTW_RCR_RXFTH_MASK)</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_AICV" data-ref="_M/RTW_RCR_AICV">RTW_RCR_AICV</dfn>		__BIT(12)/* accept frames w/ ICV errors */</u></td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><i>/* Max DMA Burst Size per Rx DMA Burst */</i></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_MXDMA_MASK" data-ref="_M/RTW_RCR_MXDMA_MASK">RTW_RCR_MXDMA_MASK</dfn>	__BITS(10,8)</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_MXDMA_16" data-ref="_M/RTW_RCR_MXDMA_16">RTW_RCR_MXDMA_16</dfn>	__SHIFTIN(0, RTW_RCR_MXDMA_MASK)</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_MXDMA_32" data-ref="_M/RTW_RCR_MXDMA_32">RTW_RCR_MXDMA_32</dfn>	__SHIFTIN(1, RTW_RCR_MXDMA_MASK)</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_MXDMA_64" data-ref="_M/RTW_RCR_MXDMA_64">RTW_RCR_MXDMA_64</dfn>	__SHIFTIN(2, RTW_RCR_MXDMA_MASK)</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_MXDMA_128" data-ref="_M/RTW_RCR_MXDMA_128">RTW_RCR_MXDMA_128</dfn>	__SHIFTIN(3, RTW_RCR_MXDMA_MASK)</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_MXDMA_256" data-ref="_M/RTW_RCR_MXDMA_256">RTW_RCR_MXDMA_256</dfn>	__SHIFTIN(4, RTW_RCR_MXDMA_MASK)</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_MXDMA_512" data-ref="_M/RTW_RCR_MXDMA_512">RTW_RCR_MXDMA_512</dfn>	__SHIFTIN(5, RTW_RCR_MXDMA_MASK)</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_MXDMA_1024" data-ref="_M/RTW_RCR_MXDMA_1024">RTW_RCR_MXDMA_1024</dfn>	__SHIFTIN(6, RTW_RCR_MXDMA_MASK)</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_MXDMA_UNLIMITED" data-ref="_M/RTW_RCR_MXDMA_UNLIMITED">RTW_RCR_MXDMA_UNLIMITED</dfn>	__SHIFTIN(7, RTW_RCR_MXDMA_MASK)</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><i>/* EEPROM type, read-only. 1: EEPROM is 93c56, 0: 93c46 */</i></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_9356SEL" data-ref="_M/RTW_RCR_9356SEL">RTW_RCR_9356SEL</dfn>		__BIT(6)</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_ACRC32" data-ref="_M/RTW_RCR_ACRC32">RTW_RCR_ACRC32</dfn>		__BIT(5)/* accept frames w/ CRC32 errors */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_AB" data-ref="_M/RTW_RCR_AB">RTW_RCR_AB</dfn>		__BIT(3)/* accept broadcast frames */</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_AM" data-ref="_M/RTW_RCR_AM">RTW_RCR_AM</dfn>		__BIT(2)/* accept multicast frames */</u></td></tr>
<tr><th id="254">254</th><td><i>/* accept physical match frames. XXX means PLCP header ok? */</i></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_APM" data-ref="_M/RTW_RCR_APM">RTW_RCR_APM</dfn>		__BIT(1)</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_AAP" data-ref="_M/RTW_RCR_AAP">RTW_RCR_AAP</dfn>		__BIT(0)/* accept frames w/ destination */</u></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><i>/* Additional bits to set in monitor mode. */</i></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/RTW_RCR_MONITOR" data-ref="_M/RTW_RCR_MONITOR">RTW_RCR_MONITOR</dfn> (		\</u></td></tr>
<tr><th id="260">260</th><td><u>    RTW_RCR_AAP |			\</u></td></tr>
<tr><th id="261">261</th><td><u>    RTW_RCR_ACF |			\</u></td></tr>
<tr><th id="262">262</th><td><u>    RTW_RCR_ACRC32 |			\</u></td></tr>
<tr><th id="263">263</th><td><u>    RTW_RCR_AICV |			\</u></td></tr>
<tr><th id="264">264</th><td><u>    0)</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><i>/* The packet filter bits. */</i></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/RTW_RCR_PKTFILTER_MASK" data-ref="_M/RTW_RCR_PKTFILTER_MASK">RTW_RCR_PKTFILTER_MASK</dfn> (\</u></td></tr>
<tr><th id="268">268</th><td><u>    RTW_RCR_AAP |		\</u></td></tr>
<tr><th id="269">269</th><td><u>    RTW_RCR_AB |		\</u></td></tr>
<tr><th id="270">270</th><td><u>    RTW_RCR_ACF |		\</u></td></tr>
<tr><th id="271">271</th><td><u>    RTW_RCR_ACRC32 |		\</u></td></tr>
<tr><th id="272">272</th><td><u>    RTW_RCR_ADD3 |		\</u></td></tr>
<tr><th id="273">273</th><td><u>    RTW_RCR_ADF |		\</u></td></tr>
<tr><th id="274">274</th><td><u>    RTW_RCR_AICV |		\</u></td></tr>
<tr><th id="275">275</th><td><u>    RTW_RCR_AM |		\</u></td></tr>
<tr><th id="276">276</th><td><u>    RTW_RCR_AMF |		\</u></td></tr>
<tr><th id="277">277</th><td><u>    RTW_RCR_APM |		\</u></td></tr>
<tr><th id="278">278</th><td><u>    RTW_RCR_APWRMGT |		\</u></td></tr>
<tr><th id="279">279</th><td><u>    0)</u></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><i>/* Receive power-management frames and mgmt/ctrl/data frames. */</i></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/RTW_RCR_PKTFILTER_DEFAULT" data-ref="_M/RTW_RCR_PKTFILTER_DEFAULT">RTW_RCR_PKTFILTER_DEFAULT</dfn>	(	\</u></td></tr>
<tr><th id="283">283</th><td><u>    RTW_RCR_ACF |				\</u></td></tr>
<tr><th id="284">284</th><td><u>    RTW_RCR_ADF |				\</u></td></tr>
<tr><th id="285">285</th><td><u>    RTW_RCR_AMF |				\</u></td></tr>
<tr><th id="286">286</th><td><u>    RTW_RCR_APM |				\</u></td></tr>
<tr><th id="287">287</th><td><u>    RTW_RCR_APWRMGT |				\</u></td></tr>
<tr><th id="288">288</th><td><u>    0)</u></td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/RTW_TINT" data-ref="_M/RTW_TINT">RTW_TINT</dfn>	0x48	/* Timer Interrupt Register, 32b */</u></td></tr>
<tr><th id="291">291</th><td><u>#define	<dfn class="macro" id="_M/RTW_TBDA" data-ref="_M/RTW_TBDA">RTW_TBDA</dfn>	0x4c	/* Transmit Beacon Descriptor Start Address,</u></td></tr>
<tr><th id="292">292</th><td><u>				 * 32b, 256-byte alignment</u></td></tr>
<tr><th id="293">293</th><td><u>				 */</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/RTW_9346CR" data-ref="_M/RTW_9346CR">RTW_9346CR</dfn>	0x50	/* 93c46/93c56 Command Register, 8b */</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/RTW_9346CR_EEM_MASK" data-ref="_M/RTW_9346CR_EEM_MASK">RTW_9346CR_EEM_MASK</dfn>	__BITS(7,6)	/* Operating Mode */</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/RTW_9346CR_EEM_NORMAL" data-ref="_M/RTW_9346CR_EEM_NORMAL">RTW_9346CR_EEM_NORMAL</dfn>	__SHIFTIN(0, RTW_9346CR_EEM_MASK)</u></td></tr>
<tr><th id="297">297</th><td><i>/* Load the EEPROM. Reset registers to defaults.</i></td></tr>
<tr><th id="298">298</th><td><i> * Takes ~2ms. RTL8180 indicates completion with RTW_9346CR_EEM_NORMAL.</i></td></tr>
<tr><th id="299">299</th><td><i> * XXX RTL8180 only?</i></td></tr>
<tr><th id="300">300</th><td><i> */</i></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/RTW_9346CR_EEM_AUTOLOAD" data-ref="_M/RTW_9346CR_EEM_AUTOLOAD">RTW_9346CR_EEM_AUTOLOAD</dfn>	__SHIFTIN(1, RTW_9346CR_EEM_MASK)</u></td></tr>
<tr><th id="302">302</th><td><i>/* Disable network &amp; bus-master operations and enable</i></td></tr>
<tr><th id="303">303</th><td><i> * _EECS, _EESK, _EEDI, _EEDO.</i></td></tr>
<tr><th id="304">304</th><td><i> * XXX RTL8180 only?</i></td></tr>
<tr><th id="305">305</th><td><i> */</i></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/RTW_9346CR_EEM_PROGRAM" data-ref="_M/RTW_9346CR_EEM_PROGRAM">RTW_9346CR_EEM_PROGRAM</dfn>	__SHIFTIN(2, RTW_9346CR_EEM_MASK)</u></td></tr>
<tr><th id="307">307</th><td><i>/* Enable RTW_CONFIG[0123] registers. */</i></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/RTW_9346CR_EEM_CONFIG" data-ref="_M/RTW_9346CR_EEM_CONFIG">RTW_9346CR_EEM_CONFIG</dfn>	__SHIFTIN(3, RTW_9346CR_EEM_MASK)</u></td></tr>
<tr><th id="309">309</th><td><i>/* EEPROM pin status/control in _EEM_CONFIG, _EEM_AUTOLOAD modes.</i></td></tr>
<tr><th id="310">310</th><td><i> * XXX RTL8180 only?</i></td></tr>
<tr><th id="311">311</th><td><i> */</i></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/RTW_9346CR_EECS" data-ref="_M/RTW_9346CR_EECS">RTW_9346CR_EECS</dfn>	__BIT(3)</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/RTW_9346CR_EESK" data-ref="_M/RTW_9346CR_EESK">RTW_9346CR_EESK</dfn>	__BIT(2)</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/RTW_9346CR_EEDI" data-ref="_M/RTW_9346CR_EEDI">RTW_9346CR_EEDI</dfn>	__BIT(1)</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/RTW_9346CR_EEDO" data-ref="_M/RTW_9346CR_EEDO">RTW_9346CR_EEDO</dfn>	__BIT(0)	/* read-only */</u></td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG0" data-ref="_M/RTW_CONFIG0">RTW_CONFIG0</dfn>	0x51	/* Configuration Register 0, 8b */</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG0_WEP40" data-ref="_M/RTW_CONFIG0_WEP40">RTW_CONFIG0_WEP40</dfn>	__BIT(7)/* implements 40-bit WEP,</u></td></tr>
<tr><th id="319">319</th><td><u>					 * XXX RTL8180 only?</u></td></tr>
<tr><th id="320">320</th><td><u>					 */</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG0_WEP104" data-ref="_M/RTW_CONFIG0_WEP104">RTW_CONFIG0_WEP104</dfn>	__BIT(6)/* implements 104-bit WEP,</u></td></tr>
<tr><th id="322">322</th><td><u>					 * from EEPROM, read-only</u></td></tr>
<tr><th id="323">323</th><td><u>					 * XXX RTL8180 only?</u></td></tr>
<tr><th id="324">324</th><td><u>					 */</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG0_LEDGPOEN" data-ref="_M/RTW_CONFIG0_LEDGPOEN">RTW_CONFIG0_LEDGPOEN</dfn>	__BIT(4)/* 1: RTW_PSR_LEDGPO[01] control</u></td></tr>
<tr><th id="326">326</th><td><u>					 *    LED[01] pins.</u></td></tr>
<tr><th id="327">327</th><td><u>					 * 0: LED behavior defined by</u></td></tr>
<tr><th id="328">328</th><td><u>					 *    RTW_CONFIG1_LEDS10_MASK</u></td></tr>
<tr><th id="329">329</th><td><u>					 * XXX RTL8180 only?</u></td></tr>
<tr><th id="330">330</th><td><u>					 */</u></td></tr>
<tr><th id="331">331</th><td><i>/* auxiliary power is present, read-only */</i></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG0_AUXPWR" data-ref="_M/RTW_CONFIG0_AUXPWR">RTW_CONFIG0_AUXPWR</dfn>	__BIT(3)</u></td></tr>
<tr><th id="333">333</th><td><i>/* Geographic Location, read-only */</i></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG0_GL_MASK" data-ref="_M/RTW_CONFIG0_GL_MASK">RTW_CONFIG0_GL_MASK</dfn>		__BITS(1,0)</u></td></tr>
<tr><th id="335">335</th><td><i>/* _RTW_CONFIG0_GL_* is what the datasheet says, but RTW_CONFIG0_GL_*</i></td></tr>
<tr><th id="336">336</th><td><i> * work.</i></td></tr>
<tr><th id="337">337</th><td><i> */</i></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/_RTW_CONFIG0_GL_USA" data-ref="_M/_RTW_CONFIG0_GL_USA">_RTW_CONFIG0_GL_USA</dfn>		__SHIFTIN(3, RTW_CONFIG0_GL_MASK)</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG0_GL_EUROPE" data-ref="_M/RTW_CONFIG0_GL_EUROPE">RTW_CONFIG0_GL_EUROPE</dfn>		__SHIFTIN(2, RTW_CONFIG0_GL_MASK)</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG0_GL_JAPAN" data-ref="_M/RTW_CONFIG0_GL_JAPAN">RTW_CONFIG0_GL_JAPAN</dfn>		__SHIFTIN(1, RTW_CONFIG0_GL_MASK)</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG0_GL_USA" data-ref="_M/RTW_CONFIG0_GL_USA">RTW_CONFIG0_GL_USA</dfn>		__SHIFTIN(0, RTW_CONFIG0_GL_MASK)</u></td></tr>
<tr><th id="342">342</th><td><i>/* RTL8181 datasheet says RTW_CONFIG0_GL_JAPAN = 0. */</i></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG1" data-ref="_M/RTW_CONFIG1">RTW_CONFIG1</dfn>	0x52	/* Configuration Register 1, 8b */</u></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><i>/* LED configuration. From EEPROM. Read/write.</i></td></tr>
<tr><th id="347">347</th><td><i> *</i></td></tr>
<tr><th id="348">348</th><td><i> * Setting				LED0		LED1</i></td></tr>
<tr><th id="349">349</th><td><i> * -------				----		----</i></td></tr>
<tr><th id="350">350</th><td><i> * RTW_CONFIG1_LEDS_ACT_INFRA		Activity	Infrastructure</i></td></tr>
<tr><th id="351">351</th><td><i> * RTW_CONFIG1_LEDS_ACT_LINK		Activity	Link</i></td></tr>
<tr><th id="352">352</th><td><i> * RTW_CONFIG1_LEDS_TX_RX		Tx		Rx</i></td></tr>
<tr><th id="353">353</th><td><i> * RTW_CONFIG1_LEDS_LINKACT_INFRA	Link/Activity	Infrastructure</i></td></tr>
<tr><th id="354">354</th><td><i> */</i></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG1_LEDS_MASK" data-ref="_M/RTW_CONFIG1_LEDS_MASK">RTW_CONFIG1_LEDS_MASK</dfn>	__BITS(7,6)</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG1_LEDS_ACT_INFRA" data-ref="_M/RTW_CONFIG1_LEDS_ACT_INFRA">RTW_CONFIG1_LEDS_ACT_INFRA</dfn>	__SHIFTIN(0, RTW_CONFIG1_LEDS_MASK)</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG1_LEDS_ACT_LINK" data-ref="_M/RTW_CONFIG1_LEDS_ACT_LINK">RTW_CONFIG1_LEDS_ACT_LINK</dfn>	__SHIFTIN(1, RTW_CONFIG1_LEDS_MASK)</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG1_LEDS_TX_RX" data-ref="_M/RTW_CONFIG1_LEDS_TX_RX">RTW_CONFIG1_LEDS_TX_RX</dfn>		__SHIFTIN(2, RTW_CONFIG1_LEDS_MASK)</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG1_LEDS_LINKACT_INFRA" data-ref="_M/RTW_CONFIG1_LEDS_LINKACT_INFRA">RTW_CONFIG1_LEDS_LINKACT_INFRA</dfn>	__SHIFTIN(3, RTW_CONFIG1_LEDS_MASK)</u></td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><i>/* LWAKE Output Signal. Only applicable to Cardbus. Pulse width is 150ms.</i></td></tr>
<tr><th id="362">362</th><td><i> *</i></td></tr>
<tr><th id="363">363</th><td><i> *                                   RTW_CONFIG1_LWACT</i></td></tr>
<tr><th id="364">364</th><td><i> *				0			1</i></td></tr>
<tr><th id="365">365</th><td><i> * RTW_CONFIG4_LWPTN	0	active high		active low</i></td></tr>
<tr><th id="366">366</th><td><i> *			1	positive pulse		negative pulse</i></td></tr>
<tr><th id="367">367</th><td><i> */</i></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG1_LWACT" data-ref="_M/RTW_CONFIG1_LWACT">RTW_CONFIG1_LWACT</dfn>	__BIT(4)</u></td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG1_MEMMAP" data-ref="_M/RTW_CONFIG1_MEMMAP">RTW_CONFIG1_MEMMAP</dfn>	__BIT(3)/* using PCI memory space, read-only */</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG1_IOMAP" data-ref="_M/RTW_CONFIG1_IOMAP">RTW_CONFIG1_IOMAP</dfn>	__BIT(2)/* using PCI I/O space, read-only */</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG1_VPD" data-ref="_M/RTW_CONFIG1_VPD">RTW_CONFIG1_VPD</dfn>		__BIT(1)/* if set, VPD from offsets</u></td></tr>
<tr><th id="373">373</th><td><u>					 * 0x40-0x7f in EEPROM are at</u></td></tr>
<tr><th id="374">374</th><td><u>					 * registers 0x60-0x67 of PCI</u></td></tr>
<tr><th id="375">375</th><td><u>					 * Configuration Space (XXX huh?)</u></td></tr>
<tr><th id="376">376</th><td><u>					 */</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG1_PMEN" data-ref="_M/RTW_CONFIG1_PMEN">RTW_CONFIG1_PMEN</dfn>	__BIT(0)/* Power Management Enable: TBD */</u></td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG2" data-ref="_M/RTW_CONFIG2">RTW_CONFIG2</dfn>	0x53	/* Configuration Register 2, 8b */</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG2_LCK" data-ref="_M/RTW_CONFIG2_LCK">RTW_CONFIG2_LCK</dfn>	__BIT(7)/* clocks are locked, read-only:</u></td></tr>
<tr><th id="381">381</th><td><u>				 * Tx frequency &amp; symbol clocks</u></td></tr>
<tr><th id="382">382</th><td><u>				 * are derived from the same OSC</u></td></tr>
<tr><th id="383">383</th><td><u>				 */</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG2_ANT" data-ref="_M/RTW_CONFIG2_ANT">RTW_CONFIG2_ANT</dfn>	__BIT(6)	/* diversity enabled, read-only */</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG2_DPS" data-ref="_M/RTW_CONFIG2_DPS">RTW_CONFIG2_DPS</dfn>	__BIT(3)	/* Descriptor Polling State: enable</u></td></tr>
<tr><th id="386">386</th><td><u>					 * test mode.</u></td></tr>
<tr><th id="387">387</th><td><u>					 */</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG2_PAPESIGN" data-ref="_M/RTW_CONFIG2_PAPESIGN">RTW_CONFIG2_PAPESIGN</dfn>	__BIT(2)		/* TBD, from EEPROM */</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG2_PAPETIME_MASK" data-ref="_M/RTW_CONFIG2_PAPETIME_MASK">RTW_CONFIG2_PAPETIME_MASK</dfn>	__BITS(1,0)	/* TBD, from EEPROM */</u></td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/RTW_ANAPARM" data-ref="_M/RTW_ANAPARM">RTW_ANAPARM</dfn>	0x54	/* Analog parameter, 32b */</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/RTW_ANAPARM_RFPOW0_MASK" data-ref="_M/RTW_ANAPARM_RFPOW0_MASK">RTW_ANAPARM_RFPOW0_MASK</dfn>	__BITS(30,28)		/* undocumented bits</u></td></tr>
<tr><th id="393">393</th><td><u>							 * which appear to</u></td></tr>
<tr><th id="394">394</th><td><u>							 * control the power</u></td></tr>
<tr><th id="395">395</th><td><u>							 * state of the RF</u></td></tr>
<tr><th id="396">396</th><td><u>							 * components</u></td></tr>
<tr><th id="397">397</th><td><u>							 */</u></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/RTW_ANAPARM_RFPOW_MASK" data-ref="_M/RTW_ANAPARM_RFPOW_MASK">RTW_ANAPARM_RFPOW_MASK</dfn>	\</u></td></tr>
<tr><th id="399">399</th><td><u>    (RTW_ANAPARM_RFPOW0_MASK|RTW_ANAPARM_RFPOW1_MASK)</u></td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/RTW_ANAPARM_TXDACOFF" data-ref="_M/RTW_ANAPARM_TXDACOFF">RTW_ANAPARM_TXDACOFF</dfn>	__BIT(27)		/* 1: disable Tx DAC,</u></td></tr>
<tr><th id="402">402</th><td><u>							 * 0: enable</u></td></tr>
<tr><th id="403">403</th><td><u>							 */</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/RTW_ANAPARM_RFPOW1_MASK" data-ref="_M/RTW_ANAPARM_RFPOW1_MASK">RTW_ANAPARM_RFPOW1_MASK</dfn>	__BITS(26,20)		/* undocumented bits</u></td></tr>
<tr><th id="405">405</th><td><u>							 * which appear to</u></td></tr>
<tr><th id="406">406</th><td><u>							 * control the power</u></td></tr>
<tr><th id="407">407</th><td><u>							 * state of the RF</u></td></tr>
<tr><th id="408">408</th><td><u>							 * components</u></td></tr>
<tr><th id="409">409</th><td><u>							 */</u></td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><i>/*</i></td></tr>
<tr><th id="412">412</th><td><i> * Maxim On/Sleep/Off control</i></td></tr>
<tr><th id="413">413</th><td><i> */</i></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/RTW_ANAPARM_RFPOW_MAXIM_ON" data-ref="_M/RTW_ANAPARM_RFPOW_MAXIM_ON">RTW_ANAPARM_RFPOW_MAXIM_ON</dfn>	__SHIFTIN(0x8, RTW_ANAPARM_RFPOW1_MASK)</u></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><i>/* reg[RTW_ANAPARM] |= RTW_ANAPARM_TXDACOFF; */</i></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/RTW_ANAPARM_RFPOW_MAXIM_SLEEP" data-ref="_M/RTW_ANAPARM_RFPOW_MAXIM_SLEEP">RTW_ANAPARM_RFPOW_MAXIM_SLEEP</dfn>	__SHIFTIN(0x378, RTW_ANAPARM_RFPOW1_MASK)</u></td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><i>/* reg[RTW_ANAPARM] |= RTW_ANAPARM_TXDACOFF; */</i></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/RTW_ANAPARM_RFPOW_MAXIM_OFF" data-ref="_M/RTW_ANAPARM_RFPOW_MAXIM_OFF">RTW_ANAPARM_RFPOW_MAXIM_OFF</dfn>	__SHIFTIN(0x379, RTW_ANAPARM_RFPOW1_MASK)</u></td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><i>/*</i></td></tr>
<tr><th id="423">423</th><td><i> * RFMD On/Sleep/Off control</i></td></tr>
<tr><th id="424">424</th><td><i> */</i></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/RTW_ANAPARM_RFPOW_RFMD_ON" data-ref="_M/RTW_ANAPARM_RFPOW_RFMD_ON">RTW_ANAPARM_RFPOW_RFMD_ON</dfn>	__SHIFTIN(0x408, RTW_ANAPARM_RFPOW1_MASK)</u></td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><i>/* reg[RTW_ANAPARM] |= RTW_ANAPARM_TXDACOFF; */</i></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/RTW_ANAPARM_RFPOW_RFMD_SLEEP" data-ref="_M/RTW_ANAPARM_RFPOW_RFMD_SLEEP">RTW_ANAPARM_RFPOW_RFMD_SLEEP</dfn>	__SHIFTIN(0x378, RTW_ANAPARM_RFPOW1_MASK)</u></td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td><i>/* reg[RTW_ANAPARM] |= RTW_ANAPARM_TXDACOFF; */</i></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/RTW_ANAPARM_RFPOW_RFMD_OFF" data-ref="_M/RTW_ANAPARM_RFPOW_RFMD_OFF">RTW_ANAPARM_RFPOW_RFMD_OFF</dfn>	__SHIFTIN(0x379, RTW_ANAPARM_RFPOW1_MASK)</u></td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><i>/*</i></td></tr>
<tr><th id="434">434</th><td><i> * Philips On/Sleep/Off control</i></td></tr>
<tr><th id="435">435</th><td><i> */</i></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/RTW_ANAPARM_RFPOW_ANA_PHILIPS_ON" data-ref="_M/RTW_ANAPARM_RFPOW_ANA_PHILIPS_ON">RTW_ANAPARM_RFPOW_ANA_PHILIPS_ON</dfn>	\</u></td></tr>
<tr><th id="437">437</th><td><u>    __SHIFTIN(0x328, RTW_ANAPARM_RFPOW1_MASK)</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/RTW_ANAPARM_RFPOW_DIG_PHILIPS_ON" data-ref="_M/RTW_ANAPARM_RFPOW_DIG_PHILIPS_ON">RTW_ANAPARM_RFPOW_DIG_PHILIPS_ON</dfn>	\</u></td></tr>
<tr><th id="439">439</th><td><u>    __SHIFTIN(0x008, RTW_ANAPARM_RFPOW1_MASK)</u></td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td><i>/* reg[RTW_ANAPARM] |= RTW_ANAPARM_TXDACOFF; */</i></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/RTW_ANAPARM_RFPOW_PHILIPS_SLEEP" data-ref="_M/RTW_ANAPARM_RFPOW_PHILIPS_SLEEP">RTW_ANAPARM_RFPOW_PHILIPS_SLEEP</dfn>\</u></td></tr>
<tr><th id="443">443</th><td><u>    __SHIFTIN(0x378, RTW_ANAPARM_RFPOW1_MASK)</u></td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><i>/* reg[RTW_ANAPARM] |= RTW_ANAPARM_TXDACOFF; */</i></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/RTW_ANAPARM_RFPOW_PHILIPS_OFF" data-ref="_M/RTW_ANAPARM_RFPOW_PHILIPS_OFF">RTW_ANAPARM_RFPOW_PHILIPS_OFF</dfn>\</u></td></tr>
<tr><th id="447">447</th><td><u>    __SHIFTIN(0x379, RTW_ANAPARM_RFPOW1_MASK)</u></td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/RTW_ANAPARM_RFPOW_PHILIPS_ON" data-ref="_M/RTW_ANAPARM_RFPOW_PHILIPS_ON">RTW_ANAPARM_RFPOW_PHILIPS_ON</dfn>	__SHIFTIN(0x328, RTW_ANAPARM_RFPOW1_MASK)</u></td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/RTW_ANAPARM_CARDSP_MASK" data-ref="_M/RTW_ANAPARM_CARDSP_MASK">RTW_ANAPARM_CARDSP_MASK</dfn>	__BITS(19,0)		/* undocumented</u></td></tr>
<tr><th id="452">452</th><td><u>							 * card-specific</u></td></tr>
<tr><th id="453">453</th><td><u>							 * bits from the</u></td></tr>
<tr><th id="454">454</th><td><u>							 * EEPROM.</u></td></tr>
<tr><th id="455">455</th><td><u>							 */</u></td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/RTW_MSR" data-ref="_M/RTW_MSR">RTW_MSR</dfn>		0x58	/* Media Status Register, 8b */</u></td></tr>
<tr><th id="458">458</th><td><i>/* Network Type and Link Status */</i></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/RTW_MSR_NETYPE_MASK" data-ref="_M/RTW_MSR_NETYPE_MASK">RTW_MSR_NETYPE_MASK</dfn>	__BITS(3,2)</u></td></tr>
<tr><th id="460">460</th><td><i>/* AP, XXX RTL8181 only? */</i></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/RTW_MSR_NETYPE_AP_OK" data-ref="_M/RTW_MSR_NETYPE_AP_OK">RTW_MSR_NETYPE_AP_OK</dfn>	__SHIFTIN(3, RTW_MSR_NETYPE_MASK)</u></td></tr>
<tr><th id="462">462</th><td><i>/* infrastructure link ok */</i></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/RTW_MSR_NETYPE_INFRA_OK" data-ref="_M/RTW_MSR_NETYPE_INFRA_OK">RTW_MSR_NETYPE_INFRA_OK</dfn>	__SHIFTIN(2, RTW_MSR_NETYPE_MASK)</u></td></tr>
<tr><th id="464">464</th><td><i>/* ad-hoc link ok */</i></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/RTW_MSR_NETYPE_ADHOC_OK" data-ref="_M/RTW_MSR_NETYPE_ADHOC_OK">RTW_MSR_NETYPE_ADHOC_OK</dfn>	__SHIFTIN(1, RTW_MSR_NETYPE_MASK)</u></td></tr>
<tr><th id="466">466</th><td><i>/* no link */</i></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/RTW_MSR_NETYPE_NOLINK" data-ref="_M/RTW_MSR_NETYPE_NOLINK">RTW_MSR_NETYPE_NOLINK</dfn>	__SHIFTIN(0, RTW_MSR_NETYPE_MASK)</u></td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG3" data-ref="_M/RTW_CONFIG3">RTW_CONFIG3</dfn>	0x59	/* Configuration Register 3, 8b */</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG3_GNTSEL" data-ref="_M/RTW_CONFIG3_GNTSEL">RTW_CONFIG3_GNTSEL</dfn>	__BIT(7)	/* Grant Select, read-only */</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG3_PARMEN" data-ref="_M/RTW_CONFIG3_PARMEN">RTW_CONFIG3_PARMEN</dfn>	__BIT(6)	/* Set RTW_CONFIG3_PARMEN and</u></td></tr>
<tr><th id="472">472</th><td><u>						 * RTW_9346CR_EEM_CONFIG to</u></td></tr>
<tr><th id="473">473</th><td><u>						 * allow RTW_ANAPARM writes.</u></td></tr>
<tr><th id="474">474</th><td><u>						 */</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG3_MAGIC" data-ref="_M/RTW_CONFIG3_MAGIC">RTW_CONFIG3_MAGIC</dfn>	__BIT(5)/* Valid when RTW_CONFIG1_PMEN is</u></td></tr>
<tr><th id="476">476</th><td><u>					 * set. If set, RTL8180 wakes up</u></td></tr>
<tr><th id="477">477</th><td><u>					 * OS when Magic Packet is Rx'd.</u></td></tr>
<tr><th id="478">478</th><td><u>					 */</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG3_CARDBEN" data-ref="_M/RTW_CONFIG3_CARDBEN">RTW_CONFIG3_CARDBEN</dfn>	__BIT(3)/* Cardbus-related registers</u></td></tr>
<tr><th id="480">480</th><td><u>					 * and functions are enabled,</u></td></tr>
<tr><th id="481">481</th><td><u>					 * read-only. XXX RTL8180 only.</u></td></tr>
<tr><th id="482">482</th><td><u>					 */</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG3_CLKRUNEN" data-ref="_M/RTW_CONFIG3_CLKRUNEN">RTW_CONFIG3_CLKRUNEN</dfn>	__BIT(2)/* CLKRUN enabled, read-only.</u></td></tr>
<tr><th id="484">484</th><td><u>					 * XXX RTL8180 only.</u></td></tr>
<tr><th id="485">485</th><td><u>					 */</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG3_FUNCREGEN" data-ref="_M/RTW_CONFIG3_FUNCREGEN">RTW_CONFIG3_FUNCREGEN</dfn>	__BIT(1)/* Function Registers Enabled,</u></td></tr>
<tr><th id="487">487</th><td><u>					 * read-only. XXX RTL8180 only.</u></td></tr>
<tr><th id="488">488</th><td><u>					 */</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG3_FBTBEN" data-ref="_M/RTW_CONFIG3_FBTBEN">RTW_CONFIG3_FBTBEN</dfn>	__BIT(0)/* Fast back-to-back enabled,</u></td></tr>
<tr><th id="490">490</th><td><u>					 * read-only.</u></td></tr>
<tr><th id="491">491</th><td><u>					 */</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG4" data-ref="_M/RTW_CONFIG4">RTW_CONFIG4</dfn>	0x5A	/* Configuration Register 4, 8b */</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG4_VCOPDN" data-ref="_M/RTW_CONFIG4_VCOPDN">RTW_CONFIG4_VCOPDN</dfn>	__BIT(7)/* VCO Power Down</u></td></tr>
<tr><th id="494">494</th><td><u>					 * 0: normal operation</u></td></tr>
<tr><th id="495">495</th><td><u>					 *    (power-on default)</u></td></tr>
<tr><th id="496">496</th><td><u>					 * 1: power-down VCO, RF front-end,</u></td></tr>
<tr><th id="497">497</th><td><u>					 *    and most RTL8180 components.</u></td></tr>
<tr><th id="498">498</th><td><u>					 */</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG4_PWROFF" data-ref="_M/RTW_CONFIG4_PWROFF">RTW_CONFIG4_PWROFF</dfn>	__BIT(6)/* Power Off</u></td></tr>
<tr><th id="500">500</th><td><u>					 * 0: normal operation</u></td></tr>
<tr><th id="501">501</th><td><u>					 *    (power-on default)</u></td></tr>
<tr><th id="502">502</th><td><u>					 * 1: power-down RF front-end,</u></td></tr>
<tr><th id="503">503</th><td><u>					 *    and most RTL8180 components,</u></td></tr>
<tr><th id="504">504</th><td><u>					 *    but leave VCO on.</u></td></tr>
<tr><th id="505">505</th><td><u>					 *</u></td></tr>
<tr><th id="506">506</th><td><u>					 * XXX RFMD front-end only?</u></td></tr>
<tr><th id="507">507</th><td><u>					 */</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG4_PWRMGT" data-ref="_M/RTW_CONFIG4_PWRMGT">RTW_CONFIG4_PWRMGT</dfn>	__BIT(5)/* Power Management</u></td></tr>
<tr><th id="509">509</th><td><u>					 * 0: normal operation</u></td></tr>
<tr><th id="510">510</th><td><u>					 *    (power-on default)</u></td></tr>
<tr><th id="511">511</th><td><u>					 * 1: set Tx packet's PWRMGMT bit.</u></td></tr>
<tr><th id="512">512</th><td><u>					 */</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG4_LWPME" data-ref="_M/RTW_CONFIG4_LWPME">RTW_CONFIG4_LWPME</dfn>	__BIT(4)/* LANWAKE vs. PMEB: Cardbus-only</u></td></tr>
<tr><th id="514">514</th><td><u>					 * 0: LWAKE &amp; PMEB asserted</u></td></tr>
<tr><th id="515">515</th><td><u>					 *    simultaneously</u></td></tr>
<tr><th id="516">516</th><td><u>					 * 1: LWAKE asserted only if</u></td></tr>
<tr><th id="517">517</th><td><u>					 *    both PMEB is asserted and</u></td></tr>
<tr><th id="518">518</th><td><u>					 *    ISOLATEB is low.</u></td></tr>
<tr><th id="519">519</th><td><u>					 * XXX RTL8180 only.</u></td></tr>
<tr><th id="520">520</th><td><u>					 */</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG4_LWPTN" data-ref="_M/RTW_CONFIG4_LWPTN">RTW_CONFIG4_LWPTN</dfn>	__BIT(2)/* see RTW_CONFIG1_LWACT</u></td></tr>
<tr><th id="522">522</th><td><u>					 * XXX RTL8180 only.</u></td></tr>
<tr><th id="523">523</th><td><u>					 */</u></td></tr>
<tr><th id="524">524</th><td><i>/* Radio Front-End Programming Method */</i></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG4_RFTYPE_MASK" data-ref="_M/RTW_CONFIG4_RFTYPE_MASK">RTW_CONFIG4_RFTYPE_MASK</dfn>	__BITS(1,0)</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG4_RFTYPE_INTERSIL" data-ref="_M/RTW_CONFIG4_RFTYPE_INTERSIL">RTW_CONFIG4_RFTYPE_INTERSIL</dfn>	__SHIFTIN(1, RTW_CONFIG4_RFTYPE_MASK)</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG4_RFTYPE_RFMD" data-ref="_M/RTW_CONFIG4_RFTYPE_RFMD">RTW_CONFIG4_RFTYPE_RFMD</dfn>		__SHIFTIN(2, RTW_CONFIG4_RFTYPE_MASK)</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG4_RFTYPE_PHILIPS" data-ref="_M/RTW_CONFIG4_RFTYPE_PHILIPS">RTW_CONFIG4_RFTYPE_PHILIPS</dfn>	__SHIFTIN(3, RTW_CONFIG4_RFTYPE_MASK)</u></td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/RTW_TESTR" data-ref="_M/RTW_TESTR">RTW_TESTR</dfn>	0x5B	/* TEST mode register, 8b */</u></td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/RTW_PSR" data-ref="_M/RTW_PSR">RTW_PSR</dfn>		0x5e	/* Page Select Register, 8b */</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/RTW_PSR_GPO" data-ref="_M/RTW_PSR_GPO">RTW_PSR_GPO</dfn>	__BIT(7)/* Control/status of pin 52. */</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/RTW_PSR_GPI" data-ref="_M/RTW_PSR_GPI">RTW_PSR_GPI</dfn>	__BIT(6)/* Status of pin 64. */</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/RTW_PSR_LEDGPO1" data-ref="_M/RTW_PSR_LEDGPO1">RTW_PSR_LEDGPO1</dfn>	__BIT(5)/* Status/control of LED1 pin if</u></td></tr>
<tr><th id="536">536</th><td><u>				 * RTW_CONFIG0_LEDGPOEN is set.</u></td></tr>
<tr><th id="537">537</th><td><u>				 */</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/RTW_PSR_LEDGPO0" data-ref="_M/RTW_PSR_LEDGPO0">RTW_PSR_LEDGPO0</dfn>	__BIT(4)/* Status/control of LED0 pin if</u></td></tr>
<tr><th id="539">539</th><td><u>				 * RTW_CONFIG0_LEDGPOEN is set.</u></td></tr>
<tr><th id="540">540</th><td><u>				 */</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/RTW_PSR_UWF" data-ref="_M/RTW_PSR_UWF">RTW_PSR_UWF</dfn>	__BIT(1)/* Enable Unicast Wakeup Frame */</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/RTW_PSR_PSEN" data-ref="_M/RTW_PSR_PSEN">RTW_PSR_PSEN</dfn>	__BIT(0)/* 1: page 1, 0: page 0 */</u></td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/RTW_SCR" data-ref="_M/RTW_SCR">RTW_SCR</dfn>		0x5f	/* Security Configuration Register, 8b */</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/RTW_SCR_KM_MASK" data-ref="_M/RTW_SCR_KM_MASK">RTW_SCR_KM_MASK</dfn>	__BITS(5,4)	/* Key Mode */</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/RTW_SCR_KM_WEP104" data-ref="_M/RTW_SCR_KM_WEP104">RTW_SCR_KM_WEP104</dfn>	__SHIFTIN(1, RTW_SCR_KM_MASK)</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/RTW_SCR_KM_WEP40" data-ref="_M/RTW_SCR_KM_WEP40">RTW_SCR_KM_WEP40</dfn>	__SHIFTIN(0, RTW_SCR_KM_MASK)</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/RTW_SCR_TXSECON" data-ref="_M/RTW_SCR_TXSECON">RTW_SCR_TXSECON</dfn>		__BIT(1)/* Enable Tx WEP. Invalid if</u></td></tr>
<tr><th id="549">549</th><td><u>					 * neither RTW_CONFIG0_WEP40 nor</u></td></tr>
<tr><th id="550">550</th><td><u>					 * RTW_CONFIG0_WEP104 is set.</u></td></tr>
<tr><th id="551">551</th><td><u>					 */</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/RTW_SCR_RXSECON" data-ref="_M/RTW_SCR_RXSECON">RTW_SCR_RXSECON</dfn>		__BIT(0)/* Enable Rx WEP. Invalid if</u></td></tr>
<tr><th id="553">553</th><td><u>					 * neither RTW_CONFIG0_WEP40 nor</u></td></tr>
<tr><th id="554">554</th><td><u>					 * RTW_CONFIG0_WEP104 is set.</u></td></tr>
<tr><th id="555">555</th><td><u>					 */</u></td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td><u>#define	<dfn class="macro" id="_M/RTW_BCNITV" data-ref="_M/RTW_BCNITV">RTW_BCNITV</dfn>	0x70	/* Beacon Interval Register, 16b */</u></td></tr>
<tr><th id="558">558</th><td><u>#define	<dfn class="macro" id="_M/RTW_BCNITV_BCNITV_MASK" data-ref="_M/RTW_BCNITV_BCNITV_MASK">RTW_BCNITV_BCNITV_MASK</dfn>	__BITS(9,0)	/* TU between TBTT, written</u></td></tr>
<tr><th id="559">559</th><td><u>						 * by host.</u></td></tr>
<tr><th id="560">560</th><td><u>						 */</u></td></tr>
<tr><th id="561">561</th><td><u>#define	<dfn class="macro" id="_M/RTW_ATIMWND" data-ref="_M/RTW_ATIMWND">RTW_ATIMWND</dfn>	0x72	/* ATIM Window Register, 16b */</u></td></tr>
<tr><th id="562">562</th><td><u>#define	<dfn class="macro" id="_M/RTW_ATIMWND_ATIMWND" data-ref="_M/RTW_ATIMWND_ATIMWND">RTW_ATIMWND_ATIMWND</dfn>	__BITS(9,0)	/* ATIM Window length in TU,</u></td></tr>
<tr><th id="563">563</th><td><u>						 * written by host.</u></td></tr>
<tr><th id="564">564</th><td><u>						 */</u></td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/RTW_BINTRITV" data-ref="_M/RTW_BINTRITV">RTW_BINTRITV</dfn>	0x74	/* Beacon Interrupt Interval Register, 16b */</u></td></tr>
<tr><th id="567">567</th><td><u>#define	<dfn class="macro" id="_M/RTW_BINTRITV_BINTRITV" data-ref="_M/RTW_BINTRITV_BINTRITV">RTW_BINTRITV_BINTRITV</dfn>	__BITS(9,0)	/* RTL8180 wakes host with</u></td></tr>
<tr><th id="568">568</th><td><u>						 * RTW_INTR_BCNINT at BINTRITV</u></td></tr>
<tr><th id="569">569</th><td><u>						 * microseconds before TBTT</u></td></tr>
<tr><th id="570">570</th><td><u>						 */</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/RTW_ATIMTRITV" data-ref="_M/RTW_ATIMTRITV">RTW_ATIMTRITV</dfn>	0x76	/* ATIM Interrupt Interval Register, 16b */</u></td></tr>
<tr><th id="572">572</th><td><u>#define	<dfn class="macro" id="_M/RTW_ATIMTRITV_ATIMTRITV" data-ref="_M/RTW_ATIMTRITV_ATIMTRITV">RTW_ATIMTRITV_ATIMTRITV</dfn>	__BITS(9,0)	/* RTL8180 wakes host with</u></td></tr>
<tr><th id="573">573</th><td><u>						 * RTW_INTR_ATIMINT at ATIMTRITV</u></td></tr>
<tr><th id="574">574</th><td><u>						 * microseconds before end of</u></td></tr>
<tr><th id="575">575</th><td><u>						 * ATIM Window</u></td></tr>
<tr><th id="576">576</th><td><u>						 */</u></td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/RTW_PHYDELAY" data-ref="_M/RTW_PHYDELAY">RTW_PHYDELAY</dfn>	0x78	/* PHY Delay Register, 8b */</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/RTW_PHYDELAY_REVC_MAGIC" data-ref="_M/RTW_PHYDELAY_REVC_MAGIC">RTW_PHYDELAY_REVC_MAGIC</dfn>	__BIT(3)	/* Rev. C magic from reference</u></td></tr>
<tr><th id="580">580</th><td><u>						 * driver</u></td></tr>
<tr><th id="581">581</th><td><u>						 */</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/RTW_PHYDELAY_PHYDELAY" data-ref="_M/RTW_PHYDELAY_PHYDELAY">RTW_PHYDELAY_PHYDELAY</dfn>	__BITS(2,0)	/* microsecond Tx delay between</u></td></tr>
<tr><th id="583">583</th><td><u>						 * MAC and RF front-end</u></td></tr>
<tr><th id="584">584</th><td><u>						 */</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/RTW_CRCOUNT" data-ref="_M/RTW_CRCOUNT">RTW_CRCOUNT</dfn>	0x79	/* Carrier Sense Counter, 8b */</u></td></tr>
<tr><th id="586">586</th><td><u>#define	<dfn class="macro" id="_M/RTW_CRCOUNT_MAGIC" data-ref="_M/RTW_CRCOUNT_MAGIC">RTW_CRCOUNT_MAGIC</dfn>	0x4c</u></td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/RTW_CRC16ERR" data-ref="_M/RTW_CRC16ERR">RTW_CRC16ERR</dfn>	0x7a	/* CRC16 error count, 16b, XXX RTL8181 only? */</u></td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/RTW_BB" data-ref="_M/RTW_BB">RTW_BB</dfn>	0x7c		/* Baseband interface, 32b */</u></td></tr>
<tr><th id="591">591</th><td><i>/* used for writing RTL8180's integrated baseband processor */</i></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/RTW_BB_RD_MASK" data-ref="_M/RTW_BB_RD_MASK">RTW_BB_RD_MASK</dfn>		__BITS(23,16)	/* data to read */</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/RTW_BB_WR_MASK" data-ref="_M/RTW_BB_WR_MASK">RTW_BB_WR_MASK</dfn>		__BITS(15,8)	/* data to write */</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/RTW_BB_WREN" data-ref="_M/RTW_BB_WREN">RTW_BB_WREN</dfn>		__BIT(7)	/* write enable */</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/RTW_BB_ADDR_MASK" data-ref="_M/RTW_BB_ADDR_MASK">RTW_BB_ADDR_MASK</dfn>	__BITS(6,0)	/* address */</u></td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/RTW_PHYADDR" data-ref="_M/RTW_PHYADDR">RTW_PHYADDR</dfn>	0x7c	/* Address register for PHY interface, 8b */</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/RTW_PHYDATAW" data-ref="_M/RTW_PHYDATAW">RTW_PHYDATAW</dfn>	0x7d	/* Write data to PHY, 8b, write-only */</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/RTW_PHYDATAR" data-ref="_M/RTW_PHYDATAR">RTW_PHYDATAR</dfn>	0x7e	/* Read data from PHY, 8b (?), read-only */</u></td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/RTW_PHYCFG" data-ref="_M/RTW_PHYCFG">RTW_PHYCFG</dfn>	0x80	/* PHY Configuration Register, 32b */</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/RTW_PHYCFG_MAC_POLL" data-ref="_M/RTW_PHYCFG_MAC_POLL">RTW_PHYCFG_MAC_POLL</dfn>	__BIT(31)	/* if !RTW_PHYCFG_HST,</u></td></tr>
<tr><th id="603">603</th><td><u>						 * host sets. MAC clears</u></td></tr>
<tr><th id="604">604</th><td><u>						 * after banging bits.</u></td></tr>
<tr><th id="605">605</th><td><u>						 */</u></td></tr>
<tr><th id="606">606</th><td><u>#define	<dfn class="macro" id="_M/RTW_PHYCFG_HST" data-ref="_M/RTW_PHYCFG_HST">RTW_PHYCFG_HST</dfn>		__BIT(30)	/* 1: host bangs bits</u></td></tr>
<tr><th id="607">607</th><td><u>						 * 0: MAC bangs bits</u></td></tr>
<tr><th id="608">608</th><td><u>						 */</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/RTW_PHYCFG_MAC_RFTYPE_MASK" data-ref="_M/RTW_PHYCFG_MAC_RFTYPE_MASK">RTW_PHYCFG_MAC_RFTYPE_MASK</dfn>	__BITS(29,28)</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/RTW_PHYCFG_MAC_RFTYPE_INTERSIL" data-ref="_M/RTW_PHYCFG_MAC_RFTYPE_INTERSIL">RTW_PHYCFG_MAC_RFTYPE_INTERSIL</dfn>	__SHIFTIN(0, RTW_PHYCFG_MAC_RFTYPE_MASK)</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/RTW_PHYCFG_MAC_RFTYPE_RFMD" data-ref="_M/RTW_PHYCFG_MAC_RFTYPE_RFMD">RTW_PHYCFG_MAC_RFTYPE_RFMD</dfn>	__SHIFTIN(1, RTW_PHYCFG_MAC_RFTYPE_MASK)</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/RTW_PHYCFG_MAC_RFTYPE_GCT" data-ref="_M/RTW_PHYCFG_MAC_RFTYPE_GCT">RTW_PHYCFG_MAC_RFTYPE_GCT</dfn>	RTW_PHYCFG_MAC_RFTYPE_RFMD</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/RTW_PHYCFG_MAC_RFTYPE_PHILIPS" data-ref="_M/RTW_PHYCFG_MAC_RFTYPE_PHILIPS">RTW_PHYCFG_MAC_RFTYPE_PHILIPS</dfn>	__SHIFTIN(3, RTW_PHYCFG_MAC_RFTYPE_MASK)</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/RTW_PHYCFG_MAC_PHILIPS_ADDR_MASK" data-ref="_M/RTW_PHYCFG_MAC_PHILIPS_ADDR_MASK">RTW_PHYCFG_MAC_PHILIPS_ADDR_MASK</dfn>	__BITS(27,24)</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/RTW_PHYCFG_MAC_PHILIPS_DATA_MASK" data-ref="_M/RTW_PHYCFG_MAC_PHILIPS_DATA_MASK">RTW_PHYCFG_MAC_PHILIPS_DATA_MASK</dfn>	__BITS(23,0)</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/RTW_PHYCFG_MAC_MAXIM_LODATA_MASK" data-ref="_M/RTW_PHYCFG_MAC_MAXIM_LODATA_MASK">RTW_PHYCFG_MAC_MAXIM_LODATA_MASK</dfn>	__BITS(27,24)</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/RTW_PHYCFG_MAC_MAXIM_ADDR_MASK" data-ref="_M/RTW_PHYCFG_MAC_MAXIM_ADDR_MASK">RTW_PHYCFG_MAC_MAXIM_ADDR_MASK</dfn>		__BITS(11,8)</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/RTW_PHYCFG_MAC_MAXIM_HIDATA_MASK" data-ref="_M/RTW_PHYCFG_MAC_MAXIM_HIDATA_MASK">RTW_PHYCFG_MAC_MAXIM_HIDATA_MASK</dfn>	__BITS(7,0)</u></td></tr>
<tr><th id="619">619</th><td><u>#define	<dfn class="macro" id="_M/RTW_PHYCFG_HST_EN" data-ref="_M/RTW_PHYCFG_HST_EN">RTW_PHYCFG_HST_EN</dfn>		__BIT(2)</u></td></tr>
<tr><th id="620">620</th><td><u>#define	<dfn class="macro" id="_M/RTW_PHYCFG_HST_CLK" data-ref="_M/RTW_PHYCFG_HST_CLK">RTW_PHYCFG_HST_CLK</dfn>		__BIT(1)</u></td></tr>
<tr><th id="621">621</th><td><u>#define	<dfn class="macro" id="_M/RTW_PHYCFG_HST_DATA" data-ref="_M/RTW_PHYCFG_HST_DATA">RTW_PHYCFG_HST_DATA</dfn>		__BIT(0)</u></td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td><u>#define	<dfn class="macro" id="_M/RTW_MAXIM_HIDATA_MASK" data-ref="_M/RTW_MAXIM_HIDATA_MASK">RTW_MAXIM_HIDATA_MASK</dfn>			__BITS(11,4)</u></td></tr>
<tr><th id="624">624</th><td><u>#define	<dfn class="macro" id="_M/RTW_MAXIM_LODATA_MASK" data-ref="_M/RTW_MAXIM_LODATA_MASK">RTW_MAXIM_LODATA_MASK</dfn>			__BITS(3,0)</u></td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td><i class="doc">/**</i></td></tr>
<tr><th id="627">627</th><td><i class="doc"> ** 0x84 - 0xD3, page 1, selected when RTW_PSR[PSEN] == 1.</i></td></tr>
<tr><th id="628">628</th><td><i class="doc"> **/</i></td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td><u>#define	<dfn class="macro" id="_M/RTW_WAKEUP0L" data-ref="_M/RTW_WAKEUP0L">RTW_WAKEUP0L</dfn>	0x84	/* Power Management Wakeup Frame */</u></td></tr>
<tr><th id="631">631</th><td><u>#define	<dfn class="macro" id="_M/RTW_WAKEUP0H" data-ref="_M/RTW_WAKEUP0H">RTW_WAKEUP0H</dfn>	0x88	/* 32b */</u></td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td><u>#define	<dfn class="macro" id="_M/RTW_WAKEUP1L" data-ref="_M/RTW_WAKEUP1L">RTW_WAKEUP1L</dfn>	0x8c</u></td></tr>
<tr><th id="634">634</th><td><u>#define	<dfn class="macro" id="_M/RTW_WAKEUP1H" data-ref="_M/RTW_WAKEUP1H">RTW_WAKEUP1H</dfn>	0x90</u></td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td><u>#define	<dfn class="macro" id="_M/RTW_WAKEUP2LL" data-ref="_M/RTW_WAKEUP2LL">RTW_WAKEUP2LL</dfn>	0x94</u></td></tr>
<tr><th id="637">637</th><td><u>#define	<dfn class="macro" id="_M/RTW_WAKEUP2LH" data-ref="_M/RTW_WAKEUP2LH">RTW_WAKEUP2LH</dfn>	0x98</u></td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td><u>#define	<dfn class="macro" id="_M/RTW_WAKEUP2HL" data-ref="_M/RTW_WAKEUP2HL">RTW_WAKEUP2HL</dfn>	0x9c</u></td></tr>
<tr><th id="640">640</th><td><u>#define	<dfn class="macro" id="_M/RTW_WAKEUP2HH" data-ref="_M/RTW_WAKEUP2HH">RTW_WAKEUP2HH</dfn>	0xa0</u></td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td><u>#define	<dfn class="macro" id="_M/RTW_WAKEUP3LL" data-ref="_M/RTW_WAKEUP3LL">RTW_WAKEUP3LL</dfn>	0xa4</u></td></tr>
<tr><th id="643">643</th><td><u>#define	<dfn class="macro" id="_M/RTW_WAKEUP3LH" data-ref="_M/RTW_WAKEUP3LH">RTW_WAKEUP3LH</dfn>	0xa8</u></td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><u>#define	<dfn class="macro" id="_M/RTW_WAKEUP3HL" data-ref="_M/RTW_WAKEUP3HL">RTW_WAKEUP3HL</dfn>	0xac</u></td></tr>
<tr><th id="646">646</th><td><u>#define	<dfn class="macro" id="_M/RTW_WAKEUP3HH" data-ref="_M/RTW_WAKEUP3HH">RTW_WAKEUP3HH</dfn>	0xb0</u></td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td><u>#define	<dfn class="macro" id="_M/RTW_WAKEUP4LL" data-ref="_M/RTW_WAKEUP4LL">RTW_WAKEUP4LL</dfn>	0xb4</u></td></tr>
<tr><th id="649">649</th><td><u>#define	<dfn class="macro" id="_M/RTW_WAKEUP4LH" data-ref="_M/RTW_WAKEUP4LH">RTW_WAKEUP4LH</dfn>	0xb8</u></td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><u>#define	<dfn class="macro" id="_M/RTW_WAKEUP4HL" data-ref="_M/RTW_WAKEUP4HL">RTW_WAKEUP4HL</dfn>	0xbc</u></td></tr>
<tr><th id="652">652</th><td><u>#define	<dfn class="macro" id="_M/RTW_WAKEUP4HH" data-ref="_M/RTW_WAKEUP4HH">RTW_WAKEUP4HH</dfn>	0xc0</u></td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/RTW_CRC0" data-ref="_M/RTW_CRC0">RTW_CRC0</dfn>	0xc4	/* CRC of wakeup frame 0, 16b */</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/RTW_CRC1" data-ref="_M/RTW_CRC1">RTW_CRC1</dfn>	0xc6	/* CRC of wakeup frame 1, 16b */</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/RTW_CRC2" data-ref="_M/RTW_CRC2">RTW_CRC2</dfn>	0xc8	/* CRC of wakeup frame 2, 16b */</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/RTW_CRC3" data-ref="_M/RTW_CRC3">RTW_CRC3</dfn>	0xca	/* CRC of wakeup frame 3, 16b */</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/RTW_CRC4" data-ref="_M/RTW_CRC4">RTW_CRC4</dfn>	0xcc	/* CRC of wakeup frame 4, 16b */</u></td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td><i class="doc">/**</i></td></tr>
<tr><th id="661">661</th><td><i class="doc"> ** 0x84 - 0xD3, page 0, selected when RTW_PSR[PSEN] == 0.</i></td></tr>
<tr><th id="662">662</th><td><i class="doc"> **/</i></td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td><i>/* Default Key Registers, each 128b</i></td></tr>
<tr><th id="665">665</th><td><i> *</i></td></tr>
<tr><th id="666">666</th><td><i> * If RTW_SCR_KM_WEP104, 104 lsb are the key.</i></td></tr>
<tr><th id="667">667</th><td><i> * If RTW_SCR_KM_WEP40, 40 lsb are the key.</i></td></tr>
<tr><th id="668">668</th><td><i> */</i></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/RTW_DK0" data-ref="_M/RTW_DK0">RTW_DK0</dfn>		0x90	/* Default Key 0 Register, 128b */</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/RTW_DK1" data-ref="_M/RTW_DK1">RTW_DK1</dfn>		0xa0	/* Default Key 1 Register, 128b */</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/RTW_DK2" data-ref="_M/RTW_DK2">RTW_DK2</dfn>		0xb0	/* Default Key 2 Register, 128b */</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/RTW_DK3" data-ref="_M/RTW_DK3">RTW_DK3</dfn>		0xc0	/* Default Key 3 Register, 128b */</u></td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td><u>#define	<dfn class="macro" id="_M/RTW_CONFIG5" data-ref="_M/RTW_CONFIG5">RTW_CONFIG5</dfn>	0xd8	/* Configuration Register 5, 8b */</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG5_TXFIFOOK" data-ref="_M/RTW_CONFIG5_TXFIFOOK">RTW_CONFIG5_TXFIFOOK</dfn>	__BIT(7)/* Tx FIFO self-test pass, read-only */</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG5_RXFIFOOK" data-ref="_M/RTW_CONFIG5_RXFIFOOK">RTW_CONFIG5_RXFIFOOK</dfn>	__BIT(6)/* Rx FIFO self-test pass, read-only */</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG5_CALON" data-ref="_M/RTW_CONFIG5_CALON">RTW_CONFIG5_CALON</dfn>	__BIT(5)/* 1: start calibration cycle</u></td></tr>
<tr><th id="678">678</th><td><u>					 *    and raise AGCRESET pin.</u></td></tr>
<tr><th id="679">679</th><td><u>					 * 0: lower AGCRESET pin</u></td></tr>
<tr><th id="680">680</th><td><u>					 */</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG5_EACPI" data-ref="_M/RTW_CONFIG5_EACPI">RTW_CONFIG5_EACPI</dfn>	__BIT(2)/* Enable ACPI Wake up, default 0 */</u></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG5_LANWAKE" data-ref="_M/RTW_CONFIG5_LANWAKE">RTW_CONFIG5_LANWAKE</dfn>	__BIT(1)/* Enable LAN Wake signal,</u></td></tr>
<tr><th id="683">683</th><td><u>					 * from EEPROM</u></td></tr>
<tr><th id="684">684</th><td><u>					 */</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/RTW_CONFIG5_PMESTS" data-ref="_M/RTW_CONFIG5_PMESTS">RTW_CONFIG5_PMESTS</dfn>	__BIT(0)/* 1: both software &amp; PCI Reset</u></td></tr>
<tr><th id="686">686</th><td><u>					 *    reset PME_Status</u></td></tr>
<tr><th id="687">687</th><td><u>					 * 0: only software resets PME_Status</u></td></tr>
<tr><th id="688">688</th><td><u>					 *</u></td></tr>
<tr><th id="689">689</th><td><u>					 * From EEPROM.</u></td></tr>
<tr><th id="690">690</th><td><u>					 */</u></td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td><u>#define	<dfn class="macro" id="_M/RTW_TPPOLL" data-ref="_M/RTW_TPPOLL">RTW_TPPOLL</dfn>	0xd9	/* Transmit Priority Polling Register, 8b,</u></td></tr>
<tr><th id="693">693</th><td><u>				 * write-only.</u></td></tr>
<tr><th id="694">694</th><td><u>				 */</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/RTW_TPPOLL_BQ" data-ref="_M/RTW_TPPOLL_BQ">RTW_TPPOLL_BQ</dfn>	__BIT(7)/* RTL8180 clears to notify host of a beacon</u></td></tr>
<tr><th id="696">696</th><td><u>				 * Tx. Host writes have no effect.</u></td></tr>
<tr><th id="697">697</th><td><u>				 */</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/RTW_TPPOLL_HPQ" data-ref="_M/RTW_TPPOLL_HPQ">RTW_TPPOLL_HPQ</dfn>	__BIT(6)/* Host writes 1 to notify RTL8180 of</u></td></tr>
<tr><th id="699">699</th><td><u>				 * high-priority Tx packets, RTL8180 clears</u></td></tr>
<tr><th id="700">700</th><td><u>				 * to after high-priority Tx is complete.</u></td></tr>
<tr><th id="701">701</th><td><u>				 */</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/RTW_TPPOLL_NPQ" data-ref="_M/RTW_TPPOLL_NPQ">RTW_TPPOLL_NPQ</dfn>	__BIT(5)/* If RTW_CONFIG2_DPS is set,</u></td></tr>
<tr><th id="703">703</th><td><u>				 * host writes 1 to notify RTL8180 of</u></td></tr>
<tr><th id="704">704</th><td><u>				 * normal-priority Tx packets, RTL8180 clears</u></td></tr>
<tr><th id="705">705</th><td><u>				 * after normal-priority Tx is complete.</u></td></tr>
<tr><th id="706">706</th><td><u>				 *</u></td></tr>
<tr><th id="707">707</th><td><u>				 * If RTW_CONFIG2_DPS is clear, host writes</u></td></tr>
<tr><th id="708">708</th><td><u>				 * have no effect. RTL8180 clears after</u></td></tr>
<tr><th id="709">709</th><td><u>				 * normal-priority Tx is complete.</u></td></tr>
<tr><th id="710">710</th><td><u>				 */</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/RTW_TPPOLL_LPQ" data-ref="_M/RTW_TPPOLL_LPQ">RTW_TPPOLL_LPQ</dfn>	__BIT(4)/* Host writes 1 to notify RTL8180 of</u></td></tr>
<tr><th id="712">712</th><td><u>				 * low-priority Tx packets, RTL8180 clears</u></td></tr>
<tr><th id="713">713</th><td><u>				 * after low-priority Tx is complete.</u></td></tr>
<tr><th id="714">714</th><td><u>				 */</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/RTW_TPPOLL_SBQ" data-ref="_M/RTW_TPPOLL_SBQ">RTW_TPPOLL_SBQ</dfn>	__BIT(3)/* Host writes 1 to tell RTL8180 to</u></td></tr>
<tr><th id="716">716</th><td><u>				 * stop beacon DMA. This bit is invalid</u></td></tr>
<tr><th id="717">717</th><td><u>				 * when RTW_CONFIG2_DPS is set.</u></td></tr>
<tr><th id="718">718</th><td><u>				 */</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/RTW_TPPOLL_SHPQ" data-ref="_M/RTW_TPPOLL_SHPQ">RTW_TPPOLL_SHPQ</dfn>	__BIT(2)/* Host writes 1 to tell RTL8180 to</u></td></tr>
<tr><th id="720">720</th><td><u>				 * stop high-priority DMA.</u></td></tr>
<tr><th id="721">721</th><td><u>				 */</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/RTW_TPPOLL_SNPQ" data-ref="_M/RTW_TPPOLL_SNPQ">RTW_TPPOLL_SNPQ</dfn>	__BIT(1)/* Host writes 1 to tell RTL8180 to</u></td></tr>
<tr><th id="723">723</th><td><u>				 * stop normal-priority DMA. This bit is invalid</u></td></tr>
<tr><th id="724">724</th><td><u>				 * when RTW_CONFIG2_DPS is set.</u></td></tr>
<tr><th id="725">725</th><td><u>				 */</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/RTW_TPPOLL_SLPQ" data-ref="_M/RTW_TPPOLL_SLPQ">RTW_TPPOLL_SLPQ</dfn>	__BIT(0)/* Host writes 1 to tell RTL8180 to</u></td></tr>
<tr><th id="727">727</th><td><u>				 * stop low-priority DMA.</u></td></tr>
<tr><th id="728">728</th><td><u>				 */</u></td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td><i>/* Start all queues. */</i></td></tr>
<tr><th id="731">731</th><td><u>#define	<dfn class="macro" id="_M/RTW_TPPOLL_ALL" data-ref="_M/RTW_TPPOLL_ALL">RTW_TPPOLL_ALL</dfn>	(RTW_TPPOLL_BQ | RTW_TPPOLL_HPQ | \</u></td></tr>
<tr><th id="732">732</th><td><u>			 RTW_TPPOLL_NPQ | RTW_TPPOLL_LPQ)</u></td></tr>
<tr><th id="733">733</th><td><i>/* Check all queues' activity. */</i></td></tr>
<tr><th id="734">734</th><td><u>#define	<dfn class="macro" id="_M/RTW_TPPOLL_ACTIVE" data-ref="_M/RTW_TPPOLL_ACTIVE">RTW_TPPOLL_ACTIVE</dfn>	RTW_TPPOLL_ALL</u></td></tr>
<tr><th id="735">735</th><td><i>/* Stop all queues. */</i></td></tr>
<tr><th id="736">736</th><td><u>#define	<dfn class="macro" id="_M/RTW_TPPOLL_SALL" data-ref="_M/RTW_TPPOLL_SALL">RTW_TPPOLL_SALL</dfn>	(RTW_TPPOLL_SBQ | RTW_TPPOLL_SHPQ | \</u></td></tr>
<tr><th id="737">737</th><td><u>			 RTW_TPPOLL_SNPQ | RTW_TPPOLL_SLPQ)</u></td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td><u>#define	<dfn class="macro" id="_M/RTW_CWR" data-ref="_M/RTW_CWR">RTW_CWR</dfn>		0xdc	/* Contention Window Register, 16b, read-only */</u></td></tr>
<tr><th id="740">740</th><td><i>/* Contention Window: indicates number of contention windows before Tx</i></td></tr>
<tr><th id="741">741</th><td><i> */</i></td></tr>
<tr><th id="742">742</th><td><u>#define	<dfn class="macro" id="_M/RTW_CWR_CW" data-ref="_M/RTW_CWR_CW">RTW_CWR_CW</dfn>	__BITS(9,0)</u></td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td><i>/* Retry Count Register, 16b, read-only */</i></td></tr>
<tr><th id="745">745</th><td><u>#define	<dfn class="macro" id="_M/RTW_RETRYCTR" data-ref="_M/RTW_RETRYCTR">RTW_RETRYCTR</dfn>	0xde</u></td></tr>
<tr><th id="746">746</th><td><i>/* Retry Count: indicates number of retries after Tx */</i></td></tr>
<tr><th id="747">747</th><td><u>#define	<dfn class="macro" id="_M/RTW_RETRYCTR_RETRYCT" data-ref="_M/RTW_RETRYCTR_RETRYCT">RTW_RETRYCTR_RETRYCT</dfn>	__BITS(7,0)</u></td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/RTW_RDSAR" data-ref="_M/RTW_RDSAR">RTW_RDSAR</dfn>	0xe4	/* Receive descriptor Start Address Register,</u></td></tr>
<tr><th id="750">750</th><td><u>				 * 32b, 256-byte alignment.</u></td></tr>
<tr><th id="751">751</th><td><u>				 */</u></td></tr>
<tr><th id="752">752</th><td><i>/* Function Event Register, 32b, Cardbus only. Only valid when</i></td></tr>
<tr><th id="753">753</th><td><i> * both RTW_CONFIG3_CARDBEN and RTW_CONFIG3_FUNCREGEN are set.</i></td></tr>
<tr><th id="754">754</th><td><i> */</i></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/RTW_FER" data-ref="_M/RTW_FER">RTW_FER</dfn>		0xf0</u></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/RTW_FER_INTR" data-ref="_M/RTW_FER_INTR">RTW_FER_INTR</dfn>	__BIT(15)	/* set when RTW_FFER_INTR is set */</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/RTW_FER_GWAKE" data-ref="_M/RTW_FER_GWAKE">RTW_FER_GWAKE</dfn>	__BIT(4)	/* General Wakeup */</u></td></tr>
<tr><th id="758">758</th><td><i>/* Function Event Mask Register, 32b, Cardbus only. Only valid when</i></td></tr>
<tr><th id="759">759</th><td><i> * both RTW_CONFIG3_CARDBEN and RTW_CONFIG3_FUNCREGEN are set.</i></td></tr>
<tr><th id="760">760</th><td><i> */</i></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/RTW_FEMR" data-ref="_M/RTW_FEMR">RTW_FEMR</dfn>	0xf4</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/RTW_FEMR_INTR" data-ref="_M/RTW_FEMR_INTR">RTW_FEMR_INTR</dfn>	__BIT(15)	/* set when RTW_FFER_INTR is set */</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/RTW_FEMR_WKUP" data-ref="_M/RTW_FEMR_WKUP">RTW_FEMR_WKUP</dfn>	__BIT(14)	/* Wakeup Mask */</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/RTW_FEMR_GWAKE" data-ref="_M/RTW_FEMR_GWAKE">RTW_FEMR_GWAKE</dfn>	__BIT(4)	/* General Wakeup */</u></td></tr>
<tr><th id="765">765</th><td><i>/* Function Present State Register, 32b, read-only, Cardbus only.</i></td></tr>
<tr><th id="766">766</th><td><i> * Only valid when both RTW_CONFIG3_CARDBEN and RTW_CONFIG3_FUNCREGEN</i></td></tr>
<tr><th id="767">767</th><td><i> * are set.</i></td></tr>
<tr><th id="768">768</th><td><i> */</i></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/RTW_FPSR" data-ref="_M/RTW_FPSR">RTW_FPSR</dfn>	0xf8</u></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/RTW_FPSR_INTR" data-ref="_M/RTW_FPSR_INTR">RTW_FPSR_INTR</dfn>	__BIT(15)	/* TBD */</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/RTW_FPSR_GWAKE" data-ref="_M/RTW_FPSR_GWAKE">RTW_FPSR_GWAKE</dfn>	__BIT(4)	/* General Wakeup: TBD */</u></td></tr>
<tr><th id="772">772</th><td><i>/* Function Force Event Register, 32b, write-only, Cardbus only.</i></td></tr>
<tr><th id="773">773</th><td><i> * Only valid when both RTW_CONFIG3_CARDBEN and RTW_CONFIG3_FUNCREGEN</i></td></tr>
<tr><th id="774">774</th><td><i> * are set.</i></td></tr>
<tr><th id="775">775</th><td><i> */</i></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/RTW_FFER" data-ref="_M/RTW_FFER">RTW_FFER</dfn>	0xfc</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/RTW_FFER_INTR" data-ref="_M/RTW_FFER_INTR">RTW_FFER_INTR</dfn>	__BIT(15)	/* TBD */</u></td></tr>
<tr><th id="778">778</th><td><u>#define <dfn class="macro" id="_M/RTW_FFER_GWAKE" data-ref="_M/RTW_FFER_GWAKE">RTW_FFER_GWAKE</dfn>	__BIT(4)	/* General Wakeup: TBD */</u></td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td><i>/* Serial EEPROM offsets */</i></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_ID" data-ref="_M/RTW_SR_ID">RTW_SR_ID</dfn>	0x00	/* 16b */</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_VID" data-ref="_M/RTW_SR_VID">RTW_SR_VID</dfn>	0x02	/* 16b */</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_DID" data-ref="_M/RTW_SR_DID">RTW_SR_DID</dfn>	0x04	/* 16b */</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_SVID" data-ref="_M/RTW_SR_SVID">RTW_SR_SVID</dfn>	0x06	/* 16b */</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_SMID" data-ref="_M/RTW_SR_SMID">RTW_SR_SMID</dfn>	0x08	/* 16b */</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_MNGNT" data-ref="_M/RTW_SR_MNGNT">RTW_SR_MNGNT</dfn>	0x0a</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_MXLAT" data-ref="_M/RTW_SR_MXLAT">RTW_SR_MXLAT</dfn>	0x0b</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_RFCHIPID" data-ref="_M/RTW_SR_RFCHIPID">RTW_SR_RFCHIPID</dfn>	0x0c</u></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_CONFIG3" data-ref="_M/RTW_SR_CONFIG3">RTW_SR_CONFIG3</dfn>	0x0d</u></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_MAC" data-ref="_M/RTW_SR_MAC">RTW_SR_MAC</dfn>	0x0e	/* 6 bytes */</u></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_CONFIG0" data-ref="_M/RTW_SR_CONFIG0">RTW_SR_CONFIG0</dfn>	0x14</u></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_CONFIG1" data-ref="_M/RTW_SR_CONFIG1">RTW_SR_CONFIG1</dfn>	0x15</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_PMC" data-ref="_M/RTW_SR_PMC">RTW_SR_PMC</dfn>	0x16	/* Power Management Capabilities, 16b */</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_CONFIG2" data-ref="_M/RTW_SR_CONFIG2">RTW_SR_CONFIG2</dfn>	0x18</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_CONFIG4" data-ref="_M/RTW_SR_CONFIG4">RTW_SR_CONFIG4</dfn>	0x19</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_ANAPARM" data-ref="_M/RTW_SR_ANAPARM">RTW_SR_ANAPARM</dfn>	0x1a	/* Analog Parameters, 32b */</u></td></tr>
<tr><th id="797">797</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_TESTR" data-ref="_M/RTW_SR_TESTR">RTW_SR_TESTR</dfn>	0x1e</u></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_CONFIG5" data-ref="_M/RTW_SR_CONFIG5">RTW_SR_CONFIG5</dfn>	0x1f</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_TXPOWER1" data-ref="_M/RTW_SR_TXPOWER1">RTW_SR_TXPOWER1</dfn>		0x20</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_TXPOWER2" data-ref="_M/RTW_SR_TXPOWER2">RTW_SR_TXPOWER2</dfn>		0x21</u></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_TXPOWER3" data-ref="_M/RTW_SR_TXPOWER3">RTW_SR_TXPOWER3</dfn>		0x22</u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_TXPOWER4" data-ref="_M/RTW_SR_TXPOWER4">RTW_SR_TXPOWER4</dfn>		0x23</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_TXPOWER5" data-ref="_M/RTW_SR_TXPOWER5">RTW_SR_TXPOWER5</dfn>		0x24</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_TXPOWER6" data-ref="_M/RTW_SR_TXPOWER6">RTW_SR_TXPOWER6</dfn>		0x25</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_TXPOWER7" data-ref="_M/RTW_SR_TXPOWER7">RTW_SR_TXPOWER7</dfn>		0x26</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_TXPOWER8" data-ref="_M/RTW_SR_TXPOWER8">RTW_SR_TXPOWER8</dfn>		0x27</u></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_TXPOWER9" data-ref="_M/RTW_SR_TXPOWER9">RTW_SR_TXPOWER9</dfn>		0x28</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_TXPOWER10" data-ref="_M/RTW_SR_TXPOWER10">RTW_SR_TXPOWER10</dfn>	0x29</u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_TXPOWER11" data-ref="_M/RTW_SR_TXPOWER11">RTW_SR_TXPOWER11</dfn>	0x2a</u></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_TXPOWER12" data-ref="_M/RTW_SR_TXPOWER12">RTW_SR_TXPOWER12</dfn>	0x2b</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_TXPOWER13" data-ref="_M/RTW_SR_TXPOWER13">RTW_SR_TXPOWER13</dfn>	0x2c</u></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_TXPOWER14" data-ref="_M/RTW_SR_TXPOWER14">RTW_SR_TXPOWER14</dfn>	0x2d</u></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_CHANNELPLAN" data-ref="_M/RTW_SR_CHANNELPLAN">RTW_SR_CHANNELPLAN</dfn>	0x2e	/* bitmap of channels to scan */</u></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_ENERGYDETTHR" data-ref="_M/RTW_SR_ENERGYDETTHR">RTW_SR_ENERGYDETTHR</dfn>	0x2f	/* energy-detect threshold */</u></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_ENERGYDETTHR_DEFAULT" data-ref="_M/RTW_SR_ENERGYDETTHR_DEFAULT">RTW_SR_ENERGYDETTHR_DEFAULT</dfn>	0x0c	/* use this if old SROM */</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_CISPOINTER" data-ref="_M/RTW_SR_CISPOINTER">RTW_SR_CISPOINTER</dfn>	0x30	/* 16b */</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_RFPARM" data-ref="_M/RTW_SR_RFPARM">RTW_SR_RFPARM</dfn>		0x32	/* RF-specific parameter */</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_RFPARM_DIGPHY" data-ref="_M/RTW_SR_RFPARM_DIGPHY">RTW_SR_RFPARM_DIGPHY</dfn>	__BIT(0)	/* 1: digital PHY */</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_RFPARM_DFLANTB" data-ref="_M/RTW_SR_RFPARM_DFLANTB">RTW_SR_RFPARM_DFLANTB</dfn>	__BIT(1)	/* 1: antenna B is default */</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_RFPARM_CS_MASK" data-ref="_M/RTW_SR_RFPARM_CS_MASK">RTW_SR_RFPARM_CS_MASK</dfn>	__BITS(2,3)	/* carrier-sense type */</u></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_VERSION" data-ref="_M/RTW_SR_VERSION">RTW_SR_VERSION</dfn>		0x3c	/* EEPROM content version, 16b */</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_CRC" data-ref="_M/RTW_SR_CRC">RTW_SR_CRC</dfn>		0x3e	/* EEPROM content CRC, 16b */</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_VPD" data-ref="_M/RTW_SR_VPD">RTW_SR_VPD</dfn>		0x40	/* Vital Product Data, 64 bytes */</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/RTW_SR_CIS" data-ref="_M/RTW_SR_CIS">RTW_SR_CIS</dfn>		0x80	/* CIS Data, 93c56 only, 128 bytes*/</u></td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td><i>/*</i></td></tr>
<tr><th id="827">827</th><td><i> * RTL8180 Transmit/Receive Descriptors</i></td></tr>
<tr><th id="828">828</th><td><i> */</i></td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td><i>/* the first descriptor in each ring must be on a 256-byte boundary */</i></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/RTW_DESC_ALIGNMENT" data-ref="_M/RTW_DESC_ALIGNMENT">RTW_DESC_ALIGNMENT</dfn> 256</u></td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td><i>/* Tx descriptor */</i></td></tr>
<tr><th id="834">834</th><td><b>struct</b> <dfn class="type def" id="rtw_txdesc" title='rtw_txdesc' data-ref="rtw_txdesc" data-ref-filename="rtw_txdesc">rtw_txdesc</dfn> {</td></tr>
<tr><th id="835">835</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rtw_txdesc::td_ctl0" title='rtw_txdesc::td_ctl0' data-ref="rtw_txdesc::td_ctl0" data-ref-filename="rtw_txdesc..td_ctl0">td_ctl0</dfn>;</td></tr>
<tr><th id="836">836</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rtw_txdesc::td_ctl1" title='rtw_txdesc::td_ctl1' data-ref="rtw_txdesc::td_ctl1" data-ref-filename="rtw_txdesc..td_ctl1">td_ctl1</dfn>;</td></tr>
<tr><th id="837">837</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rtw_txdesc::td_buf" title='rtw_txdesc::td_buf' data-ref="rtw_txdesc::td_buf" data-ref-filename="rtw_txdesc..td_buf">td_buf</dfn>;</td></tr>
<tr><th id="838">838</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rtw_txdesc::td_len" title='rtw_txdesc::td_len' data-ref="rtw_txdesc::td_len" data-ref-filename="rtw_txdesc..td_len">td_len</dfn>;</td></tr>
<tr><th id="839">839</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rtw_txdesc::td_next" title='rtw_txdesc::td_next' data-ref="rtw_txdesc::td_next" data-ref-filename="rtw_txdesc..td_next">td_next</dfn>;</td></tr>
<tr><th id="840">840</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rtw_txdesc::td_rsvd" title='rtw_txdesc::td_rsvd' data-ref="rtw_txdesc::td_rsvd" data-ref-filename="rtw_txdesc..td_rsvd">td_rsvd</dfn>[<var>3</var>];</td></tr>
<tr><th id="841">841</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(4)))" data-ref="_M/__aligned">__aligned</a>(<var>4</var>);</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/td_stat" data-ref="_M/td_stat">td_stat</dfn> td_ctl0</u></td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_OWN" data-ref="_M/RTW_TXCTL0_OWN">RTW_TXCTL0_OWN</dfn>			__BIT(31)	/* 1: ready to Tx */</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_RSVD0" data-ref="_M/RTW_TXCTL0_RSVD0">RTW_TXCTL0_RSVD0</dfn>		__BIT(30)	/* reserved */</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_FS" data-ref="_M/RTW_TXCTL0_FS">RTW_TXCTL0_FS</dfn>			__BIT(29)	/* first segment */</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_LS" data-ref="_M/RTW_TXCTL0_LS">RTW_TXCTL0_LS</dfn>			__BIT(28)	/* last segment */</u></td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_RATE_MASK" data-ref="_M/RTW_TXCTL0_RATE_MASK">RTW_TXCTL0_RATE_MASK</dfn>		__BITS(27,24)	/* Tx rate */</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_RATE_1MBPS" data-ref="_M/RTW_TXCTL0_RATE_1MBPS">RTW_TXCTL0_RATE_1MBPS</dfn>		__SHIFTIN(0, RTW_TXCTL0_RATE_MASK)</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_RATE_2MBPS" data-ref="_M/RTW_TXCTL0_RATE_2MBPS">RTW_TXCTL0_RATE_2MBPS</dfn>		__SHIFTIN(1, RTW_TXCTL0_RATE_MASK)</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_RATE_5MBPS" data-ref="_M/RTW_TXCTL0_RATE_5MBPS">RTW_TXCTL0_RATE_5MBPS</dfn>		__SHIFTIN(2, RTW_TXCTL0_RATE_MASK)</u></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_RATE_11MBPS" data-ref="_M/RTW_TXCTL0_RATE_11MBPS">RTW_TXCTL0_RATE_11MBPS</dfn>		__SHIFTIN(3, RTW_TXCTL0_RATE_MASK)</u></td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_RTSEN" data-ref="_M/RTW_TXCTL0_RTSEN">RTW_TXCTL0_RTSEN</dfn>		__BIT(23)	/* RTS Enable */</u></td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_RTSRATE_MASK" data-ref="_M/RTW_TXCTL0_RTSRATE_MASK">RTW_TXCTL0_RTSRATE_MASK</dfn>		__BITS(22,19)	/* Tx rate */</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_RTSRATE_1MBPS" data-ref="_M/RTW_TXCTL0_RTSRATE_1MBPS">RTW_TXCTL0_RTSRATE_1MBPS</dfn>	__SHIFTIN(0, RTW_TXCTL0_RTSRATE_MASK)</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_RTSRATE_2MBPS" data-ref="_M/RTW_TXCTL0_RTSRATE_2MBPS">RTW_TXCTL0_RTSRATE_2MBPS</dfn>	__SHIFTIN(1, RTW_TXCTL0_RTSRATE_MASK)</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_RTSRATE_5MBPS" data-ref="_M/RTW_TXCTL0_RTSRATE_5MBPS">RTW_TXCTL0_RTSRATE_5MBPS</dfn>	__SHIFTIN(2, RTW_TXCTL0_RTSRATE_MASK)</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_RTSRATE_11MBPS" data-ref="_M/RTW_TXCTL0_RTSRATE_11MBPS">RTW_TXCTL0_RTSRATE_11MBPS</dfn>	__SHIFTIN(3, RTW_TXCTL0_RTSRATE_MASK)</u></td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_BEACON" data-ref="_M/RTW_TXCTL0_BEACON">RTW_TXCTL0_BEACON</dfn>		__BIT(18)	/* packet is a beacon */</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_MOREFRAG" data-ref="_M/RTW_TXCTL0_MOREFRAG">RTW_TXCTL0_MOREFRAG</dfn>		__BIT(17)	/* another fragment</u></td></tr>
<tr><th id="866">866</th><td><u>							 * follows</u></td></tr>
<tr><th id="867">867</th><td><u>							 */</u></td></tr>
<tr><th id="868">868</th><td><i>/* add short PLCP preamble and header */</i></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_SPLCP" data-ref="_M/RTW_TXCTL0_SPLCP">RTW_TXCTL0_SPLCP</dfn>		__BIT(16)</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_KEYID_MASK" data-ref="_M/RTW_TXCTL0_KEYID_MASK">RTW_TXCTL0_KEYID_MASK</dfn>		__BITS(15,14)	/* default key id */</u></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_RSVD1_MASK" data-ref="_M/RTW_TXCTL0_RSVD1_MASK">RTW_TXCTL0_RSVD1_MASK</dfn>		__BITS(13,12)	/* reserved */</u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL0_TPKTSIZE_MASK" data-ref="_M/RTW_TXCTL0_TPKTSIZE_MASK">RTW_TXCTL0_TPKTSIZE_MASK</dfn>	__BITS(11,0)	/* Tx packet size</u></td></tr>
<tr><th id="873">873</th><td><u>							 * in bytes</u></td></tr>
<tr><th id="874">874</th><td><u>							 */</u></td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/RTW_TXSTAT_OWN" data-ref="_M/RTW_TXSTAT_OWN">RTW_TXSTAT_OWN</dfn>		RTW_TXCTL0_OWN</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/RTW_TXSTAT_RSVD0" data-ref="_M/RTW_TXSTAT_RSVD0">RTW_TXSTAT_RSVD0</dfn>	RTW_TXCTL0_RSVD0</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/RTW_TXSTAT_FS" data-ref="_M/RTW_TXSTAT_FS">RTW_TXSTAT_FS</dfn>		RTW_TXCTL0_FS</u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/RTW_TXSTAT_LS" data-ref="_M/RTW_TXSTAT_LS">RTW_TXSTAT_LS</dfn>		RTW_TXCTL0_LS</u></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/RTW_TXSTAT_RSVD1_MASK" data-ref="_M/RTW_TXSTAT_RSVD1_MASK">RTW_TXSTAT_RSVD1_MASK</dfn>	__BITS(27,16)</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/RTW_TXSTAT_TOK" data-ref="_M/RTW_TXSTAT_TOK">RTW_TXSTAT_TOK</dfn>		__BIT(15)</u></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/RTW_TXSTAT_RTSRETRY_MASK" data-ref="_M/RTW_TXSTAT_RTSRETRY_MASK">RTW_TXSTAT_RTSRETRY_MASK</dfn>	__BITS(14,8)	/* RTS retry count */</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/RTW_TXSTAT_DRC_MASK" data-ref="_M/RTW_TXSTAT_DRC_MASK">RTW_TXSTAT_DRC_MASK</dfn>		__BITS(7,0)	/* Data retry count */</u></td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL1_LENGEXT" data-ref="_M/RTW_TXCTL1_LENGEXT">RTW_TXCTL1_LENGEXT</dfn>	__BIT(31)	/* supplements _LENGTH</u></td></tr>
<tr><th id="886">886</th><td><u>						 * in packets sent 5.5Mb/s or</u></td></tr>
<tr><th id="887">887</th><td><u>						 * faster</u></td></tr>
<tr><th id="888">888</th><td><u>						 */</u></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL1_LENGTH_MASK" data-ref="_M/RTW_TXCTL1_LENGTH_MASK">RTW_TXCTL1_LENGTH_MASK</dfn>	__BITS(30,16)	/* PLCP length (microseconds) */</u></td></tr>
<tr><th id="890">890</th><td><u>#define <dfn class="macro" id="_M/RTW_TXCTL1_RTSDUR_MASK" data-ref="_M/RTW_TXCTL1_RTSDUR_MASK">RTW_TXCTL1_RTSDUR_MASK</dfn>	__BITS(15,0)	/* RTS Duration</u></td></tr>
<tr><th id="891">891</th><td><u>						 * (microseconds)</u></td></tr>
<tr><th id="892">892</th><td><u>						 */</u></td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/RTW_TXLEN_LENGTH_MASK" data-ref="_M/RTW_TXLEN_LENGTH_MASK">RTW_TXLEN_LENGTH_MASK</dfn>	__BITS(11,0)	/* Tx buffer length in bytes */</u></td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td><i>/* Rx descriptor */</i></td></tr>
<tr><th id="897">897</th><td><b>struct</b> <dfn class="type def" id="rtw_rxdesc" title='rtw_rxdesc' data-ref="rtw_rxdesc" data-ref-filename="rtw_rxdesc">rtw_rxdesc</dfn> {</td></tr>
<tr><th id="898">898</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rtw_rxdesc::rd_ctl" title='rtw_rxdesc::rd_ctl' data-ref="rtw_rxdesc::rd_ctl" data-ref-filename="rtw_rxdesc..rd_ctl">rd_ctl</dfn>;</td></tr>
<tr><th id="899">899</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rtw_rxdesc::rd_rsvd0" title='rtw_rxdesc::rd_rsvd0' data-ref="rtw_rxdesc::rd_rsvd0" data-ref-filename="rtw_rxdesc..rd_rsvd0">rd_rsvd0</dfn>;</td></tr>
<tr><th id="900">900</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rtw_rxdesc::rd_buf" title='rtw_rxdesc::rd_buf' data-ref="rtw_rxdesc::rd_buf" data-ref-filename="rtw_rxdesc..rd_buf">rd_buf</dfn>;</td></tr>
<tr><th id="901">901</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rtw_rxdesc::rd_rsvd1" title='rtw_rxdesc::rd_rsvd1' data-ref="rtw_rxdesc::rd_rsvd1" data-ref-filename="rtw_rxdesc..rd_rsvd1">rd_rsvd1</dfn>;</td></tr>
<tr><th id="902">902</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(4)))" data-ref="_M/__aligned">__aligned</a>(<var>4</var>);</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td><u>#define <dfn class="macro" id="_M/rd_stat" data-ref="_M/rd_stat">rd_stat</dfn> rd_ctl</u></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/rd_rssi" data-ref="_M/rd_rssi">rd_rssi</dfn> rd_rsvd0</u></td></tr>
<tr><th id="906">906</th><td><u>#define <dfn class="macro" id="_M/rd_tsftl" data-ref="_M/rd_tsftl">rd_tsftl</dfn> rd_buf		/* valid only when RTW_RXSTAT_LS is set */</u></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/rd_tsfth" data-ref="_M/rd_tsfth">rd_tsfth</dfn> rd_rsvd1	/* valid only when RTW_RXSTAT_LS is set */</u></td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td><u>#define <dfn class="macro" id="_M/RTW_RXCTL_OWN" data-ref="_M/RTW_RXCTL_OWN">RTW_RXCTL_OWN</dfn>		__BIT(31)	/* 1: owned by NIC */</u></td></tr>
<tr><th id="910">910</th><td><u>#define <dfn class="macro" id="_M/RTW_RXCTL_EOR" data-ref="_M/RTW_RXCTL_EOR">RTW_RXCTL_EOR</dfn>		__BIT(30)	/* end of ring */</u></td></tr>
<tr><th id="911">911</th><td><u>#define <dfn class="macro" id="_M/RTW_RXCTL_FS" data-ref="_M/RTW_RXCTL_FS">RTW_RXCTL_FS</dfn>		__BIT(29)	/* first segment */</u></td></tr>
<tr><th id="912">912</th><td><u>#define <dfn class="macro" id="_M/RTW_RXCTL_LS" data-ref="_M/RTW_RXCTL_LS">RTW_RXCTL_LS</dfn>		__BIT(28)	/* last segment */</u></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/RTW_RXCTL_RSVD0_MASK" data-ref="_M/RTW_RXCTL_RSVD0_MASK">RTW_RXCTL_RSVD0_MASK</dfn>	__BITS(29,12)	/* reserved */</u></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/RTW_RXCTL_LENGTH_MASK" data-ref="_M/RTW_RXCTL_LENGTH_MASK">RTW_RXCTL_LENGTH_MASK</dfn>	__BITS(11,0)	/* Rx buffer length */</u></td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_OWN" data-ref="_M/RTW_RXSTAT_OWN">RTW_RXSTAT_OWN</dfn>		RTW_RXCTL_OWN</u></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_EOR" data-ref="_M/RTW_RXSTAT_EOR">RTW_RXSTAT_EOR</dfn>		RTW_RXCTL_EOR</u></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_FS" data-ref="_M/RTW_RXSTAT_FS">RTW_RXSTAT_FS</dfn>		RTW_RXCTL_FS	/* first segment */</u></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_LS" data-ref="_M/RTW_RXSTAT_LS">RTW_RXSTAT_LS</dfn>		RTW_RXCTL_LS	/* last segment */</u></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_DMAFAIL" data-ref="_M/RTW_RXSTAT_DMAFAIL">RTW_RXSTAT_DMAFAIL</dfn>	__BIT(27)	/* DMA failure on this pkt */</u></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_BOVF" data-ref="_M/RTW_RXSTAT_BOVF">RTW_RXSTAT_BOVF</dfn>		__BIT(26)	/* buffer overflow XXX means</u></td></tr>
<tr><th id="922">922</th><td><u>						 * FIFO exhausted?</u></td></tr>
<tr><th id="923">923</th><td><u>						 */</u></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_SPLCP" data-ref="_M/RTW_RXSTAT_SPLCP">RTW_RXSTAT_SPLCP</dfn>	__BIT(25)	/* Rx'd with short preamble</u></td></tr>
<tr><th id="925">925</th><td><u>						 * and PLCP header</u></td></tr>
<tr><th id="926">926</th><td><u>						 */</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_RSVD1" data-ref="_M/RTW_RXSTAT_RSVD1">RTW_RXSTAT_RSVD1</dfn>	__BIT(24)	/* reserved */</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_RATE_MASK" data-ref="_M/RTW_RXSTAT_RATE_MASK">RTW_RXSTAT_RATE_MASK</dfn>	__BITS(23,20)	/* Rx rate */</u></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_RATE_1MBPS" data-ref="_M/RTW_RXSTAT_RATE_1MBPS">RTW_RXSTAT_RATE_1MBPS</dfn>	__SHIFTIN(0, RTW_RXSTAT_RATE_MASK)</u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_RATE_2MBPS" data-ref="_M/RTW_RXSTAT_RATE_2MBPS">RTW_RXSTAT_RATE_2MBPS</dfn>	__SHIFTIN(1, RTW_RXSTAT_RATE_MASK)</u></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_RATE_5MBPS" data-ref="_M/RTW_RXSTAT_RATE_5MBPS">RTW_RXSTAT_RATE_5MBPS</dfn>	__SHIFTIN(2, RTW_RXSTAT_RATE_MASK)</u></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_RATE_11MBPS" data-ref="_M/RTW_RXSTAT_RATE_11MBPS">RTW_RXSTAT_RATE_11MBPS</dfn>	__SHIFTIN(3, RTW_RXSTAT_RATE_MASK)</u></td></tr>
<tr><th id="933">933</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_MIC" data-ref="_M/RTW_RXSTAT_MIC">RTW_RXSTAT_MIC</dfn>		__BIT(19)	/* XXX from reference driver */</u></td></tr>
<tr><th id="934">934</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_MAR" data-ref="_M/RTW_RXSTAT_MAR">RTW_RXSTAT_MAR</dfn>		__BIT(18)	/* is multicast */</u></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_PAR" data-ref="_M/RTW_RXSTAT_PAR">RTW_RXSTAT_PAR</dfn>		__BIT(17)	/* matches RTL8180's MAC */</u></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_BAR" data-ref="_M/RTW_RXSTAT_BAR">RTW_RXSTAT_BAR</dfn>		__BIT(16)	/* is broadcast */</u></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_RES" data-ref="_M/RTW_RXSTAT_RES">RTW_RXSTAT_RES</dfn>		__BIT(15)	/* error summary. valid when</u></td></tr>
<tr><th id="938">938</th><td><u>						 * RTW_RXSTAT_LS set. indicates</u></td></tr>
<tr><th id="939">939</th><td><u>						 * that either RTW_RXSTAT_CRC32</u></td></tr>
<tr><th id="940">940</th><td><u>						 * or RTW_RXSTAT_ICV is set.</u></td></tr>
<tr><th id="941">941</th><td><u>						 */</u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_PWRMGT" data-ref="_M/RTW_RXSTAT_PWRMGT">RTW_RXSTAT_PWRMGT</dfn>	__BIT(14)	/* 802.11 PWRMGMT bit is set */</u></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_CRC16" data-ref="_M/RTW_RXSTAT_CRC16">RTW_RXSTAT_CRC16</dfn>	__BIT(14)	/* XXX CRC16 error, from</u></td></tr>
<tr><th id="944">944</th><td><u>						 * reference driver</u></td></tr>
<tr><th id="945">945</th><td><u>						 */</u></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_CRC32" data-ref="_M/RTW_RXSTAT_CRC32">RTW_RXSTAT_CRC32</dfn>	__BIT(13)	/* CRC32 error */</u></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_ICV" data-ref="_M/RTW_RXSTAT_ICV">RTW_RXSTAT_ICV</dfn>		__BIT(12)	/* ICV error */</u></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_LENGTH_MASK" data-ref="_M/RTW_RXSTAT_LENGTH_MASK">RTW_RXSTAT_LENGTH_MASK</dfn>	__BITS(11,0)	/* frame length, including</u></td></tr>
<tr><th id="949">949</th><td><u>						 * CRC32</u></td></tr>
<tr><th id="950">950</th><td><u>						 */</u></td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td><i>/* Convenient status conjunction. */</i></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_ONESEG" data-ref="_M/RTW_RXSTAT_ONESEG">RTW_RXSTAT_ONESEG</dfn>	(RTW_RXSTAT_FS|RTW_RXSTAT_LS)</u></td></tr>
<tr><th id="954">954</th><td><i>/* Convenient status disjunctions. */</i></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_IOERROR" data-ref="_M/RTW_RXSTAT_IOERROR">RTW_RXSTAT_IOERROR</dfn>	(RTW_RXSTAT_DMAFAIL|RTW_RXSTAT_BOVF)</u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/RTW_RXSTAT_DEBUG" data-ref="_M/RTW_RXSTAT_DEBUG">RTW_RXSTAT_DEBUG</dfn>	(RTW_RXSTAT_SPLCP|RTW_RXSTAT_MAR|\</u></td></tr>
<tr><th id="957">957</th><td><u>				 RTW_RXSTAT_PAR|RTW_RXSTAT_BAR|\</u></td></tr>
<tr><th id="958">958</th><td><u>				 RTW_RXSTAT_PWRMGT|RTW_RXSTAT_CRC32|\</u></td></tr>
<tr><th id="959">959</th><td><u>				 RTW_RXSTAT_ICV)</u></td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/RTW_RXRSSI_VLAN" data-ref="_M/RTW_RXRSSI_VLAN">RTW_RXRSSI_VLAN</dfn>		__BITS(31,16)	/* XXX from reference driver */</u></td></tr>
<tr><th id="963">963</th><td><i>/* for Philips RF front-ends */</i></td></tr>
<tr><th id="964">964</th><td><u>#define <dfn class="macro" id="_M/RTW_RXRSSI_RSSI" data-ref="_M/RTW_RXRSSI_RSSI">RTW_RXRSSI_RSSI</dfn>		__BITS(15,8)	/* RF energy at the PHY */</u></td></tr>
<tr><th id="965">965</th><td><i>/* for RF front-ends by Intersil, Maxim, RFMD */</i></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/RTW_RXRSSI_IMR_RSSI" data-ref="_M/RTW_RXRSSI_IMR_RSSI">RTW_RXRSSI_IMR_RSSI</dfn>	__BITS(15,9)	/* RF energy at the PHY */</u></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/RTW_RXRSSI_IMR_LNA" data-ref="_M/RTW_RXRSSI_IMR_LNA">RTW_RXRSSI_IMR_LNA</dfn>	__BIT(8)	/* 1: LNA activated */</u></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/RTW_RXRSSI_SQ" data-ref="_M/RTW_RXRSSI_SQ">RTW_RXRSSI_SQ</dfn>		__BITS(7,0)	/* Barker code-lock quality */</u></td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/RTW_READ8" data-ref="_M/RTW_READ8">RTW_READ8</dfn>(regs, ofs)						\</u></td></tr>
<tr><th id="971">971</th><td><u>	bus_space_read_1((regs)-&gt;r_bt, (regs)-&gt;r_bh, (ofs))</u></td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/RTW_READ16" data-ref="_M/RTW_READ16">RTW_READ16</dfn>(regs, ofs)						\</u></td></tr>
<tr><th id="974">974</th><td><u>	bus_space_read_2((regs)-&gt;r_bt, (regs)-&gt;r_bh, (ofs))</u></td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td><u>#define <dfn class="macro" id="_M/RTW_READ" data-ref="_M/RTW_READ">RTW_READ</dfn>(regs, ofs)						\</u></td></tr>
<tr><th id="977">977</th><td><u>	bus_space_read_4((regs)-&gt;r_bt, (regs)-&gt;r_bh, (ofs))</u></td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/RTW_WRITE8" data-ref="_M/RTW_WRITE8">RTW_WRITE8</dfn>(regs, ofs, val)					\</u></td></tr>
<tr><th id="980">980</th><td><u>	bus_space_write_1((regs)-&gt;r_bt, (regs)-&gt;r_bh, (ofs), (val))</u></td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/RTW_WRITE16" data-ref="_M/RTW_WRITE16">RTW_WRITE16</dfn>(regs, ofs, val)					\</u></td></tr>
<tr><th id="983">983</th><td><u>	bus_space_write_2((regs)-&gt;r_bt, (regs)-&gt;r_bh, (ofs), (val))</u></td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/RTW_WRITE" data-ref="_M/RTW_WRITE">RTW_WRITE</dfn>(regs, ofs, val)					\</u></td></tr>
<tr><th id="986">986</th><td><u>	bus_space_write_4((regs)-&gt;r_bt, (regs)-&gt;r_bh, (ofs), (val))</u></td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td><u>#define	<dfn class="macro" id="_M/RTW_ISSET" data-ref="_M/RTW_ISSET">RTW_ISSET</dfn>(regs, reg, mask)					\</u></td></tr>
<tr><th id="989">989</th><td><u>	(RTW_READ((regs), (reg)) &amp; (mask))</u></td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td><u>#define	<dfn class="macro" id="_M/RTW_CLR" data-ref="_M/RTW_CLR">RTW_CLR</dfn>(regs, reg, mask)					\</u></td></tr>
<tr><th id="992">992</th><td><u>	RTW_WRITE((regs), (reg), RTW_READ((regs), (reg)) &amp; ~(mask))</u></td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td><i>/*</i></td></tr>
<tr><th id="995">995</th><td><i> * Registers for RTL8180L's built-in baseband modem.</i></td></tr>
<tr><th id="996">996</th><td><i> */</i></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_SYS1" data-ref="_M/RTW_BBP_SYS1">RTW_BBP_SYS1</dfn>		0x00</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_TXAGC" data-ref="_M/RTW_BBP_TXAGC">RTW_BBP_TXAGC</dfn>		0x03	/* guess: transmit auto gain control */</u></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_LNADET" data-ref="_M/RTW_BBP_LNADET">RTW_BBP_LNADET</dfn>		0x04	/* guess: low-noise amplifier activation</u></td></tr>
<tr><th id="1000">1000</th><td><u>					 * threshold</u></td></tr>
<tr><th id="1001">1001</th><td><u>					 */</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_IFAGCINI" data-ref="_M/RTW_BBP_IFAGCINI">RTW_BBP_IFAGCINI</dfn>	0x05	/* guess: intermediate frequency (IF)</u></td></tr>
<tr><th id="1003">1003</th><td><u>					 * auto-gain control (AGC) initial value</u></td></tr>
<tr><th id="1004">1004</th><td><u>					 */</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_IFAGCLIMIT" data-ref="_M/RTW_BBP_IFAGCLIMIT">RTW_BBP_IFAGCLIMIT</dfn>	0x06	/* guess: IF AGC maximum value */</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_IFAGCDET" data-ref="_M/RTW_BBP_IFAGCDET">RTW_BBP_IFAGCDET</dfn>	0x07	/* guess: activation threshold for</u></td></tr>
<tr><th id="1007">1007</th><td><u>					 * IF AGC loop</u></td></tr>
<tr><th id="1008">1008</th><td><u>					 */</u></td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_ANTATTEN" data-ref="_M/RTW_BBP_ANTATTEN">RTW_BBP_ANTATTEN</dfn>	0x10	/* guess: antenna &amp; attenuation */</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_ANTATTEN_GCT_MAGIC" data-ref="_M/RTW_BBP_ANTATTEN_GCT_MAGIC">RTW_BBP_ANTATTEN_GCT_MAGIC</dfn>		0xa3</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_ANTATTEN_PHILIPS_MAGIC" data-ref="_M/RTW_BBP_ANTATTEN_PHILIPS_MAGIC">RTW_BBP_ANTATTEN_PHILIPS_MAGIC</dfn>		0x91</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_ANTATTEN_INTERSIL_MAGIC" data-ref="_M/RTW_BBP_ANTATTEN_INTERSIL_MAGIC">RTW_BBP_ANTATTEN_INTERSIL_MAGIC</dfn>		0x92</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_ANTATTEN_RFMD_MAGIC" data-ref="_M/RTW_BBP_ANTATTEN_RFMD_MAGIC">RTW_BBP_ANTATTEN_RFMD_MAGIC</dfn>		0x93</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_ANTATTEN_MAXIM_MAGIC" data-ref="_M/RTW_BBP_ANTATTEN_MAXIM_MAGIC">RTW_BBP_ANTATTEN_MAXIM_MAGIC</dfn>		0xb3</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define	<dfn class="macro" id="_M/RTW_BBP_ANTATTEN_DFLANTB" data-ref="_M/RTW_BBP_ANTATTEN_DFLANTB">RTW_BBP_ANTATTEN_DFLANTB</dfn>		0x40</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define	<dfn class="macro" id="_M/RTW_BBP_ANTATTEN_CHAN14" data-ref="_M/RTW_BBP_ANTATTEN_CHAN14">RTW_BBP_ANTATTEN_CHAN14</dfn>			0x0c</u></td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_TRL" data-ref="_M/RTW_BBP_TRL">RTW_BBP_TRL</dfn>			0x11	/* guess: transmit/receive</u></td></tr>
<tr><th id="1020">1020</th><td><u>						 * switch latency</u></td></tr>
<tr><th id="1021">1021</th><td><u>						 */</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_SYS2" data-ref="_M/RTW_BBP_SYS2">RTW_BBP_SYS2</dfn>			0x12</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_SYS2_ANTDIV" data-ref="_M/RTW_BBP_SYS2_ANTDIV">RTW_BBP_SYS2_ANTDIV</dfn>		0x80	/* enable antenna diversity */</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_SYS2_RATE_MASK" data-ref="_M/RTW_BBP_SYS2_RATE_MASK">RTW_BBP_SYS2_RATE_MASK</dfn>		__BITS(5,4)	/* loopback rate?</u></td></tr>
<tr><th id="1025">1025</th><td><u>							 * 0: 1Mbps</u></td></tr>
<tr><th id="1026">1026</th><td><u>							 * 1: 2Mbps</u></td></tr>
<tr><th id="1027">1027</th><td><u>							 * 2: 5.5Mbps</u></td></tr>
<tr><th id="1028">1028</th><td><u>							 * 3: 11Mbps</u></td></tr>
<tr><th id="1029">1029</th><td><u>							 */</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_SYS3" data-ref="_M/RTW_BBP_SYS3">RTW_BBP_SYS3</dfn>			0x13</u></td></tr>
<tr><th id="1031">1031</th><td><i>/* carrier-sense threshold */</i></td></tr>
<tr><th id="1032">1032</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_SYS3_CSTHRESH_MASK" data-ref="_M/RTW_BBP_SYS3_CSTHRESH_MASK">RTW_BBP_SYS3_CSTHRESH_MASK</dfn>	__BITS(0,3)</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_CHESTLIM" data-ref="_M/RTW_BBP_CHESTLIM">RTW_BBP_CHESTLIM</dfn>	0x19	/* guess: channel energy-detect</u></td></tr>
<tr><th id="1034">1034</th><td><u>					 * threshold</u></td></tr>
<tr><th id="1035">1035</th><td><u>					 */</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/RTW_BBP_CHSQLIM" data-ref="_M/RTW_BBP_CHSQLIM">RTW_BBP_CHSQLIM</dfn>		0x1a	/* guess: channel signal-quality</u></td></tr>
<tr><th id="1037">1037</th><td><u>					 * threshold</u></td></tr>
<tr><th id="1038">1038</th><td><u>					 */</u></td></tr>
<tr><th id="1039">1039</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../cardbus/if_rtw_cardbus.c.html'>netbsd/sys/dev/cardbus/if_rtw_cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
