Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:42:22 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision3/post_route_timing.rpt
| Design       : sv_chip3_hierarchy_no_mem
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
iic_state_reg[2]/C             tm3_vidin_sda_xhdl0_reg/D      7.201         
iic_state_reg[3]/C             iic_state_reg[3]/D             8.101         
iic_stop_reg/C                 iic_state_reg[0]/S             8.111         
iic_stop_reg/C                 iic_state_reg[4]/R             8.111         
iic_stop_reg/C                 iic_state_reg[5]/R             8.111         
iic_state_reg[0]/C             iic_state_reg[6]/D             8.139         
iic_state_reg[2]/C             iic_state_reg[4]/D             8.159         
iic_state_reg[1]/C             iic_stop_reg/D                 8.232         
temp_reg2_reg/C                FSM_sequential_reg_prog_state_reg[0]/R
                                                              8.251         
temp_reg2_reg/C                FSM_sequential_reg_prog_state_reg[1]/R
                                                              8.251         
temp_reg2_reg/C                FSM_sequential_reg_prog_state_reg[2]/R
                                                              8.251         
temp_reg2_reg/C                FSM_sequential_reg_prog_state_reg[3]/R
                                                              8.251         
temp_reg2_reg/C                FSM_sequential_reg_prog_state_reg[4]/R
                                                              8.251         
iic_stop_reg/C                 iic_state_reg[1]/R             8.277         
iic_stop_reg/C                 iic_state_reg[2]/R             8.277         
iic_stop_reg/C                 iic_state_reg[3]/R             8.277         
iic_stop_reg/C                 iic_state_reg[6]/R             8.277         
iic_stop_reg/C                 iic_state_reg[1]/CE            8.410         
iic_stop_reg/C                 iic_state_reg[2]/CE            8.410         
iic_stop_reg/C                 iic_state_reg[3]/CE            8.410         
iic_stop_reg/C                 iic_state_reg[6]/CE            8.410         
iic_state_reg[4]/C             tm3_vidin_scl_reg/D            8.497         
iic_state_reg[0]/C             iic_state_reg[0]/D             8.515         
iic_stop_reg/C                 iic_state_reg[0]/CE            8.526         
iic_stop_reg/C                 iic_state_reg[4]/CE            8.526         
iic_stop_reg/C                 iic_state_reg[5]/CE            8.526         
iic_state_reg[0]/C             iic_state_reg[1]/D             8.810         
iic_state_reg[0]/C             iic_state_reg[2]/D             8.840         
iic_state_reg[4]/C             iic_state_reg[5]/D             8.908         
temp_reg1_reg/C                temp_reg2_reg/D                9.317         



