#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_007FE320 .scope module, "Exemplo0044" "Exemplo0044" 2 47;
 .timescale 0 0;
v007F3B00_0 .net "clock", 0 0, v007F3AA8_0; 1 drivers
v007FF080_0 .net "p1", 0 0, v007F30F0_0; 1 drivers
S_007F3A20 .scope module, "clk" "clock" 2 50, 2 10, S_007FE320;
 .timescale 0 0;
v007F3AA8_0 .var "clk", 0 0;
S_007F3010 .scope module, "pls1" "pulse1" 2 52, 2 26, S_007FE320;
 .timescale 0 0;
v007F3098_0 .alias "clock", 0 0, v007F3B00_0;
v007F30F0_0 .var "signal", 0 0;
E_007F9338 .event posedge, v007F3098_0;
E_007F9358 .event negedge, v007F3098_0;
    .scope S_007F3A20;
T_0 ;
    %set/v v007F3AA8_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_007F3A20;
T_1 ;
    %delay 12, 0;
    %load/v 8, v007F3AA8_0, 1;
    %inv 8, 1;
    %set/v v007F3AA8_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_007F3010;
T_2 ;
    %wait E_007F9358;
    %set/v v007F30F0_0, 0, 1;
    %delay 4, 0;
    %set/v v007F30F0_0, 1, 1;
    %delay 4, 0;
    %set/v v007F30F0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_007F3010;
T_3 ;
    %wait E_007F9338;
    %set/v v007F30F0_0, 1, 1;
    %delay 4, 0;
    %set/v v007F30F0_0, 0, 1;
    %delay 4, 0;
    %set/v v007F30F0_0, 1, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_007FE320;
T_4 ;
    %vpi_call 2 56 "$dumpfile", "Exemplo0044.vcd";
    %vpi_call 2 57 "$dumpvars", 1'sb0, v007F3B00_0, v007FF080_0;
    %delay 480, 0;
    %vpi_call 2 58 "$finish";
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "C:\Users\Isabel\Documents\PUC\2º Período\Arquitetura de Computadores\Guias\Guia 6\Exemplo0044.v";
