#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri May  7 17:06:23 2021
# Process ID: 3684
# Current directory: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5992 C:\Users\Ying\Desktop\HDL_projects\RightRotate_FPGA\RightRotate_FPGA.xpr
# Log file: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/vivado.log
# Journal file: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Ying/Desktop/HDL projects/RightRotate_FPGA' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.750 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri May  7 17:12:24 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri May  7 17:15:05 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  7 18:30:27 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
[Fri May  7 18:30:27 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
set_property top RightRotate_top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  7 20:20:48 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
[Fri May  7 20:20:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri May  7 20:21:57 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri May  7 20:22:50 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1135.105 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1739.512 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1739.512 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1739.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1850.430 ; gain = 825.680
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-18:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1880.453 ; gain = 15.375
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709136A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3154.945 ; gain = 1274.492
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  7 20:37:30 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  7 20:39:52 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri May  7 20:41:42 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri May  7 20:43:30 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3864.707 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3864.707 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3864.707 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3864.707 ; gain = 11.609
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  7 20:46:57 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292709136A
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue May 11 12:57:01 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue May 11 13:07:17 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue May 11 13:17:35 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue May 11 13:18:41 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue May 11 13:20:15 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue May 11 13:21:34 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue May 11 13:22:26 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue May 11 13:25:01 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:8]
CRITICAL WARNING: [filemgmt 20-742] The top module "RightRotate_top" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
[Tue May 11 13:28:08 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue May 11 13:28:39 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue May 11 13:32:18 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue May 11 13:32:31 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue May 11 13:34:26 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue May 11 13:35:40 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue May 11 13:36:55 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue May 11 13:38:40 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue May 11 13:40:27 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed May 12 03:34:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed May 12 19:17:43 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed May 12 19:27:35 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed May 12 19:29:45 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed May 12 19:31:59 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [HDL 9-806] Syntax error near "reg". [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:17]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:25]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:26]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:27]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:28]
[Wed May 12 19:40:52 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1

launch_runs synth_1 -jobs 8
CRITICAL WARNING: [HDL 9-806] Syntax error near "reg". [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:17]
[Wed May 12 19:41:08 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 8
[Wed May 12 19:41:24 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed May 12 19:42:41 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4158.887 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 4158.887 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 4158.887 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4158.887 ; gain = 13.914
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 12 19:49:15 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed May 12 19:59:58 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed May 12 20:07:31 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed May 12 20:08:26 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 8
[Wed May 12 20:13:21 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed May 12 20:14:58 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
set_property used_in_simulation false [get_files  C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv]
set_property used_in_synthesis false [get_files  {{C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc}}]
set_property used_in_simulation false [get_files  C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv]
set_property used_in_implementation false [get_files  C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv]
set_property used_in_synthesis false [get_files  C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv]
update_compile_order -fileset sources_1
set_property used_in_simulation true [get_files  C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv]
set_property used_in_synthesis true [get_files  {{C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc}}]
set_property used_in_synthesis false [get_files  {{C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc}}]
set_property used_in_implementation true [get_files  C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv]
set_property used_in_synthesis true [get_files  C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv]
set_property used_in_simulation false [get_files  C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed May 12 20:18:01 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed May 12 20:19:08 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
close_design
set_property USED_IN_SYNTHESIS 1 [get_files {{C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc}}]
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed May 12 20:25:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed May 12 20:25:57 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
close_project
****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed May 12 20:31:35 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 113.637 ; gain = 23.871
INFO: [Common 17-206] Exiting Webtalk at Wed May 12 20:31:35 2021...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 4158.887 ; gain = 0.000
open_project C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed May 12 20:32:00 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed May 12 20:32:51 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -before C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv
reset_run synth_1
launch_runs impl_1 -jobs 8
[Wed May 12 20:35:15 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
[Wed May 12 20:35:16 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
reorder_files -before C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv
add_files -norecurse {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv}
WARNING: [filemgmt 56-12] File 'C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse -scan_for_includes {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv}
WARNING: [filemgmt 56-12] File 'C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv' cannot be added to the project because it already exists in the project, skipping this file
reset_run synth_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: RightRotate_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RightRotate_top' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
WARNING: [Synth 8-6104] Input port 'SSEG_AN' has an internal driver [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:63]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:78]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-6896] case statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'Hex2LED' (1#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (8) of module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'RightRotate_top' (2#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4158.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4158.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4158.887 ; gain = 0.000
7 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4158.887 ; gain = 0.000
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_runs synth_1 -jobs 8
[Wed May 12 21:49:47 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed May 12 21:54:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RightRotate_top' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
WARNING: [Synth 8-6104] Input port 'SSEG_AN' has an internal driver [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:63]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:78]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-6896] case statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'Hex2LED' (1#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-689] width (1) of port connection 'Y' does not match port width (8) of module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'RightRotate_top' (2#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4158.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4158.887 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed May 12 22:13:22 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1

refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RightRotate_top' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
WARNING: [Synth 8-6104] Input port 'SSEG_AN' has an internal driver [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:63]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:78]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:25]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:33]
INFO: [Synth 8-6157] synthesizing module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-6896] case statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'Hex2LED' (1#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
ERROR: [Synth 8-448] named port connection 'SELSEG' does not exist for instance 'HexConvert' of module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:36]
ERROR: [Synth 8-6156] failed synthesizing module 'RightRotate_top' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4158.887 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RightRotate_top' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
WARNING: [Synth 8-6104] Input port 'SSEG_AN' has an internal driver [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:63]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:78]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:25]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:33]
INFO: [Synth 8-6157] synthesizing module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-6896] case statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'Hex2LED' (1#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
ERROR: [Synth 8-448] named port connection 'SEL_SEG' does not exist for instance 'HexConvert' of module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:36]
ERROR: [Synth 8-6156] failed synthesizing module 'RightRotate_top' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4158.887 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RightRotate_top' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
WARNING: [Synth 8-6104] Input port 'SSEG_AN' has an internal driver [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:64]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:79]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:26]
INFO: [Synth 8-6157] synthesizing module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-6896] case statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'Hex2LED' (1#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'RightRotate_top' (2#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4158.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4158.887 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RightRotate_top' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
WARNING: [Synth 8-6104] Input port 'SSEG_AN' has an internal driver [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:65]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:80]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:26]
INFO: [Synth 8-6157] synthesizing module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-6896] case statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'Hex2LED' (1#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'RightRotate_top' (2#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4158.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4158.887 ; gain = 0.000
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RightRotate_top' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
WARNING: [Synth 8-6104] Input port 'SSEG_AN' has an internal driver [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:65]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:80]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:26]
INFO: [Synth 8-6157] synthesizing module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-6896] case statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'Hex2LED' (1#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'RightRotate_top' (2#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4158.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4158.887 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RightRotate_top' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
WARNING: [Synth 8-6104] Input port 'SSEG_AN' has an internal driver [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:65]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:80]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:26]
INFO: [Synth 8-6157] synthesizing module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-6896] case statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'Hex2LED' (1#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'RightRotate_top' (2#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4158.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4158.887 ; gain = 0.000
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'refresh_design' was cancelled
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RightRotate_top' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
WARNING: [Synth 8-6104] Input port 'SSEG_AN' has an internal driver [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:64]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:79]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-6896] case statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'Hex2LED' (1#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-6104] Input port 'test' has an internal driver [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'RightRotate_top' (2#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4158.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4158.887 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RightRotate_top' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
WARNING: [Synth 8-6104] Input port 'SSEG_AN' has an internal driver [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:64]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:79]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-6896] case statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'Hex2LED' (1#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-6104] Input port 'SEG_SEL' has an internal driver [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'RightRotate_top' (2#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4158.887 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4158.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4158.887 ; gain = 0.000
launch_runs synth_1 -jobs 8
[Wed May 12 23:02:06 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed May 12 23:03:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
create_bd_design "design_1"
Wrote  : <C:\Users\Ying\Desktop\HDL_projects\RightRotate_FPGA\RightRotate_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4158.887 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/bd/design_1/design_1.bd
Wrote  : <C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
file delete -force C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/bd/design_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed May 12 23:07:50 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed May 12 23:08:40 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed May 12 23:09:32 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4164.555 ; gain = 5.668
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RightRotate_top' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:80]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:26]
INFO: [Synth 8-6157] synthesizing module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-6896] case statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'Hex2LED' (1#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'RightRotate_top' (2#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4164.555 ; gain = 5.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4164.555 ; gain = 5.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4164.555 ; gain = 5.668
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4164.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4164.555 ; gain = 5.668
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4164.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RightRotate_top' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:79]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-6896] case statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'Hex2LED' (1#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'RightRotate_top' (2#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4164.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4164.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4164.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4164.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4164.555 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4164.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RightRotate_top' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-6896] case statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'Hex2LED' (1#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'RightRotate_top' (2#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4164.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4164.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4164.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4164.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4164.555 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed May 12 23:18:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed May 12 23:19:10 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
refresh_design
ERROR: [Synth 8-2715] syntax error near ) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:14]
Failed to read verilog 'C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv'
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4164.555 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4164.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RightRotate_top' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-6896] case statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'Hex2LED' (1#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'RightRotate_top' (2#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4164.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4164.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4164.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4164.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4164.555 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed May 12 23:21:57 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed May 12 23:23:08 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4189.543 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 4272.656 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 4272.656 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4272.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 12 23:24:41 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-18:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4272.656 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709136A
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 13 01:12:27 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
[Thu May 13 01:12:27 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 13 01:18:51 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
[Thu May 13 01:18:51 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 13 01:34:23 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu May 13 01:35:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 13 01:36:57 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_design rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {SSEG_AN[5]}]]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4272.656 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RightRotate_top' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:26]
INFO: [Synth 8-6157] synthesizing module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-6896] case statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'Hex2LED' (1#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'RightRotate_top' (2#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4272.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4272.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4272.656 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4272.656 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4303.246 ; gain = 30.590
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292709136A
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 13 01:45:50 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu May 13 01:57:47 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4303.246 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 4303.246 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 4303.246 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4303.246 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 13 02:00:50 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709136A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292709136A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 13 02:14:50 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu May 13 02:16:30 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 13 02:18:17 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
current_design rtl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 13 02:25:05 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu May 13 02:26:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 13 02:30:47 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292709136A
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 13 15:53:52 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu May 13 15:55:20 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4395.883 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 4395.883 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4395.883 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4395.883 ; gain = 2.531
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 13 15:58:31 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292709136A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709136A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292709136A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292709136A
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4395.883 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RightRotate_top' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:26]
INFO: [Synth 8-6157] synthesizing module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'Hex2LED' (1#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'RightRotate_top' (2#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4395.883 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4396.027 ; gain = 0.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4396.027 ; gain = 0.145
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4402.801 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4432.172 ; gain = 36.289
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 13 16:14:03 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 13 16:16:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu May 13 16:17:10 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4500.148 ; gain = 14.930
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RightRotate_top' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Hex2LED' [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'Hex2LED' (1#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv:8]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'RightRotate_top' (2#1) [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4500.148 ; gain = 14.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4504.070 ; gain = 18.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4504.070 ; gain = 18.852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4504.070 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4505.988 ; gain = 20.770
current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4505.988 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 4505.988 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 4505.988 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4505.988 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 13 16:20:07 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709136A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 13 16:23:58 2021] Launched synth_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/synth_1/runme.log
[Thu May 13 16:23:58 2021] Launched impl_1...
Run output will be captured here: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292709136A
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 13 16:44:02 2021...
