

================================================================
== Vivado HLS Report for 'bmm_top'
================================================================
* Date:           Tue May  6 19:33:16 2014

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        bmm_top
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z045ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |    7|  3758096384|    8|  3758096385|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------------+----------+-----------+-----------+---------------+----------+
        |          |      Latency     | Iteration|  Initiation Interval  |      Trip     |          |
        | Loop Name| min |     max    |  Latency |  achieved |   target  |     Count     | Pipelined|
        +----------+-----+------------+----------+-----------+-----------+---------------+----------+
        |- Loop 1  |    0|  3221225466|         6|          -|          -| 0 ~ 536870911 |    no    |
        |- Loop 2  |    0|   536870911|         1|          -|          -| 0 ~ 536870911 |    no    |
        +----------+-----+------------+----------+-----------+-----------+---------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
|ShiftMemory      |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (!exitcond1)
	13  / (exitcond1)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	7  / true
13 --> 
	13  / (!exitcond)
* FSM state operations: 

 <State 1>: 6.08ns
ST_1: blockSize_read [1/1] 0.00ns
:5  %blockSize_read = call i32 @_ssdm_op_Read.ap_hs.i32(i32 %blockSize)

ST_1: tmp_7 [1/1] 0.00ns
:15  %tmp_7 = shl i32 %blockSize_read, 3

ST_1: tmp_10 [1/1] 0.00ns
:16  %tmp_10 = shl i32 %blockSize_read, 1

ST_1: tmp [1/1] 2.44ns
:17  %tmp = add i32 %tmp_7, %tmp_10

ST_1: tmp_11 [1/1] 0.00ns
:21  %tmp_11 = shl i32 %blockSize_read, 4

ST_1: tmp_12 [1/1] 0.00ns
:22  %tmp_12 = shl i32 %blockSize_read, 2

ST_1: tmp_2 [1/1] 2.44ns
:23  %tmp_2 = add i32 %tmp_11, %tmp_12

ST_1: tmp_13 [1/1] 0.00ns
:27  %tmp_13 = shl i32 %blockSize_read, 5

ST_1: tmp_4 [1/1] 2.44ns
:28  %tmp_4 = sub i32 %tmp_13, %tmp_10

ST_1: tmp_6 [6/6] 6.08ns
:32  %tmp_6 = mul nsw i32 %blockSize_read, %blockSize_read


 <State 2>: 8.75ns
ST_2: tmp_1 [1/1] 0.00ns
:18  %tmp_1 = sext i32 %tmp to i256

ST_2: b1_req [1/1] 8.75ns
:19  %b1_req = call i1 @_ssdm_op_WriteReq.ap_bus.i256P(i256* %b1, i32 1)

ST_2: stg_26 [1/1] 8.75ns
:20  call void @_ssdm_op_Write.ap_bus.volatile.i256P(i256* %b1, i256 %tmp_1)

ST_2: tmp_3 [1/1] 0.00ns
:24  %tmp_3 = sext i32 %tmp_2 to i256

ST_2: b2_req [1/1] 8.75ns
:25  %b2_req = call i1 @_ssdm_op_WriteReq.ap_bus.i256P(i256* %b2, i32 1)

ST_2: stg_29 [1/1] 8.75ns
:26  call void @_ssdm_op_Write.ap_bus.volatile.i256P(i256* %b2, i256 %tmp_3)

ST_2: tmp_5 [1/1] 0.00ns
:29  %tmp_5 = sext i32 %tmp_4 to i256

ST_2: b3_req [1/1] 8.75ns
:30  %b3_req = call i1 @_ssdm_op_WriteReq.ap_bus.i256P(i256* %b3, i32 1)

ST_2: stg_32 [1/1] 8.75ns
:31  call void @_ssdm_op_Write.ap_bus.volatile.i256P(i256* %b3, i256 %tmp_5)

ST_2: tmp_6 [5/6] 6.08ns
:32  %tmp_6 = mul nsw i32 %blockSize_read, %blockSize_read


 <State 3>: 6.08ns
ST_3: tmp_6 [4/6] 6.08ns
:32  %tmp_6 = mul nsw i32 %blockSize_read, %blockSize_read


 <State 4>: 6.08ns
ST_4: tmp_6 [3/6] 6.08ns
:32  %tmp_6 = mul nsw i32 %blockSize_read, %blockSize_read


 <State 5>: 6.08ns
ST_5: tmp_6 [2/6] 6.08ns
:32  %tmp_6 = mul nsw i32 %blockSize_read, %blockSize_read


 <State 6>: 6.08ns
ST_6: stg_37 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i256* %b1), !map !7

ST_6: stg_38 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i256* %b2), !map !13

ST_6: stg_39 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i256* %b3), !map !17

ST_6: stg_40 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %blockSize) nounwind, !map !21

ST_6: stg_41 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @str) nounwind

ST_6: stg_42 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBus(i256* %b1, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1)

ST_6: stg_43 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecIFCore(i256* %b1, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_6: stg_44 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBus(i256* %b2, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1)

ST_6: stg_45 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecIFCore(i256* %b2, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_6: stg_46 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBus(i256* %b3, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1)

ST_6: stg_47 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecIFCore(i256* %b3, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_6: stg_48 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [20 x i8]* @p_str4) nounwind

ST_6: stg_49 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecWire(i32 %blockSize, [6 x i8]* @p_str5, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: stg_50 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecIFCore(i32 %blockSize, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [20 x i8]* @p_str4) nounwind

ST_6: tmp_6 [1/6] 6.08ns
:32  %tmp_6 = mul nsw i32 %blockSize_read, %blockSize_read

ST_6: tmp_s [1/1] 0.00ns
:33  %tmp_s = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_6, i32 3, i32 31)

ST_6: stg_53 [1/1] 1.54ns
:34  br label %1


 <State 7>: 8.75ns
ST_7: i [1/1] 0.00ns
:0  %i = phi i29 [ 0, %0 ], [ %i_1, %branch896 ]

ST_7: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 536870911, i64 0)

ST_7: exitcond1 [1/1] 2.47ns
:2  %exitcond1 = icmp eq i29 %i, %tmp_s

ST_7: i_1 [1/1] 2.44ns
:3  %i_1 = add i29 %i, 1

ST_7: stg_58 [1/1] 1.54ns
:4  br i1 %exitcond1, label %.preheader1, label %branch896

ST_7: tmp_8 [1/1] 0.00ns
branch896:0  %tmp_8 = zext i29 %i to i64

ST_7: b1_addr [1/1] 0.00ns
branch896:1  %b1_addr = getelementptr i256* %b1, i64 %tmp_8

ST_7: curElemA_req [5/5] 8.75ns
branch896:2  %curElemA_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b1_addr, i32 1)

ST_7: b2_addr [1/1] 0.00ns
branch896:4  %b2_addr = getelementptr i256* %b2, i64 %tmp_8

ST_7: curElemB_req [5/5] 8.75ns
branch896:5  %curElemB_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b2_addr, i32 1)

ST_7: b3_addr [1/1] 0.00ns
branch896:7  %b3_addr = getelementptr i256* %b3, i64 %tmp_8

ST_7: curElemC_req [5/5] 8.75ns
branch896:8  %curElemC_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b3_addr, i32 1)


 <State 8>: 8.75ns
ST_8: curElemA_req [4/5] 8.75ns
branch896:2  %curElemA_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b1_addr, i32 1)

ST_8: curElemB_req [4/5] 8.75ns
branch896:5  %curElemB_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b2_addr, i32 1)

ST_8: curElemC_req [4/5] 8.75ns
branch896:8  %curElemC_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b3_addr, i32 1)


 <State 9>: 8.75ns
ST_9: curElemA_req [3/5] 8.75ns
branch896:2  %curElemA_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b1_addr, i32 1)

ST_9: curElemB_req [3/5] 8.75ns
branch896:5  %curElemB_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b2_addr, i32 1)

ST_9: curElemC_req [3/5] 8.75ns
branch896:8  %curElemC_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b3_addr, i32 1)


 <State 10>: 8.75ns
ST_10: curElemA_req [2/5] 8.75ns
branch896:2  %curElemA_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b1_addr, i32 1)

ST_10: curElemB_req [2/5] 8.75ns
branch896:5  %curElemB_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b2_addr, i32 1)

ST_10: curElemC_req [2/5] 8.75ns
branch896:8  %curElemC_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b3_addr, i32 1)


 <State 11>: 8.75ns
ST_11: curElemA_req [1/5] 8.75ns
branch896:2  %curElemA_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b1_addr, i32 1)

ST_11: curElemB_req [1/5] 8.75ns
branch896:5  %curElemB_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b2_addr, i32 1)

ST_11: curElemC_req [1/5] 8.75ns
branch896:8  %curElemC_req = call i1 @_ssdm_op_ReadReq.ap_bus.i256P(i256* %b3_addr, i32 1)


 <State 12>: 8.75ns
ST_12: curElemA [1/1] 8.75ns
branch896:3  %curElemA = call i256 @_ssdm_op_Read.ap_bus.volatile.i256P(i256* %b1_addr)

ST_12: curElemB [1/1] 8.75ns
branch896:6  %curElemB = call i256 @_ssdm_op_Read.ap_bus.volatile.i256P(i256* %b2_addr)

ST_12: curElemC [1/1] 8.75ns
branch896:9  %curElemC = call i256 @_ssdm_op_Read.ap_bus.volatile.i256P(i256* %b3_addr)

ST_12: stg_81 [1/1] 0.00ns
branch896:10  br label %1


 <State 13>: 8.75ns
ST_13: i5 [1/1] 0.00ns
.preheader1:0  %i5 = phi i29 [ %i_2, %.preheader ], [ 0, %1 ]

ST_13: empty_4 [1/1] 0.00ns
.preheader1:1  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 536870911, i64 0)

ST_13: exitcond [1/1] 2.47ns
.preheader1:2  %exitcond = icmp eq i29 %i5, %tmp_s

ST_13: i_2 [1/1] 2.44ns
.preheader1:3  %i_2 = add i29 %i5, 1

ST_13: stg_86 [1/1] 0.00ns
.preheader1:4  br i1 %exitcond, label %2, label %.preheader

ST_13: tmp_9 [1/1] 0.00ns
.preheader:0  %tmp_9 = zext i29 %i5 to i64

ST_13: b1_addr_1 [1/1] 0.00ns
.preheader:1  %b1_addr_1 = getelementptr i256* %b1, i64 %tmp_9

ST_13: b1_addr_1_req [1/1] 8.75ns
.preheader:2  %b1_addr_1_req = call i1 @_ssdm_op_WriteReq.ap_bus.i256P(i256* %b1_addr_1, i32 1)

ST_13: stg_90 [1/1] 8.75ns
.preheader:3  call void @_ssdm_op_Write.ap_bus.volatile.i256P(i256* %b1_addr_1, i256 0)

ST_13: b2_addr_1 [1/1] 0.00ns
.preheader:4  %b2_addr_1 = getelementptr i256* %b2, i64 %tmp_9

ST_13: b2_addr_1_req [1/1] 8.75ns
.preheader:5  %b2_addr_1_req = call i1 @_ssdm_op_WriteReq.ap_bus.i256P(i256* %b2_addr_1, i32 1)

ST_13: stg_93 [1/1] 8.75ns
.preheader:6  call void @_ssdm_op_Write.ap_bus.volatile.i256P(i256* %b2_addr_1, i256 0)

ST_13: b3_addr_1 [1/1] 0.00ns
.preheader:7  %b3_addr_1 = getelementptr i256* %b3, i64 %tmp_9

ST_13: b3_addr_1_req [1/1] 8.75ns
.preheader:8  %b3_addr_1_req = call i1 @_ssdm_op_WriteReq.ap_bus.i256P(i256* %b3_addr_1, i32 1)

ST_13: stg_96 [1/1] 8.75ns
.preheader:9  call void @_ssdm_op_Write.ap_bus.volatile.i256P(i256* %b3_addr_1, i256 0)

ST_13: stg_97 [1/1] 0.00ns
.preheader:10  br label %.preheader1

ST_13: stg_98 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
