# VAE logs/measurements

- Vitis HW EMU
```
Cycle count: 306935
Latency: 209.027 s
```

- Vitis HW
```
Cycle count: 309498
Latency: 0.00160654 s
```

TAPA Estimation (from `work.out/run-1/run/autobridge-XXX-XX-XXXX-XX:XX.log`):
```
The total area of the design:
  BRAM: 17 / 3504 = 0.5%
  DSP: 190 / 8496 = 2.2%
  FF: 116319 / 2331840 = 5.0%
  LUT: 143237.125 / 1165920 = 12.3%
  URAM: 0 / 960 = 0.0%

+--------------------+----------+---------+--------+---------+----------+
|     Slot Name      | BRAM (%) | DSP (%) | FF (%) | LUT (%) | URAM (%) |
+--------------------+----------+---------+--------+---------+----------+
| CR_X0Y0_To_CR_X3Y3 |   2.2    |   13.2  |  26.3  |   64.9  |   0.0    |
+--------------------+----------+---------+--------+---------+----------+
```

Utilization (from `work.out/run-1/vitis_run_hw/VAE_xilinx_u280_xdma_201920_3.temp/reports/link/imp/impl_1_init_report_utilization_0.rpt`):
```
+----------------------------+--------+--------+------------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Prohibited | Available | Util% |
+----------------------------+--------+--------+------------+-----------+-------+
| CLB LUTs*                  | 238812 | 105683 |        960 |   1302720 | 18.33 |
|   LUT as Logic             | 205722 |  97436 |        960 |   1302720 | 15.79 |
|   LUT as Memory            |  33090 |   8247 |        480 |    600480 |  5.51 |
|     LUT as Distributed RAM |  21063 |   5563 |            |           |       |
|     LUT as Shift Register  |  12027 |   2684 |            |           |       |
| CLB Registers              | 237487 | 128746 |          0 |   2607360 |  9.11 |
|   Register as Flip Flop    | 237485 | 128744 |          0 |   2607360 |  9.11 |
|   Register as Latch        |      0 |      0 |          0 |   2607360 |  0.00 |
|   Register as AND/OR       |      2 |      2 |          0 |   2607360 | <0.01 |
| CARRY8                     |   3129 |   1069 |        120 |    162840 |  1.92 |
| F7 Muxes                   |  20342 |   1495 |        480 |    651360 |  3.12 |
| F8 Muxes                   |   1932 |    204 |        240 |    325680 |  0.59 |
| F9 Muxes                   |      0 |      0 |        120 |    162840 |  0.00 |
+----------------------------+--------+--------+------------+-----------+-------+
```

```
+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 212.5 |     0 |          0 |      2016 | 10.54 |
|   RAMB36/FIFO*    |   204 |   196 |          0 |      2016 | 10.12 |
|     RAMB36E2 only |   204 |       |            |           |       |
|   RAMB18          |    17 |     8 |          0 |      4032 |  0.42 |
|     RAMB18E2 only |    17 |       |            |           |       |
| URAM              |     0 |     0 |          0 |       960 |  0.00 |
+-------------------+-------+-------+------------+-----------+-------+
```

```
+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  194 |     4 |          0 |      9024 |  2.15 |
|   DSP48E2 only |  194 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+
```
