;redcode
;assert 1
	SPL 0, <-702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	DJN -1, <-29
	MOV #-307, <-20
	SUB <100, 90
	SLT @0, @2
	SUB @-127, 100
	CMP @-127, 100
	CMP #0, -70
	SUB #0, -70
	SUB <100, 90
	SUB #72, @201
	SUB -207, <-120
	DAT #0, #900
	DAT #0, #900
	SUB @0, 0
	SUB -207, <-120
	ADD -130, 9
	CMP -0, 7
	SUB @-127, 100
	SLT 12, @10
	SLT 12, @10
	SUB @127, 166
	ADD -801, <-20
	JMP -7, @-327
	MOV -7, <-20
	JMP -7, @-20
	SUB #0, -70
	SUB @-127, 100
	JMN -7, @-20
	SUB -40, 809
	MOV @-7, <-20
	SPL -700, -610
	SPL 0, 700
	SUB @127, 166
	SUB 270, 661
	SLT 992, 10
	SUB -0, 7
	SUB -0, 7
	SUB -0, 7
	JMZ <-127, 108
	SUB #72, @201
	CMP -207, <-120
	CMP @121, 103
	CMP @127, 166
	MOV #-307, <-20
	CMP -207, <-120
	MOV -1, <-20
