Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/new/subtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subtractor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/manSubtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity manSubtractor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/countCheck.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity countCheck
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/storeChannel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity storeChannel
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/loadChannel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loadChannel
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/dataMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dataMux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/arbiterController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiterController
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/adrMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adrMux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/loadIDComparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity loadIDComparator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/fullChannel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fullChannel
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/arbiterTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arbiterTop
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/twoChannelSetUpBuffered.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity twoChannelSetUpBuffered
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/DMAControllerSta.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DMAControllerSta
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/src/adapter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adapter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/new/WISHBONE_STANDARD_SC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity WISHBONE_STANDARD_SC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/imports/new/DMAToplevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DMATopLevel
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sources_1/new/DMA_WISHBONE_Toplevel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DMA_WISHBONE_Toplevel
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sygnious/Documents/Skole/MASTER/VHDL/Vivado/DMA/DMA.srcs/sim_1/new/DMA_WISHBONE_TOPLEVEL_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DMA_WISHBONE_TOPLEVEL_tb
