// Seed: 1456069413
module module_0 ();
  wire id_2;
  reg  id_3;
  wor  id_4;
  always id_3 <= 1;
  id_5 :
  assert property (@(posedge 1 or posedge id_4) 1)
  else;
  assign id_1[1==""] = id_4;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    output wor id_2,
    output supply1 id_3,
    input tri1 id_4,
    output tri0 id_5,
    input tri1 id_6
    , id_21,
    input wor id_7,
    input tri0 id_8,
    output wire id_9,
    output supply0 id_10,
    input tri id_11,
    input tri1 id_12,
    input uwire id_13,
    input wire id_14,
    input wand id_15,
    input tri0 id_16,
    input tri id_17
    , id_22,
    output tri0 id_18,
    output wire id_19
);
  wire id_23;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
  assign id_0 = 1;
endmodule
