
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;

entity mod4ctr is
    Port ( CLK : in  STD_LOGIC;
           Q : out  STD_LOGIC_VECTOR (1 downto 0));
end mod4ctr;

architecture Behavioral of mod4ctr is
signal t1, t2 : std_logic := '0';

begin
process(CLK)
begin

if(rising_edge(CLK)) then
	t1 <= not t1;
end if;
end process;
Q(0) <= t1;

process(t1)
begin
if(falling_edge(t1)) then
	t2 <= not t2;
end if;
end process;
Q(1) <= t2;

end Behavioral;
