<stg><name>loadSlidingWindows</name>


<trans_list>

<trans id="6219" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6220" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6245" from="2" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6222" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6223" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6224" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6225" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6226" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6227" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6228" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6229" from="9" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6231" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="cmp53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6236" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="cmp53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6233" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6237" from="12" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6239" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6240" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6241" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6242" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6243" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6244" from="18" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6324" from="19" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6325" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6323" from="20" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6250" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6251" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6252" from="22" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6254" from="23" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6256" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6257" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6258" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6259" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6260" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6261" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6282" from="29" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6263" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6264" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6265" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6266" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6267" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6268" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6269" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6270" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6271" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6272" from="38" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6274" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6275" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6276" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6277" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6278" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6279" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6280" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6281" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6284" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6285" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6286" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6287" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6288" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6289" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6290" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6291" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6292" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6293" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6294" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6295" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6296" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6297" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6298" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6299" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6321" from="62" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6301" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6302" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6303" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6304" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6305" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6306" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6307" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6308" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6309" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6310" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6311" from="72" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6313" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6314" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6315" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6316" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6317" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6318" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6319" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6320" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:0 %n_samples_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_samples

]]></Node>
<StgValue><ssdm name="n_samples_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="6" op_0_bw="8">
<![CDATA[
.lr.ph:1 %empty = trunc i8 %n_samples_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_11, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_10, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_9, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_8, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_7, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_6, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_5, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_4, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_3, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_2, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_1, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_in_0, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_11, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_10, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_9, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_8, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_7, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_6, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_5, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_4, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_3, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_2, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_1, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_0, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:26 %samples_0_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_0_sample_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:27 %samples_1_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_1_sample_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:28 %samples_2_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_2_sample_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:29 %samples_3_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_3_sample_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:30 %samples_4_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_4_sample_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:31 %samples_5_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_5_sample_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:32 %samples_6_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_6_sample_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:33 %samples_7_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_7_sample_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:34 %samples_8_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_8_sample_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:35 %samples_9_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_9_sample_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:36 %samples_10_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_10_sample_V"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:37 %samples_11_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_11_sample_V"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:38 %samples_0_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:39 %samples_1_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:40 %samples_2_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:41 %samples_3_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:42 %samples_4_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:43 %samples_5_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:44 %samples_6_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:45 %samples_7_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:46 %samples_8_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:47 %samples_9_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:48 %samples_10_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:49 %samples_11_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:50 %times = alloca i64 1

]]></Node>
<StgValue><ssdm name="times"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:51 %max_vals_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_vals_V"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:52 %min_vals_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="min_vals_V"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:53 %psd_amplitudes_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="21" op_0_bw="64">
<![CDATA[
.lr.ph:54 %psd_max_val_times = alloca i64 1

]]></Node>
<StgValue><ssdm name="psd_max_val_times"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:55 %sample_values = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_values"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:56 %sample_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_sample_V"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:57 %sample_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_timestamp_V"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:58 %sample_period_samples_0_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:59 %sample_period_samples_1_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:60 %sample_period_samples_2_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:61 %sample_period_samples_3_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:62 %sample_period_samples_4_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:63 %sample_period_samples_5_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:64 %sample_period_samples_6_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:65 %sample_period_samples_7_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:66 %sample_period_samples_8_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:67 %sample_period_samples_9_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:68 %sample_period_samples_10_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph:69 %sample_period_samples_11_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:70 %sample_period_samples_0_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:71 %sample_period_samples_1_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:72 %sample_period_samples_2_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:73 %sample_period_samples_3_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:74 %sample_period_samples_4_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:75 %sample_period_samples_5_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:76 %sample_period_samples_6_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:77 %sample_period_samples_7_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:78 %sample_period_samples_8_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:79 %sample_period_samples_9_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:80 %sample_period_samples_10_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph:81 %sample_period_samples_11_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:82 %icmp_ln886 = icmp_ugt  i8 %n_samples_read, i8 32

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.lr.ph:83 %sample_period_count_s = select i1 %icmp_ln886, i6 32, i6 %empty

]]></Node>
<StgValue><ssdm name="sample_period_count_s"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:84 %sample_values_addr = getelementptr i32 %sample_values, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_values_addr"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:85 %sample_values_addr_1 = getelementptr i32 %sample_values, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_values_addr_1"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:86 %sample_values_addr_2 = getelementptr i32 %sample_values, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_values_addr_2"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:87 %sample_values_addr_3 = getelementptr i32 %sample_values, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_values_addr_3"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:88 %sample_values_addr_4 = getelementptr i32 %sample_values, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_values_addr_4"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:89 %sample_values_addr_5 = getelementptr i32 %sample_values, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_values_addr_5"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:90 %sample_values_addr_6 = getelementptr i32 %sample_values, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_values_addr_6"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:91 %sample_values_addr_7 = getelementptr i32 %sample_values, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_values_addr_7"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:92 %sample_values_addr_8 = getelementptr i32 %sample_values, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_values_addr_8"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:93 %sample_values_addr_9 = getelementptr i32 %sample_values, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_values_addr_9"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:94 %sample_values_addr_10 = getelementptr i32 %sample_values, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_values_addr_10"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:95 %sample_values_addr_11 = getelementptr i32 %sample_values, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_values_addr_11"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:96 %sample_sample_V_addr_13 = getelementptr i12 %sample_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_13"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:97 %sample_sample_V_addr_14 = getelementptr i12 %sample_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_14"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:98 %sample_sample_V_addr_15 = getelementptr i12 %sample_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_15"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:99 %sample_sample_V_addr_16 = getelementptr i12 %sample_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_16"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:100 %sample_sample_V_addr_17 = getelementptr i12 %sample_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_17"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:101 %sample_sample_V_addr_18 = getelementptr i12 %sample_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_18"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:102 %sample_sample_V_addr_19 = getelementptr i12 %sample_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_19"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:103 %sample_sample_V_addr_20 = getelementptr i12 %sample_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_20"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:104 %sample_sample_V_addr_21 = getelementptr i12 %sample_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_21"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:105 %sample_sample_V_addr_22 = getelementptr i12 %sample_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_22"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:106 %sample_sample_V_addr_23 = getelementptr i12 %sample_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_23"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:107 %sample_sample_V_addr_24 = getelementptr i12 %sample_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_24"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:108 %sample_timestamp_V_addr_13 = getelementptr i20 %sample_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:109 %sample_timestamp_V_addr_14 = getelementptr i20 %sample_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:110 %sample_timestamp_V_addr_15 = getelementptr i20 %sample_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:111 %sample_timestamp_V_addr_16 = getelementptr i20 %sample_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:112 %sample_timestamp_V_addr_17 = getelementptr i20 %sample_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:113 %sample_timestamp_V_addr_18 = getelementptr i20 %sample_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:114 %sample_timestamp_V_addr_19 = getelementptr i20 %sample_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:115 %sample_timestamp_V_addr_20 = getelementptr i20 %sample_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:116 %sample_timestamp_V_addr_21 = getelementptr i20 %sample_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:117 %sample_timestamp_V_addr_22 = getelementptr i20 %sample_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:118 %sample_timestamp_V_addr_23 = getelementptr i20 %sample_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:119 %sample_timestamp_V_addr_24 = getelementptr i20 %sample_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:120 %br_ln113 = br void

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i = phi i6 %add_ln113, void, i6 0, void %.lr.ph

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln113 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="6">
<![CDATA[
:2 %zext_ln878 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="7" op_0_bw="6">
<![CDATA[
:3 %zext_ln878_1 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln878_1"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="9" op_0_bw="6">
<![CDATA[
:4 %zext_ln878_2 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln878_2"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5 %icmp_ln878 = icmp_eq  i6 %i, i6 %sample_period_count_s

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln113 = br i1 %icmp_ln878, void %.split18, void %._crit_edge.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="5" op_0_bw="6">
<![CDATA[
.split18:1 %trunc_ln117 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="5">
<![CDATA[
.split18:2 %zext_ln117 = zext i5 %trunc_ln117

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:3 %buffer_in_0_addr = getelementptr i32 %buffer_in_0, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="buffer_in_0_addr"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="5">
<![CDATA[
.split18:4 %buffer_in_0_load = load i5 %buffer_in_0_addr

]]></Node>
<StgValue><ssdm name="buffer_in_0_load"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:6 %buffer_in_1_addr = getelementptr i32 %buffer_in_1, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="buffer_in_1_addr"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="5">
<![CDATA[
.split18:7 %buffer_in_1_load = load i5 %buffer_in_1_addr

]]></Node>
<StgValue><ssdm name="buffer_in_1_load"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader:0 %br_ln0 = br void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="218" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="5">
<![CDATA[
.split18:4 %buffer_in_0_load = load i5 %buffer_in_0_addr

]]></Node>
<StgValue><ssdm name="buffer_in_0_load"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split18:5 %store_ln116 = store i32 %buffer_in_0_load, i4 %sample_values_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="5">
<![CDATA[
.split18:7 %buffer_in_1_load = load i5 %buffer_in_1_addr

]]></Node>
<StgValue><ssdm name="buffer_in_1_load"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split18:8 %store_ln116 = store i32 %buffer_in_1_load, i4 %sample_values_addr_1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:9 %buffer_in_2_addr = getelementptr i32 %buffer_in_2, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="buffer_in_2_addr"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="5">
<![CDATA[
.split18:10 %buffer_in_2_load = load i5 %buffer_in_2_addr

]]></Node>
<StgValue><ssdm name="buffer_in_2_load"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:12 %buffer_in_3_addr = getelementptr i32 %buffer_in_3, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="buffer_in_3_addr"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="5">
<![CDATA[
.split18:13 %buffer_in_3_load = load i5 %buffer_in_3_addr

]]></Node>
<StgValue><ssdm name="buffer_in_3_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="226" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="5">
<![CDATA[
.split18:10 %buffer_in_2_load = load i5 %buffer_in_2_addr

]]></Node>
<StgValue><ssdm name="buffer_in_2_load"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split18:11 %store_ln116 = store i32 %buffer_in_2_load, i4 %sample_values_addr_2

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="5">
<![CDATA[
.split18:13 %buffer_in_3_load = load i5 %buffer_in_3_addr

]]></Node>
<StgValue><ssdm name="buffer_in_3_load"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split18:14 %store_ln116 = store i32 %buffer_in_3_load, i4 %sample_values_addr_3

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:15 %buffer_in_4_addr = getelementptr i32 %buffer_in_4, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="buffer_in_4_addr"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="5">
<![CDATA[
.split18:16 %buffer_in_4_load = load i5 %buffer_in_4_addr

]]></Node>
<StgValue><ssdm name="buffer_in_4_load"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:18 %buffer_in_5_addr = getelementptr i32 %buffer_in_5, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="buffer_in_5_addr"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="5">
<![CDATA[
.split18:19 %buffer_in_5_load = load i5 %buffer_in_5_addr

]]></Node>
<StgValue><ssdm name="buffer_in_5_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="234" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="5">
<![CDATA[
.split18:16 %buffer_in_4_load = load i5 %buffer_in_4_addr

]]></Node>
<StgValue><ssdm name="buffer_in_4_load"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split18:17 %store_ln116 = store i32 %buffer_in_4_load, i4 %sample_values_addr_4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="5">
<![CDATA[
.split18:19 %buffer_in_5_load = load i5 %buffer_in_5_addr

]]></Node>
<StgValue><ssdm name="buffer_in_5_load"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split18:20 %store_ln116 = store i32 %buffer_in_5_load, i4 %sample_values_addr_5

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:21 %buffer_in_6_addr = getelementptr i32 %buffer_in_6, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="buffer_in_6_addr"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="5">
<![CDATA[
.split18:22 %buffer_in_6_load = load i5 %buffer_in_6_addr

]]></Node>
<StgValue><ssdm name="buffer_in_6_load"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:24 %buffer_in_7_addr = getelementptr i32 %buffer_in_7, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="buffer_in_7_addr"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="5">
<![CDATA[
.split18:25 %buffer_in_7_load = load i5 %buffer_in_7_addr

]]></Node>
<StgValue><ssdm name="buffer_in_7_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="242" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="5">
<![CDATA[
.split18:22 %buffer_in_6_load = load i5 %buffer_in_6_addr

]]></Node>
<StgValue><ssdm name="buffer_in_6_load"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split18:23 %store_ln116 = store i32 %buffer_in_6_load, i4 %sample_values_addr_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="5">
<![CDATA[
.split18:25 %buffer_in_7_load = load i5 %buffer_in_7_addr

]]></Node>
<StgValue><ssdm name="buffer_in_7_load"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split18:26 %store_ln116 = store i32 %buffer_in_7_load, i4 %sample_values_addr_7

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:27 %buffer_in_8_addr = getelementptr i32 %buffer_in_8, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="buffer_in_8_addr"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="5">
<![CDATA[
.split18:28 %buffer_in_8_load = load i5 %buffer_in_8_addr

]]></Node>
<StgValue><ssdm name="buffer_in_8_load"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:30 %buffer_in_9_addr = getelementptr i32 %buffer_in_9, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="buffer_in_9_addr"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="5">
<![CDATA[
.split18:31 %buffer_in_9_load = load i5 %buffer_in_9_addr

]]></Node>
<StgValue><ssdm name="buffer_in_9_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="250" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="5">
<![CDATA[
.split18:28 %buffer_in_8_load = load i5 %buffer_in_8_addr

]]></Node>
<StgValue><ssdm name="buffer_in_8_load"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split18:29 %store_ln116 = store i32 %buffer_in_8_load, i4 %sample_values_addr_8

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="5">
<![CDATA[
.split18:31 %buffer_in_9_load = load i5 %buffer_in_9_addr

]]></Node>
<StgValue><ssdm name="buffer_in_9_load"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split18:32 %store_ln116 = store i32 %buffer_in_9_load, i4 %sample_values_addr_9

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:33 %buffer_in_10_addr = getelementptr i32 %buffer_in_10, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="buffer_in_10_addr"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="5">
<![CDATA[
.split18:34 %buffer_in_10_load = load i5 %buffer_in_10_addr

]]></Node>
<StgValue><ssdm name="buffer_in_10_load"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:36 %buffer_in_11_addr = getelementptr i32 %buffer_in_11, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="buffer_in_11_addr"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="5">
<![CDATA[
.split18:37 %buffer_in_11_load = load i5 %buffer_in_11_addr

]]></Node>
<StgValue><ssdm name="buffer_in_11_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln113"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="5">
<![CDATA[
.split18:34 %buffer_in_10_load = load i5 %buffer_in_10_addr

]]></Node>
<StgValue><ssdm name="buffer_in_10_load"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split18:35 %store_ln116 = store i32 %buffer_in_10_load, i4 %sample_values_addr_10

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="5">
<![CDATA[
.split18:37 %buffer_in_11_load = load i5 %buffer_in_11_addr

]]></Node>
<StgValue><ssdm name="buffer_in_11_load"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split18:38 %store_ln116 = store i32 %buffer_in_11_load, i4 %sample_values_addr_11

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split18:39 %cmp53 = icmp_eq  i6 %i, i6 0

]]></Node>
<StgValue><ssdm name="cmp53"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split18:40 %empty_42 = add i6 %i, i6 63

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="7" op_0_bw="6">
<![CDATA[
.split18:41 %sext_ln146 = sext i6 %empty_42

]]></Node>
<StgValue><ssdm name="sext_ln146"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="4" op_0_bw="6">
<![CDATA[
.split18:42 %trunc_ln146 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln146"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0">
<![CDATA[
.split18:43 %br_ln134 = br void

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %j = phi i4 0, void %.split18, i4 %add_ln134, void %.thread._crit_edge1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln134 = add i4 %j, i4 1

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="4">
<![CDATA[
:2 %zext_ln134 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:3 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %j, i5 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4 %add_ln160 = add i9 %tmp, i9 %zext_ln878_2

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="9">
<![CDATA[
:5 %zext_ln160 = zext i9 %add_ln160

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %times_addr_1 = getelementptr i32 %times, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="times_addr_1"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7 %icmp_ln134 = icmp_eq  i4 %j, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln134 = br i1 %icmp_ln134, void %.split16_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16_ifconv:1 %sample_values_addr_12 = getelementptr i32 %sample_values, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="sample_values_addr_12"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="4">
<![CDATA[
.split16_ifconv:2 %sample_value = load i4 %sample_values_addr_12

]]></Node>
<StgValue><ssdm name="sample_value"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split16_ifconv:9 %icmp_ln146 = icmp_eq  i4 %j, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln146"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split16_ifconv:10 %or_ln146 = or i4 %trunc_ln146, i4 %j

]]></Node>
<StgValue><ssdm name="or_ln146"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.split16_ifconv:11 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i, i32 4

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
.split16_ifconv:12 %or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp_80, i4 %or_ln146

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split16_ifconv:13 %icmp_ln146_1 = icmp_eq  i5 %or_ln, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln146_1"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split16_ifconv:15 %xor_ln146 = xor i1 %icmp_ln146_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln146"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split16_ifconv:16 %and_ln146 = and i1 %icmp_ln146, i1 %xor_ln146

]]></Node>
<StgValue><ssdm name="and_ln146"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split16_ifconv:17 %select_ln146 = select i1 %and_ln146, i7 %sext_ln146, i7 %zext_ln878_1

]]></Node>
<StgValue><ssdm name="select_ln146"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="7">
<![CDATA[
.split16_ifconv:18 %select_ln146_cast = sext i7 %select_ln146

]]></Node>
<StgValue><ssdm name="select_ln146_cast"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16_ifconv:19 %times_addr = getelementptr i32 %times, i64 0, i64 %select_ln146_cast

]]></Node>
<StgValue><ssdm name="times_addr"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="9">
<![CDATA[
.split16_ifconv:20 %times_load = load i9 %times_addr

]]></Node>
<StgValue><ssdm name="times_load"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="12" op_0_bw="4">
<![CDATA[
:0 %sample_sample_V_load = load i4 %sample_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_sample_V_load"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="12" op_0_bw="4">
<![CDATA[
:1 %sample_sample_V_load_1 = load i4 %sample_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_1"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="20" op_0_bw="4">
<![CDATA[
:12 %sample_timestamp_V_load = load i4 %sample_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="20" op_0_bw="4">
<![CDATA[
:13 %sample_timestamp_V_load_1 = load i4 %sample_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16_ifconv:0 %specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln134"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="4">
<![CDATA[
.split16_ifconv:2 %sample_value = load i4 %sample_values_addr_12

]]></Node>
<StgValue><ssdm name="sample_value"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="12" op_0_bw="32">
<![CDATA[
.split16_ifconv:3 %val_V = trunc i32 %sample_value

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16_ifconv:4 %timestamp_V = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %sample_value, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="timestamp_V"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16_ifconv:5 %sample_sample_V_addr = getelementptr i12 %sample_sample_V, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split16_ifconv:6 %store_ln141 = store i12 %val_V, i4 %sample_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16_ifconv:7 %sample_timestamp_V_addr = getelementptr i20 %sample_timestamp_V, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split16_ifconv:8 %store_ln142 = store i20 %timestamp_V, i4 %sample_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="20">
<![CDATA[
.split16_ifconv:14 %zext_ln1346 = zext i20 %timestamp_V

]]></Node>
<StgValue><ssdm name="zext_ln1346"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="9">
<![CDATA[
.split16_ifconv:20 %times_load = load i9 %times_addr

]]></Node>
<StgValue><ssdm name="times_load"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split16_ifconv:21 %time = add i32 %times_load, i32 %zext_ln1346

]]></Node>
<StgValue><ssdm name="time"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split16_ifconv:22 %time_1 = select i1 %icmp_ln146_1, i32 0, i32 %time

]]></Node>
<StgValue><ssdm name="time_1"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="21" op_0_bw="32">
<![CDATA[
.split16_ifconv:23 %trunc_ln144 = trunc i32 %time_1

]]></Node>
<StgValue><ssdm name="trunc_ln144"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
.split16_ifconv:24 %store_ln160 = store i32 %time_1, i9 %times_addr_1

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16_ifconv:25 %max_vals_V_addr_1 = getelementptr i12 %max_vals_V, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="max_vals_V_addr_1"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split16_ifconv:26 %br_ln162 = br i1 %cmp53, void, void %.thread773

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="12" op_0_bw="4">
<![CDATA[
:0 %max_vals_V_load = load i4 %max_vals_V_addr_1

]]></Node>
<StgValue><ssdm name="max_vals_V_load"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.thread773:0 %store_ln164 = store i12 %val_V, i4 %max_vals_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.thread773:1 %psd_max_val_times_addr_12 = getelementptr i21 %psd_max_val_times, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_12"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
.thread773:2 %store_ln165 = store i21 %trunc_ln144, i4 %psd_max_val_times_addr_12

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0">
<![CDATA[
.thread773:3 %br_ln169 = br void %.thread._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="316" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="12" op_0_bw="4">
<![CDATA[
:0 %max_vals_V_load = load i4 %max_vals_V_addr_1

]]></Node>
<StgValue><ssdm name="max_vals_V_load"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1 %icmp_ln886_1 = icmp_ugt  i12 %val_V, i12 %max_vals_V_load

]]></Node>
<StgValue><ssdm name="icmp_ln886_1"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln162 = br i1 %icmp_ln886_1, void %.thread, void

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="12" op_1_bw="4" op_2_bw="0">
<![CDATA[
:0 %store_ln164 = store i12 %val_V, i4 %max_vals_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %psd_max_val_times_addr_13 = getelementptr i21 %psd_max_val_times, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_13"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
:2 %store_ln165 = store i21 %trunc_ln144, i4 %psd_max_val_times_addr_13

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln0 = br void %.thread

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.thread:0 %min_vals_V_addr_1 = getelementptr i12 %min_vals_V, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="min_vals_V_addr_1"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="12" op_0_bw="4">
<![CDATA[
.thread:1 %min_vals_V_load = load i4 %min_vals_V_addr_1

]]></Node>
<StgValue><ssdm name="min_vals_V_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="325" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="12" op_0_bw="4">
<![CDATA[
.thread:1 %min_vals_V_load = load i4 %min_vals_V_addr_1

]]></Node>
<StgValue><ssdm name="min_vals_V_load"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.thread:2 %icmp_ln878_1 = icmp_ult  i12 %val_V, i12 %min_vals_V_load

]]></Node>
<StgValue><ssdm name="icmp_ln878_1"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.thread:3 %br_ln169 = br i1 %icmp_ln878_1, void %.thread._crit_edge1, void %.thread._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
</and_exp><and_exp><literal name="cmp53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.thread._crit_edge:0 %min_vals_V_addr_2 = getelementptr i12 %min_vals_V, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="min_vals_V_addr_2"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
</and_exp><and_exp><literal name="cmp53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="12" op_1_bw="4" op_2_bw="0">
<![CDATA[
.thread._crit_edge:1 %store_ln171 = store i12 %val_V, i4 %min_vals_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_1" val="1"/>
</and_exp><and_exp><literal name="cmp53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="0">
<![CDATA[
.thread._crit_edge:2 %br_ln173 = br void %.thread._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0">
<![CDATA[
.thread._crit_edge1:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="332" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="12" op_0_bw="4">
<![CDATA[
:0 %sample_sample_V_load = load i4 %sample_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_sample_V_load"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="12" op_0_bw="4">
<![CDATA[
:1 %sample_sample_V_load_1 = load i4 %sample_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_1"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="12" op_0_bw="4">
<![CDATA[
:2 %sample_sample_V_load_2 = load i4 %sample_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_2"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="12" op_0_bw="4">
<![CDATA[
:3 %sample_sample_V_load_3 = load i4 %sample_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_3"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="20" op_0_bw="4">
<![CDATA[
:12 %sample_timestamp_V_load = load i4 %sample_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="20" op_0_bw="4">
<![CDATA[
:13 %sample_timestamp_V_load_1 = load i4 %sample_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="20" op_0_bw="4">
<![CDATA[
:14 %sample_timestamp_V_load_2 = load i4 %sample_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="20" op_0_bw="4">
<![CDATA[
:15 %sample_timestamp_V_load_3 = load i4 %sample_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %samples_0_sample_V_addr = getelementptr i12 %samples_0_sample_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_addr"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:25 %store_ln176 = store i12 %sample_sample_V_load, i5 %samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %samples_1_sample_V_addr = getelementptr i12 %samples_1_sample_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_addr"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:27 %store_ln176 = store i12 %sample_sample_V_load_1, i5 %samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %samples_0_timestamp_V_addr = getelementptr i20 %samples_0_timestamp_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_addr"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:49 %store_ln176 = store i20 %sample_timestamp_V_load, i5 %samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50 %samples_1_timestamp_V_addr = getelementptr i20 %samples_1_timestamp_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_addr"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:51 %store_ln176 = store i20 %sample_timestamp_V_load_1, i5 %samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="348" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="12" op_0_bw="4">
<![CDATA[
:2 %sample_sample_V_load_2 = load i4 %sample_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_2"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="12" op_0_bw="4">
<![CDATA[
:3 %sample_sample_V_load_3 = load i4 %sample_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_3"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="12" op_0_bw="4">
<![CDATA[
:4 %sample_sample_V_load_4 = load i4 %sample_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_4"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="12" op_0_bw="4">
<![CDATA[
:5 %sample_sample_V_load_5 = load i4 %sample_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_5"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="20" op_0_bw="4">
<![CDATA[
:14 %sample_timestamp_V_load_2 = load i4 %sample_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="20" op_0_bw="4">
<![CDATA[
:15 %sample_timestamp_V_load_3 = load i4 %sample_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="20" op_0_bw="4">
<![CDATA[
:16 %sample_timestamp_V_load_4 = load i4 %sample_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="20" op_0_bw="4">
<![CDATA[
:17 %sample_timestamp_V_load_5 = load i4 %sample_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %samples_2_sample_V_addr = getelementptr i12 %samples_2_sample_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_addr"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:29 %store_ln176 = store i12 %sample_sample_V_load_2, i5 %samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %samples_3_sample_V_addr = getelementptr i12 %samples_3_sample_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_addr"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:31 %store_ln176 = store i12 %sample_sample_V_load_3, i5 %samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52 %samples_2_timestamp_V_addr = getelementptr i20 %samples_2_timestamp_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_addr"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:53 %store_ln176 = store i20 %sample_timestamp_V_load_2, i5 %samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %samples_3_timestamp_V_addr = getelementptr i20 %samples_3_timestamp_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_addr"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:55 %store_ln176 = store i20 %sample_timestamp_V_load_3, i5 %samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="364" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="12" op_0_bw="4">
<![CDATA[
:4 %sample_sample_V_load_4 = load i4 %sample_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_4"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="12" op_0_bw="4">
<![CDATA[
:5 %sample_sample_V_load_5 = load i4 %sample_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_5"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="12" op_0_bw="4">
<![CDATA[
:6 %sample_sample_V_load_6 = load i4 %sample_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_6"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="12" op_0_bw="4">
<![CDATA[
:7 %sample_sample_V_load_7 = load i4 %sample_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_7"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="20" op_0_bw="4">
<![CDATA[
:16 %sample_timestamp_V_load_4 = load i4 %sample_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="20" op_0_bw="4">
<![CDATA[
:17 %sample_timestamp_V_load_5 = load i4 %sample_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="20" op_0_bw="4">
<![CDATA[
:18 %sample_timestamp_V_load_6 = load i4 %sample_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="20" op_0_bw="4">
<![CDATA[
:19 %sample_timestamp_V_load_7 = load i4 %sample_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %samples_4_sample_V_addr = getelementptr i12 %samples_4_sample_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_addr"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:33 %store_ln176 = store i12 %sample_sample_V_load_4, i5 %samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %samples_5_sample_V_addr = getelementptr i12 %samples_5_sample_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_addr"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:35 %store_ln176 = store i12 %sample_sample_V_load_5, i5 %samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56 %samples_4_timestamp_V_addr = getelementptr i20 %samples_4_timestamp_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_addr"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:57 %store_ln176 = store i20 %sample_timestamp_V_load_4, i5 %samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58 %samples_5_timestamp_V_addr = getelementptr i20 %samples_5_timestamp_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_addr"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:59 %store_ln176 = store i20 %sample_timestamp_V_load_5, i5 %samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="380" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="12" op_0_bw="4">
<![CDATA[
:6 %sample_sample_V_load_6 = load i4 %sample_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_6"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="12" op_0_bw="4">
<![CDATA[
:7 %sample_sample_V_load_7 = load i4 %sample_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_7"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="12" op_0_bw="4">
<![CDATA[
:8 %sample_sample_V_load_8 = load i4 %sample_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_8"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="12" op_0_bw="4">
<![CDATA[
:9 %sample_sample_V_load_9 = load i4 %sample_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_9"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="20" op_0_bw="4">
<![CDATA[
:18 %sample_timestamp_V_load_6 = load i4 %sample_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="20" op_0_bw="4">
<![CDATA[
:19 %sample_timestamp_V_load_7 = load i4 %sample_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="20" op_0_bw="4">
<![CDATA[
:20 %sample_timestamp_V_load_8 = load i4 %sample_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="20" op_0_bw="4">
<![CDATA[
:21 %sample_timestamp_V_load_9 = load i4 %sample_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %samples_6_sample_V_addr = getelementptr i12 %samples_6_sample_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_addr"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:37 %store_ln176 = store i12 %sample_sample_V_load_6, i5 %samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38 %samples_7_sample_V_addr = getelementptr i12 %samples_7_sample_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_addr"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:39 %store_ln176 = store i12 %sample_sample_V_load_7, i5 %samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %samples_6_timestamp_V_addr = getelementptr i20 %samples_6_timestamp_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_addr"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:61 %store_ln176 = store i20 %sample_timestamp_V_load_6, i5 %samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62 %samples_7_timestamp_V_addr = getelementptr i20 %samples_7_timestamp_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_addr"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:63 %store_ln176 = store i20 %sample_timestamp_V_load_7, i5 %samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="396" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="12" op_0_bw="4">
<![CDATA[
:8 %sample_sample_V_load_8 = load i4 %sample_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_8"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="12" op_0_bw="4">
<![CDATA[
:9 %sample_sample_V_load_9 = load i4 %sample_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_9"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="12" op_0_bw="4">
<![CDATA[
:10 %sample_sample_V_load_10 = load i4 %sample_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_10"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="12" op_0_bw="4">
<![CDATA[
:11 %sample_sample_V_load_11 = load i4 %sample_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_11"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="20" op_0_bw="4">
<![CDATA[
:20 %sample_timestamp_V_load_8 = load i4 %sample_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="20" op_0_bw="4">
<![CDATA[
:21 %sample_timestamp_V_load_9 = load i4 %sample_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="20" op_0_bw="4">
<![CDATA[
:22 %sample_timestamp_V_load_10 = load i4 %sample_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="20" op_0_bw="4">
<![CDATA[
:23 %sample_timestamp_V_load_11 = load i4 %sample_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %samples_8_sample_V_addr = getelementptr i12 %samples_8_sample_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_addr"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:41 %store_ln176 = store i12 %sample_sample_V_load_8, i5 %samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %samples_9_sample_V_addr = getelementptr i12 %samples_9_sample_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_addr"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:43 %store_ln176 = store i12 %sample_sample_V_load_9, i5 %samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64 %samples_8_timestamp_V_addr = getelementptr i20 %samples_8_timestamp_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_addr"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:65 %store_ln176 = store i20 %sample_timestamp_V_load_8, i5 %samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66 %samples_9_timestamp_V_addr = getelementptr i20 %samples_9_timestamp_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_addr"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:67 %store_ln176 = store i20 %sample_timestamp_V_load_9, i5 %samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="412" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="12" op_0_bw="4">
<![CDATA[
:10 %sample_sample_V_load_10 = load i4 %sample_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_10"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="12" op_0_bw="4">
<![CDATA[
:11 %sample_sample_V_load_11 = load i4 %sample_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_sample_V_load_11"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="20" op_0_bw="4">
<![CDATA[
:22 %sample_timestamp_V_load_10 = load i4 %sample_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="20" op_0_bw="4">
<![CDATA[
:23 %sample_timestamp_V_load_11 = load i4 %sample_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44 %samples_10_sample_V_addr = getelementptr i12 %samples_10_sample_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_addr"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:45 %store_ln176 = store i12 %sample_sample_V_load_10, i5 %samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46 %samples_11_sample_V_addr = getelementptr i12 %samples_11_sample_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_addr"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:47 %store_ln176 = store i12 %sample_sample_V_load_11, i5 %samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68 %samples_10_timestamp_V_addr = getelementptr i20 %samples_10_timestamp_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_addr"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:69 %store_ln176 = store i20 %sample_timestamp_V_load_10, i5 %samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70 %samples_11_timestamp_V_addr = getelementptr i20 %samples_11_timestamp_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_addr"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:71 %store_ln176 = store i20 %sample_timestamp_V_load_11, i5 %samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="0">
<![CDATA[
:72 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="425" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %i_4 = phi i4 %add_ln180, void %.split14, i4 0, void %._crit_edge.loopexit.preheader

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.loopexit:1 %add_ln180 = add i4 %i_4, i4 1

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.loopexit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.loopexit:3 %icmp_ln180 = icmp_eq  i4 %i_4, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln180"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.loopexit:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="430" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:5 %br_ln180 = br i1 %icmp_ln180, void %.split14, void %.lr.ph.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="431" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="4">
<![CDATA[
.split14:0 %i_4_cast = zext i4 %i_4

]]></Node>
<StgValue><ssdm name="i_4_cast"/></StgValue>
</operation>

<operation id="432" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:2 %max_vals_V_addr = getelementptr i12 %max_vals_V, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="max_vals_V_addr"/></StgValue>
</operation>

<operation id="433" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="12" op_0_bw="4">
<![CDATA[
.split14:3 %lhs = load i4 %max_vals_V_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="434" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:5 %min_vals_V_addr = getelementptr i12 %min_vals_V, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="min_vals_V_addr"/></StgValue>
</operation>

<operation id="435" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="12" op_0_bw="4">
<![CDATA[
.split14:6 %rhs = load i4 %min_vals_V_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="436" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:1 %specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln180"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="12" op_0_bw="4">
<![CDATA[
.split14:3 %lhs = load i4 %max_vals_V_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="13" op_0_bw="12">
<![CDATA[
.split14:4 %zext_ln215 = zext i12 %lhs

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="12" op_0_bw="4">
<![CDATA[
.split14:6 %rhs = load i4 %min_vals_V_addr

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="13" op_0_bw="12">
<![CDATA[
.split14:7 %zext_ln215_1 = zext i12 %rhs

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:8 %ret = sub i13 %zext_ln215, i13 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
.split14:9 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %ret, i32 12

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split14:10 %sub_ln1364 = sub i13 0, i13 %ret

]]></Node>
<StgValue><ssdm name="sub_ln1364"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:11 %trunc_ln1364_1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1364, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln1364_1"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:12 %trunc_ln1364_2 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %ret, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln1364_2"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split14:13 %sub_ln1364_1 = sub i12 0, i12 %trunc_ln1364_1

]]></Node>
<StgValue><ssdm name="sub_ln1364_1"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split14:14 %select_ln1364 = select i1 %tmp_79, i12 %sub_ln1364_1, i12 %trunc_ln1364_2

]]></Node>
<StgValue><ssdm name="select_ln1364"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:15 %psd_amplitudes_V_addr = getelementptr i12 %psd_amplitudes_V, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split14:16 %store_ln182 = store i12 %select_ln1364, i4 %psd_amplitudes_V_addr

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="450" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0">
<![CDATA[
.split14:17 %br_ln0 = br void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="451" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.preheader:0 %br_ln19 = br void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="452" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.lr.ph.i:0 %i_5 = phi i6 %add_ln19, void %.split, i6 0, void %.lr.ph.i.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="453" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph.i:1 %add_ln19 = add i6 %i_5, i6 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="454" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="6">
<![CDATA[
.lr.ph.i:2 %zext_ln19 = zext i6 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="455" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph.i:3 %icmp_ln19 = icmp_eq  i6 %i_5, i6 %sample_period_count_s

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="456" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="457" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.i:5 %br_ln19 = br i1 %icmp_ln19, void %.split, void %_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="458" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %samples_0_sample_V_addr_1 = getelementptr i12 %samples_0_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_addr_1"/></StgValue>
</operation>

<operation id="459" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="12" op_0_bw="5">
<![CDATA[
.split:2 %samples_0_sample_V_load = load i5 %samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="460" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %samples_1_sample_V_addr_1 = getelementptr i12 %samples_1_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_addr_1"/></StgValue>
</operation>

<operation id="461" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="12" op_0_bw="5">
<![CDATA[
.split:4 %samples_1_sample_V_load = load i5 %samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="462" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %samples_2_sample_V_addr_1 = getelementptr i12 %samples_2_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_addr_1"/></StgValue>
</operation>

<operation id="463" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="12" op_0_bw="5">
<![CDATA[
.split:6 %samples_2_sample_V_load = load i5 %samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="464" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %samples_3_sample_V_addr_1 = getelementptr i12 %samples_3_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_addr_1"/></StgValue>
</operation>

<operation id="465" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="12" op_0_bw="5">
<![CDATA[
.split:8 %samples_3_sample_V_load = load i5 %samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="466" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:9 %samples_4_sample_V_addr_1 = getelementptr i12 %samples_4_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_addr_1"/></StgValue>
</operation>

<operation id="467" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="12" op_0_bw="5">
<![CDATA[
.split:10 %samples_4_sample_V_load = load i5 %samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="468" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:11 %samples_5_sample_V_addr_1 = getelementptr i12 %samples_5_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_addr_1"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="12" op_0_bw="5">
<![CDATA[
.split:12 %samples_5_sample_V_load = load i5 %samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="470" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:13 %samples_6_sample_V_addr_1 = getelementptr i12 %samples_6_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_addr_1"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="12" op_0_bw="5">
<![CDATA[
.split:14 %samples_6_sample_V_load = load i5 %samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="472" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:15 %samples_7_sample_V_addr_1 = getelementptr i12 %samples_7_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_addr_1"/></StgValue>
</operation>

<operation id="473" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="12" op_0_bw="5">
<![CDATA[
.split:16 %samples_7_sample_V_load = load i5 %samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="474" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:17 %samples_8_sample_V_addr_1 = getelementptr i12 %samples_8_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_addr_1"/></StgValue>
</operation>

<operation id="475" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="12" op_0_bw="5">
<![CDATA[
.split:18 %samples_8_sample_V_load = load i5 %samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="476" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:19 %samples_9_sample_V_addr_1 = getelementptr i12 %samples_9_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_addr_1"/></StgValue>
</operation>

<operation id="477" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="12" op_0_bw="5">
<![CDATA[
.split:20 %samples_9_sample_V_load = load i5 %samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="478" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:21 %samples_10_sample_V_addr_1 = getelementptr i12 %samples_10_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_addr_1"/></StgValue>
</operation>

<operation id="479" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="12" op_0_bw="5">
<![CDATA[
.split:22 %samples_10_sample_V_load = load i5 %samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="480" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:23 %samples_11_sample_V_addr_1 = getelementptr i12 %samples_11_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_addr_1"/></StgValue>
</operation>

<operation id="481" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="12" op_0_bw="5">
<![CDATA[
.split:24 %samples_11_sample_V_load = load i5 %samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="482" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:25 %samples_0_timestamp_V_addr_1 = getelementptr i20 %samples_0_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="483" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="20" op_0_bw="5">
<![CDATA[
.split:26 %samples_0_timestamp_V_load = load i5 %samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="484" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:27 %samples_1_timestamp_V_addr_1 = getelementptr i20 %samples_1_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="485" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="20" op_0_bw="5">
<![CDATA[
.split:28 %samples_1_timestamp_V_load = load i5 %samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="486" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:29 %samples_2_timestamp_V_addr_1 = getelementptr i20 %samples_2_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="487" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="20" op_0_bw="5">
<![CDATA[
.split:30 %samples_2_timestamp_V_load = load i5 %samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="488" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:31 %samples_3_timestamp_V_addr_1 = getelementptr i20 %samples_3_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="489" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="20" op_0_bw="5">
<![CDATA[
.split:32 %samples_3_timestamp_V_load = load i5 %samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="490" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:33 %samples_4_timestamp_V_addr_1 = getelementptr i20 %samples_4_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="491" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="20" op_0_bw="5">
<![CDATA[
.split:34 %samples_4_timestamp_V_load = load i5 %samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="492" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:35 %samples_5_timestamp_V_addr_1 = getelementptr i20 %samples_5_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="493" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="20" op_0_bw="5">
<![CDATA[
.split:36 %samples_5_timestamp_V_load = load i5 %samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="494" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:37 %samples_6_timestamp_V_addr_1 = getelementptr i20 %samples_6_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="495" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="20" op_0_bw="5">
<![CDATA[
.split:38 %samples_6_timestamp_V_load = load i5 %samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="496" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:39 %samples_7_timestamp_V_addr_1 = getelementptr i20 %samples_7_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="497" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="20" op_0_bw="5">
<![CDATA[
.split:40 %samples_7_timestamp_V_load = load i5 %samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="498" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:41 %samples_8_timestamp_V_addr_1 = getelementptr i20 %samples_8_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="499" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="20" op_0_bw="5">
<![CDATA[
.split:42 %samples_8_timestamp_V_load = load i5 %samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="500" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:43 %samples_9_timestamp_V_addr_1 = getelementptr i20 %samples_9_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="501" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="20" op_0_bw="5">
<![CDATA[
.split:44 %samples_9_timestamp_V_load = load i5 %samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="502" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:45 %samples_10_timestamp_V_addr_1 = getelementptr i20 %samples_10_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="503" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="20" op_0_bw="5">
<![CDATA[
.split:46 %samples_10_timestamp_V_load = load i5 %samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="504" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:47 %samples_11_timestamp_V_addr_1 = getelementptr i20 %samples_11_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="505" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="20" op_0_bw="5">
<![CDATA[
.split:48 %samples_11_timestamp_V_load = load i5 %samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="506" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:0 %psd_amplitudes_V_addr_1 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_1"/></StgValue>
</operation>

<operation id="507" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:1 %psd_amplitudes_V_load = load i4 %psd_amplitudes_V_addr_1

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load"/></StgValue>
</operation>

<operation id="508" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:2 %psd_amplitudes_V_addr_2 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_2"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:3 %psd_amplitudes_V_load_1 = load i4 %psd_amplitudes_V_addr_2

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_1"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:24 %psd_max_val_times_addr = getelementptr i21 %psd_max_val_times, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr"/></StgValue>
</operation>

<operation id="511" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:25 %psd_max_val_times_load = load i4 %psd_max_val_times_addr

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load"/></StgValue>
</operation>

<operation id="512" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:26 %psd_max_val_times_addr_1 = getelementptr i21 %psd_max_val_times, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_1"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:27 %psd_max_val_times_load_1 = load i4 %psd_max_val_times_addr_1

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="514" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="515" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="12" op_0_bw="5">
<![CDATA[
.split:2 %samples_0_sample_V_load = load i5 %samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="516" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="12" op_0_bw="5">
<![CDATA[
.split:4 %samples_1_sample_V_load = load i5 %samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="517" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="12" op_0_bw="5">
<![CDATA[
.split:6 %samples_2_sample_V_load = load i5 %samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="518" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="12" op_0_bw="5">
<![CDATA[
.split:8 %samples_3_sample_V_load = load i5 %samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="519" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="12" op_0_bw="5">
<![CDATA[
.split:10 %samples_4_sample_V_load = load i5 %samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="520" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="12" op_0_bw="5">
<![CDATA[
.split:12 %samples_5_sample_V_load = load i5 %samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="521" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="12" op_0_bw="5">
<![CDATA[
.split:14 %samples_6_sample_V_load = load i5 %samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="522" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="12" op_0_bw="5">
<![CDATA[
.split:16 %samples_7_sample_V_load = load i5 %samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="523" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="12" op_0_bw="5">
<![CDATA[
.split:18 %samples_8_sample_V_load = load i5 %samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="524" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="12" op_0_bw="5">
<![CDATA[
.split:20 %samples_9_sample_V_load = load i5 %samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="525" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="12" op_0_bw="5">
<![CDATA[
.split:22 %samples_10_sample_V_load = load i5 %samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="526" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="12" op_0_bw="5">
<![CDATA[
.split:24 %samples_11_sample_V_load = load i5 %samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="527" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="20" op_0_bw="5">
<![CDATA[
.split:26 %samples_0_timestamp_V_load = load i5 %samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="528" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="20" op_0_bw="5">
<![CDATA[
.split:28 %samples_1_timestamp_V_load = load i5 %samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="529" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="20" op_0_bw="5">
<![CDATA[
.split:30 %samples_2_timestamp_V_load = load i5 %samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="530" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="20" op_0_bw="5">
<![CDATA[
.split:32 %samples_3_timestamp_V_load = load i5 %samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="531" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="20" op_0_bw="5">
<![CDATA[
.split:34 %samples_4_timestamp_V_load = load i5 %samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="532" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="20" op_0_bw="5">
<![CDATA[
.split:36 %samples_5_timestamp_V_load = load i5 %samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="533" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="20" op_0_bw="5">
<![CDATA[
.split:38 %samples_6_timestamp_V_load = load i5 %samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="534" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="20" op_0_bw="5">
<![CDATA[
.split:40 %samples_7_timestamp_V_load = load i5 %samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="535" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="20" op_0_bw="5">
<![CDATA[
.split:42 %samples_8_timestamp_V_load = load i5 %samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="536" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="20" op_0_bw="5">
<![CDATA[
.split:44 %samples_9_timestamp_V_load = load i5 %samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="537" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="20" op_0_bw="5">
<![CDATA[
.split:46 %samples_10_timestamp_V_load = load i5 %samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="538" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="20" op_0_bw="5">
<![CDATA[
.split:48 %samples_11_timestamp_V_load = load i5 %samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="539" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:49 %sample_period_samples_0_sample_V_addr = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr"/></StgValue>
</operation>

<operation id="540" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split:50 %store_ln24 = store i12 %samples_0_sample_V_load, i5 %sample_period_samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="541" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:51 %sample_period_samples_1_sample_V_addr = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr"/></StgValue>
</operation>

<operation id="542" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split:52 %store_ln24 = store i12 %samples_1_sample_V_load, i5 %sample_period_samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="543" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:53 %sample_period_samples_2_sample_V_addr = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr"/></StgValue>
</operation>

<operation id="544" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split:54 %store_ln24 = store i12 %samples_2_sample_V_load, i5 %sample_period_samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="545" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:55 %sample_period_samples_3_sample_V_addr = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr"/></StgValue>
</operation>

<operation id="546" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split:56 %store_ln24 = store i12 %samples_3_sample_V_load, i5 %sample_period_samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="547" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:57 %sample_period_samples_4_sample_V_addr = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr"/></StgValue>
</operation>

<operation id="548" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split:58 %store_ln24 = store i12 %samples_4_sample_V_load, i5 %sample_period_samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="549" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:59 %sample_period_samples_5_sample_V_addr = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr"/></StgValue>
</operation>

<operation id="550" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split:60 %store_ln24 = store i12 %samples_5_sample_V_load, i5 %sample_period_samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="551" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:61 %sample_period_samples_6_sample_V_addr = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr"/></StgValue>
</operation>

<operation id="552" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split:62 %store_ln24 = store i12 %samples_6_sample_V_load, i5 %sample_period_samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="553" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:63 %sample_period_samples_7_sample_V_addr = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr"/></StgValue>
</operation>

<operation id="554" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split:64 %store_ln24 = store i12 %samples_7_sample_V_load, i5 %sample_period_samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="555" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:65 %sample_period_samples_8_sample_V_addr = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr"/></StgValue>
</operation>

<operation id="556" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split:66 %store_ln24 = store i12 %samples_8_sample_V_load, i5 %sample_period_samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="557" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:67 %sample_period_samples_9_sample_V_addr = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr"/></StgValue>
</operation>

<operation id="558" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split:68 %store_ln24 = store i12 %samples_9_sample_V_load, i5 %sample_period_samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="559" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:69 %sample_period_samples_10_sample_V_addr = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr"/></StgValue>
</operation>

<operation id="560" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split:70 %store_ln24 = store i12 %samples_10_sample_V_load, i5 %sample_period_samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="561" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:71 %sample_period_samples_11_sample_V_addr = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
.split:72 %store_ln24 = store i12 %samples_11_sample_V_load, i5 %sample_period_samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:73 %sample_period_samples_0_timestamp_V_addr = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split:74 %store_ln24 = store i20 %samples_0_timestamp_V_load, i5 %sample_period_samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:75 %sample_period_samples_1_timestamp_V_addr = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr"/></StgValue>
</operation>

<operation id="566" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split:76 %store_ln24 = store i20 %samples_1_timestamp_V_load, i5 %sample_period_samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:77 %sample_period_samples_2_timestamp_V_addr = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr"/></StgValue>
</operation>

<operation id="568" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split:78 %store_ln24 = store i20 %samples_2_timestamp_V_load, i5 %sample_period_samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="569" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:79 %sample_period_samples_3_timestamp_V_addr = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr"/></StgValue>
</operation>

<operation id="570" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split:80 %store_ln24 = store i20 %samples_3_timestamp_V_load, i5 %sample_period_samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="571" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:81 %sample_period_samples_4_timestamp_V_addr = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr"/></StgValue>
</operation>

<operation id="572" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split:82 %store_ln24 = store i20 %samples_4_timestamp_V_load, i5 %sample_period_samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="573" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:83 %sample_period_samples_5_timestamp_V_addr = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr"/></StgValue>
</operation>

<operation id="574" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split:84 %store_ln24 = store i20 %samples_5_timestamp_V_load, i5 %sample_period_samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="575" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:85 %sample_period_samples_6_timestamp_V_addr = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr"/></StgValue>
</operation>

<operation id="576" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split:86 %store_ln24 = store i20 %samples_6_timestamp_V_load, i5 %sample_period_samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="577" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:87 %sample_period_samples_7_timestamp_V_addr = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr"/></StgValue>
</operation>

<operation id="578" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split:88 %store_ln24 = store i20 %samples_7_timestamp_V_load, i5 %sample_period_samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="579" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:89 %sample_period_samples_8_timestamp_V_addr = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr"/></StgValue>
</operation>

<operation id="580" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split:90 %store_ln24 = store i20 %samples_8_timestamp_V_load, i5 %sample_period_samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="581" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:91 %sample_period_samples_9_timestamp_V_addr = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr"/></StgValue>
</operation>

<operation id="582" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split:92 %store_ln24 = store i20 %samples_9_timestamp_V_load, i5 %sample_period_samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="583" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:93 %sample_period_samples_10_timestamp_V_addr = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr"/></StgValue>
</operation>

<operation id="584" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split:94 %store_ln24 = store i20 %samples_10_timestamp_V_load, i5 %sample_period_samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="585" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:95 %sample_period_samples_11_timestamp_V_addr = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr"/></StgValue>
</operation>

<operation id="586" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
.split:96 %store_ln24 = store i20 %samples_11_timestamp_V_load, i5 %sample_period_samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="587" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0">
<![CDATA[
.split:97 %br_ln0 = br void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="588" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:1 %psd_amplitudes_V_load = load i4 %psd_amplitudes_V_addr_1

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load"/></StgValue>
</operation>

<operation id="589" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:3 %psd_amplitudes_V_load_1 = load i4 %psd_amplitudes_V_addr_2

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_1"/></StgValue>
</operation>

<operation id="590" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:4 %psd_amplitudes_V_addr_3 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_3"/></StgValue>
</operation>

<operation id="591" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:5 %psd_amplitudes_V_load_2 = load i4 %psd_amplitudes_V_addr_3

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_2"/></StgValue>
</operation>

<operation id="592" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:6 %psd_amplitudes_V_addr_4 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_4"/></StgValue>
</operation>

<operation id="593" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:7 %psd_amplitudes_V_load_3 = load i4 %psd_amplitudes_V_addr_4

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_3"/></StgValue>
</operation>

<operation id="594" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:25 %psd_max_val_times_load = load i4 %psd_max_val_times_addr

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load"/></StgValue>
</operation>

<operation id="595" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:27 %psd_max_val_times_load_1 = load i4 %psd_max_val_times_addr_1

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_1"/></StgValue>
</operation>

<operation id="596" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:28 %psd_max_val_times_addr_2 = getelementptr i21 %psd_max_val_times, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_2"/></StgValue>
</operation>

<operation id="597" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:29 %psd_max_val_times_load_2 = load i4 %psd_max_val_times_addr_2

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_2"/></StgValue>
</operation>

<operation id="598" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:30 %psd_max_val_times_addr_3 = getelementptr i21 %psd_max_val_times, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_3"/></StgValue>
</operation>

<operation id="599" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:31 %psd_max_val_times_load_3 = load i4 %psd_max_val_times_addr_3

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="600" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:5 %psd_amplitudes_V_load_2 = load i4 %psd_amplitudes_V_addr_3

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_2"/></StgValue>
</operation>

<operation id="601" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:7 %psd_amplitudes_V_load_3 = load i4 %psd_amplitudes_V_addr_4

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_3"/></StgValue>
</operation>

<operation id="602" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:8 %psd_amplitudes_V_addr_5 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_5"/></StgValue>
</operation>

<operation id="603" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:9 %psd_amplitudes_V_load_4 = load i4 %psd_amplitudes_V_addr_5

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_4"/></StgValue>
</operation>

<operation id="604" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:10 %psd_amplitudes_V_addr_6 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_6"/></StgValue>
</operation>

<operation id="605" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:11 %psd_amplitudes_V_load_5 = load i4 %psd_amplitudes_V_addr_6

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_5"/></StgValue>
</operation>

<operation id="606" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:29 %psd_max_val_times_load_2 = load i4 %psd_max_val_times_addr_2

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_2"/></StgValue>
</operation>

<operation id="607" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:31 %psd_max_val_times_load_3 = load i4 %psd_max_val_times_addr_3

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_3"/></StgValue>
</operation>

<operation id="608" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:32 %psd_max_val_times_addr_4 = getelementptr i21 %psd_max_val_times, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_4"/></StgValue>
</operation>

<operation id="609" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:33 %psd_max_val_times_load_4 = load i4 %psd_max_val_times_addr_4

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_4"/></StgValue>
</operation>

<operation id="610" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:34 %psd_max_val_times_addr_5 = getelementptr i21 %psd_max_val_times, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_5"/></StgValue>
</operation>

<operation id="611" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:35 %psd_max_val_times_load_5 = load i4 %psd_max_val_times_addr_5

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="612" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:9 %psd_amplitudes_V_load_4 = load i4 %psd_amplitudes_V_addr_5

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_4"/></StgValue>
</operation>

<operation id="613" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:11 %psd_amplitudes_V_load_5 = load i4 %psd_amplitudes_V_addr_6

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_5"/></StgValue>
</operation>

<operation id="614" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:12 %psd_amplitudes_V_addr_7 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_7"/></StgValue>
</operation>

<operation id="615" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:13 %psd_amplitudes_V_load_6 = load i4 %psd_amplitudes_V_addr_7

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_6"/></StgValue>
</operation>

<operation id="616" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:14 %psd_amplitudes_V_addr_8 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_8"/></StgValue>
</operation>

<operation id="617" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:15 %psd_amplitudes_V_load_7 = load i4 %psd_amplitudes_V_addr_8

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_7"/></StgValue>
</operation>

<operation id="618" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:33 %psd_max_val_times_load_4 = load i4 %psd_max_val_times_addr_4

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_4"/></StgValue>
</operation>

<operation id="619" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:35 %psd_max_val_times_load_5 = load i4 %psd_max_val_times_addr_5

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_5"/></StgValue>
</operation>

<operation id="620" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:36 %psd_max_val_times_addr_6 = getelementptr i21 %psd_max_val_times, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_6"/></StgValue>
</operation>

<operation id="621" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:37 %psd_max_val_times_load_6 = load i4 %psd_max_val_times_addr_6

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_6"/></StgValue>
</operation>

<operation id="622" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:38 %psd_max_val_times_addr_7 = getelementptr i21 %psd_max_val_times, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_7"/></StgValue>
</operation>

<operation id="623" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:39 %psd_max_val_times_load_7 = load i4 %psd_max_val_times_addr_7

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="624" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:13 %psd_amplitudes_V_load_6 = load i4 %psd_amplitudes_V_addr_7

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_6"/></StgValue>
</operation>

<operation id="625" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:15 %psd_amplitudes_V_load_7 = load i4 %psd_amplitudes_V_addr_8

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_7"/></StgValue>
</operation>

<operation id="626" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:16 %psd_amplitudes_V_addr_9 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_9"/></StgValue>
</operation>

<operation id="627" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:17 %psd_amplitudes_V_load_8 = load i4 %psd_amplitudes_V_addr_9

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_8"/></StgValue>
</operation>

<operation id="628" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:18 %psd_amplitudes_V_addr_10 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_10"/></StgValue>
</operation>

<operation id="629" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:19 %psd_amplitudes_V_load_9 = load i4 %psd_amplitudes_V_addr_10

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_9"/></StgValue>
</operation>

<operation id="630" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:37 %psd_max_val_times_load_6 = load i4 %psd_max_val_times_addr_6

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_6"/></StgValue>
</operation>

<operation id="631" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:39 %psd_max_val_times_load_7 = load i4 %psd_max_val_times_addr_7

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_7"/></StgValue>
</operation>

<operation id="632" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:40 %psd_max_val_times_addr_8 = getelementptr i21 %psd_max_val_times, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_8"/></StgValue>
</operation>

<operation id="633" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:41 %psd_max_val_times_load_8 = load i4 %psd_max_val_times_addr_8

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_8"/></StgValue>
</operation>

<operation id="634" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:42 %psd_max_val_times_addr_9 = getelementptr i21 %psd_max_val_times, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_9"/></StgValue>
</operation>

<operation id="635" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:43 %psd_max_val_times_load_9 = load i4 %psd_max_val_times_addr_9

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_9"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="636" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:17 %psd_amplitudes_V_load_8 = load i4 %psd_amplitudes_V_addr_9

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_8"/></StgValue>
</operation>

<operation id="637" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:19 %psd_amplitudes_V_load_9 = load i4 %psd_amplitudes_V_addr_10

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_9"/></StgValue>
</operation>

<operation id="638" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:20 %psd_amplitudes_V_addr_11 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_11"/></StgValue>
</operation>

<operation id="639" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:21 %psd_amplitudes_V_load_10 = load i4 %psd_amplitudes_V_addr_11

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_10"/></StgValue>
</operation>

<operation id="640" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:22 %psd_amplitudes_V_addr_12 = getelementptr i12 %psd_amplitudes_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_addr_12"/></StgValue>
</operation>

<operation id="641" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:23 %psd_amplitudes_V_load_11 = load i4 %psd_amplitudes_V_addr_12

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_11"/></StgValue>
</operation>

<operation id="642" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:41 %psd_max_val_times_load_8 = load i4 %psd_max_val_times_addr_8

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_8"/></StgValue>
</operation>

<operation id="643" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:43 %psd_max_val_times_load_9 = load i4 %psd_max_val_times_addr_9

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_9"/></StgValue>
</operation>

<operation id="644" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:44 %psd_max_val_times_addr_10 = getelementptr i21 %psd_max_val_times, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_10"/></StgValue>
</operation>

<operation id="645" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:45 %psd_max_val_times_load_10 = load i4 %psd_max_val_times_addr_10

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_10"/></StgValue>
</operation>

<operation id="646" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:46 %psd_max_val_times_addr_11 = getelementptr i21 %psd_max_val_times, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="psd_max_val_times_addr_11"/></StgValue>
</operation>

<operation id="647" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:47 %psd_max_val_times_load_11 = load i4 %psd_max_val_times_addr_11

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_11"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="648" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:21 %psd_amplitudes_V_load_10 = load i4 %psd_amplitudes_V_addr_11

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_10"/></StgValue>
</operation>

<operation id="649" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="12" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:23 %psd_amplitudes_V_load_11 = load i4 %psd_amplitudes_V_addr_12

]]></Node>
<StgValue><ssdm name="psd_amplitudes_V_load_11"/></StgValue>
</operation>

<operation id="650" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:45 %psd_max_val_times_load_10 = load i4 %psd_max_val_times_addr_10

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_10"/></StgValue>
</operation>

<operation id="651" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="21" op_0_bw="4">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:47 %psd_max_val_times_load_11 = load i4 %psd_max_val_times_addr_11

]]></Node>
<StgValue><ssdm name="psd_max_val_times_load_11"/></StgValue>
</operation>

<operation id="652" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:48 %sine_data_sliding_window_size_load = load i32 %sine_data_sliding_window_size_s

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_size_load"/></StgValue>
</operation>

<operation id="653" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:49 %icmp_ln52 = icmp_eq  i32 %sine_data_sliding_window_size_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="654" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="5" op_0_bw="5">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:50 %sine_data_sliding_window_front_ptr_load = load i5 %sine_data_sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_front_ptr_load"/></StgValue>
</operation>

<operation id="655" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="6" op_0_bw="5">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:51 %sext_ln52 = sext i5 %sine_data_sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln52"/></StgValue>
</operation>

<operation id="656" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN12SamplePeriodILi32EEC2EP8sample_ti.exit.loopexit:52 %br_ln52 = br i1 %icmp_ln52, void, void

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="657" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0 %add_ln61 = add i6 %sext_ln52, i6 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="658" st_id="29" stage="10" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>

<operation id="659" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="5">
<![CDATA[
:0 %zext_ln54 = zext i5 %sine_data_sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="660" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %sine_data_sliding_window_buffer_amplitudes_V_0_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_0_addr"/></StgValue>
</operation>

<operation id="661" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
:2 %store_ln54 = store i12 %psd_amplitudes_V_load, i4 %sine_data_sliding_window_buffer_amplitudes_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="662" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %sine_data_sliding_window_buffer_amplitudes_V_1_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_1_addr"/></StgValue>
</operation>

<operation id="663" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
:4 %store_ln54 = store i12 %psd_amplitudes_V_load_1, i4 %sine_data_sliding_window_buffer_amplitudes_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="664" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %sine_data_sliding_window_buffer_amplitudes_V_2_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_2_addr"/></StgValue>
</operation>

<operation id="665" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
:6 %store_ln54 = store i12 %psd_amplitudes_V_load_2, i4 %sine_data_sliding_window_buffer_amplitudes_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="666" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %sine_data_sliding_window_buffer_amplitudes_V_3_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_3_addr"/></StgValue>
</operation>

<operation id="667" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
:8 %store_ln54 = store i12 %psd_amplitudes_V_load_3, i4 %sine_data_sliding_window_buffer_amplitudes_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="668" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %sine_data_sliding_window_buffer_amplitudes_V_4_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_4_addr"/></StgValue>
</operation>

<operation id="669" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
:10 %store_ln54 = store i12 %psd_amplitudes_V_load_4, i4 %sine_data_sliding_window_buffer_amplitudes_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="670" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %sine_data_sliding_window_buffer_amplitudes_V_5_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_5_addr"/></StgValue>
</operation>

<operation id="671" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
:12 %store_ln54 = store i12 %psd_amplitudes_V_load_5, i4 %sine_data_sliding_window_buffer_amplitudes_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="672" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %sine_data_sliding_window_buffer_amplitudes_V_6_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_6_addr"/></StgValue>
</operation>

<operation id="673" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
:14 %store_ln54 = store i12 %psd_amplitudes_V_load_6, i4 %sine_data_sliding_window_buffer_amplitudes_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="674" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %sine_data_sliding_window_buffer_amplitudes_V_7_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_7_addr"/></StgValue>
</operation>

<operation id="675" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
:16 %store_ln54 = store i12 %psd_amplitudes_V_load_7, i4 %sine_data_sliding_window_buffer_amplitudes_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="676" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %sine_data_sliding_window_buffer_amplitudes_V_8_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_8_addr"/></StgValue>
</operation>

<operation id="677" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
:18 %store_ln54 = store i12 %psd_amplitudes_V_load_8, i4 %sine_data_sliding_window_buffer_amplitudes_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="678" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %sine_data_sliding_window_buffer_amplitudes_V_9_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_9_addr"/></StgValue>
</operation>

<operation id="679" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
:20 %store_ln54 = store i12 %psd_amplitudes_V_load_9, i4 %sine_data_sliding_window_buffer_amplitudes_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="680" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %sine_data_sliding_window_buffer_amplitudes_V_10_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_10_addr"/></StgValue>
</operation>

<operation id="681" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
:22 %store_ln54 = store i12 %psd_amplitudes_V_load_10, i4 %sine_data_sliding_window_buffer_amplitudes_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="682" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %sine_data_sliding_window_buffer_amplitudes_V_11_addr = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_11_addr"/></StgValue>
</operation>

<operation id="683" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
:24 %store_ln54 = store i12 %psd_amplitudes_V_load_11, i4 %sine_data_sliding_window_buffer_amplitudes_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="684" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %sine_data_sliding_window_buffer_max_val_times_0_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_0_addr"/></StgValue>
</operation>

<operation id="685" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
:26 %store_ln54 = store i21 %psd_max_val_times_load, i4 %sine_data_sliding_window_buffer_max_val_times_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="686" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %sine_data_sliding_window_buffer_max_val_times_1_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_1_addr"/></StgValue>
</operation>

<operation id="687" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
:28 %store_ln54 = store i21 %psd_max_val_times_load_1, i4 %sine_data_sliding_window_buffer_max_val_times_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="688" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %sine_data_sliding_window_buffer_max_val_times_2_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_2_addr"/></StgValue>
</operation>

<operation id="689" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
:30 %store_ln54 = store i21 %psd_max_val_times_load_2, i4 %sine_data_sliding_window_buffer_max_val_times_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="690" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %sine_data_sliding_window_buffer_max_val_times_3_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_3_addr"/></StgValue>
</operation>

<operation id="691" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
:32 %store_ln54 = store i21 %psd_max_val_times_load_3, i4 %sine_data_sliding_window_buffer_max_val_times_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="692" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %sine_data_sliding_window_buffer_max_val_times_4_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_4_addr"/></StgValue>
</operation>

<operation id="693" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
:34 %store_ln54 = store i21 %psd_max_val_times_load_4, i4 %sine_data_sliding_window_buffer_max_val_times_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="694" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %sine_data_sliding_window_buffer_max_val_times_5_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_5_addr"/></StgValue>
</operation>

<operation id="695" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
:36 %store_ln54 = store i21 %psd_max_val_times_load_5, i4 %sine_data_sliding_window_buffer_max_val_times_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="696" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %sine_data_sliding_window_buffer_max_val_times_6_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_6_addr"/></StgValue>
</operation>

<operation id="697" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
:38 %store_ln54 = store i21 %psd_max_val_times_load_6, i4 %sine_data_sliding_window_buffer_max_val_times_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="698" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %sine_data_sliding_window_buffer_max_val_times_7_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_7_addr"/></StgValue>
</operation>

<operation id="699" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
:40 %store_ln54 = store i21 %psd_max_val_times_load_7, i4 %sine_data_sliding_window_buffer_max_val_times_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="700" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41 %sine_data_sliding_window_buffer_max_val_times_8_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_8_addr"/></StgValue>
</operation>

<operation id="701" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
:42 %store_ln54 = store i21 %psd_max_val_times_load_8, i4 %sine_data_sliding_window_buffer_max_val_times_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="702" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43 %sine_data_sliding_window_buffer_max_val_times_9_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_9_addr"/></StgValue>
</operation>

<operation id="703" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
:44 %store_ln54 = store i21 %psd_max_val_times_load_9, i4 %sine_data_sliding_window_buffer_max_val_times_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="704" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %sine_data_sliding_window_buffer_max_val_times_10_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_10_addr"/></StgValue>
</operation>

<operation id="705" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
:46 %store_ln54 = store i21 %psd_max_val_times_load_10, i4 %sine_data_sliding_window_buffer_max_val_times_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="706" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47 %sine_data_sliding_window_buffer_max_val_times_11_addr = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_11_addr"/></StgValue>
</operation>

<operation id="707" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
:48 %store_ln54 = store i21 %psd_max_val_times_load_11, i4 %sine_data_sliding_window_buffer_max_val_times_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="708" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:49 %store_ln55 = store i32 1, i32 %sine_data_sliding_window_size_s

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="709" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="0">
<![CDATA[
:50 %br_ln57 = br void %_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="710" st_id="30" stage="9" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="711" st_id="31" stage="8" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="712" st_id="32" stage="7" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="713" st_id="33" stage="6" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="714" st_id="34" stage="5" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="715" st_id="35" stage="4" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="716" st_id="36" stage="3" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="717" st_id="37" stage="2" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="718" st_id="38" stage="1" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="5" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %new_front_ptr = srem i6 %add_ln61, i6 10

]]></Node>
<StgValue><ssdm name="new_front_ptr"/></StgValue>
</operation>

<operation id="719" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="5" op_0_bw="5">
<![CDATA[
:2 %trunc_ln61 = trunc i5 %new_front_ptr

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="720" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="5" op_0_bw="5">
<![CDATA[
:3 %sine_data_sliding_window_back_ptr_load = load i5 %sine_data_sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_back_ptr_load"/></StgValue>
</operation>

<operation id="721" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %icmp_ln63 = icmp_eq  i5 %trunc_ln61, i5 %sine_data_sliding_window_back_ptr_load

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="722" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln63 = br i1 %icmp_ln63, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="723" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %add_ln65 = add i5 %trunc_ln61, i5 1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="724" st_id="38" stage="9" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %srem_ln65 = srem i5 %add_ln65, i5 10

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="725" st_id="39" stage="8" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %srem_ln65 = srem i5 %add_ln65, i5 10

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="726" st_id="40" stage="7" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %srem_ln65 = srem i5 %add_ln65, i5 10

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="727" st_id="41" stage="6" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %srem_ln65 = srem i5 %add_ln65, i5 10

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="728" st_id="42" stage="5" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %srem_ln65 = srem i5 %add_ln65, i5 10

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="729" st_id="43" stage="4" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %srem_ln65 = srem i5 %add_ln65, i5 10

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="730" st_id="44" stage="3" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %srem_ln65 = srem i5 %add_ln65, i5 10

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="731" st_id="45" stage="2" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %srem_ln65 = srem i5 %add_ln65, i5 10

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="732" st_id="46" stage="1" lat="9">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %srem_ln65 = srem i5 %add_ln65, i5 10

]]></Node>
<StgValue><ssdm name="srem_ln65"/></StgValue>
</operation>

<operation id="733" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
:2 %store_ln65 = store i5 %srem_ln65, i5 %sine_data_sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="734" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln67 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="735" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0 %icmp_ln69 = icmp_slt  i32 %sine_data_sliding_window_size_load, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="736" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1 %br_ln69 = br i1 %icmp_ln69, void %._crit_edge2, void

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="737" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln71 = add i32 %sine_data_sliding_window_size_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="738" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln71 = store i32 %add_ln71, i32 %sine_data_sliding_window_size_s

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="739" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
<literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln73 = br void %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="740" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="4" op_0_bw="5">
<![CDATA[
._crit_edge2:0 %trunc_ln75 = trunc i5 %new_front_ptr

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="741" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge2:1 %zext_ln75 = zext i4 %trunc_ln75

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="742" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:2 %sine_data_sliding_window_buffer_amplitudes_V_0_addr_1 = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_0_addr_1"/></StgValue>
</operation>

<operation id="743" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
._crit_edge2:3 %store_ln75 = store i12 %psd_amplitudes_V_load, i4 %sine_data_sliding_window_buffer_amplitudes_V_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="744" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:4 %sine_data_sliding_window_buffer_amplitudes_V_1_addr_1 = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_1_addr_1"/></StgValue>
</operation>

<operation id="745" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
._crit_edge2:5 %store_ln75 = store i12 %psd_amplitudes_V_load_1, i4 %sine_data_sliding_window_buffer_amplitudes_V_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="746" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:6 %sine_data_sliding_window_buffer_amplitudes_V_2_addr_1 = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_2_addr_1"/></StgValue>
</operation>

<operation id="747" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
._crit_edge2:7 %store_ln75 = store i12 %psd_amplitudes_V_load_2, i4 %sine_data_sliding_window_buffer_amplitudes_V_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="748" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:8 %sine_data_sliding_window_buffer_amplitudes_V_3_addr_1 = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_3_addr_1"/></StgValue>
</operation>

<operation id="749" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
._crit_edge2:9 %store_ln75 = store i12 %psd_amplitudes_V_load_3, i4 %sine_data_sliding_window_buffer_amplitudes_V_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="750" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:10 %sine_data_sliding_window_buffer_amplitudes_V_4_addr_1 = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_4_addr_1"/></StgValue>
</operation>

<operation id="751" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
._crit_edge2:11 %store_ln75 = store i12 %psd_amplitudes_V_load_4, i4 %sine_data_sliding_window_buffer_amplitudes_V_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="752" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:12 %sine_data_sliding_window_buffer_amplitudes_V_5_addr_1 = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_5_addr_1"/></StgValue>
</operation>

<operation id="753" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
._crit_edge2:13 %store_ln75 = store i12 %psd_amplitudes_V_load_5, i4 %sine_data_sliding_window_buffer_amplitudes_V_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="754" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:14 %sine_data_sliding_window_buffer_amplitudes_V_6_addr_1 = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_6_addr_1"/></StgValue>
</operation>

<operation id="755" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
._crit_edge2:15 %store_ln75 = store i12 %psd_amplitudes_V_load_6, i4 %sine_data_sliding_window_buffer_amplitudes_V_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="756" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:16 %sine_data_sliding_window_buffer_amplitudes_V_7_addr_1 = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_7_addr_1"/></StgValue>
</operation>

<operation id="757" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
._crit_edge2:17 %store_ln75 = store i12 %psd_amplitudes_V_load_7, i4 %sine_data_sliding_window_buffer_amplitudes_V_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="758" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:18 %sine_data_sliding_window_buffer_amplitudes_V_8_addr_1 = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_8_addr_1"/></StgValue>
</operation>

<operation id="759" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
._crit_edge2:19 %store_ln75 = store i12 %psd_amplitudes_V_load_8, i4 %sine_data_sliding_window_buffer_amplitudes_V_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="760" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:20 %sine_data_sliding_window_buffer_amplitudes_V_9_addr_1 = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_9_addr_1"/></StgValue>
</operation>

<operation id="761" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
._crit_edge2:21 %store_ln75 = store i12 %psd_amplitudes_V_load_9, i4 %sine_data_sliding_window_buffer_amplitudes_V_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="762" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:22 %sine_data_sliding_window_buffer_amplitudes_V_10_addr_1 = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_10_addr_1"/></StgValue>
</operation>

<operation id="763" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
._crit_edge2:23 %store_ln75 = store i12 %psd_amplitudes_V_load_10, i4 %sine_data_sliding_window_buffer_amplitudes_V_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="764" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:24 %sine_data_sliding_window_buffer_amplitudes_V_11_addr_1 = getelementptr i12 %sine_data_sliding_window_buffer_amplitudes_V_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_amplitudes_V_11_addr_1"/></StgValue>
</operation>

<operation id="765" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
._crit_edge2:25 %store_ln75 = store i12 %psd_amplitudes_V_load_11, i4 %sine_data_sliding_window_buffer_amplitudes_V_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="766" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:26 %sine_data_sliding_window_buffer_max_val_times_0_addr_1 = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_0_addr_1"/></StgValue>
</operation>

<operation id="767" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
._crit_edge2:27 %store_ln75 = store i21 %psd_max_val_times_load, i4 %sine_data_sliding_window_buffer_max_val_times_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="768" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:28 %sine_data_sliding_window_buffer_max_val_times_1_addr_1 = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_1_addr_1"/></StgValue>
</operation>

<operation id="769" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
._crit_edge2:29 %store_ln75 = store i21 %psd_max_val_times_load_1, i4 %sine_data_sliding_window_buffer_max_val_times_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="770" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:30 %sine_data_sliding_window_buffer_max_val_times_2_addr_1 = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_2_addr_1"/></StgValue>
</operation>

<operation id="771" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
._crit_edge2:31 %store_ln75 = store i21 %psd_max_val_times_load_2, i4 %sine_data_sliding_window_buffer_max_val_times_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="772" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:32 %sine_data_sliding_window_buffer_max_val_times_3_addr_1 = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_3_addr_1"/></StgValue>
</operation>

<operation id="773" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
._crit_edge2:33 %store_ln75 = store i21 %psd_max_val_times_load_3, i4 %sine_data_sliding_window_buffer_max_val_times_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="774" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:34 %sine_data_sliding_window_buffer_max_val_times_4_addr_1 = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_4_addr_1"/></StgValue>
</operation>

<operation id="775" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
._crit_edge2:35 %store_ln75 = store i21 %psd_max_val_times_load_4, i4 %sine_data_sliding_window_buffer_max_val_times_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="776" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:36 %sine_data_sliding_window_buffer_max_val_times_5_addr_1 = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_5_addr_1"/></StgValue>
</operation>

<operation id="777" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
._crit_edge2:37 %store_ln75 = store i21 %psd_max_val_times_load_5, i4 %sine_data_sliding_window_buffer_max_val_times_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="778" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:38 %sine_data_sliding_window_buffer_max_val_times_6_addr_1 = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_6_addr_1"/></StgValue>
</operation>

<operation id="779" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
._crit_edge2:39 %store_ln75 = store i21 %psd_max_val_times_load_6, i4 %sine_data_sliding_window_buffer_max_val_times_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="780" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:40 %sine_data_sliding_window_buffer_max_val_times_7_addr_1 = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_7_addr_1"/></StgValue>
</operation>

<operation id="781" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
._crit_edge2:41 %store_ln75 = store i21 %psd_max_val_times_load_7, i4 %sine_data_sliding_window_buffer_max_val_times_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="782" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:42 %sine_data_sliding_window_buffer_max_val_times_8_addr_1 = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_8_addr_1"/></StgValue>
</operation>

<operation id="783" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
._crit_edge2:43 %store_ln75 = store i21 %psd_max_val_times_load_8, i4 %sine_data_sliding_window_buffer_max_val_times_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="784" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:44 %sine_data_sliding_window_buffer_max_val_times_9_addr_1 = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_9_addr_1"/></StgValue>
</operation>

<operation id="785" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
._crit_edge2:45 %store_ln75 = store i21 %psd_max_val_times_load_9, i4 %sine_data_sliding_window_buffer_max_val_times_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="786" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:46 %sine_data_sliding_window_buffer_max_val_times_10_addr_1 = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_10_addr_1"/></StgValue>
</operation>

<operation id="787" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
._crit_edge2:47 %store_ln75 = store i21 %psd_max_val_times_load_10, i4 %sine_data_sliding_window_buffer_max_val_times_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="788" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:48 %sine_data_sliding_window_buffer_max_val_times_11_addr_1 = getelementptr i21 %sine_data_sliding_window_buffer_max_val_times_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="sine_data_sliding_window_buffer_max_val_times_11_addr_1"/></StgValue>
</operation>

<operation id="789" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="21" op_1_bw="4">
<![CDATA[
._crit_edge2:49 %store_ln75 = store i21 %psd_max_val_times_load_11, i4 %sine_data_sliding_window_buffer_max_val_times_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="790" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
._crit_edge2:50 %store_ln76 = store i5 %trunc_ln61, i5 %sine_data_sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="791" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2:51 %br_ln78 = br void %_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="792" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:0 %sample_period_samples_0_sample_V_addr_1 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_1"/></StgValue>
</operation>

<operation id="793" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1 %sample_period_samples_0_sample_V_load = load i5 %sample_period_samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="794" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:2 %sample_period_samples_1_sample_V_addr_1 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_1"/></StgValue>
</operation>

<operation id="795" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:3 %sample_period_samples_1_sample_V_load = load i5 %sample_period_samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="796" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:4 %sample_period_samples_2_sample_V_addr_1 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_1"/></StgValue>
</operation>

<operation id="797" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:5 %sample_period_samples_2_sample_V_load = load i5 %sample_period_samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="798" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:6 %sample_period_samples_3_sample_V_addr_1 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_1"/></StgValue>
</operation>

<operation id="799" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:7 %sample_period_samples_3_sample_V_load = load i5 %sample_period_samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="800" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:8 %sample_period_samples_4_sample_V_addr_1 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_1"/></StgValue>
</operation>

<operation id="801" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:9 %sample_period_samples_4_sample_V_load = load i5 %sample_period_samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="802" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:10 %sample_period_samples_5_sample_V_addr_1 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_1"/></StgValue>
</operation>

<operation id="803" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:11 %sample_period_samples_5_sample_V_load = load i5 %sample_period_samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="804" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:12 %sample_period_samples_6_sample_V_addr_1 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_1"/></StgValue>
</operation>

<operation id="805" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:13 %sample_period_samples_6_sample_V_load = load i5 %sample_period_samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="806" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:14 %sample_period_samples_7_sample_V_addr_1 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_1"/></StgValue>
</operation>

<operation id="807" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:15 %sample_period_samples_7_sample_V_load = load i5 %sample_period_samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="808" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:16 %sample_period_samples_8_sample_V_addr_1 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_1"/></StgValue>
</operation>

<operation id="809" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:17 %sample_period_samples_8_sample_V_load = load i5 %sample_period_samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="810" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:18 %sample_period_samples_9_sample_V_addr_1 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_1"/></StgValue>
</operation>

<operation id="811" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:19 %sample_period_samples_9_sample_V_load = load i5 %sample_period_samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="812" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:20 %sample_period_samples_10_sample_V_addr_1 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_1"/></StgValue>
</operation>

<operation id="813" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:21 %sample_period_samples_10_sample_V_load = load i5 %sample_period_samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="814" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:22 %sample_period_samples_11_sample_V_addr_1 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_1"/></StgValue>
</operation>

<operation id="815" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:23 %sample_period_samples_11_sample_V_load = load i5 %sample_period_samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="816" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:24 %sample_period_samples_0_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="817" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:25 %sample_period_samples_0_timestamp_V_load = load i5 %sample_period_samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="818" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:26 %sample_period_samples_1_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="819" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:27 %sample_period_samples_1_timestamp_V_load = load i5 %sample_period_samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="820" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:28 %sample_period_samples_2_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="821" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:29 %sample_period_samples_2_timestamp_V_load = load i5 %sample_period_samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="822" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:30 %sample_period_samples_3_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="823" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:31 %sample_period_samples_3_timestamp_V_load = load i5 %sample_period_samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="824" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:32 %sample_period_samples_4_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="825" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:33 %sample_period_samples_4_timestamp_V_load = load i5 %sample_period_samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="826" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:34 %sample_period_samples_5_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="827" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:35 %sample_period_samples_5_timestamp_V_load = load i5 %sample_period_samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="828" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:36 %sample_period_samples_6_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="829" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:37 %sample_period_samples_6_timestamp_V_load = load i5 %sample_period_samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="830" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:38 %sample_period_samples_7_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="831" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:39 %sample_period_samples_7_timestamp_V_load = load i5 %sample_period_samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="832" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:40 %sample_period_samples_8_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="833" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:41 %sample_period_samples_8_timestamp_V_load = load i5 %sample_period_samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="834" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:42 %sample_period_samples_9_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="835" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:43 %sample_period_samples_9_timestamp_V_load = load i5 %sample_period_samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="836" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:44 %sample_period_samples_10_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="837" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:45 %sample_period_samples_10_timestamp_V_load = load i5 %sample_period_samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="838" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:46 %sample_period_samples_11_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="839" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:47 %sample_period_samples_11_timestamp_V_load = load i5 %sample_period_samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="840" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:48 %sample_period_samples_0_sample_V_addr_2 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_2"/></StgValue>
</operation>

<operation id="841" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:49 %sample_period_samples_0_sample_V_load_1 = load i5 %sample_period_samples_0_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_1"/></StgValue>
</operation>

<operation id="842" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:50 %sample_period_samples_1_sample_V_addr_2 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_2"/></StgValue>
</operation>

<operation id="843" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:51 %sample_period_samples_1_sample_V_load_1 = load i5 %sample_period_samples_1_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_1"/></StgValue>
</operation>

<operation id="844" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:52 %sample_period_samples_2_sample_V_addr_2 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_2"/></StgValue>
</operation>

<operation id="845" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:53 %sample_period_samples_2_sample_V_load_1 = load i5 %sample_period_samples_2_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_1"/></StgValue>
</operation>

<operation id="846" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:54 %sample_period_samples_3_sample_V_addr_2 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_2"/></StgValue>
</operation>

<operation id="847" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:55 %sample_period_samples_3_sample_V_load_1 = load i5 %sample_period_samples_3_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_1"/></StgValue>
</operation>

<operation id="848" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:56 %sample_period_samples_4_sample_V_addr_2 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_2"/></StgValue>
</operation>

<operation id="849" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:57 %sample_period_samples_4_sample_V_load_1 = load i5 %sample_period_samples_4_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_1"/></StgValue>
</operation>

<operation id="850" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:58 %sample_period_samples_5_sample_V_addr_2 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_2"/></StgValue>
</operation>

<operation id="851" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:59 %sample_period_samples_5_sample_V_load_1 = load i5 %sample_period_samples_5_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_1"/></StgValue>
</operation>

<operation id="852" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:60 %sample_period_samples_6_sample_V_addr_2 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_2"/></StgValue>
</operation>

<operation id="853" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:61 %sample_period_samples_6_sample_V_load_1 = load i5 %sample_period_samples_6_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_1"/></StgValue>
</operation>

<operation id="854" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:62 %sample_period_samples_7_sample_V_addr_2 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_2"/></StgValue>
</operation>

<operation id="855" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:63 %sample_period_samples_7_sample_V_load_1 = load i5 %sample_period_samples_7_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_1"/></StgValue>
</operation>

<operation id="856" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:64 %sample_period_samples_8_sample_V_addr_2 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_2"/></StgValue>
</operation>

<operation id="857" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:65 %sample_period_samples_8_sample_V_load_1 = load i5 %sample_period_samples_8_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_1"/></StgValue>
</operation>

<operation id="858" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:66 %sample_period_samples_9_sample_V_addr_2 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_2"/></StgValue>
</operation>

<operation id="859" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:67 %sample_period_samples_9_sample_V_load_1 = load i5 %sample_period_samples_9_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_1"/></StgValue>
</operation>

<operation id="860" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:68 %sample_period_samples_10_sample_V_addr_2 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_2"/></StgValue>
</operation>

<operation id="861" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:69 %sample_period_samples_10_sample_V_load_1 = load i5 %sample_period_samples_10_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_1"/></StgValue>
</operation>

<operation id="862" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:70 %sample_period_samples_11_sample_V_addr_2 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_2"/></StgValue>
</operation>

<operation id="863" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:71 %sample_period_samples_11_sample_V_load_1 = load i5 %sample_period_samples_11_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_1"/></StgValue>
</operation>

<operation id="864" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:72 %sample_period_samples_0_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="865" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:73 %sample_period_samples_0_timestamp_V_load_1 = load i5 %sample_period_samples_0_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="866" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:74 %sample_period_samples_1_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="867" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:75 %sample_period_samples_1_timestamp_V_load_1 = load i5 %sample_period_samples_1_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="868" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:76 %sample_period_samples_2_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="869" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:77 %sample_period_samples_2_timestamp_V_load_1 = load i5 %sample_period_samples_2_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="870" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:78 %sample_period_samples_3_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="871" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:79 %sample_period_samples_3_timestamp_V_load_1 = load i5 %sample_period_samples_3_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="872" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:80 %sample_period_samples_4_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="873" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:81 %sample_period_samples_4_timestamp_V_load_1 = load i5 %sample_period_samples_4_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="874" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:82 %sample_period_samples_5_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="875" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:83 %sample_period_samples_5_timestamp_V_load_1 = load i5 %sample_period_samples_5_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="876" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:84 %sample_period_samples_6_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="877" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:85 %sample_period_samples_6_timestamp_V_load_1 = load i5 %sample_period_samples_6_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="878" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:86 %sample_period_samples_7_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="879" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:87 %sample_period_samples_7_timestamp_V_load_1 = load i5 %sample_period_samples_7_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="880" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:88 %sample_period_samples_8_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="881" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:89 %sample_period_samples_8_timestamp_V_load_1 = load i5 %sample_period_samples_8_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="882" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:90 %sample_period_samples_9_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="883" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:91 %sample_period_samples_9_timestamp_V_load_1 = load i5 %sample_period_samples_9_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="884" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:92 %sample_period_samples_10_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="885" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:93 %sample_period_samples_10_timestamp_V_load_1 = load i5 %sample_period_samples_10_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="886" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:94 %sample_period_samples_11_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="887" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:95 %sample_period_samples_11_timestamp_V_load_1 = load i5 %sample_period_samples_11_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="888" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1 %sample_period_samples_0_sample_V_load = load i5 %sample_period_samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="889" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:3 %sample_period_samples_1_sample_V_load = load i5 %sample_period_samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="890" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:5 %sample_period_samples_2_sample_V_load = load i5 %sample_period_samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="891" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:7 %sample_period_samples_3_sample_V_load = load i5 %sample_period_samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="892" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:9 %sample_period_samples_4_sample_V_load = load i5 %sample_period_samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="893" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:11 %sample_period_samples_5_sample_V_load = load i5 %sample_period_samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="894" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:13 %sample_period_samples_6_sample_V_load = load i5 %sample_period_samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="895" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:15 %sample_period_samples_7_sample_V_load = load i5 %sample_period_samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="896" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:17 %sample_period_samples_8_sample_V_load = load i5 %sample_period_samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="897" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:19 %sample_period_samples_9_sample_V_load = load i5 %sample_period_samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="898" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:21 %sample_period_samples_10_sample_V_load = load i5 %sample_period_samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="899" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:23 %sample_period_samples_11_sample_V_load = load i5 %sample_period_samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="900" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:25 %sample_period_samples_0_timestamp_V_load = load i5 %sample_period_samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="901" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:27 %sample_period_samples_1_timestamp_V_load = load i5 %sample_period_samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="902" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:29 %sample_period_samples_2_timestamp_V_load = load i5 %sample_period_samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="903" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:31 %sample_period_samples_3_timestamp_V_load = load i5 %sample_period_samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="904" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:33 %sample_period_samples_4_timestamp_V_load = load i5 %sample_period_samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="905" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:35 %sample_period_samples_5_timestamp_V_load = load i5 %sample_period_samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="906" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:37 %sample_period_samples_6_timestamp_V_load = load i5 %sample_period_samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="907" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:39 %sample_period_samples_7_timestamp_V_load = load i5 %sample_period_samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="908" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:41 %sample_period_samples_8_timestamp_V_load = load i5 %sample_period_samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="909" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:43 %sample_period_samples_9_timestamp_V_load = load i5 %sample_period_samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="910" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:45 %sample_period_samples_10_timestamp_V_load = load i5 %sample_period_samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="911" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:47 %sample_period_samples_11_timestamp_V_load = load i5 %sample_period_samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="912" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:49 %sample_period_samples_0_sample_V_load_1 = load i5 %sample_period_samples_0_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_1"/></StgValue>
</operation>

<operation id="913" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:51 %sample_period_samples_1_sample_V_load_1 = load i5 %sample_period_samples_1_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_1"/></StgValue>
</operation>

<operation id="914" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:53 %sample_period_samples_2_sample_V_load_1 = load i5 %sample_period_samples_2_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_1"/></StgValue>
</operation>

<operation id="915" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:55 %sample_period_samples_3_sample_V_load_1 = load i5 %sample_period_samples_3_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_1"/></StgValue>
</operation>

<operation id="916" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:57 %sample_period_samples_4_sample_V_load_1 = load i5 %sample_period_samples_4_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_1"/></StgValue>
</operation>

<operation id="917" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:59 %sample_period_samples_5_sample_V_load_1 = load i5 %sample_period_samples_5_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_1"/></StgValue>
</operation>

<operation id="918" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:61 %sample_period_samples_6_sample_V_load_1 = load i5 %sample_period_samples_6_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_1"/></StgValue>
</operation>

<operation id="919" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:63 %sample_period_samples_7_sample_V_load_1 = load i5 %sample_period_samples_7_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_1"/></StgValue>
</operation>

<operation id="920" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:65 %sample_period_samples_8_sample_V_load_1 = load i5 %sample_period_samples_8_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_1"/></StgValue>
</operation>

<operation id="921" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:67 %sample_period_samples_9_sample_V_load_1 = load i5 %sample_period_samples_9_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_1"/></StgValue>
</operation>

<operation id="922" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:69 %sample_period_samples_10_sample_V_load_1 = load i5 %sample_period_samples_10_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_1"/></StgValue>
</operation>

<operation id="923" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:71 %sample_period_samples_11_sample_V_load_1 = load i5 %sample_period_samples_11_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_1"/></StgValue>
</operation>

<operation id="924" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:73 %sample_period_samples_0_timestamp_V_load_1 = load i5 %sample_period_samples_0_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="925" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:75 %sample_period_samples_1_timestamp_V_load_1 = load i5 %sample_period_samples_1_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="926" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:77 %sample_period_samples_2_timestamp_V_load_1 = load i5 %sample_period_samples_2_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="927" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:79 %sample_period_samples_3_timestamp_V_load_1 = load i5 %sample_period_samples_3_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="928" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:81 %sample_period_samples_4_timestamp_V_load_1 = load i5 %sample_period_samples_4_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="929" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:83 %sample_period_samples_5_timestamp_V_load_1 = load i5 %sample_period_samples_5_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="930" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:85 %sample_period_samples_6_timestamp_V_load_1 = load i5 %sample_period_samples_6_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="931" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:87 %sample_period_samples_7_timestamp_V_load_1 = load i5 %sample_period_samples_7_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="932" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:89 %sample_period_samples_8_timestamp_V_load_1 = load i5 %sample_period_samples_8_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="933" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:91 %sample_period_samples_9_timestamp_V_load_1 = load i5 %sample_period_samples_9_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="934" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:93 %sample_period_samples_10_timestamp_V_load_1 = load i5 %sample_period_samples_10_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="935" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:95 %sample_period_samples_11_timestamp_V_load_1 = load i5 %sample_period_samples_11_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_1"/></StgValue>
</operation>

<operation id="936" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:96 %sample_period_samples_0_sample_V_addr_3 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_3"/></StgValue>
</operation>

<operation id="937" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:97 %sample_period_samples_0_sample_V_load_2 = load i5 %sample_period_samples_0_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_2"/></StgValue>
</operation>

<operation id="938" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:98 %sample_period_samples_1_sample_V_addr_3 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_3"/></StgValue>
</operation>

<operation id="939" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:99 %sample_period_samples_1_sample_V_load_2 = load i5 %sample_period_samples_1_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_2"/></StgValue>
</operation>

<operation id="940" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:100 %sample_period_samples_2_sample_V_addr_3 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_3"/></StgValue>
</operation>

<operation id="941" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:101 %sample_period_samples_2_sample_V_load_2 = load i5 %sample_period_samples_2_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_2"/></StgValue>
</operation>

<operation id="942" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:102 %sample_period_samples_3_sample_V_addr_3 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_3"/></StgValue>
</operation>

<operation id="943" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:103 %sample_period_samples_3_sample_V_load_2 = load i5 %sample_period_samples_3_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_2"/></StgValue>
</operation>

<operation id="944" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:104 %sample_period_samples_4_sample_V_addr_3 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_3"/></StgValue>
</operation>

<operation id="945" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:105 %sample_period_samples_4_sample_V_load_2 = load i5 %sample_period_samples_4_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_2"/></StgValue>
</operation>

<operation id="946" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:106 %sample_period_samples_5_sample_V_addr_3 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_3"/></StgValue>
</operation>

<operation id="947" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:107 %sample_period_samples_5_sample_V_load_2 = load i5 %sample_period_samples_5_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_2"/></StgValue>
</operation>

<operation id="948" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:108 %sample_period_samples_6_sample_V_addr_3 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_3"/></StgValue>
</operation>

<operation id="949" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:109 %sample_period_samples_6_sample_V_load_2 = load i5 %sample_period_samples_6_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_2"/></StgValue>
</operation>

<operation id="950" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:110 %sample_period_samples_7_sample_V_addr_3 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_3"/></StgValue>
</operation>

<operation id="951" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:111 %sample_period_samples_7_sample_V_load_2 = load i5 %sample_period_samples_7_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_2"/></StgValue>
</operation>

<operation id="952" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:112 %sample_period_samples_8_sample_V_addr_3 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_3"/></StgValue>
</operation>

<operation id="953" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:113 %sample_period_samples_8_sample_V_load_2 = load i5 %sample_period_samples_8_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_2"/></StgValue>
</operation>

<operation id="954" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:114 %sample_period_samples_9_sample_V_addr_3 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_3"/></StgValue>
</operation>

<operation id="955" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:115 %sample_period_samples_9_sample_V_load_2 = load i5 %sample_period_samples_9_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_2"/></StgValue>
</operation>

<operation id="956" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:116 %sample_period_samples_10_sample_V_addr_3 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_3"/></StgValue>
</operation>

<operation id="957" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:117 %sample_period_samples_10_sample_V_load_2 = load i5 %sample_period_samples_10_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_2"/></StgValue>
</operation>

<operation id="958" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:118 %sample_period_samples_11_sample_V_addr_3 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_3"/></StgValue>
</operation>

<operation id="959" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:119 %sample_period_samples_11_sample_V_load_2 = load i5 %sample_period_samples_11_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_2"/></StgValue>
</operation>

<operation id="960" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:120 %sample_period_samples_0_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="961" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:121 %sample_period_samples_0_timestamp_V_load_2 = load i5 %sample_period_samples_0_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="962" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:122 %sample_period_samples_1_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="963" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:123 %sample_period_samples_1_timestamp_V_load_2 = load i5 %sample_period_samples_1_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="964" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:124 %sample_period_samples_2_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="965" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:125 %sample_period_samples_2_timestamp_V_load_2 = load i5 %sample_period_samples_2_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="966" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:126 %sample_period_samples_3_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="967" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:127 %sample_period_samples_3_timestamp_V_load_2 = load i5 %sample_period_samples_3_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="968" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:128 %sample_period_samples_4_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="969" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:129 %sample_period_samples_4_timestamp_V_load_2 = load i5 %sample_period_samples_4_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="970" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:130 %sample_period_samples_5_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="971" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:131 %sample_period_samples_5_timestamp_V_load_2 = load i5 %sample_period_samples_5_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="972" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:132 %sample_period_samples_6_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="973" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:133 %sample_period_samples_6_timestamp_V_load_2 = load i5 %sample_period_samples_6_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="974" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:134 %sample_period_samples_7_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="975" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:135 %sample_period_samples_7_timestamp_V_load_2 = load i5 %sample_period_samples_7_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="976" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:136 %sample_period_samples_8_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="977" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:137 %sample_period_samples_8_timestamp_V_load_2 = load i5 %sample_period_samples_8_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="978" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:138 %sample_period_samples_9_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="979" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:139 %sample_period_samples_9_timestamp_V_load_2 = load i5 %sample_period_samples_9_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="980" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:140 %sample_period_samples_10_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="981" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:141 %sample_period_samples_10_timestamp_V_load_2 = load i5 %sample_period_samples_10_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="982" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:142 %sample_period_samples_11_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="983" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:143 %sample_period_samples_11_timestamp_V_load_2 = load i5 %sample_period_samples_11_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="984" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:144 %sample_period_samples_0_sample_V_addr_4 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_4"/></StgValue>
</operation>

<operation id="985" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:145 %sample_period_samples_0_sample_V_load_3 = load i5 %sample_period_samples_0_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_3"/></StgValue>
</operation>

<operation id="986" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:146 %sample_period_samples_1_sample_V_addr_4 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_4"/></StgValue>
</operation>

<operation id="987" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:147 %sample_period_samples_1_sample_V_load_3 = load i5 %sample_period_samples_1_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_3"/></StgValue>
</operation>

<operation id="988" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:148 %sample_period_samples_2_sample_V_addr_4 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_4"/></StgValue>
</operation>

<operation id="989" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:149 %sample_period_samples_2_sample_V_load_3 = load i5 %sample_period_samples_2_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_3"/></StgValue>
</operation>

<operation id="990" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:150 %sample_period_samples_3_sample_V_addr_4 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_4"/></StgValue>
</operation>

<operation id="991" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:151 %sample_period_samples_3_sample_V_load_3 = load i5 %sample_period_samples_3_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_3"/></StgValue>
</operation>

<operation id="992" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:152 %sample_period_samples_4_sample_V_addr_4 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_4"/></StgValue>
</operation>

<operation id="993" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:153 %sample_period_samples_4_sample_V_load_3 = load i5 %sample_period_samples_4_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_3"/></StgValue>
</operation>

<operation id="994" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:154 %sample_period_samples_5_sample_V_addr_4 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_4"/></StgValue>
</operation>

<operation id="995" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:155 %sample_period_samples_5_sample_V_load_3 = load i5 %sample_period_samples_5_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_3"/></StgValue>
</operation>

<operation id="996" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:156 %sample_period_samples_6_sample_V_addr_4 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_4"/></StgValue>
</operation>

<operation id="997" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:157 %sample_period_samples_6_sample_V_load_3 = load i5 %sample_period_samples_6_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_3"/></StgValue>
</operation>

<operation id="998" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:158 %sample_period_samples_7_sample_V_addr_4 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_4"/></StgValue>
</operation>

<operation id="999" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:159 %sample_period_samples_7_sample_V_load_3 = load i5 %sample_period_samples_7_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_3"/></StgValue>
</operation>

<operation id="1000" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:160 %sample_period_samples_8_sample_V_addr_4 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_4"/></StgValue>
</operation>

<operation id="1001" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:161 %sample_period_samples_8_sample_V_load_3 = load i5 %sample_period_samples_8_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_3"/></StgValue>
</operation>

<operation id="1002" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:162 %sample_period_samples_9_sample_V_addr_4 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_4"/></StgValue>
</operation>

<operation id="1003" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:163 %sample_period_samples_9_sample_V_load_3 = load i5 %sample_period_samples_9_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_3"/></StgValue>
</operation>

<operation id="1004" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:164 %sample_period_samples_10_sample_V_addr_4 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_4"/></StgValue>
</operation>

<operation id="1005" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:165 %sample_period_samples_10_sample_V_load_3 = load i5 %sample_period_samples_10_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_3"/></StgValue>
</operation>

<operation id="1006" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:166 %sample_period_samples_11_sample_V_addr_4 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_4"/></StgValue>
</operation>

<operation id="1007" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:167 %sample_period_samples_11_sample_V_load_3 = load i5 %sample_period_samples_11_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_3"/></StgValue>
</operation>

<operation id="1008" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:168 %sample_period_samples_0_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="1009" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:169 %sample_period_samples_0_timestamp_V_load_3 = load i5 %sample_period_samples_0_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1010" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:170 %sample_period_samples_1_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="1011" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:171 %sample_period_samples_1_timestamp_V_load_3 = load i5 %sample_period_samples_1_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1012" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:172 %sample_period_samples_2_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="1013" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:173 %sample_period_samples_2_timestamp_V_load_3 = load i5 %sample_period_samples_2_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1014" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:174 %sample_period_samples_3_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="1015" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:175 %sample_period_samples_3_timestamp_V_load_3 = load i5 %sample_period_samples_3_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1016" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:176 %sample_period_samples_4_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="1017" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:177 %sample_period_samples_4_timestamp_V_load_3 = load i5 %sample_period_samples_4_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1018" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:178 %sample_period_samples_5_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="1019" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:179 %sample_period_samples_5_timestamp_V_load_3 = load i5 %sample_period_samples_5_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1020" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:180 %sample_period_samples_6_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="1021" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:181 %sample_period_samples_6_timestamp_V_load_3 = load i5 %sample_period_samples_6_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1022" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:182 %sample_period_samples_7_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="1023" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:183 %sample_period_samples_7_timestamp_V_load_3 = load i5 %sample_period_samples_7_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1024" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:184 %sample_period_samples_8_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="1025" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:185 %sample_period_samples_8_timestamp_V_load_3 = load i5 %sample_period_samples_8_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1026" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:186 %sample_period_samples_9_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="1027" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:187 %sample_period_samples_9_timestamp_V_load_3 = load i5 %sample_period_samples_9_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1028" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:188 %sample_period_samples_10_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="1029" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:189 %sample_period_samples_10_timestamp_V_load_3 = load i5 %sample_period_samples_10_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1030" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:190 %sample_period_samples_11_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="1031" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:191 %sample_period_samples_11_timestamp_V_load_3 = load i5 %sample_period_samples_11_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1032" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:97 %sample_period_samples_0_sample_V_load_2 = load i5 %sample_period_samples_0_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_2"/></StgValue>
</operation>

<operation id="1033" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:99 %sample_period_samples_1_sample_V_load_2 = load i5 %sample_period_samples_1_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_2"/></StgValue>
</operation>

<operation id="1034" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:101 %sample_period_samples_2_sample_V_load_2 = load i5 %sample_period_samples_2_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_2"/></StgValue>
</operation>

<operation id="1035" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:103 %sample_period_samples_3_sample_V_load_2 = load i5 %sample_period_samples_3_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_2"/></StgValue>
</operation>

<operation id="1036" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:105 %sample_period_samples_4_sample_V_load_2 = load i5 %sample_period_samples_4_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_2"/></StgValue>
</operation>

<operation id="1037" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:107 %sample_period_samples_5_sample_V_load_2 = load i5 %sample_period_samples_5_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_2"/></StgValue>
</operation>

<operation id="1038" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:109 %sample_period_samples_6_sample_V_load_2 = load i5 %sample_period_samples_6_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_2"/></StgValue>
</operation>

<operation id="1039" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:111 %sample_period_samples_7_sample_V_load_2 = load i5 %sample_period_samples_7_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_2"/></StgValue>
</operation>

<operation id="1040" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:113 %sample_period_samples_8_sample_V_load_2 = load i5 %sample_period_samples_8_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_2"/></StgValue>
</operation>

<operation id="1041" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:115 %sample_period_samples_9_sample_V_load_2 = load i5 %sample_period_samples_9_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_2"/></StgValue>
</operation>

<operation id="1042" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:117 %sample_period_samples_10_sample_V_load_2 = load i5 %sample_period_samples_10_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_2"/></StgValue>
</operation>

<operation id="1043" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:119 %sample_period_samples_11_sample_V_load_2 = load i5 %sample_period_samples_11_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_2"/></StgValue>
</operation>

<operation id="1044" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:121 %sample_period_samples_0_timestamp_V_load_2 = load i5 %sample_period_samples_0_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="1045" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:123 %sample_period_samples_1_timestamp_V_load_2 = load i5 %sample_period_samples_1_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="1046" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:125 %sample_period_samples_2_timestamp_V_load_2 = load i5 %sample_period_samples_2_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="1047" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:127 %sample_period_samples_3_timestamp_V_load_2 = load i5 %sample_period_samples_3_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="1048" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:129 %sample_period_samples_4_timestamp_V_load_2 = load i5 %sample_period_samples_4_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="1049" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:131 %sample_period_samples_5_timestamp_V_load_2 = load i5 %sample_period_samples_5_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="1050" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:133 %sample_period_samples_6_timestamp_V_load_2 = load i5 %sample_period_samples_6_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="1051" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:135 %sample_period_samples_7_timestamp_V_load_2 = load i5 %sample_period_samples_7_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="1052" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:137 %sample_period_samples_8_timestamp_V_load_2 = load i5 %sample_period_samples_8_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="1053" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:139 %sample_period_samples_9_timestamp_V_load_2 = load i5 %sample_period_samples_9_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="1054" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:141 %sample_period_samples_10_timestamp_V_load_2 = load i5 %sample_period_samples_10_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="1055" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:143 %sample_period_samples_11_timestamp_V_load_2 = load i5 %sample_period_samples_11_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_2"/></StgValue>
</operation>

<operation id="1056" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:145 %sample_period_samples_0_sample_V_load_3 = load i5 %sample_period_samples_0_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_3"/></StgValue>
</operation>

<operation id="1057" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:147 %sample_period_samples_1_sample_V_load_3 = load i5 %sample_period_samples_1_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_3"/></StgValue>
</operation>

<operation id="1058" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:149 %sample_period_samples_2_sample_V_load_3 = load i5 %sample_period_samples_2_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_3"/></StgValue>
</operation>

<operation id="1059" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:151 %sample_period_samples_3_sample_V_load_3 = load i5 %sample_period_samples_3_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_3"/></StgValue>
</operation>

<operation id="1060" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:153 %sample_period_samples_4_sample_V_load_3 = load i5 %sample_period_samples_4_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_3"/></StgValue>
</operation>

<operation id="1061" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:155 %sample_period_samples_5_sample_V_load_3 = load i5 %sample_period_samples_5_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_3"/></StgValue>
</operation>

<operation id="1062" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:157 %sample_period_samples_6_sample_V_load_3 = load i5 %sample_period_samples_6_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_3"/></StgValue>
</operation>

<operation id="1063" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:159 %sample_period_samples_7_sample_V_load_3 = load i5 %sample_period_samples_7_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_3"/></StgValue>
</operation>

<operation id="1064" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:161 %sample_period_samples_8_sample_V_load_3 = load i5 %sample_period_samples_8_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_3"/></StgValue>
</operation>

<operation id="1065" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:163 %sample_period_samples_9_sample_V_load_3 = load i5 %sample_period_samples_9_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_3"/></StgValue>
</operation>

<operation id="1066" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:165 %sample_period_samples_10_sample_V_load_3 = load i5 %sample_period_samples_10_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_3"/></StgValue>
</operation>

<operation id="1067" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:167 %sample_period_samples_11_sample_V_load_3 = load i5 %sample_period_samples_11_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_3"/></StgValue>
</operation>

<operation id="1068" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:169 %sample_period_samples_0_timestamp_V_load_3 = load i5 %sample_period_samples_0_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1069" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:171 %sample_period_samples_1_timestamp_V_load_3 = load i5 %sample_period_samples_1_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1070" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:173 %sample_period_samples_2_timestamp_V_load_3 = load i5 %sample_period_samples_2_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1071" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:175 %sample_period_samples_3_timestamp_V_load_3 = load i5 %sample_period_samples_3_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1072" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:177 %sample_period_samples_4_timestamp_V_load_3 = load i5 %sample_period_samples_4_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1073" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:179 %sample_period_samples_5_timestamp_V_load_3 = load i5 %sample_period_samples_5_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1074" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:181 %sample_period_samples_6_timestamp_V_load_3 = load i5 %sample_period_samples_6_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1075" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:183 %sample_period_samples_7_timestamp_V_load_3 = load i5 %sample_period_samples_7_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1076" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:185 %sample_period_samples_8_timestamp_V_load_3 = load i5 %sample_period_samples_8_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1077" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:187 %sample_period_samples_9_timestamp_V_load_3 = load i5 %sample_period_samples_9_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1078" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:189 %sample_period_samples_10_timestamp_V_load_3 = load i5 %sample_period_samples_10_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1079" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:191 %sample_period_samples_11_timestamp_V_load_3 = load i5 %sample_period_samples_11_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_3"/></StgValue>
</operation>

<operation id="1080" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:192 %sample_period_samples_0_sample_V_addr_5 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_5"/></StgValue>
</operation>

<operation id="1081" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:193 %sample_period_samples_0_sample_V_load_4 = load i5 %sample_period_samples_0_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_4"/></StgValue>
</operation>

<operation id="1082" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:194 %sample_period_samples_1_sample_V_addr_5 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_5"/></StgValue>
</operation>

<operation id="1083" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:195 %sample_period_samples_1_sample_V_load_4 = load i5 %sample_period_samples_1_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_4"/></StgValue>
</operation>

<operation id="1084" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:196 %sample_period_samples_2_sample_V_addr_5 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_5"/></StgValue>
</operation>

<operation id="1085" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:197 %sample_period_samples_2_sample_V_load_4 = load i5 %sample_period_samples_2_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_4"/></StgValue>
</operation>

<operation id="1086" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:198 %sample_period_samples_3_sample_V_addr_5 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_5"/></StgValue>
</operation>

<operation id="1087" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:199 %sample_period_samples_3_sample_V_load_4 = load i5 %sample_period_samples_3_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_4"/></StgValue>
</operation>

<operation id="1088" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:200 %sample_period_samples_4_sample_V_addr_5 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_5"/></StgValue>
</operation>

<operation id="1089" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:201 %sample_period_samples_4_sample_V_load_4 = load i5 %sample_period_samples_4_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_4"/></StgValue>
</operation>

<operation id="1090" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:202 %sample_period_samples_5_sample_V_addr_5 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_5"/></StgValue>
</operation>

<operation id="1091" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:203 %sample_period_samples_5_sample_V_load_4 = load i5 %sample_period_samples_5_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_4"/></StgValue>
</operation>

<operation id="1092" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:204 %sample_period_samples_6_sample_V_addr_5 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_5"/></StgValue>
</operation>

<operation id="1093" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:205 %sample_period_samples_6_sample_V_load_4 = load i5 %sample_period_samples_6_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_4"/></StgValue>
</operation>

<operation id="1094" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:206 %sample_period_samples_7_sample_V_addr_5 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_5"/></StgValue>
</operation>

<operation id="1095" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:207 %sample_period_samples_7_sample_V_load_4 = load i5 %sample_period_samples_7_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_4"/></StgValue>
</operation>

<operation id="1096" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:208 %sample_period_samples_8_sample_V_addr_5 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_5"/></StgValue>
</operation>

<operation id="1097" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:209 %sample_period_samples_8_sample_V_load_4 = load i5 %sample_period_samples_8_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_4"/></StgValue>
</operation>

<operation id="1098" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:210 %sample_period_samples_9_sample_V_addr_5 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_5"/></StgValue>
</operation>

<operation id="1099" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:211 %sample_period_samples_9_sample_V_load_4 = load i5 %sample_period_samples_9_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_4"/></StgValue>
</operation>

<operation id="1100" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:212 %sample_period_samples_10_sample_V_addr_5 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_5"/></StgValue>
</operation>

<operation id="1101" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:213 %sample_period_samples_10_sample_V_load_4 = load i5 %sample_period_samples_10_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_4"/></StgValue>
</operation>

<operation id="1102" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:214 %sample_period_samples_11_sample_V_addr_5 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_5"/></StgValue>
</operation>

<operation id="1103" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:215 %sample_period_samples_11_sample_V_load_4 = load i5 %sample_period_samples_11_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_4"/></StgValue>
</operation>

<operation id="1104" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:216 %sample_period_samples_0_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="1105" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:217 %sample_period_samples_0_timestamp_V_load_4 = load i5 %sample_period_samples_0_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1106" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:218 %sample_period_samples_1_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="1107" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:219 %sample_period_samples_1_timestamp_V_load_4 = load i5 %sample_period_samples_1_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1108" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:220 %sample_period_samples_2_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="1109" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:221 %sample_period_samples_2_timestamp_V_load_4 = load i5 %sample_period_samples_2_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1110" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:222 %sample_period_samples_3_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="1111" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:223 %sample_period_samples_3_timestamp_V_load_4 = load i5 %sample_period_samples_3_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1112" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:224 %sample_period_samples_4_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="1113" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:225 %sample_period_samples_4_timestamp_V_load_4 = load i5 %sample_period_samples_4_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1114" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:226 %sample_period_samples_5_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="1115" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:227 %sample_period_samples_5_timestamp_V_load_4 = load i5 %sample_period_samples_5_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1116" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:228 %sample_period_samples_6_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="1117" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:229 %sample_period_samples_6_timestamp_V_load_4 = load i5 %sample_period_samples_6_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1118" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:230 %sample_period_samples_7_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="1119" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:231 %sample_period_samples_7_timestamp_V_load_4 = load i5 %sample_period_samples_7_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1120" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:232 %sample_period_samples_8_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="1121" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:233 %sample_period_samples_8_timestamp_V_load_4 = load i5 %sample_period_samples_8_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1122" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:234 %sample_period_samples_9_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="1123" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:235 %sample_period_samples_9_timestamp_V_load_4 = load i5 %sample_period_samples_9_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1124" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:236 %sample_period_samples_10_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="1125" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:237 %sample_period_samples_10_timestamp_V_load_4 = load i5 %sample_period_samples_10_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1126" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:238 %sample_period_samples_11_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="1127" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:239 %sample_period_samples_11_timestamp_V_load_4 = load i5 %sample_period_samples_11_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1128" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:240 %sample_period_samples_0_sample_V_addr_6 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_6"/></StgValue>
</operation>

<operation id="1129" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:241 %sample_period_samples_0_sample_V_load_5 = load i5 %sample_period_samples_0_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_5"/></StgValue>
</operation>

<operation id="1130" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:242 %sample_period_samples_1_sample_V_addr_6 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_6"/></StgValue>
</operation>

<operation id="1131" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:243 %sample_period_samples_1_sample_V_load_5 = load i5 %sample_period_samples_1_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_5"/></StgValue>
</operation>

<operation id="1132" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:244 %sample_period_samples_2_sample_V_addr_6 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_6"/></StgValue>
</operation>

<operation id="1133" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:245 %sample_period_samples_2_sample_V_load_5 = load i5 %sample_period_samples_2_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_5"/></StgValue>
</operation>

<operation id="1134" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:246 %sample_period_samples_3_sample_V_addr_6 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_6"/></StgValue>
</operation>

<operation id="1135" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:247 %sample_period_samples_3_sample_V_load_5 = load i5 %sample_period_samples_3_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_5"/></StgValue>
</operation>

<operation id="1136" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:248 %sample_period_samples_4_sample_V_addr_6 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_6"/></StgValue>
</operation>

<operation id="1137" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:249 %sample_period_samples_4_sample_V_load_5 = load i5 %sample_period_samples_4_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_5"/></StgValue>
</operation>

<operation id="1138" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:250 %sample_period_samples_5_sample_V_addr_6 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_6"/></StgValue>
</operation>

<operation id="1139" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:251 %sample_period_samples_5_sample_V_load_5 = load i5 %sample_period_samples_5_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_5"/></StgValue>
</operation>

<operation id="1140" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:252 %sample_period_samples_6_sample_V_addr_6 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_6"/></StgValue>
</operation>

<operation id="1141" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:253 %sample_period_samples_6_sample_V_load_5 = load i5 %sample_period_samples_6_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_5"/></StgValue>
</operation>

<operation id="1142" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:254 %sample_period_samples_7_sample_V_addr_6 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_6"/></StgValue>
</operation>

<operation id="1143" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:255 %sample_period_samples_7_sample_V_load_5 = load i5 %sample_period_samples_7_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_5"/></StgValue>
</operation>

<operation id="1144" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:256 %sample_period_samples_8_sample_V_addr_6 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_6"/></StgValue>
</operation>

<operation id="1145" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:257 %sample_period_samples_8_sample_V_load_5 = load i5 %sample_period_samples_8_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_5"/></StgValue>
</operation>

<operation id="1146" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:258 %sample_period_samples_9_sample_V_addr_6 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_6"/></StgValue>
</operation>

<operation id="1147" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:259 %sample_period_samples_9_sample_V_load_5 = load i5 %sample_period_samples_9_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_5"/></StgValue>
</operation>

<operation id="1148" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:260 %sample_period_samples_10_sample_V_addr_6 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_6"/></StgValue>
</operation>

<operation id="1149" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:261 %sample_period_samples_10_sample_V_load_5 = load i5 %sample_period_samples_10_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_5"/></StgValue>
</operation>

<operation id="1150" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:262 %sample_period_samples_11_sample_V_addr_6 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_6"/></StgValue>
</operation>

<operation id="1151" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:263 %sample_period_samples_11_sample_V_load_5 = load i5 %sample_period_samples_11_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_5"/></StgValue>
</operation>

<operation id="1152" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:264 %sample_period_samples_0_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="1153" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:265 %sample_period_samples_0_timestamp_V_load_5 = load i5 %sample_period_samples_0_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1154" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:266 %sample_period_samples_1_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="1155" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:267 %sample_period_samples_1_timestamp_V_load_5 = load i5 %sample_period_samples_1_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1156" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:268 %sample_period_samples_2_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="1157" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:269 %sample_period_samples_2_timestamp_V_load_5 = load i5 %sample_period_samples_2_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1158" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:270 %sample_period_samples_3_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="1159" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:271 %sample_period_samples_3_timestamp_V_load_5 = load i5 %sample_period_samples_3_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1160" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:272 %sample_period_samples_4_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="1161" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:273 %sample_period_samples_4_timestamp_V_load_5 = load i5 %sample_period_samples_4_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1162" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:274 %sample_period_samples_5_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="1163" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:275 %sample_period_samples_5_timestamp_V_load_5 = load i5 %sample_period_samples_5_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1164" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:276 %sample_period_samples_6_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="1165" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:277 %sample_period_samples_6_timestamp_V_load_5 = load i5 %sample_period_samples_6_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1166" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:278 %sample_period_samples_7_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="1167" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:279 %sample_period_samples_7_timestamp_V_load_5 = load i5 %sample_period_samples_7_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1168" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:280 %sample_period_samples_8_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="1169" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:281 %sample_period_samples_8_timestamp_V_load_5 = load i5 %sample_period_samples_8_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1170" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:282 %sample_period_samples_9_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="1171" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:283 %sample_period_samples_9_timestamp_V_load_5 = load i5 %sample_period_samples_9_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1172" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:284 %sample_period_samples_10_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="1173" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:285 %sample_period_samples_10_timestamp_V_load_5 = load i5 %sample_period_samples_10_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1174" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:286 %sample_period_samples_11_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="1175" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:287 %sample_period_samples_11_timestamp_V_load_5 = load i5 %sample_period_samples_11_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_5"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1176" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:193 %sample_period_samples_0_sample_V_load_4 = load i5 %sample_period_samples_0_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_4"/></StgValue>
</operation>

<operation id="1177" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:195 %sample_period_samples_1_sample_V_load_4 = load i5 %sample_period_samples_1_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_4"/></StgValue>
</operation>

<operation id="1178" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:197 %sample_period_samples_2_sample_V_load_4 = load i5 %sample_period_samples_2_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_4"/></StgValue>
</operation>

<operation id="1179" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:199 %sample_period_samples_3_sample_V_load_4 = load i5 %sample_period_samples_3_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_4"/></StgValue>
</operation>

<operation id="1180" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:201 %sample_period_samples_4_sample_V_load_4 = load i5 %sample_period_samples_4_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_4"/></StgValue>
</operation>

<operation id="1181" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:203 %sample_period_samples_5_sample_V_load_4 = load i5 %sample_period_samples_5_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_4"/></StgValue>
</operation>

<operation id="1182" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:205 %sample_period_samples_6_sample_V_load_4 = load i5 %sample_period_samples_6_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_4"/></StgValue>
</operation>

<operation id="1183" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:207 %sample_period_samples_7_sample_V_load_4 = load i5 %sample_period_samples_7_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_4"/></StgValue>
</operation>

<operation id="1184" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:209 %sample_period_samples_8_sample_V_load_4 = load i5 %sample_period_samples_8_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_4"/></StgValue>
</operation>

<operation id="1185" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:211 %sample_period_samples_9_sample_V_load_4 = load i5 %sample_period_samples_9_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_4"/></StgValue>
</operation>

<operation id="1186" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:213 %sample_period_samples_10_sample_V_load_4 = load i5 %sample_period_samples_10_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_4"/></StgValue>
</operation>

<operation id="1187" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:215 %sample_period_samples_11_sample_V_load_4 = load i5 %sample_period_samples_11_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_4"/></StgValue>
</operation>

<operation id="1188" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:217 %sample_period_samples_0_timestamp_V_load_4 = load i5 %sample_period_samples_0_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1189" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:219 %sample_period_samples_1_timestamp_V_load_4 = load i5 %sample_period_samples_1_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1190" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:221 %sample_period_samples_2_timestamp_V_load_4 = load i5 %sample_period_samples_2_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1191" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:223 %sample_period_samples_3_timestamp_V_load_4 = load i5 %sample_period_samples_3_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1192" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:225 %sample_period_samples_4_timestamp_V_load_4 = load i5 %sample_period_samples_4_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1193" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:227 %sample_period_samples_5_timestamp_V_load_4 = load i5 %sample_period_samples_5_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1194" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:229 %sample_period_samples_6_timestamp_V_load_4 = load i5 %sample_period_samples_6_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1195" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:231 %sample_period_samples_7_timestamp_V_load_4 = load i5 %sample_period_samples_7_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1196" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:233 %sample_period_samples_8_timestamp_V_load_4 = load i5 %sample_period_samples_8_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1197" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:235 %sample_period_samples_9_timestamp_V_load_4 = load i5 %sample_period_samples_9_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1198" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:237 %sample_period_samples_10_timestamp_V_load_4 = load i5 %sample_period_samples_10_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1199" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:239 %sample_period_samples_11_timestamp_V_load_4 = load i5 %sample_period_samples_11_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_4"/></StgValue>
</operation>

<operation id="1200" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:241 %sample_period_samples_0_sample_V_load_5 = load i5 %sample_period_samples_0_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_5"/></StgValue>
</operation>

<operation id="1201" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:243 %sample_period_samples_1_sample_V_load_5 = load i5 %sample_period_samples_1_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_5"/></StgValue>
</operation>

<operation id="1202" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:245 %sample_period_samples_2_sample_V_load_5 = load i5 %sample_period_samples_2_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_5"/></StgValue>
</operation>

<operation id="1203" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:247 %sample_period_samples_3_sample_V_load_5 = load i5 %sample_period_samples_3_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_5"/></StgValue>
</operation>

<operation id="1204" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:249 %sample_period_samples_4_sample_V_load_5 = load i5 %sample_period_samples_4_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_5"/></StgValue>
</operation>

<operation id="1205" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:251 %sample_period_samples_5_sample_V_load_5 = load i5 %sample_period_samples_5_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_5"/></StgValue>
</operation>

<operation id="1206" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:253 %sample_period_samples_6_sample_V_load_5 = load i5 %sample_period_samples_6_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_5"/></StgValue>
</operation>

<operation id="1207" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:255 %sample_period_samples_7_sample_V_load_5 = load i5 %sample_period_samples_7_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_5"/></StgValue>
</operation>

<operation id="1208" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:257 %sample_period_samples_8_sample_V_load_5 = load i5 %sample_period_samples_8_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_5"/></StgValue>
</operation>

<operation id="1209" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:259 %sample_period_samples_9_sample_V_load_5 = load i5 %sample_period_samples_9_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_5"/></StgValue>
</operation>

<operation id="1210" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:261 %sample_period_samples_10_sample_V_load_5 = load i5 %sample_period_samples_10_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_5"/></StgValue>
</operation>

<operation id="1211" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:263 %sample_period_samples_11_sample_V_load_5 = load i5 %sample_period_samples_11_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_5"/></StgValue>
</operation>

<operation id="1212" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:265 %sample_period_samples_0_timestamp_V_load_5 = load i5 %sample_period_samples_0_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1213" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:267 %sample_period_samples_1_timestamp_V_load_5 = load i5 %sample_period_samples_1_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1214" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:269 %sample_period_samples_2_timestamp_V_load_5 = load i5 %sample_period_samples_2_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1215" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:271 %sample_period_samples_3_timestamp_V_load_5 = load i5 %sample_period_samples_3_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1216" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:273 %sample_period_samples_4_timestamp_V_load_5 = load i5 %sample_period_samples_4_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1217" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:275 %sample_period_samples_5_timestamp_V_load_5 = load i5 %sample_period_samples_5_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1218" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:277 %sample_period_samples_6_timestamp_V_load_5 = load i5 %sample_period_samples_6_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1219" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:279 %sample_period_samples_7_timestamp_V_load_5 = load i5 %sample_period_samples_7_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1220" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:281 %sample_period_samples_8_timestamp_V_load_5 = load i5 %sample_period_samples_8_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1221" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:283 %sample_period_samples_9_timestamp_V_load_5 = load i5 %sample_period_samples_9_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1222" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:285 %sample_period_samples_10_timestamp_V_load_5 = load i5 %sample_period_samples_10_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1223" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:287 %sample_period_samples_11_timestamp_V_load_5 = load i5 %sample_period_samples_11_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_5"/></StgValue>
</operation>

<operation id="1224" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:288 %sample_period_samples_0_sample_V_addr_7 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_7"/></StgValue>
</operation>

<operation id="1225" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:289 %sample_period_samples_0_sample_V_load_6 = load i5 %sample_period_samples_0_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_6"/></StgValue>
</operation>

<operation id="1226" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:290 %sample_period_samples_1_sample_V_addr_7 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_7"/></StgValue>
</operation>

<operation id="1227" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:291 %sample_period_samples_1_sample_V_load_6 = load i5 %sample_period_samples_1_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_6"/></StgValue>
</operation>

<operation id="1228" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:292 %sample_period_samples_2_sample_V_addr_7 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_7"/></StgValue>
</operation>

<operation id="1229" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:293 %sample_period_samples_2_sample_V_load_6 = load i5 %sample_period_samples_2_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_6"/></StgValue>
</operation>

<operation id="1230" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:294 %sample_period_samples_3_sample_V_addr_7 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_7"/></StgValue>
</operation>

<operation id="1231" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:295 %sample_period_samples_3_sample_V_load_6 = load i5 %sample_period_samples_3_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_6"/></StgValue>
</operation>

<operation id="1232" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:296 %sample_period_samples_4_sample_V_addr_7 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_7"/></StgValue>
</operation>

<operation id="1233" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:297 %sample_period_samples_4_sample_V_load_6 = load i5 %sample_period_samples_4_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_6"/></StgValue>
</operation>

<operation id="1234" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:298 %sample_period_samples_5_sample_V_addr_7 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_7"/></StgValue>
</operation>

<operation id="1235" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:299 %sample_period_samples_5_sample_V_load_6 = load i5 %sample_period_samples_5_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_6"/></StgValue>
</operation>

<operation id="1236" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:300 %sample_period_samples_6_sample_V_addr_7 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_7"/></StgValue>
</operation>

<operation id="1237" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:301 %sample_period_samples_6_sample_V_load_6 = load i5 %sample_period_samples_6_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_6"/></StgValue>
</operation>

<operation id="1238" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:302 %sample_period_samples_7_sample_V_addr_7 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_7"/></StgValue>
</operation>

<operation id="1239" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:303 %sample_period_samples_7_sample_V_load_6 = load i5 %sample_period_samples_7_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_6"/></StgValue>
</operation>

<operation id="1240" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:304 %sample_period_samples_8_sample_V_addr_7 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_7"/></StgValue>
</operation>

<operation id="1241" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:305 %sample_period_samples_8_sample_V_load_6 = load i5 %sample_period_samples_8_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_6"/></StgValue>
</operation>

<operation id="1242" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:306 %sample_period_samples_9_sample_V_addr_7 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_7"/></StgValue>
</operation>

<operation id="1243" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:307 %sample_period_samples_9_sample_V_load_6 = load i5 %sample_period_samples_9_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_6"/></StgValue>
</operation>

<operation id="1244" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:308 %sample_period_samples_10_sample_V_addr_7 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_7"/></StgValue>
</operation>

<operation id="1245" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:309 %sample_period_samples_10_sample_V_load_6 = load i5 %sample_period_samples_10_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_6"/></StgValue>
</operation>

<operation id="1246" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:310 %sample_period_samples_11_sample_V_addr_7 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_7"/></StgValue>
</operation>

<operation id="1247" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:311 %sample_period_samples_11_sample_V_load_6 = load i5 %sample_period_samples_11_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_6"/></StgValue>
</operation>

<operation id="1248" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:312 %sample_period_samples_0_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="1249" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:313 %sample_period_samples_0_timestamp_V_load_6 = load i5 %sample_period_samples_0_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1250" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:314 %sample_period_samples_1_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="1251" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:315 %sample_period_samples_1_timestamp_V_load_6 = load i5 %sample_period_samples_1_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1252" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:316 %sample_period_samples_2_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="1253" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:317 %sample_period_samples_2_timestamp_V_load_6 = load i5 %sample_period_samples_2_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1254" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:318 %sample_period_samples_3_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="1255" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:319 %sample_period_samples_3_timestamp_V_load_6 = load i5 %sample_period_samples_3_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1256" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:320 %sample_period_samples_4_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="1257" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:321 %sample_period_samples_4_timestamp_V_load_6 = load i5 %sample_period_samples_4_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1258" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:322 %sample_period_samples_5_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="1259" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:323 %sample_period_samples_5_timestamp_V_load_6 = load i5 %sample_period_samples_5_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1260" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:324 %sample_period_samples_6_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="1261" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:325 %sample_period_samples_6_timestamp_V_load_6 = load i5 %sample_period_samples_6_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1262" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:326 %sample_period_samples_7_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="1263" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:327 %sample_period_samples_7_timestamp_V_load_6 = load i5 %sample_period_samples_7_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1264" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:328 %sample_period_samples_8_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="1265" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:329 %sample_period_samples_8_timestamp_V_load_6 = load i5 %sample_period_samples_8_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1266" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:330 %sample_period_samples_9_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="1267" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:331 %sample_period_samples_9_timestamp_V_load_6 = load i5 %sample_period_samples_9_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1268" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:332 %sample_period_samples_10_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="1269" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:333 %sample_period_samples_10_timestamp_V_load_6 = load i5 %sample_period_samples_10_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1270" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:334 %sample_period_samples_11_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="1271" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:335 %sample_period_samples_11_timestamp_V_load_6 = load i5 %sample_period_samples_11_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1272" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:336 %sample_period_samples_0_sample_V_addr_8 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_8"/></StgValue>
</operation>

<operation id="1273" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:337 %sample_period_samples_0_sample_V_load_7 = load i5 %sample_period_samples_0_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_7"/></StgValue>
</operation>

<operation id="1274" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:338 %sample_period_samples_1_sample_V_addr_8 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_8"/></StgValue>
</operation>

<operation id="1275" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:339 %sample_period_samples_1_sample_V_load_7 = load i5 %sample_period_samples_1_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_7"/></StgValue>
</operation>

<operation id="1276" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:340 %sample_period_samples_2_sample_V_addr_8 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_8"/></StgValue>
</operation>

<operation id="1277" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:341 %sample_period_samples_2_sample_V_load_7 = load i5 %sample_period_samples_2_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_7"/></StgValue>
</operation>

<operation id="1278" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:342 %sample_period_samples_3_sample_V_addr_8 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_8"/></StgValue>
</operation>

<operation id="1279" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:343 %sample_period_samples_3_sample_V_load_7 = load i5 %sample_period_samples_3_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_7"/></StgValue>
</operation>

<operation id="1280" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:344 %sample_period_samples_4_sample_V_addr_8 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_8"/></StgValue>
</operation>

<operation id="1281" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:345 %sample_period_samples_4_sample_V_load_7 = load i5 %sample_period_samples_4_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_7"/></StgValue>
</operation>

<operation id="1282" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:346 %sample_period_samples_5_sample_V_addr_8 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_8"/></StgValue>
</operation>

<operation id="1283" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:347 %sample_period_samples_5_sample_V_load_7 = load i5 %sample_period_samples_5_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_7"/></StgValue>
</operation>

<operation id="1284" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:348 %sample_period_samples_6_sample_V_addr_8 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_8"/></StgValue>
</operation>

<operation id="1285" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:349 %sample_period_samples_6_sample_V_load_7 = load i5 %sample_period_samples_6_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_7"/></StgValue>
</operation>

<operation id="1286" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:350 %sample_period_samples_7_sample_V_addr_8 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_8"/></StgValue>
</operation>

<operation id="1287" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:351 %sample_period_samples_7_sample_V_load_7 = load i5 %sample_period_samples_7_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_7"/></StgValue>
</operation>

<operation id="1288" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:352 %sample_period_samples_8_sample_V_addr_8 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_8"/></StgValue>
</operation>

<operation id="1289" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:353 %sample_period_samples_8_sample_V_load_7 = load i5 %sample_period_samples_8_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_7"/></StgValue>
</operation>

<operation id="1290" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:354 %sample_period_samples_9_sample_V_addr_8 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_8"/></StgValue>
</operation>

<operation id="1291" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:355 %sample_period_samples_9_sample_V_load_7 = load i5 %sample_period_samples_9_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_7"/></StgValue>
</operation>

<operation id="1292" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:356 %sample_period_samples_10_sample_V_addr_8 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_8"/></StgValue>
</operation>

<operation id="1293" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:357 %sample_period_samples_10_sample_V_load_7 = load i5 %sample_period_samples_10_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_7"/></StgValue>
</operation>

<operation id="1294" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:358 %sample_period_samples_11_sample_V_addr_8 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_8"/></StgValue>
</operation>

<operation id="1295" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:359 %sample_period_samples_11_sample_V_load_7 = load i5 %sample_period_samples_11_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_7"/></StgValue>
</operation>

<operation id="1296" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:360 %sample_period_samples_0_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="1297" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:361 %sample_period_samples_0_timestamp_V_load_7 = load i5 %sample_period_samples_0_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1298" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:362 %sample_period_samples_1_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="1299" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:363 %sample_period_samples_1_timestamp_V_load_7 = load i5 %sample_period_samples_1_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1300" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:364 %sample_period_samples_2_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="1301" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:365 %sample_period_samples_2_timestamp_V_load_7 = load i5 %sample_period_samples_2_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1302" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:366 %sample_period_samples_3_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="1303" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:367 %sample_period_samples_3_timestamp_V_load_7 = load i5 %sample_period_samples_3_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1304" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:368 %sample_period_samples_4_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="1305" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:369 %sample_period_samples_4_timestamp_V_load_7 = load i5 %sample_period_samples_4_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1306" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:370 %sample_period_samples_5_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="1307" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:371 %sample_period_samples_5_timestamp_V_load_7 = load i5 %sample_period_samples_5_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1308" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:372 %sample_period_samples_6_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="1309" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:373 %sample_period_samples_6_timestamp_V_load_7 = load i5 %sample_period_samples_6_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1310" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:374 %sample_period_samples_7_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="1311" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:375 %sample_period_samples_7_timestamp_V_load_7 = load i5 %sample_period_samples_7_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1312" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:376 %sample_period_samples_8_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="1313" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:377 %sample_period_samples_8_timestamp_V_load_7 = load i5 %sample_period_samples_8_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1314" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:378 %sample_period_samples_9_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="1315" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:379 %sample_period_samples_9_timestamp_V_load_7 = load i5 %sample_period_samples_9_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1316" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:380 %sample_period_samples_10_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="1317" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:381 %sample_period_samples_10_timestamp_V_load_7 = load i5 %sample_period_samples_10_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1318" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:382 %sample_period_samples_11_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="1319" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:383 %sample_period_samples_11_timestamp_V_load_7 = load i5 %sample_period_samples_11_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_7"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1320" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:289 %sample_period_samples_0_sample_V_load_6 = load i5 %sample_period_samples_0_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_6"/></StgValue>
</operation>

<operation id="1321" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:291 %sample_period_samples_1_sample_V_load_6 = load i5 %sample_period_samples_1_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_6"/></StgValue>
</operation>

<operation id="1322" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:293 %sample_period_samples_2_sample_V_load_6 = load i5 %sample_period_samples_2_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_6"/></StgValue>
</operation>

<operation id="1323" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:295 %sample_period_samples_3_sample_V_load_6 = load i5 %sample_period_samples_3_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_6"/></StgValue>
</operation>

<operation id="1324" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:297 %sample_period_samples_4_sample_V_load_6 = load i5 %sample_period_samples_4_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_6"/></StgValue>
</operation>

<operation id="1325" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:299 %sample_period_samples_5_sample_V_load_6 = load i5 %sample_period_samples_5_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_6"/></StgValue>
</operation>

<operation id="1326" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:301 %sample_period_samples_6_sample_V_load_6 = load i5 %sample_period_samples_6_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_6"/></StgValue>
</operation>

<operation id="1327" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:303 %sample_period_samples_7_sample_V_load_6 = load i5 %sample_period_samples_7_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_6"/></StgValue>
</operation>

<operation id="1328" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:305 %sample_period_samples_8_sample_V_load_6 = load i5 %sample_period_samples_8_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_6"/></StgValue>
</operation>

<operation id="1329" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:307 %sample_period_samples_9_sample_V_load_6 = load i5 %sample_period_samples_9_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_6"/></StgValue>
</operation>

<operation id="1330" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:309 %sample_period_samples_10_sample_V_load_6 = load i5 %sample_period_samples_10_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_6"/></StgValue>
</operation>

<operation id="1331" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:311 %sample_period_samples_11_sample_V_load_6 = load i5 %sample_period_samples_11_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_6"/></StgValue>
</operation>

<operation id="1332" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:313 %sample_period_samples_0_timestamp_V_load_6 = load i5 %sample_period_samples_0_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1333" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:315 %sample_period_samples_1_timestamp_V_load_6 = load i5 %sample_period_samples_1_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1334" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:317 %sample_period_samples_2_timestamp_V_load_6 = load i5 %sample_period_samples_2_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1335" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:319 %sample_period_samples_3_timestamp_V_load_6 = load i5 %sample_period_samples_3_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1336" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:321 %sample_period_samples_4_timestamp_V_load_6 = load i5 %sample_period_samples_4_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1337" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:323 %sample_period_samples_5_timestamp_V_load_6 = load i5 %sample_period_samples_5_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1338" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:325 %sample_period_samples_6_timestamp_V_load_6 = load i5 %sample_period_samples_6_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1339" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:327 %sample_period_samples_7_timestamp_V_load_6 = load i5 %sample_period_samples_7_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1340" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:329 %sample_period_samples_8_timestamp_V_load_6 = load i5 %sample_period_samples_8_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1341" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:331 %sample_period_samples_9_timestamp_V_load_6 = load i5 %sample_period_samples_9_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1342" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:333 %sample_period_samples_10_timestamp_V_load_6 = load i5 %sample_period_samples_10_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1343" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:335 %sample_period_samples_11_timestamp_V_load_6 = load i5 %sample_period_samples_11_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_6"/></StgValue>
</operation>

<operation id="1344" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:337 %sample_period_samples_0_sample_V_load_7 = load i5 %sample_period_samples_0_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_7"/></StgValue>
</operation>

<operation id="1345" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:339 %sample_period_samples_1_sample_V_load_7 = load i5 %sample_period_samples_1_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_7"/></StgValue>
</operation>

<operation id="1346" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:341 %sample_period_samples_2_sample_V_load_7 = load i5 %sample_period_samples_2_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_7"/></StgValue>
</operation>

<operation id="1347" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:343 %sample_period_samples_3_sample_V_load_7 = load i5 %sample_period_samples_3_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_7"/></StgValue>
</operation>

<operation id="1348" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:345 %sample_period_samples_4_sample_V_load_7 = load i5 %sample_period_samples_4_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_7"/></StgValue>
</operation>

<operation id="1349" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:347 %sample_period_samples_5_sample_V_load_7 = load i5 %sample_period_samples_5_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_7"/></StgValue>
</operation>

<operation id="1350" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:349 %sample_period_samples_6_sample_V_load_7 = load i5 %sample_period_samples_6_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_7"/></StgValue>
</operation>

<operation id="1351" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:351 %sample_period_samples_7_sample_V_load_7 = load i5 %sample_period_samples_7_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_7"/></StgValue>
</operation>

<operation id="1352" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:353 %sample_period_samples_8_sample_V_load_7 = load i5 %sample_period_samples_8_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_7"/></StgValue>
</operation>

<operation id="1353" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:355 %sample_period_samples_9_sample_V_load_7 = load i5 %sample_period_samples_9_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_7"/></StgValue>
</operation>

<operation id="1354" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:357 %sample_period_samples_10_sample_V_load_7 = load i5 %sample_period_samples_10_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_7"/></StgValue>
</operation>

<operation id="1355" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:359 %sample_period_samples_11_sample_V_load_7 = load i5 %sample_period_samples_11_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_7"/></StgValue>
</operation>

<operation id="1356" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:361 %sample_period_samples_0_timestamp_V_load_7 = load i5 %sample_period_samples_0_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1357" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:363 %sample_period_samples_1_timestamp_V_load_7 = load i5 %sample_period_samples_1_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1358" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:365 %sample_period_samples_2_timestamp_V_load_7 = load i5 %sample_period_samples_2_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1359" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:367 %sample_period_samples_3_timestamp_V_load_7 = load i5 %sample_period_samples_3_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1360" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:369 %sample_period_samples_4_timestamp_V_load_7 = load i5 %sample_period_samples_4_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1361" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:371 %sample_period_samples_5_timestamp_V_load_7 = load i5 %sample_period_samples_5_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1362" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:373 %sample_period_samples_6_timestamp_V_load_7 = load i5 %sample_period_samples_6_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1363" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:375 %sample_period_samples_7_timestamp_V_load_7 = load i5 %sample_period_samples_7_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1364" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:377 %sample_period_samples_8_timestamp_V_load_7 = load i5 %sample_period_samples_8_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1365" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:379 %sample_period_samples_9_timestamp_V_load_7 = load i5 %sample_period_samples_9_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1366" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:381 %sample_period_samples_10_timestamp_V_load_7 = load i5 %sample_period_samples_10_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1367" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:383 %sample_period_samples_11_timestamp_V_load_7 = load i5 %sample_period_samples_11_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_7"/></StgValue>
</operation>

<operation id="1368" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:384 %sample_period_samples_0_sample_V_addr_9 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_9"/></StgValue>
</operation>

<operation id="1369" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:385 %sample_period_samples_0_sample_V_load_8 = load i5 %sample_period_samples_0_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_8"/></StgValue>
</operation>

<operation id="1370" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:386 %sample_period_samples_1_sample_V_addr_9 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_9"/></StgValue>
</operation>

<operation id="1371" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:387 %sample_period_samples_1_sample_V_load_8 = load i5 %sample_period_samples_1_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_8"/></StgValue>
</operation>

<operation id="1372" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:388 %sample_period_samples_2_sample_V_addr_9 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_9"/></StgValue>
</operation>

<operation id="1373" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:389 %sample_period_samples_2_sample_V_load_8 = load i5 %sample_period_samples_2_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_8"/></StgValue>
</operation>

<operation id="1374" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:390 %sample_period_samples_3_sample_V_addr_9 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_9"/></StgValue>
</operation>

<operation id="1375" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:391 %sample_period_samples_3_sample_V_load_8 = load i5 %sample_period_samples_3_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_8"/></StgValue>
</operation>

<operation id="1376" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:392 %sample_period_samples_4_sample_V_addr_9 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_9"/></StgValue>
</operation>

<operation id="1377" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:393 %sample_period_samples_4_sample_V_load_8 = load i5 %sample_period_samples_4_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_8"/></StgValue>
</operation>

<operation id="1378" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:394 %sample_period_samples_5_sample_V_addr_9 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_9"/></StgValue>
</operation>

<operation id="1379" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:395 %sample_period_samples_5_sample_V_load_8 = load i5 %sample_period_samples_5_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_8"/></StgValue>
</operation>

<operation id="1380" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:396 %sample_period_samples_6_sample_V_addr_9 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_9"/></StgValue>
</operation>

<operation id="1381" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:397 %sample_period_samples_6_sample_V_load_8 = load i5 %sample_period_samples_6_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_8"/></StgValue>
</operation>

<operation id="1382" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:398 %sample_period_samples_7_sample_V_addr_9 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_9"/></StgValue>
</operation>

<operation id="1383" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:399 %sample_period_samples_7_sample_V_load_8 = load i5 %sample_period_samples_7_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_8"/></StgValue>
</operation>

<operation id="1384" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:400 %sample_period_samples_8_sample_V_addr_9 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_9"/></StgValue>
</operation>

<operation id="1385" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:401 %sample_period_samples_8_sample_V_load_8 = load i5 %sample_period_samples_8_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_8"/></StgValue>
</operation>

<operation id="1386" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:402 %sample_period_samples_9_sample_V_addr_9 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_9"/></StgValue>
</operation>

<operation id="1387" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:403 %sample_period_samples_9_sample_V_load_8 = load i5 %sample_period_samples_9_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_8"/></StgValue>
</operation>

<operation id="1388" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:404 %sample_period_samples_10_sample_V_addr_9 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_9"/></StgValue>
</operation>

<operation id="1389" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:405 %sample_period_samples_10_sample_V_load_8 = load i5 %sample_period_samples_10_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_8"/></StgValue>
</operation>

<operation id="1390" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:406 %sample_period_samples_11_sample_V_addr_9 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_9"/></StgValue>
</operation>

<operation id="1391" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:407 %sample_period_samples_11_sample_V_load_8 = load i5 %sample_period_samples_11_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_8"/></StgValue>
</operation>

<operation id="1392" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:408 %sample_period_samples_0_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="1393" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:409 %sample_period_samples_0_timestamp_V_load_8 = load i5 %sample_period_samples_0_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1394" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:410 %sample_period_samples_1_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="1395" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:411 %sample_period_samples_1_timestamp_V_load_8 = load i5 %sample_period_samples_1_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1396" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:412 %sample_period_samples_2_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="1397" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:413 %sample_period_samples_2_timestamp_V_load_8 = load i5 %sample_period_samples_2_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1398" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:414 %sample_period_samples_3_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="1399" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:415 %sample_period_samples_3_timestamp_V_load_8 = load i5 %sample_period_samples_3_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1400" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:416 %sample_period_samples_4_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="1401" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:417 %sample_period_samples_4_timestamp_V_load_8 = load i5 %sample_period_samples_4_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1402" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:418 %sample_period_samples_5_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="1403" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:419 %sample_period_samples_5_timestamp_V_load_8 = load i5 %sample_period_samples_5_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1404" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:420 %sample_period_samples_6_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="1405" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:421 %sample_period_samples_6_timestamp_V_load_8 = load i5 %sample_period_samples_6_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1406" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:422 %sample_period_samples_7_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="1407" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:423 %sample_period_samples_7_timestamp_V_load_8 = load i5 %sample_period_samples_7_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1408" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:424 %sample_period_samples_8_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="1409" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:425 %sample_period_samples_8_timestamp_V_load_8 = load i5 %sample_period_samples_8_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1410" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:426 %sample_period_samples_9_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="1411" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:427 %sample_period_samples_9_timestamp_V_load_8 = load i5 %sample_period_samples_9_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1412" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:428 %sample_period_samples_10_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="1413" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:429 %sample_period_samples_10_timestamp_V_load_8 = load i5 %sample_period_samples_10_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1414" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:430 %sample_period_samples_11_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="1415" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:431 %sample_period_samples_11_timestamp_V_load_8 = load i5 %sample_period_samples_11_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1416" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:432 %sample_period_samples_0_sample_V_addr_10 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_10"/></StgValue>
</operation>

<operation id="1417" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:433 %sample_period_samples_0_sample_V_load_9 = load i5 %sample_period_samples_0_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_9"/></StgValue>
</operation>

<operation id="1418" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:434 %sample_period_samples_1_sample_V_addr_10 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_10"/></StgValue>
</operation>

<operation id="1419" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:435 %sample_period_samples_1_sample_V_load_9 = load i5 %sample_period_samples_1_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_9"/></StgValue>
</operation>

<operation id="1420" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:436 %sample_period_samples_2_sample_V_addr_10 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_10"/></StgValue>
</operation>

<operation id="1421" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:437 %sample_period_samples_2_sample_V_load_9 = load i5 %sample_period_samples_2_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_9"/></StgValue>
</operation>

<operation id="1422" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:438 %sample_period_samples_3_sample_V_addr_10 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_10"/></StgValue>
</operation>

<operation id="1423" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:439 %sample_period_samples_3_sample_V_load_9 = load i5 %sample_period_samples_3_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_9"/></StgValue>
</operation>

<operation id="1424" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:440 %sample_period_samples_4_sample_V_addr_10 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_10"/></StgValue>
</operation>

<operation id="1425" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:441 %sample_period_samples_4_sample_V_load_9 = load i5 %sample_period_samples_4_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_9"/></StgValue>
</operation>

<operation id="1426" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:442 %sample_period_samples_5_sample_V_addr_10 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_10"/></StgValue>
</operation>

<operation id="1427" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:443 %sample_period_samples_5_sample_V_load_9 = load i5 %sample_period_samples_5_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_9"/></StgValue>
</operation>

<operation id="1428" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:444 %sample_period_samples_6_sample_V_addr_10 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_10"/></StgValue>
</operation>

<operation id="1429" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:445 %sample_period_samples_6_sample_V_load_9 = load i5 %sample_period_samples_6_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_9"/></StgValue>
</operation>

<operation id="1430" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:446 %sample_period_samples_7_sample_V_addr_10 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_10"/></StgValue>
</operation>

<operation id="1431" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:447 %sample_period_samples_7_sample_V_load_9 = load i5 %sample_period_samples_7_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_9"/></StgValue>
</operation>

<operation id="1432" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:448 %sample_period_samples_8_sample_V_addr_10 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_10"/></StgValue>
</operation>

<operation id="1433" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:449 %sample_period_samples_8_sample_V_load_9 = load i5 %sample_period_samples_8_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_9"/></StgValue>
</operation>

<operation id="1434" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:450 %sample_period_samples_9_sample_V_addr_10 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_10"/></StgValue>
</operation>

<operation id="1435" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:451 %sample_period_samples_9_sample_V_load_9 = load i5 %sample_period_samples_9_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_9"/></StgValue>
</operation>

<operation id="1436" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:452 %sample_period_samples_10_sample_V_addr_10 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_10"/></StgValue>
</operation>

<operation id="1437" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:453 %sample_period_samples_10_sample_V_load_9 = load i5 %sample_period_samples_10_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_9"/></StgValue>
</operation>

<operation id="1438" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:454 %sample_period_samples_11_sample_V_addr_10 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_10"/></StgValue>
</operation>

<operation id="1439" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:455 %sample_period_samples_11_sample_V_load_9 = load i5 %sample_period_samples_11_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_9"/></StgValue>
</operation>

<operation id="1440" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:456 %sample_period_samples_0_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="1441" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:457 %sample_period_samples_0_timestamp_V_load_9 = load i5 %sample_period_samples_0_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1442" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:458 %sample_period_samples_1_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="1443" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:459 %sample_period_samples_1_timestamp_V_load_9 = load i5 %sample_period_samples_1_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1444" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:460 %sample_period_samples_2_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="1445" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:461 %sample_period_samples_2_timestamp_V_load_9 = load i5 %sample_period_samples_2_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1446" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:462 %sample_period_samples_3_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="1447" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:463 %sample_period_samples_3_timestamp_V_load_9 = load i5 %sample_period_samples_3_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1448" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:464 %sample_period_samples_4_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="1449" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:465 %sample_period_samples_4_timestamp_V_load_9 = load i5 %sample_period_samples_4_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1450" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:466 %sample_period_samples_5_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="1451" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:467 %sample_period_samples_5_timestamp_V_load_9 = load i5 %sample_period_samples_5_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1452" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:468 %sample_period_samples_6_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="1453" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:469 %sample_period_samples_6_timestamp_V_load_9 = load i5 %sample_period_samples_6_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1454" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:470 %sample_period_samples_7_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="1455" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:471 %sample_period_samples_7_timestamp_V_load_9 = load i5 %sample_period_samples_7_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1456" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:472 %sample_period_samples_8_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="1457" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:473 %sample_period_samples_8_timestamp_V_load_9 = load i5 %sample_period_samples_8_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1458" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:474 %sample_period_samples_9_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="1459" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:475 %sample_period_samples_9_timestamp_V_load_9 = load i5 %sample_period_samples_9_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1460" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:476 %sample_period_samples_10_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="1461" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:477 %sample_period_samples_10_timestamp_V_load_9 = load i5 %sample_period_samples_10_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1462" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:478 %sample_period_samples_11_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="1463" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:479 %sample_period_samples_11_timestamp_V_load_9 = load i5 %sample_period_samples_11_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_9"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1464" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:385 %sample_period_samples_0_sample_V_load_8 = load i5 %sample_period_samples_0_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_8"/></StgValue>
</operation>

<operation id="1465" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:387 %sample_period_samples_1_sample_V_load_8 = load i5 %sample_period_samples_1_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_8"/></StgValue>
</operation>

<operation id="1466" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:389 %sample_period_samples_2_sample_V_load_8 = load i5 %sample_period_samples_2_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_8"/></StgValue>
</operation>

<operation id="1467" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:391 %sample_period_samples_3_sample_V_load_8 = load i5 %sample_period_samples_3_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_8"/></StgValue>
</operation>

<operation id="1468" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:393 %sample_period_samples_4_sample_V_load_8 = load i5 %sample_period_samples_4_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_8"/></StgValue>
</operation>

<operation id="1469" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:395 %sample_period_samples_5_sample_V_load_8 = load i5 %sample_period_samples_5_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_8"/></StgValue>
</operation>

<operation id="1470" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:397 %sample_period_samples_6_sample_V_load_8 = load i5 %sample_period_samples_6_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_8"/></StgValue>
</operation>

<operation id="1471" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:399 %sample_period_samples_7_sample_V_load_8 = load i5 %sample_period_samples_7_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_8"/></StgValue>
</operation>

<operation id="1472" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:401 %sample_period_samples_8_sample_V_load_8 = load i5 %sample_period_samples_8_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_8"/></StgValue>
</operation>

<operation id="1473" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:403 %sample_period_samples_9_sample_V_load_8 = load i5 %sample_period_samples_9_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_8"/></StgValue>
</operation>

<operation id="1474" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:405 %sample_period_samples_10_sample_V_load_8 = load i5 %sample_period_samples_10_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_8"/></StgValue>
</operation>

<operation id="1475" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:407 %sample_period_samples_11_sample_V_load_8 = load i5 %sample_period_samples_11_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_8"/></StgValue>
</operation>

<operation id="1476" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:409 %sample_period_samples_0_timestamp_V_load_8 = load i5 %sample_period_samples_0_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1477" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:411 %sample_period_samples_1_timestamp_V_load_8 = load i5 %sample_period_samples_1_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1478" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:413 %sample_period_samples_2_timestamp_V_load_8 = load i5 %sample_period_samples_2_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1479" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:415 %sample_period_samples_3_timestamp_V_load_8 = load i5 %sample_period_samples_3_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1480" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:417 %sample_period_samples_4_timestamp_V_load_8 = load i5 %sample_period_samples_4_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1481" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:419 %sample_period_samples_5_timestamp_V_load_8 = load i5 %sample_period_samples_5_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1482" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:421 %sample_period_samples_6_timestamp_V_load_8 = load i5 %sample_period_samples_6_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1483" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:423 %sample_period_samples_7_timestamp_V_load_8 = load i5 %sample_period_samples_7_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1484" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:425 %sample_period_samples_8_timestamp_V_load_8 = load i5 %sample_period_samples_8_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1485" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:427 %sample_period_samples_9_timestamp_V_load_8 = load i5 %sample_period_samples_9_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1486" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:429 %sample_period_samples_10_timestamp_V_load_8 = load i5 %sample_period_samples_10_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1487" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:431 %sample_period_samples_11_timestamp_V_load_8 = load i5 %sample_period_samples_11_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_8"/></StgValue>
</operation>

<operation id="1488" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:433 %sample_period_samples_0_sample_V_load_9 = load i5 %sample_period_samples_0_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_9"/></StgValue>
</operation>

<operation id="1489" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:435 %sample_period_samples_1_sample_V_load_9 = load i5 %sample_period_samples_1_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_9"/></StgValue>
</operation>

<operation id="1490" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:437 %sample_period_samples_2_sample_V_load_9 = load i5 %sample_period_samples_2_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_9"/></StgValue>
</operation>

<operation id="1491" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:439 %sample_period_samples_3_sample_V_load_9 = load i5 %sample_period_samples_3_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_9"/></StgValue>
</operation>

<operation id="1492" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:441 %sample_period_samples_4_sample_V_load_9 = load i5 %sample_period_samples_4_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_9"/></StgValue>
</operation>

<operation id="1493" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:443 %sample_period_samples_5_sample_V_load_9 = load i5 %sample_period_samples_5_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_9"/></StgValue>
</operation>

<operation id="1494" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:445 %sample_period_samples_6_sample_V_load_9 = load i5 %sample_period_samples_6_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_9"/></StgValue>
</operation>

<operation id="1495" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:447 %sample_period_samples_7_sample_V_load_9 = load i5 %sample_period_samples_7_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_9"/></StgValue>
</operation>

<operation id="1496" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:449 %sample_period_samples_8_sample_V_load_9 = load i5 %sample_period_samples_8_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_9"/></StgValue>
</operation>

<operation id="1497" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:451 %sample_period_samples_9_sample_V_load_9 = load i5 %sample_period_samples_9_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_9"/></StgValue>
</operation>

<operation id="1498" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:453 %sample_period_samples_10_sample_V_load_9 = load i5 %sample_period_samples_10_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_9"/></StgValue>
</operation>

<operation id="1499" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:455 %sample_period_samples_11_sample_V_load_9 = load i5 %sample_period_samples_11_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_9"/></StgValue>
</operation>

<operation id="1500" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:457 %sample_period_samples_0_timestamp_V_load_9 = load i5 %sample_period_samples_0_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1501" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:459 %sample_period_samples_1_timestamp_V_load_9 = load i5 %sample_period_samples_1_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1502" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:461 %sample_period_samples_2_timestamp_V_load_9 = load i5 %sample_period_samples_2_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1503" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:463 %sample_period_samples_3_timestamp_V_load_9 = load i5 %sample_period_samples_3_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1504" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:465 %sample_period_samples_4_timestamp_V_load_9 = load i5 %sample_period_samples_4_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1505" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:467 %sample_period_samples_5_timestamp_V_load_9 = load i5 %sample_period_samples_5_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1506" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:469 %sample_period_samples_6_timestamp_V_load_9 = load i5 %sample_period_samples_6_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1507" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:471 %sample_period_samples_7_timestamp_V_load_9 = load i5 %sample_period_samples_7_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1508" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:473 %sample_period_samples_8_timestamp_V_load_9 = load i5 %sample_period_samples_8_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1509" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:475 %sample_period_samples_9_timestamp_V_load_9 = load i5 %sample_period_samples_9_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1510" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:477 %sample_period_samples_10_timestamp_V_load_9 = load i5 %sample_period_samples_10_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1511" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:479 %sample_period_samples_11_timestamp_V_load_9 = load i5 %sample_period_samples_11_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_9"/></StgValue>
</operation>

<operation id="1512" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:480 %sample_period_samples_0_sample_V_addr_11 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_11"/></StgValue>
</operation>

<operation id="1513" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:481 %sample_period_samples_0_sample_V_load_10 = load i5 %sample_period_samples_0_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_10"/></StgValue>
</operation>

<operation id="1514" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:482 %sample_period_samples_1_sample_V_addr_11 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_11"/></StgValue>
</operation>

<operation id="1515" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:483 %sample_period_samples_1_sample_V_load_10 = load i5 %sample_period_samples_1_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_10"/></StgValue>
</operation>

<operation id="1516" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:484 %sample_period_samples_2_sample_V_addr_11 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_11"/></StgValue>
</operation>

<operation id="1517" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:485 %sample_period_samples_2_sample_V_load_10 = load i5 %sample_period_samples_2_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_10"/></StgValue>
</operation>

<operation id="1518" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:486 %sample_period_samples_3_sample_V_addr_11 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_11"/></StgValue>
</operation>

<operation id="1519" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:487 %sample_period_samples_3_sample_V_load_10 = load i5 %sample_period_samples_3_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_10"/></StgValue>
</operation>

<operation id="1520" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:488 %sample_period_samples_4_sample_V_addr_11 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_11"/></StgValue>
</operation>

<operation id="1521" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:489 %sample_period_samples_4_sample_V_load_10 = load i5 %sample_period_samples_4_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_10"/></StgValue>
</operation>

<operation id="1522" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:490 %sample_period_samples_5_sample_V_addr_11 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_11"/></StgValue>
</operation>

<operation id="1523" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:491 %sample_period_samples_5_sample_V_load_10 = load i5 %sample_period_samples_5_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_10"/></StgValue>
</operation>

<operation id="1524" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:492 %sample_period_samples_6_sample_V_addr_11 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_11"/></StgValue>
</operation>

<operation id="1525" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:493 %sample_period_samples_6_sample_V_load_10 = load i5 %sample_period_samples_6_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_10"/></StgValue>
</operation>

<operation id="1526" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:494 %sample_period_samples_7_sample_V_addr_11 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_11"/></StgValue>
</operation>

<operation id="1527" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:495 %sample_period_samples_7_sample_V_load_10 = load i5 %sample_period_samples_7_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_10"/></StgValue>
</operation>

<operation id="1528" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:496 %sample_period_samples_8_sample_V_addr_11 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_11"/></StgValue>
</operation>

<operation id="1529" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:497 %sample_period_samples_8_sample_V_load_10 = load i5 %sample_period_samples_8_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_10"/></StgValue>
</operation>

<operation id="1530" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:498 %sample_period_samples_9_sample_V_addr_11 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_11"/></StgValue>
</operation>

<operation id="1531" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:499 %sample_period_samples_9_sample_V_load_10 = load i5 %sample_period_samples_9_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_10"/></StgValue>
</operation>

<operation id="1532" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:500 %sample_period_samples_10_sample_V_addr_11 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_11"/></StgValue>
</operation>

<operation id="1533" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:501 %sample_period_samples_10_sample_V_load_10 = load i5 %sample_period_samples_10_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_10"/></StgValue>
</operation>

<operation id="1534" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:502 %sample_period_samples_11_sample_V_addr_11 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_11"/></StgValue>
</operation>

<operation id="1535" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:503 %sample_period_samples_11_sample_V_load_10 = load i5 %sample_period_samples_11_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_10"/></StgValue>
</operation>

<operation id="1536" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:504 %sample_period_samples_0_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="1537" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:505 %sample_period_samples_0_timestamp_V_load_10 = load i5 %sample_period_samples_0_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1538" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:506 %sample_period_samples_1_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="1539" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:507 %sample_period_samples_1_timestamp_V_load_10 = load i5 %sample_period_samples_1_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1540" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:508 %sample_period_samples_2_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="1541" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:509 %sample_period_samples_2_timestamp_V_load_10 = load i5 %sample_period_samples_2_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1542" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:510 %sample_period_samples_3_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="1543" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:511 %sample_period_samples_3_timestamp_V_load_10 = load i5 %sample_period_samples_3_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1544" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:512 %sample_period_samples_4_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="1545" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:513 %sample_period_samples_4_timestamp_V_load_10 = load i5 %sample_period_samples_4_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1546" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:514 %sample_period_samples_5_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="1547" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:515 %sample_period_samples_5_timestamp_V_load_10 = load i5 %sample_period_samples_5_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1548" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:516 %sample_period_samples_6_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="1549" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:517 %sample_period_samples_6_timestamp_V_load_10 = load i5 %sample_period_samples_6_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1550" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:518 %sample_period_samples_7_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="1551" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:519 %sample_period_samples_7_timestamp_V_load_10 = load i5 %sample_period_samples_7_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1552" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:520 %sample_period_samples_8_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="1553" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:521 %sample_period_samples_8_timestamp_V_load_10 = load i5 %sample_period_samples_8_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1554" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:522 %sample_period_samples_9_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="1555" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:523 %sample_period_samples_9_timestamp_V_load_10 = load i5 %sample_period_samples_9_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1556" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:524 %sample_period_samples_10_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="1557" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:525 %sample_period_samples_10_timestamp_V_load_10 = load i5 %sample_period_samples_10_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1558" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:526 %sample_period_samples_11_timestamp_V_addr_11 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="1559" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:527 %sample_period_samples_11_timestamp_V_load_10 = load i5 %sample_period_samples_11_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1560" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:528 %sample_period_samples_0_sample_V_addr_12 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_12"/></StgValue>
</operation>

<operation id="1561" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:529 %sample_period_samples_0_sample_V_load_11 = load i5 %sample_period_samples_0_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_11"/></StgValue>
</operation>

<operation id="1562" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:530 %sample_period_samples_1_sample_V_addr_12 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_12"/></StgValue>
</operation>

<operation id="1563" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:531 %sample_period_samples_1_sample_V_load_11 = load i5 %sample_period_samples_1_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_11"/></StgValue>
</operation>

<operation id="1564" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:532 %sample_period_samples_2_sample_V_addr_12 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_12"/></StgValue>
</operation>

<operation id="1565" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:533 %sample_period_samples_2_sample_V_load_11 = load i5 %sample_period_samples_2_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_11"/></StgValue>
</operation>

<operation id="1566" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:534 %sample_period_samples_3_sample_V_addr_12 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_12"/></StgValue>
</operation>

<operation id="1567" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:535 %sample_period_samples_3_sample_V_load_11 = load i5 %sample_period_samples_3_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_11"/></StgValue>
</operation>

<operation id="1568" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:536 %sample_period_samples_4_sample_V_addr_12 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_12"/></StgValue>
</operation>

<operation id="1569" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:537 %sample_period_samples_4_sample_V_load_11 = load i5 %sample_period_samples_4_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_11"/></StgValue>
</operation>

<operation id="1570" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:538 %sample_period_samples_5_sample_V_addr_12 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_12"/></StgValue>
</operation>

<operation id="1571" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:539 %sample_period_samples_5_sample_V_load_11 = load i5 %sample_period_samples_5_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_11"/></StgValue>
</operation>

<operation id="1572" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:540 %sample_period_samples_6_sample_V_addr_12 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_12"/></StgValue>
</operation>

<operation id="1573" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:541 %sample_period_samples_6_sample_V_load_11 = load i5 %sample_period_samples_6_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_11"/></StgValue>
</operation>

<operation id="1574" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:542 %sample_period_samples_7_sample_V_addr_12 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_12"/></StgValue>
</operation>

<operation id="1575" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:543 %sample_period_samples_7_sample_V_load_11 = load i5 %sample_period_samples_7_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_11"/></StgValue>
</operation>

<operation id="1576" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:544 %sample_period_samples_8_sample_V_addr_12 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_12"/></StgValue>
</operation>

<operation id="1577" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:545 %sample_period_samples_8_sample_V_load_11 = load i5 %sample_period_samples_8_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_11"/></StgValue>
</operation>

<operation id="1578" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:546 %sample_period_samples_9_sample_V_addr_12 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_12"/></StgValue>
</operation>

<operation id="1579" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:547 %sample_period_samples_9_sample_V_load_11 = load i5 %sample_period_samples_9_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_11"/></StgValue>
</operation>

<operation id="1580" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:548 %sample_period_samples_10_sample_V_addr_12 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_12"/></StgValue>
</operation>

<operation id="1581" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:549 %sample_period_samples_10_sample_V_load_11 = load i5 %sample_period_samples_10_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_11"/></StgValue>
</operation>

<operation id="1582" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:550 %sample_period_samples_11_sample_V_addr_12 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_12"/></StgValue>
</operation>

<operation id="1583" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:551 %sample_period_samples_11_sample_V_load_11 = load i5 %sample_period_samples_11_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_11"/></StgValue>
</operation>

<operation id="1584" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:552 %sample_period_samples_0_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="1585" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:553 %sample_period_samples_0_timestamp_V_load_11 = load i5 %sample_period_samples_0_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1586" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:554 %sample_period_samples_1_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="1587" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:555 %sample_period_samples_1_timestamp_V_load_11 = load i5 %sample_period_samples_1_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1588" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:556 %sample_period_samples_2_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="1589" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:557 %sample_period_samples_2_timestamp_V_load_11 = load i5 %sample_period_samples_2_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1590" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:558 %sample_period_samples_3_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="1591" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:559 %sample_period_samples_3_timestamp_V_load_11 = load i5 %sample_period_samples_3_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1592" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:560 %sample_period_samples_4_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="1593" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:561 %sample_period_samples_4_timestamp_V_load_11 = load i5 %sample_period_samples_4_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1594" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:562 %sample_period_samples_5_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="1595" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:563 %sample_period_samples_5_timestamp_V_load_11 = load i5 %sample_period_samples_5_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1596" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:564 %sample_period_samples_6_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="1597" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:565 %sample_period_samples_6_timestamp_V_load_11 = load i5 %sample_period_samples_6_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1598" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:566 %sample_period_samples_7_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="1599" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:567 %sample_period_samples_7_timestamp_V_load_11 = load i5 %sample_period_samples_7_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1600" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:568 %sample_period_samples_8_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="1601" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:569 %sample_period_samples_8_timestamp_V_load_11 = load i5 %sample_period_samples_8_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1602" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:570 %sample_period_samples_9_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="1603" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:571 %sample_period_samples_9_timestamp_V_load_11 = load i5 %sample_period_samples_9_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1604" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:572 %sample_period_samples_10_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="1605" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:573 %sample_period_samples_10_timestamp_V_load_11 = load i5 %sample_period_samples_10_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1606" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:574 %sample_period_samples_11_timestamp_V_addr_12 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="1607" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:575 %sample_period_samples_11_timestamp_V_load_11 = load i5 %sample_period_samples_11_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_11"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1608" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:481 %sample_period_samples_0_sample_V_load_10 = load i5 %sample_period_samples_0_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_10"/></StgValue>
</operation>

<operation id="1609" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:483 %sample_period_samples_1_sample_V_load_10 = load i5 %sample_period_samples_1_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_10"/></StgValue>
</operation>

<operation id="1610" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:485 %sample_period_samples_2_sample_V_load_10 = load i5 %sample_period_samples_2_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_10"/></StgValue>
</operation>

<operation id="1611" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:487 %sample_period_samples_3_sample_V_load_10 = load i5 %sample_period_samples_3_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_10"/></StgValue>
</operation>

<operation id="1612" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:489 %sample_period_samples_4_sample_V_load_10 = load i5 %sample_period_samples_4_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_10"/></StgValue>
</operation>

<operation id="1613" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:491 %sample_period_samples_5_sample_V_load_10 = load i5 %sample_period_samples_5_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_10"/></StgValue>
</operation>

<operation id="1614" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:493 %sample_period_samples_6_sample_V_load_10 = load i5 %sample_period_samples_6_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_10"/></StgValue>
</operation>

<operation id="1615" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:495 %sample_period_samples_7_sample_V_load_10 = load i5 %sample_period_samples_7_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_10"/></StgValue>
</operation>

<operation id="1616" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:497 %sample_period_samples_8_sample_V_load_10 = load i5 %sample_period_samples_8_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_10"/></StgValue>
</operation>

<operation id="1617" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:499 %sample_period_samples_9_sample_V_load_10 = load i5 %sample_period_samples_9_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_10"/></StgValue>
</operation>

<operation id="1618" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:501 %sample_period_samples_10_sample_V_load_10 = load i5 %sample_period_samples_10_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_10"/></StgValue>
</operation>

<operation id="1619" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:503 %sample_period_samples_11_sample_V_load_10 = load i5 %sample_period_samples_11_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_10"/></StgValue>
</operation>

<operation id="1620" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:505 %sample_period_samples_0_timestamp_V_load_10 = load i5 %sample_period_samples_0_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1621" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:507 %sample_period_samples_1_timestamp_V_load_10 = load i5 %sample_period_samples_1_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1622" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:509 %sample_period_samples_2_timestamp_V_load_10 = load i5 %sample_period_samples_2_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1623" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:511 %sample_period_samples_3_timestamp_V_load_10 = load i5 %sample_period_samples_3_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1624" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:513 %sample_period_samples_4_timestamp_V_load_10 = load i5 %sample_period_samples_4_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1625" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:515 %sample_period_samples_5_timestamp_V_load_10 = load i5 %sample_period_samples_5_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1626" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:517 %sample_period_samples_6_timestamp_V_load_10 = load i5 %sample_period_samples_6_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1627" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:519 %sample_period_samples_7_timestamp_V_load_10 = load i5 %sample_period_samples_7_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1628" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:521 %sample_period_samples_8_timestamp_V_load_10 = load i5 %sample_period_samples_8_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1629" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:523 %sample_period_samples_9_timestamp_V_load_10 = load i5 %sample_period_samples_9_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1630" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:525 %sample_period_samples_10_timestamp_V_load_10 = load i5 %sample_period_samples_10_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1631" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:527 %sample_period_samples_11_timestamp_V_load_10 = load i5 %sample_period_samples_11_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_10"/></StgValue>
</operation>

<operation id="1632" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:529 %sample_period_samples_0_sample_V_load_11 = load i5 %sample_period_samples_0_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_11"/></StgValue>
</operation>

<operation id="1633" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:531 %sample_period_samples_1_sample_V_load_11 = load i5 %sample_period_samples_1_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_11"/></StgValue>
</operation>

<operation id="1634" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:533 %sample_period_samples_2_sample_V_load_11 = load i5 %sample_period_samples_2_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_11"/></StgValue>
</operation>

<operation id="1635" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:535 %sample_period_samples_3_sample_V_load_11 = load i5 %sample_period_samples_3_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_11"/></StgValue>
</operation>

<operation id="1636" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:537 %sample_period_samples_4_sample_V_load_11 = load i5 %sample_period_samples_4_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_11"/></StgValue>
</operation>

<operation id="1637" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:539 %sample_period_samples_5_sample_V_load_11 = load i5 %sample_period_samples_5_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_11"/></StgValue>
</operation>

<operation id="1638" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:541 %sample_period_samples_6_sample_V_load_11 = load i5 %sample_period_samples_6_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_11"/></StgValue>
</operation>

<operation id="1639" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:543 %sample_period_samples_7_sample_V_load_11 = load i5 %sample_period_samples_7_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_11"/></StgValue>
</operation>

<operation id="1640" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:545 %sample_period_samples_8_sample_V_load_11 = load i5 %sample_period_samples_8_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_11"/></StgValue>
</operation>

<operation id="1641" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:547 %sample_period_samples_9_sample_V_load_11 = load i5 %sample_period_samples_9_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_11"/></StgValue>
</operation>

<operation id="1642" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:549 %sample_period_samples_10_sample_V_load_11 = load i5 %sample_period_samples_10_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_11"/></StgValue>
</operation>

<operation id="1643" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:551 %sample_period_samples_11_sample_V_load_11 = load i5 %sample_period_samples_11_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_11"/></StgValue>
</operation>

<operation id="1644" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:553 %sample_period_samples_0_timestamp_V_load_11 = load i5 %sample_period_samples_0_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1645" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:555 %sample_period_samples_1_timestamp_V_load_11 = load i5 %sample_period_samples_1_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1646" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:557 %sample_period_samples_2_timestamp_V_load_11 = load i5 %sample_period_samples_2_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1647" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:559 %sample_period_samples_3_timestamp_V_load_11 = load i5 %sample_period_samples_3_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1648" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:561 %sample_period_samples_4_timestamp_V_load_11 = load i5 %sample_period_samples_4_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1649" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:563 %sample_period_samples_5_timestamp_V_load_11 = load i5 %sample_period_samples_5_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1650" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:565 %sample_period_samples_6_timestamp_V_load_11 = load i5 %sample_period_samples_6_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1651" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:567 %sample_period_samples_7_timestamp_V_load_11 = load i5 %sample_period_samples_7_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1652" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:569 %sample_period_samples_8_timestamp_V_load_11 = load i5 %sample_period_samples_8_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1653" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:571 %sample_period_samples_9_timestamp_V_load_11 = load i5 %sample_period_samples_9_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1654" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:573 %sample_period_samples_10_timestamp_V_load_11 = load i5 %sample_period_samples_10_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1655" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:575 %sample_period_samples_11_timestamp_V_load_11 = load i5 %sample_period_samples_11_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_11"/></StgValue>
</operation>

<operation id="1656" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:576 %sample_period_samples_0_sample_V_addr_13 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_13"/></StgValue>
</operation>

<operation id="1657" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:577 %sample_period_samples_0_sample_V_load_12 = load i5 %sample_period_samples_0_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_12"/></StgValue>
</operation>

<operation id="1658" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:578 %sample_period_samples_1_sample_V_addr_13 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_13"/></StgValue>
</operation>

<operation id="1659" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:579 %sample_period_samples_1_sample_V_load_12 = load i5 %sample_period_samples_1_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_12"/></StgValue>
</operation>

<operation id="1660" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:580 %sample_period_samples_2_sample_V_addr_13 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_13"/></StgValue>
</operation>

<operation id="1661" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:581 %sample_period_samples_2_sample_V_load_12 = load i5 %sample_period_samples_2_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_12"/></StgValue>
</operation>

<operation id="1662" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:582 %sample_period_samples_3_sample_V_addr_13 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_13"/></StgValue>
</operation>

<operation id="1663" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:583 %sample_period_samples_3_sample_V_load_12 = load i5 %sample_period_samples_3_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_12"/></StgValue>
</operation>

<operation id="1664" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:584 %sample_period_samples_4_sample_V_addr_13 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_13"/></StgValue>
</operation>

<operation id="1665" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:585 %sample_period_samples_4_sample_V_load_12 = load i5 %sample_period_samples_4_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_12"/></StgValue>
</operation>

<operation id="1666" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:586 %sample_period_samples_5_sample_V_addr_13 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_13"/></StgValue>
</operation>

<operation id="1667" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:587 %sample_period_samples_5_sample_V_load_12 = load i5 %sample_period_samples_5_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_12"/></StgValue>
</operation>

<operation id="1668" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:588 %sample_period_samples_6_sample_V_addr_13 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_13"/></StgValue>
</operation>

<operation id="1669" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:589 %sample_period_samples_6_sample_V_load_12 = load i5 %sample_period_samples_6_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_12"/></StgValue>
</operation>

<operation id="1670" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:590 %sample_period_samples_7_sample_V_addr_13 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_13"/></StgValue>
</operation>

<operation id="1671" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:591 %sample_period_samples_7_sample_V_load_12 = load i5 %sample_period_samples_7_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_12"/></StgValue>
</operation>

<operation id="1672" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:592 %sample_period_samples_8_sample_V_addr_13 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_13"/></StgValue>
</operation>

<operation id="1673" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:593 %sample_period_samples_8_sample_V_load_12 = load i5 %sample_period_samples_8_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_12"/></StgValue>
</operation>

<operation id="1674" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:594 %sample_period_samples_9_sample_V_addr_13 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_13"/></StgValue>
</operation>

<operation id="1675" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:595 %sample_period_samples_9_sample_V_load_12 = load i5 %sample_period_samples_9_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_12"/></StgValue>
</operation>

<operation id="1676" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:596 %sample_period_samples_10_sample_V_addr_13 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_13"/></StgValue>
</operation>

<operation id="1677" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:597 %sample_period_samples_10_sample_V_load_12 = load i5 %sample_period_samples_10_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_12"/></StgValue>
</operation>

<operation id="1678" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:598 %sample_period_samples_11_sample_V_addr_13 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_13"/></StgValue>
</operation>

<operation id="1679" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:599 %sample_period_samples_11_sample_V_load_12 = load i5 %sample_period_samples_11_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_12"/></StgValue>
</operation>

<operation id="1680" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:600 %sample_period_samples_0_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="1681" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:601 %sample_period_samples_0_timestamp_V_load_12 = load i5 %sample_period_samples_0_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1682" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:602 %sample_period_samples_1_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="1683" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:603 %sample_period_samples_1_timestamp_V_load_12 = load i5 %sample_period_samples_1_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1684" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:604 %sample_period_samples_2_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="1685" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:605 %sample_period_samples_2_timestamp_V_load_12 = load i5 %sample_period_samples_2_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1686" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:606 %sample_period_samples_3_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="1687" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:607 %sample_period_samples_3_timestamp_V_load_12 = load i5 %sample_period_samples_3_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1688" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:608 %sample_period_samples_4_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="1689" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:609 %sample_period_samples_4_timestamp_V_load_12 = load i5 %sample_period_samples_4_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1690" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:610 %sample_period_samples_5_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="1691" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:611 %sample_period_samples_5_timestamp_V_load_12 = load i5 %sample_period_samples_5_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1692" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:612 %sample_period_samples_6_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="1693" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:613 %sample_period_samples_6_timestamp_V_load_12 = load i5 %sample_period_samples_6_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1694" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:614 %sample_period_samples_7_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="1695" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:615 %sample_period_samples_7_timestamp_V_load_12 = load i5 %sample_period_samples_7_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1696" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:616 %sample_period_samples_8_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="1697" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:617 %sample_period_samples_8_timestamp_V_load_12 = load i5 %sample_period_samples_8_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1698" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:618 %sample_period_samples_9_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="1699" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:619 %sample_period_samples_9_timestamp_V_load_12 = load i5 %sample_period_samples_9_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1700" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:620 %sample_period_samples_10_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="1701" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:621 %sample_period_samples_10_timestamp_V_load_12 = load i5 %sample_period_samples_10_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1702" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:622 %sample_period_samples_11_timestamp_V_addr_13 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_13"/></StgValue>
</operation>

<operation id="1703" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:623 %sample_period_samples_11_timestamp_V_load_12 = load i5 %sample_period_samples_11_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1704" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:624 %sample_period_samples_0_sample_V_addr_14 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_14"/></StgValue>
</operation>

<operation id="1705" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:625 %sample_period_samples_0_sample_V_load_13 = load i5 %sample_period_samples_0_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_13"/></StgValue>
</operation>

<operation id="1706" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:626 %sample_period_samples_1_sample_V_addr_14 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_14"/></StgValue>
</operation>

<operation id="1707" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:627 %sample_period_samples_1_sample_V_load_13 = load i5 %sample_period_samples_1_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_13"/></StgValue>
</operation>

<operation id="1708" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:628 %sample_period_samples_2_sample_V_addr_14 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_14"/></StgValue>
</operation>

<operation id="1709" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:629 %sample_period_samples_2_sample_V_load_13 = load i5 %sample_period_samples_2_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_13"/></StgValue>
</operation>

<operation id="1710" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:630 %sample_period_samples_3_sample_V_addr_14 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_14"/></StgValue>
</operation>

<operation id="1711" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:631 %sample_period_samples_3_sample_V_load_13 = load i5 %sample_period_samples_3_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_13"/></StgValue>
</operation>

<operation id="1712" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:632 %sample_period_samples_4_sample_V_addr_14 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_14"/></StgValue>
</operation>

<operation id="1713" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:633 %sample_period_samples_4_sample_V_load_13 = load i5 %sample_period_samples_4_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_13"/></StgValue>
</operation>

<operation id="1714" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:634 %sample_period_samples_5_sample_V_addr_14 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_14"/></StgValue>
</operation>

<operation id="1715" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:635 %sample_period_samples_5_sample_V_load_13 = load i5 %sample_period_samples_5_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_13"/></StgValue>
</operation>

<operation id="1716" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:636 %sample_period_samples_6_sample_V_addr_14 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_14"/></StgValue>
</operation>

<operation id="1717" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:637 %sample_period_samples_6_sample_V_load_13 = load i5 %sample_period_samples_6_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_13"/></StgValue>
</operation>

<operation id="1718" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:638 %sample_period_samples_7_sample_V_addr_14 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_14"/></StgValue>
</operation>

<operation id="1719" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:639 %sample_period_samples_7_sample_V_load_13 = load i5 %sample_period_samples_7_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_13"/></StgValue>
</operation>

<operation id="1720" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:640 %sample_period_samples_8_sample_V_addr_14 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_14"/></StgValue>
</operation>

<operation id="1721" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:641 %sample_period_samples_8_sample_V_load_13 = load i5 %sample_period_samples_8_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_13"/></StgValue>
</operation>

<operation id="1722" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:642 %sample_period_samples_9_sample_V_addr_14 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_14"/></StgValue>
</operation>

<operation id="1723" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:643 %sample_period_samples_9_sample_V_load_13 = load i5 %sample_period_samples_9_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_13"/></StgValue>
</operation>

<operation id="1724" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:644 %sample_period_samples_10_sample_V_addr_14 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_14"/></StgValue>
</operation>

<operation id="1725" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:645 %sample_period_samples_10_sample_V_load_13 = load i5 %sample_period_samples_10_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_13"/></StgValue>
</operation>

<operation id="1726" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:646 %sample_period_samples_11_sample_V_addr_14 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_14"/></StgValue>
</operation>

<operation id="1727" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:647 %sample_period_samples_11_sample_V_load_13 = load i5 %sample_period_samples_11_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_13"/></StgValue>
</operation>

<operation id="1728" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:648 %sample_period_samples_0_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="1729" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:649 %sample_period_samples_0_timestamp_V_load_13 = load i5 %sample_period_samples_0_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1730" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:650 %sample_period_samples_1_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="1731" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:651 %sample_period_samples_1_timestamp_V_load_13 = load i5 %sample_period_samples_1_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1732" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:652 %sample_period_samples_2_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="1733" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:653 %sample_period_samples_2_timestamp_V_load_13 = load i5 %sample_period_samples_2_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1734" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:654 %sample_period_samples_3_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="1735" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:655 %sample_period_samples_3_timestamp_V_load_13 = load i5 %sample_period_samples_3_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1736" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:656 %sample_period_samples_4_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="1737" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:657 %sample_period_samples_4_timestamp_V_load_13 = load i5 %sample_period_samples_4_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1738" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:658 %sample_period_samples_5_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="1739" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:659 %sample_period_samples_5_timestamp_V_load_13 = load i5 %sample_period_samples_5_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1740" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:660 %sample_period_samples_6_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="1741" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:661 %sample_period_samples_6_timestamp_V_load_13 = load i5 %sample_period_samples_6_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1742" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:662 %sample_period_samples_7_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="1743" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:663 %sample_period_samples_7_timestamp_V_load_13 = load i5 %sample_period_samples_7_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1744" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:664 %sample_period_samples_8_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="1745" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:665 %sample_period_samples_8_timestamp_V_load_13 = load i5 %sample_period_samples_8_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1746" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:666 %sample_period_samples_9_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="1747" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:667 %sample_period_samples_9_timestamp_V_load_13 = load i5 %sample_period_samples_9_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1748" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:668 %sample_period_samples_10_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="1749" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:669 %sample_period_samples_10_timestamp_V_load_13 = load i5 %sample_period_samples_10_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1750" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:670 %sample_period_samples_11_timestamp_V_addr_14 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_14"/></StgValue>
</operation>

<operation id="1751" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:671 %sample_period_samples_11_timestamp_V_load_13 = load i5 %sample_period_samples_11_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_13"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1752" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:577 %sample_period_samples_0_sample_V_load_12 = load i5 %sample_period_samples_0_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_12"/></StgValue>
</operation>

<operation id="1753" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:579 %sample_period_samples_1_sample_V_load_12 = load i5 %sample_period_samples_1_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_12"/></StgValue>
</operation>

<operation id="1754" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:581 %sample_period_samples_2_sample_V_load_12 = load i5 %sample_period_samples_2_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_12"/></StgValue>
</operation>

<operation id="1755" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:583 %sample_period_samples_3_sample_V_load_12 = load i5 %sample_period_samples_3_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_12"/></StgValue>
</operation>

<operation id="1756" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:585 %sample_period_samples_4_sample_V_load_12 = load i5 %sample_period_samples_4_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_12"/></StgValue>
</operation>

<operation id="1757" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:587 %sample_period_samples_5_sample_V_load_12 = load i5 %sample_period_samples_5_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_12"/></StgValue>
</operation>

<operation id="1758" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:589 %sample_period_samples_6_sample_V_load_12 = load i5 %sample_period_samples_6_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_12"/></StgValue>
</operation>

<operation id="1759" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:591 %sample_period_samples_7_sample_V_load_12 = load i5 %sample_period_samples_7_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_12"/></StgValue>
</operation>

<operation id="1760" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:593 %sample_period_samples_8_sample_V_load_12 = load i5 %sample_period_samples_8_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_12"/></StgValue>
</operation>

<operation id="1761" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:595 %sample_period_samples_9_sample_V_load_12 = load i5 %sample_period_samples_9_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_12"/></StgValue>
</operation>

<operation id="1762" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:597 %sample_period_samples_10_sample_V_load_12 = load i5 %sample_period_samples_10_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_12"/></StgValue>
</operation>

<operation id="1763" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:599 %sample_period_samples_11_sample_V_load_12 = load i5 %sample_period_samples_11_sample_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_12"/></StgValue>
</operation>

<operation id="1764" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:601 %sample_period_samples_0_timestamp_V_load_12 = load i5 %sample_period_samples_0_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1765" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:603 %sample_period_samples_1_timestamp_V_load_12 = load i5 %sample_period_samples_1_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1766" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:605 %sample_period_samples_2_timestamp_V_load_12 = load i5 %sample_period_samples_2_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1767" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:607 %sample_period_samples_3_timestamp_V_load_12 = load i5 %sample_period_samples_3_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1768" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:609 %sample_period_samples_4_timestamp_V_load_12 = load i5 %sample_period_samples_4_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1769" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:611 %sample_period_samples_5_timestamp_V_load_12 = load i5 %sample_period_samples_5_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1770" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:613 %sample_period_samples_6_timestamp_V_load_12 = load i5 %sample_period_samples_6_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1771" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:615 %sample_period_samples_7_timestamp_V_load_12 = load i5 %sample_period_samples_7_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1772" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:617 %sample_period_samples_8_timestamp_V_load_12 = load i5 %sample_period_samples_8_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1773" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:619 %sample_period_samples_9_timestamp_V_load_12 = load i5 %sample_period_samples_9_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1774" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:621 %sample_period_samples_10_timestamp_V_load_12 = load i5 %sample_period_samples_10_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1775" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:623 %sample_period_samples_11_timestamp_V_load_12 = load i5 %sample_period_samples_11_timestamp_V_addr_13

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_12"/></StgValue>
</operation>

<operation id="1776" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:625 %sample_period_samples_0_sample_V_load_13 = load i5 %sample_period_samples_0_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_13"/></StgValue>
</operation>

<operation id="1777" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:627 %sample_period_samples_1_sample_V_load_13 = load i5 %sample_period_samples_1_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_13"/></StgValue>
</operation>

<operation id="1778" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:629 %sample_period_samples_2_sample_V_load_13 = load i5 %sample_period_samples_2_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_13"/></StgValue>
</operation>

<operation id="1779" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:631 %sample_period_samples_3_sample_V_load_13 = load i5 %sample_period_samples_3_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_13"/></StgValue>
</operation>

<operation id="1780" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:633 %sample_period_samples_4_sample_V_load_13 = load i5 %sample_period_samples_4_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_13"/></StgValue>
</operation>

<operation id="1781" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:635 %sample_period_samples_5_sample_V_load_13 = load i5 %sample_period_samples_5_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_13"/></StgValue>
</operation>

<operation id="1782" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:637 %sample_period_samples_6_sample_V_load_13 = load i5 %sample_period_samples_6_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_13"/></StgValue>
</operation>

<operation id="1783" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:639 %sample_period_samples_7_sample_V_load_13 = load i5 %sample_period_samples_7_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_13"/></StgValue>
</operation>

<operation id="1784" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:641 %sample_period_samples_8_sample_V_load_13 = load i5 %sample_period_samples_8_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_13"/></StgValue>
</operation>

<operation id="1785" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:643 %sample_period_samples_9_sample_V_load_13 = load i5 %sample_period_samples_9_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_13"/></StgValue>
</operation>

<operation id="1786" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:645 %sample_period_samples_10_sample_V_load_13 = load i5 %sample_period_samples_10_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_13"/></StgValue>
</operation>

<operation id="1787" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:647 %sample_period_samples_11_sample_V_load_13 = load i5 %sample_period_samples_11_sample_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_13"/></StgValue>
</operation>

<operation id="1788" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:649 %sample_period_samples_0_timestamp_V_load_13 = load i5 %sample_period_samples_0_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1789" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:651 %sample_period_samples_1_timestamp_V_load_13 = load i5 %sample_period_samples_1_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1790" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:653 %sample_period_samples_2_timestamp_V_load_13 = load i5 %sample_period_samples_2_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1791" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:655 %sample_period_samples_3_timestamp_V_load_13 = load i5 %sample_period_samples_3_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1792" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:657 %sample_period_samples_4_timestamp_V_load_13 = load i5 %sample_period_samples_4_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1793" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:659 %sample_period_samples_5_timestamp_V_load_13 = load i5 %sample_period_samples_5_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1794" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:661 %sample_period_samples_6_timestamp_V_load_13 = load i5 %sample_period_samples_6_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1795" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:663 %sample_period_samples_7_timestamp_V_load_13 = load i5 %sample_period_samples_7_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1796" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:665 %sample_period_samples_8_timestamp_V_load_13 = load i5 %sample_period_samples_8_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1797" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:667 %sample_period_samples_9_timestamp_V_load_13 = load i5 %sample_period_samples_9_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1798" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:669 %sample_period_samples_10_timestamp_V_load_13 = load i5 %sample_period_samples_10_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1799" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:671 %sample_period_samples_11_timestamp_V_load_13 = load i5 %sample_period_samples_11_timestamp_V_addr_14

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_13"/></StgValue>
</operation>

<operation id="1800" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:672 %sample_period_samples_0_sample_V_addr_15 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_15"/></StgValue>
</operation>

<operation id="1801" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:673 %sample_period_samples_0_sample_V_load_14 = load i5 %sample_period_samples_0_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_14"/></StgValue>
</operation>

<operation id="1802" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:674 %sample_period_samples_1_sample_V_addr_15 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_15"/></StgValue>
</operation>

<operation id="1803" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:675 %sample_period_samples_1_sample_V_load_14 = load i5 %sample_period_samples_1_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_14"/></StgValue>
</operation>

<operation id="1804" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:676 %sample_period_samples_2_sample_V_addr_15 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_15"/></StgValue>
</operation>

<operation id="1805" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:677 %sample_period_samples_2_sample_V_load_14 = load i5 %sample_period_samples_2_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_14"/></StgValue>
</operation>

<operation id="1806" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:678 %sample_period_samples_3_sample_V_addr_15 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_15"/></StgValue>
</operation>

<operation id="1807" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:679 %sample_period_samples_3_sample_V_load_14 = load i5 %sample_period_samples_3_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_14"/></StgValue>
</operation>

<operation id="1808" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:680 %sample_period_samples_4_sample_V_addr_15 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_15"/></StgValue>
</operation>

<operation id="1809" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:681 %sample_period_samples_4_sample_V_load_14 = load i5 %sample_period_samples_4_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_14"/></StgValue>
</operation>

<operation id="1810" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:682 %sample_period_samples_5_sample_V_addr_15 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_15"/></StgValue>
</operation>

<operation id="1811" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:683 %sample_period_samples_5_sample_V_load_14 = load i5 %sample_period_samples_5_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_14"/></StgValue>
</operation>

<operation id="1812" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:684 %sample_period_samples_6_sample_V_addr_15 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_15"/></StgValue>
</operation>

<operation id="1813" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:685 %sample_period_samples_6_sample_V_load_14 = load i5 %sample_period_samples_6_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_14"/></StgValue>
</operation>

<operation id="1814" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:686 %sample_period_samples_7_sample_V_addr_15 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_15"/></StgValue>
</operation>

<operation id="1815" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:687 %sample_period_samples_7_sample_V_load_14 = load i5 %sample_period_samples_7_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_14"/></StgValue>
</operation>

<operation id="1816" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:688 %sample_period_samples_8_sample_V_addr_15 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_15"/></StgValue>
</operation>

<operation id="1817" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:689 %sample_period_samples_8_sample_V_load_14 = load i5 %sample_period_samples_8_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_14"/></StgValue>
</operation>

<operation id="1818" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:690 %sample_period_samples_9_sample_V_addr_15 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_15"/></StgValue>
</operation>

<operation id="1819" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:691 %sample_period_samples_9_sample_V_load_14 = load i5 %sample_period_samples_9_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_14"/></StgValue>
</operation>

<operation id="1820" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:692 %sample_period_samples_10_sample_V_addr_15 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_15"/></StgValue>
</operation>

<operation id="1821" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:693 %sample_period_samples_10_sample_V_load_14 = load i5 %sample_period_samples_10_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_14"/></StgValue>
</operation>

<operation id="1822" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:694 %sample_period_samples_11_sample_V_addr_15 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_15"/></StgValue>
</operation>

<operation id="1823" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:695 %sample_period_samples_11_sample_V_load_14 = load i5 %sample_period_samples_11_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_14"/></StgValue>
</operation>

<operation id="1824" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:696 %sample_period_samples_0_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="1825" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:697 %sample_period_samples_0_timestamp_V_load_14 = load i5 %sample_period_samples_0_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1826" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:698 %sample_period_samples_1_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="1827" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:699 %sample_period_samples_1_timestamp_V_load_14 = load i5 %sample_period_samples_1_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1828" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:700 %sample_period_samples_2_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="1829" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:701 %sample_period_samples_2_timestamp_V_load_14 = load i5 %sample_period_samples_2_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1830" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:702 %sample_period_samples_3_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="1831" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:703 %sample_period_samples_3_timestamp_V_load_14 = load i5 %sample_period_samples_3_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1832" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:704 %sample_period_samples_4_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="1833" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:705 %sample_period_samples_4_timestamp_V_load_14 = load i5 %sample_period_samples_4_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1834" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:706 %sample_period_samples_5_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="1835" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:707 %sample_period_samples_5_timestamp_V_load_14 = load i5 %sample_period_samples_5_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1836" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:708 %sample_period_samples_6_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="1837" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:709 %sample_period_samples_6_timestamp_V_load_14 = load i5 %sample_period_samples_6_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1838" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:710 %sample_period_samples_7_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="1839" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:711 %sample_period_samples_7_timestamp_V_load_14 = load i5 %sample_period_samples_7_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1840" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:712 %sample_period_samples_8_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="1841" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:713 %sample_period_samples_8_timestamp_V_load_14 = load i5 %sample_period_samples_8_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1842" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:714 %sample_period_samples_9_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="1843" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:715 %sample_period_samples_9_timestamp_V_load_14 = load i5 %sample_period_samples_9_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1844" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:716 %sample_period_samples_10_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="1845" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:717 %sample_period_samples_10_timestamp_V_load_14 = load i5 %sample_period_samples_10_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1846" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:718 %sample_period_samples_11_timestamp_V_addr_15 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_15"/></StgValue>
</operation>

<operation id="1847" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:719 %sample_period_samples_11_timestamp_V_load_14 = load i5 %sample_period_samples_11_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1848" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:720 %sample_period_samples_0_sample_V_addr_16 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_16"/></StgValue>
</operation>

<operation id="1849" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:721 %sample_period_samples_0_sample_V_load_15 = load i5 %sample_period_samples_0_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_15"/></StgValue>
</operation>

<operation id="1850" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:722 %sample_period_samples_1_sample_V_addr_16 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_16"/></StgValue>
</operation>

<operation id="1851" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:723 %sample_period_samples_1_sample_V_load_15 = load i5 %sample_period_samples_1_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_15"/></StgValue>
</operation>

<operation id="1852" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:724 %sample_period_samples_2_sample_V_addr_16 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_16"/></StgValue>
</operation>

<operation id="1853" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:725 %sample_period_samples_2_sample_V_load_15 = load i5 %sample_period_samples_2_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_15"/></StgValue>
</operation>

<operation id="1854" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:726 %sample_period_samples_3_sample_V_addr_16 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_16"/></StgValue>
</operation>

<operation id="1855" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:727 %sample_period_samples_3_sample_V_load_15 = load i5 %sample_period_samples_3_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_15"/></StgValue>
</operation>

<operation id="1856" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:728 %sample_period_samples_4_sample_V_addr_16 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_16"/></StgValue>
</operation>

<operation id="1857" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:729 %sample_period_samples_4_sample_V_load_15 = load i5 %sample_period_samples_4_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_15"/></StgValue>
</operation>

<operation id="1858" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:730 %sample_period_samples_5_sample_V_addr_16 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_16"/></StgValue>
</operation>

<operation id="1859" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:731 %sample_period_samples_5_sample_V_load_15 = load i5 %sample_period_samples_5_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_15"/></StgValue>
</operation>

<operation id="1860" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:732 %sample_period_samples_6_sample_V_addr_16 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_16"/></StgValue>
</operation>

<operation id="1861" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:733 %sample_period_samples_6_sample_V_load_15 = load i5 %sample_period_samples_6_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_15"/></StgValue>
</operation>

<operation id="1862" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:734 %sample_period_samples_7_sample_V_addr_16 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_16"/></StgValue>
</operation>

<operation id="1863" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:735 %sample_period_samples_7_sample_V_load_15 = load i5 %sample_period_samples_7_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_15"/></StgValue>
</operation>

<operation id="1864" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:736 %sample_period_samples_8_sample_V_addr_16 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_16"/></StgValue>
</operation>

<operation id="1865" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:737 %sample_period_samples_8_sample_V_load_15 = load i5 %sample_period_samples_8_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_15"/></StgValue>
</operation>

<operation id="1866" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:738 %sample_period_samples_9_sample_V_addr_16 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_16"/></StgValue>
</operation>

<operation id="1867" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:739 %sample_period_samples_9_sample_V_load_15 = load i5 %sample_period_samples_9_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_15"/></StgValue>
</operation>

<operation id="1868" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:740 %sample_period_samples_10_sample_V_addr_16 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_16"/></StgValue>
</operation>

<operation id="1869" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:741 %sample_period_samples_10_sample_V_load_15 = load i5 %sample_period_samples_10_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_15"/></StgValue>
</operation>

<operation id="1870" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:742 %sample_period_samples_11_sample_V_addr_16 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_16"/></StgValue>
</operation>

<operation id="1871" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:743 %sample_period_samples_11_sample_V_load_15 = load i5 %sample_period_samples_11_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_15"/></StgValue>
</operation>

<operation id="1872" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:744 %sample_period_samples_0_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="1873" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:745 %sample_period_samples_0_timestamp_V_load_15 = load i5 %sample_period_samples_0_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1874" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:746 %sample_period_samples_1_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="1875" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:747 %sample_period_samples_1_timestamp_V_load_15 = load i5 %sample_period_samples_1_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1876" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:748 %sample_period_samples_2_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="1877" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:749 %sample_period_samples_2_timestamp_V_load_15 = load i5 %sample_period_samples_2_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1878" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:750 %sample_period_samples_3_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="1879" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:751 %sample_period_samples_3_timestamp_V_load_15 = load i5 %sample_period_samples_3_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1880" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:752 %sample_period_samples_4_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="1881" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:753 %sample_period_samples_4_timestamp_V_load_15 = load i5 %sample_period_samples_4_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1882" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:754 %sample_period_samples_5_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="1883" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:755 %sample_period_samples_5_timestamp_V_load_15 = load i5 %sample_period_samples_5_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1884" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:756 %sample_period_samples_6_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="1885" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:757 %sample_period_samples_6_timestamp_V_load_15 = load i5 %sample_period_samples_6_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1886" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:758 %sample_period_samples_7_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="1887" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:759 %sample_period_samples_7_timestamp_V_load_15 = load i5 %sample_period_samples_7_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1888" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:760 %sample_period_samples_8_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="1889" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:761 %sample_period_samples_8_timestamp_V_load_15 = load i5 %sample_period_samples_8_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1890" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:762 %sample_period_samples_9_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="1891" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:763 %sample_period_samples_9_timestamp_V_load_15 = load i5 %sample_period_samples_9_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1892" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:764 %sample_period_samples_10_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="1893" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:765 %sample_period_samples_10_timestamp_V_load_15 = load i5 %sample_period_samples_10_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1894" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:766 %sample_period_samples_11_timestamp_V_addr_16 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_16"/></StgValue>
</operation>

<operation id="1895" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:767 %sample_period_samples_11_timestamp_V_load_15 = load i5 %sample_period_samples_11_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_15"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1896" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:673 %sample_period_samples_0_sample_V_load_14 = load i5 %sample_period_samples_0_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_14"/></StgValue>
</operation>

<operation id="1897" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:675 %sample_period_samples_1_sample_V_load_14 = load i5 %sample_period_samples_1_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_14"/></StgValue>
</operation>

<operation id="1898" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:677 %sample_period_samples_2_sample_V_load_14 = load i5 %sample_period_samples_2_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_14"/></StgValue>
</operation>

<operation id="1899" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:679 %sample_period_samples_3_sample_V_load_14 = load i5 %sample_period_samples_3_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_14"/></StgValue>
</operation>

<operation id="1900" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:681 %sample_period_samples_4_sample_V_load_14 = load i5 %sample_period_samples_4_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_14"/></StgValue>
</operation>

<operation id="1901" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:683 %sample_period_samples_5_sample_V_load_14 = load i5 %sample_period_samples_5_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_14"/></StgValue>
</operation>

<operation id="1902" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:685 %sample_period_samples_6_sample_V_load_14 = load i5 %sample_period_samples_6_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_14"/></StgValue>
</operation>

<operation id="1903" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:687 %sample_period_samples_7_sample_V_load_14 = load i5 %sample_period_samples_7_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_14"/></StgValue>
</operation>

<operation id="1904" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:689 %sample_period_samples_8_sample_V_load_14 = load i5 %sample_period_samples_8_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_14"/></StgValue>
</operation>

<operation id="1905" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:691 %sample_period_samples_9_sample_V_load_14 = load i5 %sample_period_samples_9_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_14"/></StgValue>
</operation>

<operation id="1906" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:693 %sample_period_samples_10_sample_V_load_14 = load i5 %sample_period_samples_10_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_14"/></StgValue>
</operation>

<operation id="1907" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:695 %sample_period_samples_11_sample_V_load_14 = load i5 %sample_period_samples_11_sample_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_14"/></StgValue>
</operation>

<operation id="1908" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:697 %sample_period_samples_0_timestamp_V_load_14 = load i5 %sample_period_samples_0_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1909" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:699 %sample_period_samples_1_timestamp_V_load_14 = load i5 %sample_period_samples_1_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1910" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:701 %sample_period_samples_2_timestamp_V_load_14 = load i5 %sample_period_samples_2_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1911" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:703 %sample_period_samples_3_timestamp_V_load_14 = load i5 %sample_period_samples_3_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1912" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:705 %sample_period_samples_4_timestamp_V_load_14 = load i5 %sample_period_samples_4_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1913" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:707 %sample_period_samples_5_timestamp_V_load_14 = load i5 %sample_period_samples_5_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1914" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:709 %sample_period_samples_6_timestamp_V_load_14 = load i5 %sample_period_samples_6_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1915" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:711 %sample_period_samples_7_timestamp_V_load_14 = load i5 %sample_period_samples_7_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1916" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:713 %sample_period_samples_8_timestamp_V_load_14 = load i5 %sample_period_samples_8_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1917" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:715 %sample_period_samples_9_timestamp_V_load_14 = load i5 %sample_period_samples_9_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1918" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:717 %sample_period_samples_10_timestamp_V_load_14 = load i5 %sample_period_samples_10_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1919" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:719 %sample_period_samples_11_timestamp_V_load_14 = load i5 %sample_period_samples_11_timestamp_V_addr_15

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_14"/></StgValue>
</operation>

<operation id="1920" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:721 %sample_period_samples_0_sample_V_load_15 = load i5 %sample_period_samples_0_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_15"/></StgValue>
</operation>

<operation id="1921" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:723 %sample_period_samples_1_sample_V_load_15 = load i5 %sample_period_samples_1_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_15"/></StgValue>
</operation>

<operation id="1922" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:725 %sample_period_samples_2_sample_V_load_15 = load i5 %sample_period_samples_2_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_15"/></StgValue>
</operation>

<operation id="1923" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:727 %sample_period_samples_3_sample_V_load_15 = load i5 %sample_period_samples_3_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_15"/></StgValue>
</operation>

<operation id="1924" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:729 %sample_period_samples_4_sample_V_load_15 = load i5 %sample_period_samples_4_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_15"/></StgValue>
</operation>

<operation id="1925" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:731 %sample_period_samples_5_sample_V_load_15 = load i5 %sample_period_samples_5_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_15"/></StgValue>
</operation>

<operation id="1926" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:733 %sample_period_samples_6_sample_V_load_15 = load i5 %sample_period_samples_6_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_15"/></StgValue>
</operation>

<operation id="1927" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:735 %sample_period_samples_7_sample_V_load_15 = load i5 %sample_period_samples_7_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_15"/></StgValue>
</operation>

<operation id="1928" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:737 %sample_period_samples_8_sample_V_load_15 = load i5 %sample_period_samples_8_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_15"/></StgValue>
</operation>

<operation id="1929" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:739 %sample_period_samples_9_sample_V_load_15 = load i5 %sample_period_samples_9_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_15"/></StgValue>
</operation>

<operation id="1930" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:741 %sample_period_samples_10_sample_V_load_15 = load i5 %sample_period_samples_10_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_15"/></StgValue>
</operation>

<operation id="1931" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:743 %sample_period_samples_11_sample_V_load_15 = load i5 %sample_period_samples_11_sample_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_15"/></StgValue>
</operation>

<operation id="1932" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:745 %sample_period_samples_0_timestamp_V_load_15 = load i5 %sample_period_samples_0_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1933" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:747 %sample_period_samples_1_timestamp_V_load_15 = load i5 %sample_period_samples_1_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1934" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:749 %sample_period_samples_2_timestamp_V_load_15 = load i5 %sample_period_samples_2_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1935" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:751 %sample_period_samples_3_timestamp_V_load_15 = load i5 %sample_period_samples_3_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1936" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:753 %sample_period_samples_4_timestamp_V_load_15 = load i5 %sample_period_samples_4_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1937" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:755 %sample_period_samples_5_timestamp_V_load_15 = load i5 %sample_period_samples_5_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1938" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:757 %sample_period_samples_6_timestamp_V_load_15 = load i5 %sample_period_samples_6_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1939" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:759 %sample_period_samples_7_timestamp_V_load_15 = load i5 %sample_period_samples_7_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1940" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:761 %sample_period_samples_8_timestamp_V_load_15 = load i5 %sample_period_samples_8_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1941" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:763 %sample_period_samples_9_timestamp_V_load_15 = load i5 %sample_period_samples_9_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1942" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:765 %sample_period_samples_10_timestamp_V_load_15 = load i5 %sample_period_samples_10_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1943" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:767 %sample_period_samples_11_timestamp_V_load_15 = load i5 %sample_period_samples_11_timestamp_V_addr_16

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_15"/></StgValue>
</operation>

<operation id="1944" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:768 %sample_period_samples_0_sample_V_addr_17 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_17"/></StgValue>
</operation>

<operation id="1945" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:769 %sample_period_samples_0_sample_V_load_16 = load i5 %sample_period_samples_0_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_16"/></StgValue>
</operation>

<operation id="1946" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:770 %sample_period_samples_1_sample_V_addr_17 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_17"/></StgValue>
</operation>

<operation id="1947" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:771 %sample_period_samples_1_sample_V_load_16 = load i5 %sample_period_samples_1_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_16"/></StgValue>
</operation>

<operation id="1948" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:772 %sample_period_samples_2_sample_V_addr_17 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_17"/></StgValue>
</operation>

<operation id="1949" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:773 %sample_period_samples_2_sample_V_load_16 = load i5 %sample_period_samples_2_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_16"/></StgValue>
</operation>

<operation id="1950" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:774 %sample_period_samples_3_sample_V_addr_17 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_17"/></StgValue>
</operation>

<operation id="1951" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:775 %sample_period_samples_3_sample_V_load_16 = load i5 %sample_period_samples_3_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_16"/></StgValue>
</operation>

<operation id="1952" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:776 %sample_period_samples_4_sample_V_addr_17 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_17"/></StgValue>
</operation>

<operation id="1953" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:777 %sample_period_samples_4_sample_V_load_16 = load i5 %sample_period_samples_4_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_16"/></StgValue>
</operation>

<operation id="1954" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:778 %sample_period_samples_5_sample_V_addr_17 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_17"/></StgValue>
</operation>

<operation id="1955" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:779 %sample_period_samples_5_sample_V_load_16 = load i5 %sample_period_samples_5_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_16"/></StgValue>
</operation>

<operation id="1956" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:780 %sample_period_samples_6_sample_V_addr_17 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_17"/></StgValue>
</operation>

<operation id="1957" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:781 %sample_period_samples_6_sample_V_load_16 = load i5 %sample_period_samples_6_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_16"/></StgValue>
</operation>

<operation id="1958" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:782 %sample_period_samples_7_sample_V_addr_17 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_17"/></StgValue>
</operation>

<operation id="1959" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:783 %sample_period_samples_7_sample_V_load_16 = load i5 %sample_period_samples_7_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_16"/></StgValue>
</operation>

<operation id="1960" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:784 %sample_period_samples_8_sample_V_addr_17 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_17"/></StgValue>
</operation>

<operation id="1961" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:785 %sample_period_samples_8_sample_V_load_16 = load i5 %sample_period_samples_8_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_16"/></StgValue>
</operation>

<operation id="1962" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:786 %sample_period_samples_9_sample_V_addr_17 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_17"/></StgValue>
</operation>

<operation id="1963" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:787 %sample_period_samples_9_sample_V_load_16 = load i5 %sample_period_samples_9_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_16"/></StgValue>
</operation>

<operation id="1964" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:788 %sample_period_samples_10_sample_V_addr_17 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_17"/></StgValue>
</operation>

<operation id="1965" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:789 %sample_period_samples_10_sample_V_load_16 = load i5 %sample_period_samples_10_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_16"/></StgValue>
</operation>

<operation id="1966" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:790 %sample_period_samples_11_sample_V_addr_17 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_17"/></StgValue>
</operation>

<operation id="1967" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:791 %sample_period_samples_11_sample_V_load_16 = load i5 %sample_period_samples_11_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_16"/></StgValue>
</operation>

<operation id="1968" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:792 %sample_period_samples_0_timestamp_V_addr_17 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="1969" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:793 %sample_period_samples_0_timestamp_V_load_16 = load i5 %sample_period_samples_0_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="1970" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:794 %sample_period_samples_1_timestamp_V_addr_17 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="1971" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:795 %sample_period_samples_1_timestamp_V_load_16 = load i5 %sample_period_samples_1_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="1972" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:796 %sample_period_samples_2_timestamp_V_addr_17 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="1973" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:797 %sample_period_samples_2_timestamp_V_load_16 = load i5 %sample_period_samples_2_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="1974" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:798 %sample_period_samples_3_timestamp_V_addr_17 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="1975" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:799 %sample_period_samples_3_timestamp_V_load_16 = load i5 %sample_period_samples_3_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="1976" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:800 %sample_period_samples_4_timestamp_V_addr_17 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="1977" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:801 %sample_period_samples_4_timestamp_V_load_16 = load i5 %sample_period_samples_4_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="1978" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:802 %sample_period_samples_5_timestamp_V_addr_17 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="1979" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:803 %sample_period_samples_5_timestamp_V_load_16 = load i5 %sample_period_samples_5_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="1980" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:804 %sample_period_samples_6_timestamp_V_addr_17 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="1981" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:805 %sample_period_samples_6_timestamp_V_load_16 = load i5 %sample_period_samples_6_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="1982" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:806 %sample_period_samples_7_timestamp_V_addr_17 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="1983" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:807 %sample_period_samples_7_timestamp_V_load_16 = load i5 %sample_period_samples_7_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="1984" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:808 %sample_period_samples_8_timestamp_V_addr_17 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="1985" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:809 %sample_period_samples_8_timestamp_V_load_16 = load i5 %sample_period_samples_8_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="1986" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:810 %sample_period_samples_9_timestamp_V_addr_17 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="1987" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:811 %sample_period_samples_9_timestamp_V_load_16 = load i5 %sample_period_samples_9_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="1988" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:812 %sample_period_samples_10_timestamp_V_addr_17 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="1989" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:813 %sample_period_samples_10_timestamp_V_load_16 = load i5 %sample_period_samples_10_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="1990" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:814 %sample_period_samples_11_timestamp_V_addr_17 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_17"/></StgValue>
</operation>

<operation id="1991" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:815 %sample_period_samples_11_timestamp_V_load_16 = load i5 %sample_period_samples_11_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="1992" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:816 %sample_period_samples_0_sample_V_addr_18 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_18"/></StgValue>
</operation>

<operation id="1993" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:817 %sample_period_samples_0_sample_V_load_17 = load i5 %sample_period_samples_0_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_17"/></StgValue>
</operation>

<operation id="1994" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:818 %sample_period_samples_1_sample_V_addr_18 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_18"/></StgValue>
</operation>

<operation id="1995" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:819 %sample_period_samples_1_sample_V_load_17 = load i5 %sample_period_samples_1_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_17"/></StgValue>
</operation>

<operation id="1996" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:820 %sample_period_samples_2_sample_V_addr_18 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_18"/></StgValue>
</operation>

<operation id="1997" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:821 %sample_period_samples_2_sample_V_load_17 = load i5 %sample_period_samples_2_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_17"/></StgValue>
</operation>

<operation id="1998" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:822 %sample_period_samples_3_sample_V_addr_18 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_18"/></StgValue>
</operation>

<operation id="1999" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:823 %sample_period_samples_3_sample_V_load_17 = load i5 %sample_period_samples_3_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_17"/></StgValue>
</operation>

<operation id="2000" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:824 %sample_period_samples_4_sample_V_addr_18 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_18"/></StgValue>
</operation>

<operation id="2001" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:825 %sample_period_samples_4_sample_V_load_17 = load i5 %sample_period_samples_4_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_17"/></StgValue>
</operation>

<operation id="2002" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:826 %sample_period_samples_5_sample_V_addr_18 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_18"/></StgValue>
</operation>

<operation id="2003" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:827 %sample_period_samples_5_sample_V_load_17 = load i5 %sample_period_samples_5_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_17"/></StgValue>
</operation>

<operation id="2004" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:828 %sample_period_samples_6_sample_V_addr_18 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_18"/></StgValue>
</operation>

<operation id="2005" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:829 %sample_period_samples_6_sample_V_load_17 = load i5 %sample_period_samples_6_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_17"/></StgValue>
</operation>

<operation id="2006" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:830 %sample_period_samples_7_sample_V_addr_18 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_18"/></StgValue>
</operation>

<operation id="2007" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:831 %sample_period_samples_7_sample_V_load_17 = load i5 %sample_period_samples_7_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_17"/></StgValue>
</operation>

<operation id="2008" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:832 %sample_period_samples_8_sample_V_addr_18 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_18"/></StgValue>
</operation>

<operation id="2009" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:833 %sample_period_samples_8_sample_V_load_17 = load i5 %sample_period_samples_8_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_17"/></StgValue>
</operation>

<operation id="2010" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:834 %sample_period_samples_9_sample_V_addr_18 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_18"/></StgValue>
</operation>

<operation id="2011" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:835 %sample_period_samples_9_sample_V_load_17 = load i5 %sample_period_samples_9_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_17"/></StgValue>
</operation>

<operation id="2012" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:836 %sample_period_samples_10_sample_V_addr_18 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_18"/></StgValue>
</operation>

<operation id="2013" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:837 %sample_period_samples_10_sample_V_load_17 = load i5 %sample_period_samples_10_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_17"/></StgValue>
</operation>

<operation id="2014" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:838 %sample_period_samples_11_sample_V_addr_18 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_18"/></StgValue>
</operation>

<operation id="2015" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:839 %sample_period_samples_11_sample_V_load_17 = load i5 %sample_period_samples_11_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_17"/></StgValue>
</operation>

<operation id="2016" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:840 %sample_period_samples_0_timestamp_V_addr_18 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="2017" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:841 %sample_period_samples_0_timestamp_V_load_17 = load i5 %sample_period_samples_0_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2018" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:842 %sample_period_samples_1_timestamp_V_addr_18 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="2019" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:843 %sample_period_samples_1_timestamp_V_load_17 = load i5 %sample_period_samples_1_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2020" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:844 %sample_period_samples_2_timestamp_V_addr_18 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="2021" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:845 %sample_period_samples_2_timestamp_V_load_17 = load i5 %sample_period_samples_2_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2022" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:846 %sample_period_samples_3_timestamp_V_addr_18 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="2023" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:847 %sample_period_samples_3_timestamp_V_load_17 = load i5 %sample_period_samples_3_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2024" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:848 %sample_period_samples_4_timestamp_V_addr_18 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="2025" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:849 %sample_period_samples_4_timestamp_V_load_17 = load i5 %sample_period_samples_4_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2026" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:850 %sample_period_samples_5_timestamp_V_addr_18 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="2027" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:851 %sample_period_samples_5_timestamp_V_load_17 = load i5 %sample_period_samples_5_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2028" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:852 %sample_period_samples_6_timestamp_V_addr_18 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="2029" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:853 %sample_period_samples_6_timestamp_V_load_17 = load i5 %sample_period_samples_6_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2030" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:854 %sample_period_samples_7_timestamp_V_addr_18 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="2031" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:855 %sample_period_samples_7_timestamp_V_load_17 = load i5 %sample_period_samples_7_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2032" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:856 %sample_period_samples_8_timestamp_V_addr_18 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="2033" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:857 %sample_period_samples_8_timestamp_V_load_17 = load i5 %sample_period_samples_8_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2034" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:858 %sample_period_samples_9_timestamp_V_addr_18 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="2035" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:859 %sample_period_samples_9_timestamp_V_load_17 = load i5 %sample_period_samples_9_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2036" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:860 %sample_period_samples_10_timestamp_V_addr_18 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="2037" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:861 %sample_period_samples_10_timestamp_V_load_17 = load i5 %sample_period_samples_10_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2038" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:862 %sample_period_samples_11_timestamp_V_addr_18 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_18"/></StgValue>
</operation>

<operation id="2039" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:863 %sample_period_samples_11_timestamp_V_load_17 = load i5 %sample_period_samples_11_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_17"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2040" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:769 %sample_period_samples_0_sample_V_load_16 = load i5 %sample_period_samples_0_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_16"/></StgValue>
</operation>

<operation id="2041" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:771 %sample_period_samples_1_sample_V_load_16 = load i5 %sample_period_samples_1_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_16"/></StgValue>
</operation>

<operation id="2042" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:773 %sample_period_samples_2_sample_V_load_16 = load i5 %sample_period_samples_2_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_16"/></StgValue>
</operation>

<operation id="2043" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:775 %sample_period_samples_3_sample_V_load_16 = load i5 %sample_period_samples_3_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_16"/></StgValue>
</operation>

<operation id="2044" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:777 %sample_period_samples_4_sample_V_load_16 = load i5 %sample_period_samples_4_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_16"/></StgValue>
</operation>

<operation id="2045" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:779 %sample_period_samples_5_sample_V_load_16 = load i5 %sample_period_samples_5_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_16"/></StgValue>
</operation>

<operation id="2046" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:781 %sample_period_samples_6_sample_V_load_16 = load i5 %sample_period_samples_6_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_16"/></StgValue>
</operation>

<operation id="2047" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:783 %sample_period_samples_7_sample_V_load_16 = load i5 %sample_period_samples_7_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_16"/></StgValue>
</operation>

<operation id="2048" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:785 %sample_period_samples_8_sample_V_load_16 = load i5 %sample_period_samples_8_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_16"/></StgValue>
</operation>

<operation id="2049" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:787 %sample_period_samples_9_sample_V_load_16 = load i5 %sample_period_samples_9_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_16"/></StgValue>
</operation>

<operation id="2050" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:789 %sample_period_samples_10_sample_V_load_16 = load i5 %sample_period_samples_10_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_16"/></StgValue>
</operation>

<operation id="2051" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:791 %sample_period_samples_11_sample_V_load_16 = load i5 %sample_period_samples_11_sample_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_16"/></StgValue>
</operation>

<operation id="2052" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:793 %sample_period_samples_0_timestamp_V_load_16 = load i5 %sample_period_samples_0_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="2053" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:795 %sample_period_samples_1_timestamp_V_load_16 = load i5 %sample_period_samples_1_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="2054" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:797 %sample_period_samples_2_timestamp_V_load_16 = load i5 %sample_period_samples_2_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="2055" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:799 %sample_period_samples_3_timestamp_V_load_16 = load i5 %sample_period_samples_3_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="2056" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:801 %sample_period_samples_4_timestamp_V_load_16 = load i5 %sample_period_samples_4_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="2057" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:803 %sample_period_samples_5_timestamp_V_load_16 = load i5 %sample_period_samples_5_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="2058" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:805 %sample_period_samples_6_timestamp_V_load_16 = load i5 %sample_period_samples_6_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="2059" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:807 %sample_period_samples_7_timestamp_V_load_16 = load i5 %sample_period_samples_7_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="2060" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:809 %sample_period_samples_8_timestamp_V_load_16 = load i5 %sample_period_samples_8_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="2061" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:811 %sample_period_samples_9_timestamp_V_load_16 = load i5 %sample_period_samples_9_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="2062" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:813 %sample_period_samples_10_timestamp_V_load_16 = load i5 %sample_period_samples_10_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="2063" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:815 %sample_period_samples_11_timestamp_V_load_16 = load i5 %sample_period_samples_11_timestamp_V_addr_17

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_16"/></StgValue>
</operation>

<operation id="2064" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:817 %sample_period_samples_0_sample_V_load_17 = load i5 %sample_period_samples_0_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_17"/></StgValue>
</operation>

<operation id="2065" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:819 %sample_period_samples_1_sample_V_load_17 = load i5 %sample_period_samples_1_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_17"/></StgValue>
</operation>

<operation id="2066" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:821 %sample_period_samples_2_sample_V_load_17 = load i5 %sample_period_samples_2_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_17"/></StgValue>
</operation>

<operation id="2067" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:823 %sample_period_samples_3_sample_V_load_17 = load i5 %sample_period_samples_3_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_17"/></StgValue>
</operation>

<operation id="2068" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:825 %sample_period_samples_4_sample_V_load_17 = load i5 %sample_period_samples_4_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_17"/></StgValue>
</operation>

<operation id="2069" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:827 %sample_period_samples_5_sample_V_load_17 = load i5 %sample_period_samples_5_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_17"/></StgValue>
</operation>

<operation id="2070" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:829 %sample_period_samples_6_sample_V_load_17 = load i5 %sample_period_samples_6_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_17"/></StgValue>
</operation>

<operation id="2071" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:831 %sample_period_samples_7_sample_V_load_17 = load i5 %sample_period_samples_7_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_17"/></StgValue>
</operation>

<operation id="2072" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:833 %sample_period_samples_8_sample_V_load_17 = load i5 %sample_period_samples_8_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_17"/></StgValue>
</operation>

<operation id="2073" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:835 %sample_period_samples_9_sample_V_load_17 = load i5 %sample_period_samples_9_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_17"/></StgValue>
</operation>

<operation id="2074" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:837 %sample_period_samples_10_sample_V_load_17 = load i5 %sample_period_samples_10_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_17"/></StgValue>
</operation>

<operation id="2075" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:839 %sample_period_samples_11_sample_V_load_17 = load i5 %sample_period_samples_11_sample_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_17"/></StgValue>
</operation>

<operation id="2076" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:841 %sample_period_samples_0_timestamp_V_load_17 = load i5 %sample_period_samples_0_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2077" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:843 %sample_period_samples_1_timestamp_V_load_17 = load i5 %sample_period_samples_1_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2078" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:845 %sample_period_samples_2_timestamp_V_load_17 = load i5 %sample_period_samples_2_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2079" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:847 %sample_period_samples_3_timestamp_V_load_17 = load i5 %sample_period_samples_3_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2080" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:849 %sample_period_samples_4_timestamp_V_load_17 = load i5 %sample_period_samples_4_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2081" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:851 %sample_period_samples_5_timestamp_V_load_17 = load i5 %sample_period_samples_5_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2082" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:853 %sample_period_samples_6_timestamp_V_load_17 = load i5 %sample_period_samples_6_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2083" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:855 %sample_period_samples_7_timestamp_V_load_17 = load i5 %sample_period_samples_7_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2084" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:857 %sample_period_samples_8_timestamp_V_load_17 = load i5 %sample_period_samples_8_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2085" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:859 %sample_period_samples_9_timestamp_V_load_17 = load i5 %sample_period_samples_9_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2086" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:861 %sample_period_samples_10_timestamp_V_load_17 = load i5 %sample_period_samples_10_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2087" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:863 %sample_period_samples_11_timestamp_V_load_17 = load i5 %sample_period_samples_11_timestamp_V_addr_18

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_17"/></StgValue>
</operation>

<operation id="2088" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:864 %sample_period_samples_0_sample_V_addr_19 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_19"/></StgValue>
</operation>

<operation id="2089" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:865 %sample_period_samples_0_sample_V_load_18 = load i5 %sample_period_samples_0_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_18"/></StgValue>
</operation>

<operation id="2090" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:866 %sample_period_samples_1_sample_V_addr_19 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_19"/></StgValue>
</operation>

<operation id="2091" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:867 %sample_period_samples_1_sample_V_load_18 = load i5 %sample_period_samples_1_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_18"/></StgValue>
</operation>

<operation id="2092" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:868 %sample_period_samples_2_sample_V_addr_19 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_19"/></StgValue>
</operation>

<operation id="2093" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:869 %sample_period_samples_2_sample_V_load_18 = load i5 %sample_period_samples_2_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_18"/></StgValue>
</operation>

<operation id="2094" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:870 %sample_period_samples_3_sample_V_addr_19 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_19"/></StgValue>
</operation>

<operation id="2095" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:871 %sample_period_samples_3_sample_V_load_18 = load i5 %sample_period_samples_3_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_18"/></StgValue>
</operation>

<operation id="2096" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:872 %sample_period_samples_4_sample_V_addr_19 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_19"/></StgValue>
</operation>

<operation id="2097" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:873 %sample_period_samples_4_sample_V_load_18 = load i5 %sample_period_samples_4_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_18"/></StgValue>
</operation>

<operation id="2098" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:874 %sample_period_samples_5_sample_V_addr_19 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_19"/></StgValue>
</operation>

<operation id="2099" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:875 %sample_period_samples_5_sample_V_load_18 = load i5 %sample_period_samples_5_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_18"/></StgValue>
</operation>

<operation id="2100" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:876 %sample_period_samples_6_sample_V_addr_19 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_19"/></StgValue>
</operation>

<operation id="2101" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:877 %sample_period_samples_6_sample_V_load_18 = load i5 %sample_period_samples_6_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_18"/></StgValue>
</operation>

<operation id="2102" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:878 %sample_period_samples_7_sample_V_addr_19 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_19"/></StgValue>
</operation>

<operation id="2103" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:879 %sample_period_samples_7_sample_V_load_18 = load i5 %sample_period_samples_7_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_18"/></StgValue>
</operation>

<operation id="2104" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:880 %sample_period_samples_8_sample_V_addr_19 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_19"/></StgValue>
</operation>

<operation id="2105" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:881 %sample_period_samples_8_sample_V_load_18 = load i5 %sample_period_samples_8_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_18"/></StgValue>
</operation>

<operation id="2106" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:882 %sample_period_samples_9_sample_V_addr_19 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_19"/></StgValue>
</operation>

<operation id="2107" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:883 %sample_period_samples_9_sample_V_load_18 = load i5 %sample_period_samples_9_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_18"/></StgValue>
</operation>

<operation id="2108" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:884 %sample_period_samples_10_sample_V_addr_19 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_19"/></StgValue>
</operation>

<operation id="2109" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:885 %sample_period_samples_10_sample_V_load_18 = load i5 %sample_period_samples_10_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_18"/></StgValue>
</operation>

<operation id="2110" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:886 %sample_period_samples_11_sample_V_addr_19 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_19"/></StgValue>
</operation>

<operation id="2111" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:887 %sample_period_samples_11_sample_V_load_18 = load i5 %sample_period_samples_11_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_18"/></StgValue>
</operation>

<operation id="2112" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:888 %sample_period_samples_0_timestamp_V_addr_19 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="2113" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:889 %sample_period_samples_0_timestamp_V_load_18 = load i5 %sample_period_samples_0_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2114" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:890 %sample_period_samples_1_timestamp_V_addr_19 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="2115" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:891 %sample_period_samples_1_timestamp_V_load_18 = load i5 %sample_period_samples_1_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2116" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:892 %sample_period_samples_2_timestamp_V_addr_19 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="2117" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:893 %sample_period_samples_2_timestamp_V_load_18 = load i5 %sample_period_samples_2_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2118" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:894 %sample_period_samples_3_timestamp_V_addr_19 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="2119" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:895 %sample_period_samples_3_timestamp_V_load_18 = load i5 %sample_period_samples_3_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2120" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:896 %sample_period_samples_4_timestamp_V_addr_19 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="2121" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:897 %sample_period_samples_4_timestamp_V_load_18 = load i5 %sample_period_samples_4_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2122" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:898 %sample_period_samples_5_timestamp_V_addr_19 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="2123" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:899 %sample_period_samples_5_timestamp_V_load_18 = load i5 %sample_period_samples_5_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2124" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:900 %sample_period_samples_6_timestamp_V_addr_19 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="2125" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:901 %sample_period_samples_6_timestamp_V_load_18 = load i5 %sample_period_samples_6_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2126" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:902 %sample_period_samples_7_timestamp_V_addr_19 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="2127" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:903 %sample_period_samples_7_timestamp_V_load_18 = load i5 %sample_period_samples_7_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2128" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:904 %sample_period_samples_8_timestamp_V_addr_19 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="2129" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:905 %sample_period_samples_8_timestamp_V_load_18 = load i5 %sample_period_samples_8_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2130" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:906 %sample_period_samples_9_timestamp_V_addr_19 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="2131" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:907 %sample_period_samples_9_timestamp_V_load_18 = load i5 %sample_period_samples_9_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2132" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:908 %sample_period_samples_10_timestamp_V_addr_19 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="2133" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:909 %sample_period_samples_10_timestamp_V_load_18 = load i5 %sample_period_samples_10_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2134" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:910 %sample_period_samples_11_timestamp_V_addr_19 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_19"/></StgValue>
</operation>

<operation id="2135" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:911 %sample_period_samples_11_timestamp_V_load_18 = load i5 %sample_period_samples_11_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2136" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:912 %sample_period_samples_0_sample_V_addr_20 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_20"/></StgValue>
</operation>

<operation id="2137" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:913 %sample_period_samples_0_sample_V_load_19 = load i5 %sample_period_samples_0_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_19"/></StgValue>
</operation>

<operation id="2138" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:914 %sample_period_samples_1_sample_V_addr_20 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_20"/></StgValue>
</operation>

<operation id="2139" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:915 %sample_period_samples_1_sample_V_load_19 = load i5 %sample_period_samples_1_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_19"/></StgValue>
</operation>

<operation id="2140" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:916 %sample_period_samples_2_sample_V_addr_20 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_20"/></StgValue>
</operation>

<operation id="2141" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:917 %sample_period_samples_2_sample_V_load_19 = load i5 %sample_period_samples_2_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_19"/></StgValue>
</operation>

<operation id="2142" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:918 %sample_period_samples_3_sample_V_addr_20 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_20"/></StgValue>
</operation>

<operation id="2143" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:919 %sample_period_samples_3_sample_V_load_19 = load i5 %sample_period_samples_3_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_19"/></StgValue>
</operation>

<operation id="2144" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:920 %sample_period_samples_4_sample_V_addr_20 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_20"/></StgValue>
</operation>

<operation id="2145" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:921 %sample_period_samples_4_sample_V_load_19 = load i5 %sample_period_samples_4_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_19"/></StgValue>
</operation>

<operation id="2146" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:922 %sample_period_samples_5_sample_V_addr_20 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_20"/></StgValue>
</operation>

<operation id="2147" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:923 %sample_period_samples_5_sample_V_load_19 = load i5 %sample_period_samples_5_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_19"/></StgValue>
</operation>

<operation id="2148" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:924 %sample_period_samples_6_sample_V_addr_20 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_20"/></StgValue>
</operation>

<operation id="2149" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:925 %sample_period_samples_6_sample_V_load_19 = load i5 %sample_period_samples_6_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_19"/></StgValue>
</operation>

<operation id="2150" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:926 %sample_period_samples_7_sample_V_addr_20 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_20"/></StgValue>
</operation>

<operation id="2151" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:927 %sample_period_samples_7_sample_V_load_19 = load i5 %sample_period_samples_7_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_19"/></StgValue>
</operation>

<operation id="2152" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:928 %sample_period_samples_8_sample_V_addr_20 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_20"/></StgValue>
</operation>

<operation id="2153" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:929 %sample_period_samples_8_sample_V_load_19 = load i5 %sample_period_samples_8_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_19"/></StgValue>
</operation>

<operation id="2154" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:930 %sample_period_samples_9_sample_V_addr_20 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_20"/></StgValue>
</operation>

<operation id="2155" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:931 %sample_period_samples_9_sample_V_load_19 = load i5 %sample_period_samples_9_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_19"/></StgValue>
</operation>

<operation id="2156" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:932 %sample_period_samples_10_sample_V_addr_20 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_20"/></StgValue>
</operation>

<operation id="2157" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:933 %sample_period_samples_10_sample_V_load_19 = load i5 %sample_period_samples_10_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_19"/></StgValue>
</operation>

<operation id="2158" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:934 %sample_period_samples_11_sample_V_addr_20 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_20"/></StgValue>
</operation>

<operation id="2159" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:935 %sample_period_samples_11_sample_V_load_19 = load i5 %sample_period_samples_11_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_19"/></StgValue>
</operation>

<operation id="2160" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:936 %sample_period_samples_0_timestamp_V_addr_20 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="2161" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:937 %sample_period_samples_0_timestamp_V_load_19 = load i5 %sample_period_samples_0_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2162" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:938 %sample_period_samples_1_timestamp_V_addr_20 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="2163" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:939 %sample_period_samples_1_timestamp_V_load_19 = load i5 %sample_period_samples_1_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2164" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:940 %sample_period_samples_2_timestamp_V_addr_20 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="2165" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:941 %sample_period_samples_2_timestamp_V_load_19 = load i5 %sample_period_samples_2_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2166" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:942 %sample_period_samples_3_timestamp_V_addr_20 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="2167" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:943 %sample_period_samples_3_timestamp_V_load_19 = load i5 %sample_period_samples_3_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2168" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:944 %sample_period_samples_4_timestamp_V_addr_20 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="2169" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:945 %sample_period_samples_4_timestamp_V_load_19 = load i5 %sample_period_samples_4_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2170" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:946 %sample_period_samples_5_timestamp_V_addr_20 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="2171" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:947 %sample_period_samples_5_timestamp_V_load_19 = load i5 %sample_period_samples_5_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2172" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:948 %sample_period_samples_6_timestamp_V_addr_20 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="2173" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:949 %sample_period_samples_6_timestamp_V_load_19 = load i5 %sample_period_samples_6_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2174" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:950 %sample_period_samples_7_timestamp_V_addr_20 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="2175" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:951 %sample_period_samples_7_timestamp_V_load_19 = load i5 %sample_period_samples_7_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2176" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:952 %sample_period_samples_8_timestamp_V_addr_20 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="2177" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:953 %sample_period_samples_8_timestamp_V_load_19 = load i5 %sample_period_samples_8_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2178" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:954 %sample_period_samples_9_timestamp_V_addr_20 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="2179" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:955 %sample_period_samples_9_timestamp_V_load_19 = load i5 %sample_period_samples_9_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2180" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:956 %sample_period_samples_10_timestamp_V_addr_20 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="2181" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:957 %sample_period_samples_10_timestamp_V_load_19 = load i5 %sample_period_samples_10_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2182" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:958 %sample_period_samples_11_timestamp_V_addr_20 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_20"/></StgValue>
</operation>

<operation id="2183" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:959 %sample_period_samples_11_timestamp_V_load_19 = load i5 %sample_period_samples_11_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_19"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2184" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:865 %sample_period_samples_0_sample_V_load_18 = load i5 %sample_period_samples_0_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_18"/></StgValue>
</operation>

<operation id="2185" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:867 %sample_period_samples_1_sample_V_load_18 = load i5 %sample_period_samples_1_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_18"/></StgValue>
</operation>

<operation id="2186" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:869 %sample_period_samples_2_sample_V_load_18 = load i5 %sample_period_samples_2_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_18"/></StgValue>
</operation>

<operation id="2187" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:871 %sample_period_samples_3_sample_V_load_18 = load i5 %sample_period_samples_3_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_18"/></StgValue>
</operation>

<operation id="2188" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:873 %sample_period_samples_4_sample_V_load_18 = load i5 %sample_period_samples_4_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_18"/></StgValue>
</operation>

<operation id="2189" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:875 %sample_period_samples_5_sample_V_load_18 = load i5 %sample_period_samples_5_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_18"/></StgValue>
</operation>

<operation id="2190" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:877 %sample_period_samples_6_sample_V_load_18 = load i5 %sample_period_samples_6_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_18"/></StgValue>
</operation>

<operation id="2191" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:879 %sample_period_samples_7_sample_V_load_18 = load i5 %sample_period_samples_7_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_18"/></StgValue>
</operation>

<operation id="2192" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:881 %sample_period_samples_8_sample_V_load_18 = load i5 %sample_period_samples_8_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_18"/></StgValue>
</operation>

<operation id="2193" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:883 %sample_period_samples_9_sample_V_load_18 = load i5 %sample_period_samples_9_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_18"/></StgValue>
</operation>

<operation id="2194" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:885 %sample_period_samples_10_sample_V_load_18 = load i5 %sample_period_samples_10_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_18"/></StgValue>
</operation>

<operation id="2195" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:887 %sample_period_samples_11_sample_V_load_18 = load i5 %sample_period_samples_11_sample_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_18"/></StgValue>
</operation>

<operation id="2196" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:889 %sample_period_samples_0_timestamp_V_load_18 = load i5 %sample_period_samples_0_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2197" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:891 %sample_period_samples_1_timestamp_V_load_18 = load i5 %sample_period_samples_1_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2198" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:893 %sample_period_samples_2_timestamp_V_load_18 = load i5 %sample_period_samples_2_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2199" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:895 %sample_period_samples_3_timestamp_V_load_18 = load i5 %sample_period_samples_3_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2200" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:897 %sample_period_samples_4_timestamp_V_load_18 = load i5 %sample_period_samples_4_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2201" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:899 %sample_period_samples_5_timestamp_V_load_18 = load i5 %sample_period_samples_5_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2202" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:901 %sample_period_samples_6_timestamp_V_load_18 = load i5 %sample_period_samples_6_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2203" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:903 %sample_period_samples_7_timestamp_V_load_18 = load i5 %sample_period_samples_7_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2204" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:905 %sample_period_samples_8_timestamp_V_load_18 = load i5 %sample_period_samples_8_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2205" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:907 %sample_period_samples_9_timestamp_V_load_18 = load i5 %sample_period_samples_9_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2206" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:909 %sample_period_samples_10_timestamp_V_load_18 = load i5 %sample_period_samples_10_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2207" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:911 %sample_period_samples_11_timestamp_V_load_18 = load i5 %sample_period_samples_11_timestamp_V_addr_19

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_18"/></StgValue>
</operation>

<operation id="2208" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:913 %sample_period_samples_0_sample_V_load_19 = load i5 %sample_period_samples_0_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_19"/></StgValue>
</operation>

<operation id="2209" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:915 %sample_period_samples_1_sample_V_load_19 = load i5 %sample_period_samples_1_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_19"/></StgValue>
</operation>

<operation id="2210" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:917 %sample_period_samples_2_sample_V_load_19 = load i5 %sample_period_samples_2_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_19"/></StgValue>
</operation>

<operation id="2211" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:919 %sample_period_samples_3_sample_V_load_19 = load i5 %sample_period_samples_3_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_19"/></StgValue>
</operation>

<operation id="2212" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:921 %sample_period_samples_4_sample_V_load_19 = load i5 %sample_period_samples_4_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_19"/></StgValue>
</operation>

<operation id="2213" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:923 %sample_period_samples_5_sample_V_load_19 = load i5 %sample_period_samples_5_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_19"/></StgValue>
</operation>

<operation id="2214" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:925 %sample_period_samples_6_sample_V_load_19 = load i5 %sample_period_samples_6_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_19"/></StgValue>
</operation>

<operation id="2215" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:927 %sample_period_samples_7_sample_V_load_19 = load i5 %sample_period_samples_7_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_19"/></StgValue>
</operation>

<operation id="2216" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:929 %sample_period_samples_8_sample_V_load_19 = load i5 %sample_period_samples_8_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_19"/></StgValue>
</operation>

<operation id="2217" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:931 %sample_period_samples_9_sample_V_load_19 = load i5 %sample_period_samples_9_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_19"/></StgValue>
</operation>

<operation id="2218" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:933 %sample_period_samples_10_sample_V_load_19 = load i5 %sample_period_samples_10_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_19"/></StgValue>
</operation>

<operation id="2219" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:935 %sample_period_samples_11_sample_V_load_19 = load i5 %sample_period_samples_11_sample_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_19"/></StgValue>
</operation>

<operation id="2220" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:937 %sample_period_samples_0_timestamp_V_load_19 = load i5 %sample_period_samples_0_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2221" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:939 %sample_period_samples_1_timestamp_V_load_19 = load i5 %sample_period_samples_1_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2222" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:941 %sample_period_samples_2_timestamp_V_load_19 = load i5 %sample_period_samples_2_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2223" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:943 %sample_period_samples_3_timestamp_V_load_19 = load i5 %sample_period_samples_3_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2224" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:945 %sample_period_samples_4_timestamp_V_load_19 = load i5 %sample_period_samples_4_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2225" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:947 %sample_period_samples_5_timestamp_V_load_19 = load i5 %sample_period_samples_5_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2226" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:949 %sample_period_samples_6_timestamp_V_load_19 = load i5 %sample_period_samples_6_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2227" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:951 %sample_period_samples_7_timestamp_V_load_19 = load i5 %sample_period_samples_7_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2228" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:953 %sample_period_samples_8_timestamp_V_load_19 = load i5 %sample_period_samples_8_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2229" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:955 %sample_period_samples_9_timestamp_V_load_19 = load i5 %sample_period_samples_9_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2230" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:957 %sample_period_samples_10_timestamp_V_load_19 = load i5 %sample_period_samples_10_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2231" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:959 %sample_period_samples_11_timestamp_V_load_19 = load i5 %sample_period_samples_11_timestamp_V_addr_20

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_19"/></StgValue>
</operation>

<operation id="2232" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:960 %sample_period_samples_0_sample_V_addr_21 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_21"/></StgValue>
</operation>

<operation id="2233" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:961 %sample_period_samples_0_sample_V_load_20 = load i5 %sample_period_samples_0_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_20"/></StgValue>
</operation>

<operation id="2234" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:962 %sample_period_samples_1_sample_V_addr_21 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_21"/></StgValue>
</operation>

<operation id="2235" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:963 %sample_period_samples_1_sample_V_load_20 = load i5 %sample_period_samples_1_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_20"/></StgValue>
</operation>

<operation id="2236" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:964 %sample_period_samples_2_sample_V_addr_21 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_21"/></StgValue>
</operation>

<operation id="2237" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:965 %sample_period_samples_2_sample_V_load_20 = load i5 %sample_period_samples_2_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_20"/></StgValue>
</operation>

<operation id="2238" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:966 %sample_period_samples_3_sample_V_addr_21 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_21"/></StgValue>
</operation>

<operation id="2239" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:967 %sample_period_samples_3_sample_V_load_20 = load i5 %sample_period_samples_3_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_20"/></StgValue>
</operation>

<operation id="2240" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:968 %sample_period_samples_4_sample_V_addr_21 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_21"/></StgValue>
</operation>

<operation id="2241" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:969 %sample_period_samples_4_sample_V_load_20 = load i5 %sample_period_samples_4_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_20"/></StgValue>
</operation>

<operation id="2242" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:970 %sample_period_samples_5_sample_V_addr_21 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_21"/></StgValue>
</operation>

<operation id="2243" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:971 %sample_period_samples_5_sample_V_load_20 = load i5 %sample_period_samples_5_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_20"/></StgValue>
</operation>

<operation id="2244" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:972 %sample_period_samples_6_sample_V_addr_21 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_21"/></StgValue>
</operation>

<operation id="2245" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:973 %sample_period_samples_6_sample_V_load_20 = load i5 %sample_period_samples_6_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_20"/></StgValue>
</operation>

<operation id="2246" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:974 %sample_period_samples_7_sample_V_addr_21 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_21"/></StgValue>
</operation>

<operation id="2247" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:975 %sample_period_samples_7_sample_V_load_20 = load i5 %sample_period_samples_7_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_20"/></StgValue>
</operation>

<operation id="2248" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:976 %sample_period_samples_8_sample_V_addr_21 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_21"/></StgValue>
</operation>

<operation id="2249" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:977 %sample_period_samples_8_sample_V_load_20 = load i5 %sample_period_samples_8_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_20"/></StgValue>
</operation>

<operation id="2250" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:978 %sample_period_samples_9_sample_V_addr_21 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_21"/></StgValue>
</operation>

<operation id="2251" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:979 %sample_period_samples_9_sample_V_load_20 = load i5 %sample_period_samples_9_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_20"/></StgValue>
</operation>

<operation id="2252" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:980 %sample_period_samples_10_sample_V_addr_21 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_21"/></StgValue>
</operation>

<operation id="2253" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:981 %sample_period_samples_10_sample_V_load_20 = load i5 %sample_period_samples_10_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_20"/></StgValue>
</operation>

<operation id="2254" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:982 %sample_period_samples_11_sample_V_addr_21 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_21"/></StgValue>
</operation>

<operation id="2255" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:983 %sample_period_samples_11_sample_V_load_20 = load i5 %sample_period_samples_11_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_20"/></StgValue>
</operation>

<operation id="2256" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:984 %sample_period_samples_0_timestamp_V_addr_21 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="2257" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:985 %sample_period_samples_0_timestamp_V_load_20 = load i5 %sample_period_samples_0_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2258" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:986 %sample_period_samples_1_timestamp_V_addr_21 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="2259" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:987 %sample_period_samples_1_timestamp_V_load_20 = load i5 %sample_period_samples_1_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2260" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:988 %sample_period_samples_2_timestamp_V_addr_21 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="2261" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:989 %sample_period_samples_2_timestamp_V_load_20 = load i5 %sample_period_samples_2_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2262" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:990 %sample_period_samples_3_timestamp_V_addr_21 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="2263" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:991 %sample_period_samples_3_timestamp_V_load_20 = load i5 %sample_period_samples_3_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2264" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:992 %sample_period_samples_4_timestamp_V_addr_21 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="2265" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:993 %sample_period_samples_4_timestamp_V_load_20 = load i5 %sample_period_samples_4_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2266" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:994 %sample_period_samples_5_timestamp_V_addr_21 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="2267" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:995 %sample_period_samples_5_timestamp_V_load_20 = load i5 %sample_period_samples_5_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2268" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:996 %sample_period_samples_6_timestamp_V_addr_21 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="2269" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:997 %sample_period_samples_6_timestamp_V_load_20 = load i5 %sample_period_samples_6_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2270" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:998 %sample_period_samples_7_timestamp_V_addr_21 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="2271" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:999 %sample_period_samples_7_timestamp_V_load_20 = load i5 %sample_period_samples_7_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2272" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1000 %sample_period_samples_8_timestamp_V_addr_21 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="2273" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1001 %sample_period_samples_8_timestamp_V_load_20 = load i5 %sample_period_samples_8_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2274" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1002 %sample_period_samples_9_timestamp_V_addr_21 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="2275" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1003 %sample_period_samples_9_timestamp_V_load_20 = load i5 %sample_period_samples_9_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2276" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1004 %sample_period_samples_10_timestamp_V_addr_21 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="2277" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1005 %sample_period_samples_10_timestamp_V_load_20 = load i5 %sample_period_samples_10_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2278" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1006 %sample_period_samples_11_timestamp_V_addr_21 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_21"/></StgValue>
</operation>

<operation id="2279" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1007 %sample_period_samples_11_timestamp_V_load_20 = load i5 %sample_period_samples_11_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2280" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1008 %sample_period_samples_0_sample_V_addr_22 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_22"/></StgValue>
</operation>

<operation id="2281" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1009 %sample_period_samples_0_sample_V_load_21 = load i5 %sample_period_samples_0_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_21"/></StgValue>
</operation>

<operation id="2282" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1010 %sample_period_samples_1_sample_V_addr_22 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_22"/></StgValue>
</operation>

<operation id="2283" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1011 %sample_period_samples_1_sample_V_load_21 = load i5 %sample_period_samples_1_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_21"/></StgValue>
</operation>

<operation id="2284" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1012 %sample_period_samples_2_sample_V_addr_22 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_22"/></StgValue>
</operation>

<operation id="2285" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1013 %sample_period_samples_2_sample_V_load_21 = load i5 %sample_period_samples_2_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_21"/></StgValue>
</operation>

<operation id="2286" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1014 %sample_period_samples_3_sample_V_addr_22 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_22"/></StgValue>
</operation>

<operation id="2287" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1015 %sample_period_samples_3_sample_V_load_21 = load i5 %sample_period_samples_3_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_21"/></StgValue>
</operation>

<operation id="2288" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1016 %sample_period_samples_4_sample_V_addr_22 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_22"/></StgValue>
</operation>

<operation id="2289" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1017 %sample_period_samples_4_sample_V_load_21 = load i5 %sample_period_samples_4_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_21"/></StgValue>
</operation>

<operation id="2290" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1018 %sample_period_samples_5_sample_V_addr_22 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_22"/></StgValue>
</operation>

<operation id="2291" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1019 %sample_period_samples_5_sample_V_load_21 = load i5 %sample_period_samples_5_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_21"/></StgValue>
</operation>

<operation id="2292" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1020 %sample_period_samples_6_sample_V_addr_22 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_22"/></StgValue>
</operation>

<operation id="2293" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1021 %sample_period_samples_6_sample_V_load_21 = load i5 %sample_period_samples_6_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_21"/></StgValue>
</operation>

<operation id="2294" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1022 %sample_period_samples_7_sample_V_addr_22 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_22"/></StgValue>
</operation>

<operation id="2295" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1023 %sample_period_samples_7_sample_V_load_21 = load i5 %sample_period_samples_7_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_21"/></StgValue>
</operation>

<operation id="2296" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1024 %sample_period_samples_8_sample_V_addr_22 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_22"/></StgValue>
</operation>

<operation id="2297" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1025 %sample_period_samples_8_sample_V_load_21 = load i5 %sample_period_samples_8_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_21"/></StgValue>
</operation>

<operation id="2298" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1026 %sample_period_samples_9_sample_V_addr_22 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_22"/></StgValue>
</operation>

<operation id="2299" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1027 %sample_period_samples_9_sample_V_load_21 = load i5 %sample_period_samples_9_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_21"/></StgValue>
</operation>

<operation id="2300" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1028 %sample_period_samples_10_sample_V_addr_22 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_22"/></StgValue>
</operation>

<operation id="2301" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1029 %sample_period_samples_10_sample_V_load_21 = load i5 %sample_period_samples_10_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_21"/></StgValue>
</operation>

<operation id="2302" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1030 %sample_period_samples_11_sample_V_addr_22 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_22"/></StgValue>
</operation>

<operation id="2303" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1031 %sample_period_samples_11_sample_V_load_21 = load i5 %sample_period_samples_11_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_21"/></StgValue>
</operation>

<operation id="2304" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1032 %sample_period_samples_0_timestamp_V_addr_22 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="2305" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1033 %sample_period_samples_0_timestamp_V_load_21 = load i5 %sample_period_samples_0_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2306" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1034 %sample_period_samples_1_timestamp_V_addr_22 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="2307" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1035 %sample_period_samples_1_timestamp_V_load_21 = load i5 %sample_period_samples_1_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2308" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1036 %sample_period_samples_2_timestamp_V_addr_22 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="2309" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1037 %sample_period_samples_2_timestamp_V_load_21 = load i5 %sample_period_samples_2_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2310" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1038 %sample_period_samples_3_timestamp_V_addr_22 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="2311" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1039 %sample_period_samples_3_timestamp_V_load_21 = load i5 %sample_period_samples_3_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2312" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1040 %sample_period_samples_4_timestamp_V_addr_22 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="2313" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1041 %sample_period_samples_4_timestamp_V_load_21 = load i5 %sample_period_samples_4_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2314" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1042 %sample_period_samples_5_timestamp_V_addr_22 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="2315" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1043 %sample_period_samples_5_timestamp_V_load_21 = load i5 %sample_period_samples_5_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2316" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1044 %sample_period_samples_6_timestamp_V_addr_22 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="2317" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1045 %sample_period_samples_6_timestamp_V_load_21 = load i5 %sample_period_samples_6_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2318" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1046 %sample_period_samples_7_timestamp_V_addr_22 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="2319" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1047 %sample_period_samples_7_timestamp_V_load_21 = load i5 %sample_period_samples_7_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2320" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1048 %sample_period_samples_8_timestamp_V_addr_22 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="2321" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1049 %sample_period_samples_8_timestamp_V_load_21 = load i5 %sample_period_samples_8_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2322" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1050 %sample_period_samples_9_timestamp_V_addr_22 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="2323" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1051 %sample_period_samples_9_timestamp_V_load_21 = load i5 %sample_period_samples_9_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2324" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1052 %sample_period_samples_10_timestamp_V_addr_22 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="2325" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1053 %sample_period_samples_10_timestamp_V_load_21 = load i5 %sample_period_samples_10_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2326" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1054 %sample_period_samples_11_timestamp_V_addr_22 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_22"/></StgValue>
</operation>

<operation id="2327" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1055 %sample_period_samples_11_timestamp_V_load_21 = load i5 %sample_period_samples_11_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_21"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2328" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:961 %sample_period_samples_0_sample_V_load_20 = load i5 %sample_period_samples_0_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_20"/></StgValue>
</operation>

<operation id="2329" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:963 %sample_period_samples_1_sample_V_load_20 = load i5 %sample_period_samples_1_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_20"/></StgValue>
</operation>

<operation id="2330" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:965 %sample_period_samples_2_sample_V_load_20 = load i5 %sample_period_samples_2_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_20"/></StgValue>
</operation>

<operation id="2331" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:967 %sample_period_samples_3_sample_V_load_20 = load i5 %sample_period_samples_3_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_20"/></StgValue>
</operation>

<operation id="2332" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:969 %sample_period_samples_4_sample_V_load_20 = load i5 %sample_period_samples_4_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_20"/></StgValue>
</operation>

<operation id="2333" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:971 %sample_period_samples_5_sample_V_load_20 = load i5 %sample_period_samples_5_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_20"/></StgValue>
</operation>

<operation id="2334" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:973 %sample_period_samples_6_sample_V_load_20 = load i5 %sample_period_samples_6_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_20"/></StgValue>
</operation>

<operation id="2335" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:975 %sample_period_samples_7_sample_V_load_20 = load i5 %sample_period_samples_7_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_20"/></StgValue>
</operation>

<operation id="2336" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:977 %sample_period_samples_8_sample_V_load_20 = load i5 %sample_period_samples_8_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_20"/></StgValue>
</operation>

<operation id="2337" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:979 %sample_period_samples_9_sample_V_load_20 = load i5 %sample_period_samples_9_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_20"/></StgValue>
</operation>

<operation id="2338" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:981 %sample_period_samples_10_sample_V_load_20 = load i5 %sample_period_samples_10_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_20"/></StgValue>
</operation>

<operation id="2339" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:983 %sample_period_samples_11_sample_V_load_20 = load i5 %sample_period_samples_11_sample_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_20"/></StgValue>
</operation>

<operation id="2340" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:985 %sample_period_samples_0_timestamp_V_load_20 = load i5 %sample_period_samples_0_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2341" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:987 %sample_period_samples_1_timestamp_V_load_20 = load i5 %sample_period_samples_1_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2342" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:989 %sample_period_samples_2_timestamp_V_load_20 = load i5 %sample_period_samples_2_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2343" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:991 %sample_period_samples_3_timestamp_V_load_20 = load i5 %sample_period_samples_3_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2344" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:993 %sample_period_samples_4_timestamp_V_load_20 = load i5 %sample_period_samples_4_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2345" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:995 %sample_period_samples_5_timestamp_V_load_20 = load i5 %sample_period_samples_5_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2346" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:997 %sample_period_samples_6_timestamp_V_load_20 = load i5 %sample_period_samples_6_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2347" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:999 %sample_period_samples_7_timestamp_V_load_20 = load i5 %sample_period_samples_7_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2348" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1001 %sample_period_samples_8_timestamp_V_load_20 = load i5 %sample_period_samples_8_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2349" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1003 %sample_period_samples_9_timestamp_V_load_20 = load i5 %sample_period_samples_9_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2350" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1005 %sample_period_samples_10_timestamp_V_load_20 = load i5 %sample_period_samples_10_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2351" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1007 %sample_period_samples_11_timestamp_V_load_20 = load i5 %sample_period_samples_11_timestamp_V_addr_21

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_20"/></StgValue>
</operation>

<operation id="2352" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1009 %sample_period_samples_0_sample_V_load_21 = load i5 %sample_period_samples_0_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_21"/></StgValue>
</operation>

<operation id="2353" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1011 %sample_period_samples_1_sample_V_load_21 = load i5 %sample_period_samples_1_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_21"/></StgValue>
</operation>

<operation id="2354" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1013 %sample_period_samples_2_sample_V_load_21 = load i5 %sample_period_samples_2_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_21"/></StgValue>
</operation>

<operation id="2355" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1015 %sample_period_samples_3_sample_V_load_21 = load i5 %sample_period_samples_3_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_21"/></StgValue>
</operation>

<operation id="2356" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1017 %sample_period_samples_4_sample_V_load_21 = load i5 %sample_period_samples_4_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_21"/></StgValue>
</operation>

<operation id="2357" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1019 %sample_period_samples_5_sample_V_load_21 = load i5 %sample_period_samples_5_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_21"/></StgValue>
</operation>

<operation id="2358" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1021 %sample_period_samples_6_sample_V_load_21 = load i5 %sample_period_samples_6_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_21"/></StgValue>
</operation>

<operation id="2359" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1023 %sample_period_samples_7_sample_V_load_21 = load i5 %sample_period_samples_7_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_21"/></StgValue>
</operation>

<operation id="2360" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1025 %sample_period_samples_8_sample_V_load_21 = load i5 %sample_period_samples_8_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_21"/></StgValue>
</operation>

<operation id="2361" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1027 %sample_period_samples_9_sample_V_load_21 = load i5 %sample_period_samples_9_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_21"/></StgValue>
</operation>

<operation id="2362" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1029 %sample_period_samples_10_sample_V_load_21 = load i5 %sample_period_samples_10_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_21"/></StgValue>
</operation>

<operation id="2363" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1031 %sample_period_samples_11_sample_V_load_21 = load i5 %sample_period_samples_11_sample_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_21"/></StgValue>
</operation>

<operation id="2364" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1033 %sample_period_samples_0_timestamp_V_load_21 = load i5 %sample_period_samples_0_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2365" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1035 %sample_period_samples_1_timestamp_V_load_21 = load i5 %sample_period_samples_1_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2366" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1037 %sample_period_samples_2_timestamp_V_load_21 = load i5 %sample_period_samples_2_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2367" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1039 %sample_period_samples_3_timestamp_V_load_21 = load i5 %sample_period_samples_3_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2368" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1041 %sample_period_samples_4_timestamp_V_load_21 = load i5 %sample_period_samples_4_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2369" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1043 %sample_period_samples_5_timestamp_V_load_21 = load i5 %sample_period_samples_5_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2370" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1045 %sample_period_samples_6_timestamp_V_load_21 = load i5 %sample_period_samples_6_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2371" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1047 %sample_period_samples_7_timestamp_V_load_21 = load i5 %sample_period_samples_7_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2372" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1049 %sample_period_samples_8_timestamp_V_load_21 = load i5 %sample_period_samples_8_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2373" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1051 %sample_period_samples_9_timestamp_V_load_21 = load i5 %sample_period_samples_9_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2374" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1053 %sample_period_samples_10_timestamp_V_load_21 = load i5 %sample_period_samples_10_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2375" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1055 %sample_period_samples_11_timestamp_V_load_21 = load i5 %sample_period_samples_11_timestamp_V_addr_22

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_21"/></StgValue>
</operation>

<operation id="2376" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1056 %sample_period_samples_0_sample_V_addr_23 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_23"/></StgValue>
</operation>

<operation id="2377" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1057 %sample_period_samples_0_sample_V_load_22 = load i5 %sample_period_samples_0_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_22"/></StgValue>
</operation>

<operation id="2378" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1058 %sample_period_samples_1_sample_V_addr_23 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_23"/></StgValue>
</operation>

<operation id="2379" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1059 %sample_period_samples_1_sample_V_load_22 = load i5 %sample_period_samples_1_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_22"/></StgValue>
</operation>

<operation id="2380" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1060 %sample_period_samples_2_sample_V_addr_23 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_23"/></StgValue>
</operation>

<operation id="2381" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1061 %sample_period_samples_2_sample_V_load_22 = load i5 %sample_period_samples_2_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_22"/></StgValue>
</operation>

<operation id="2382" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1062 %sample_period_samples_3_sample_V_addr_23 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_23"/></StgValue>
</operation>

<operation id="2383" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1063 %sample_period_samples_3_sample_V_load_22 = load i5 %sample_period_samples_3_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_22"/></StgValue>
</operation>

<operation id="2384" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1064 %sample_period_samples_4_sample_V_addr_23 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_23"/></StgValue>
</operation>

<operation id="2385" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1065 %sample_period_samples_4_sample_V_load_22 = load i5 %sample_period_samples_4_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_22"/></StgValue>
</operation>

<operation id="2386" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1066 %sample_period_samples_5_sample_V_addr_23 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_23"/></StgValue>
</operation>

<operation id="2387" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1067 %sample_period_samples_5_sample_V_load_22 = load i5 %sample_period_samples_5_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_22"/></StgValue>
</operation>

<operation id="2388" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1068 %sample_period_samples_6_sample_V_addr_23 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_23"/></StgValue>
</operation>

<operation id="2389" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1069 %sample_period_samples_6_sample_V_load_22 = load i5 %sample_period_samples_6_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_22"/></StgValue>
</operation>

<operation id="2390" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1070 %sample_period_samples_7_sample_V_addr_23 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_23"/></StgValue>
</operation>

<operation id="2391" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1071 %sample_period_samples_7_sample_V_load_22 = load i5 %sample_period_samples_7_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_22"/></StgValue>
</operation>

<operation id="2392" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1072 %sample_period_samples_8_sample_V_addr_23 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_23"/></StgValue>
</operation>

<operation id="2393" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1073 %sample_period_samples_8_sample_V_load_22 = load i5 %sample_period_samples_8_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_22"/></StgValue>
</operation>

<operation id="2394" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1074 %sample_period_samples_9_sample_V_addr_23 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_23"/></StgValue>
</operation>

<operation id="2395" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1075 %sample_period_samples_9_sample_V_load_22 = load i5 %sample_period_samples_9_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_22"/></StgValue>
</operation>

<operation id="2396" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1076 %sample_period_samples_10_sample_V_addr_23 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_23"/></StgValue>
</operation>

<operation id="2397" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1077 %sample_period_samples_10_sample_V_load_22 = load i5 %sample_period_samples_10_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_22"/></StgValue>
</operation>

<operation id="2398" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1078 %sample_period_samples_11_sample_V_addr_23 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_23"/></StgValue>
</operation>

<operation id="2399" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1079 %sample_period_samples_11_sample_V_load_22 = load i5 %sample_period_samples_11_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_22"/></StgValue>
</operation>

<operation id="2400" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1080 %sample_period_samples_0_timestamp_V_addr_23 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="2401" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1081 %sample_period_samples_0_timestamp_V_load_22 = load i5 %sample_period_samples_0_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2402" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1082 %sample_period_samples_1_timestamp_V_addr_23 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="2403" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1083 %sample_period_samples_1_timestamp_V_load_22 = load i5 %sample_period_samples_1_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2404" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1084 %sample_period_samples_2_timestamp_V_addr_23 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="2405" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1085 %sample_period_samples_2_timestamp_V_load_22 = load i5 %sample_period_samples_2_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2406" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1086 %sample_period_samples_3_timestamp_V_addr_23 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="2407" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1087 %sample_period_samples_3_timestamp_V_load_22 = load i5 %sample_period_samples_3_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2408" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1088 %sample_period_samples_4_timestamp_V_addr_23 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="2409" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1089 %sample_period_samples_4_timestamp_V_load_22 = load i5 %sample_period_samples_4_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2410" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1090 %sample_period_samples_5_timestamp_V_addr_23 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="2411" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1091 %sample_period_samples_5_timestamp_V_load_22 = load i5 %sample_period_samples_5_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2412" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1092 %sample_period_samples_6_timestamp_V_addr_23 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="2413" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1093 %sample_period_samples_6_timestamp_V_load_22 = load i5 %sample_period_samples_6_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2414" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1094 %sample_period_samples_7_timestamp_V_addr_23 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="2415" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1095 %sample_period_samples_7_timestamp_V_load_22 = load i5 %sample_period_samples_7_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2416" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1096 %sample_period_samples_8_timestamp_V_addr_23 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="2417" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1097 %sample_period_samples_8_timestamp_V_load_22 = load i5 %sample_period_samples_8_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2418" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1098 %sample_period_samples_9_timestamp_V_addr_23 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="2419" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1099 %sample_period_samples_9_timestamp_V_load_22 = load i5 %sample_period_samples_9_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2420" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1100 %sample_period_samples_10_timestamp_V_addr_23 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="2421" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1101 %sample_period_samples_10_timestamp_V_load_22 = load i5 %sample_period_samples_10_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2422" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1102 %sample_period_samples_11_timestamp_V_addr_23 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_23"/></StgValue>
</operation>

<operation id="2423" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1103 %sample_period_samples_11_timestamp_V_load_22 = load i5 %sample_period_samples_11_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2424" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1104 %sample_period_samples_0_sample_V_addr_24 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_24"/></StgValue>
</operation>

<operation id="2425" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1105 %sample_period_samples_0_sample_V_load_23 = load i5 %sample_period_samples_0_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_23"/></StgValue>
</operation>

<operation id="2426" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1106 %sample_period_samples_1_sample_V_addr_24 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_24"/></StgValue>
</operation>

<operation id="2427" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1107 %sample_period_samples_1_sample_V_load_23 = load i5 %sample_period_samples_1_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_23"/></StgValue>
</operation>

<operation id="2428" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1108 %sample_period_samples_2_sample_V_addr_24 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_24"/></StgValue>
</operation>

<operation id="2429" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1109 %sample_period_samples_2_sample_V_load_23 = load i5 %sample_period_samples_2_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_23"/></StgValue>
</operation>

<operation id="2430" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1110 %sample_period_samples_3_sample_V_addr_24 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_24"/></StgValue>
</operation>

<operation id="2431" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1111 %sample_period_samples_3_sample_V_load_23 = load i5 %sample_period_samples_3_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_23"/></StgValue>
</operation>

<operation id="2432" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1112 %sample_period_samples_4_sample_V_addr_24 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_24"/></StgValue>
</operation>

<operation id="2433" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1113 %sample_period_samples_4_sample_V_load_23 = load i5 %sample_period_samples_4_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_23"/></StgValue>
</operation>

<operation id="2434" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1114 %sample_period_samples_5_sample_V_addr_24 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_24"/></StgValue>
</operation>

<operation id="2435" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1115 %sample_period_samples_5_sample_V_load_23 = load i5 %sample_period_samples_5_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_23"/></StgValue>
</operation>

<operation id="2436" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1116 %sample_period_samples_6_sample_V_addr_24 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_24"/></StgValue>
</operation>

<operation id="2437" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1117 %sample_period_samples_6_sample_V_load_23 = load i5 %sample_period_samples_6_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_23"/></StgValue>
</operation>

<operation id="2438" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1118 %sample_period_samples_7_sample_V_addr_24 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_24"/></StgValue>
</operation>

<operation id="2439" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1119 %sample_period_samples_7_sample_V_load_23 = load i5 %sample_period_samples_7_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_23"/></StgValue>
</operation>

<operation id="2440" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1120 %sample_period_samples_8_sample_V_addr_24 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_24"/></StgValue>
</operation>

<operation id="2441" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1121 %sample_period_samples_8_sample_V_load_23 = load i5 %sample_period_samples_8_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_23"/></StgValue>
</operation>

<operation id="2442" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1122 %sample_period_samples_9_sample_V_addr_24 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_24"/></StgValue>
</operation>

<operation id="2443" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1123 %sample_period_samples_9_sample_V_load_23 = load i5 %sample_period_samples_9_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_23"/></StgValue>
</operation>

<operation id="2444" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1124 %sample_period_samples_10_sample_V_addr_24 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_24"/></StgValue>
</operation>

<operation id="2445" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1125 %sample_period_samples_10_sample_V_load_23 = load i5 %sample_period_samples_10_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_23"/></StgValue>
</operation>

<operation id="2446" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1126 %sample_period_samples_11_sample_V_addr_24 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_24"/></StgValue>
</operation>

<operation id="2447" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1127 %sample_period_samples_11_sample_V_load_23 = load i5 %sample_period_samples_11_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_23"/></StgValue>
</operation>

<operation id="2448" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1128 %sample_period_samples_0_timestamp_V_addr_24 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="2449" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1129 %sample_period_samples_0_timestamp_V_load_23 = load i5 %sample_period_samples_0_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2450" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1130 %sample_period_samples_1_timestamp_V_addr_24 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="2451" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1131 %sample_period_samples_1_timestamp_V_load_23 = load i5 %sample_period_samples_1_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2452" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1132 %sample_period_samples_2_timestamp_V_addr_24 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="2453" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1133 %sample_period_samples_2_timestamp_V_load_23 = load i5 %sample_period_samples_2_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2454" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1134 %sample_period_samples_3_timestamp_V_addr_24 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="2455" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1135 %sample_period_samples_3_timestamp_V_load_23 = load i5 %sample_period_samples_3_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2456" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1136 %sample_period_samples_4_timestamp_V_addr_24 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="2457" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1137 %sample_period_samples_4_timestamp_V_load_23 = load i5 %sample_period_samples_4_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2458" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1138 %sample_period_samples_5_timestamp_V_addr_24 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="2459" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1139 %sample_period_samples_5_timestamp_V_load_23 = load i5 %sample_period_samples_5_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2460" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1140 %sample_period_samples_6_timestamp_V_addr_24 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="2461" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1141 %sample_period_samples_6_timestamp_V_load_23 = load i5 %sample_period_samples_6_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2462" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1142 %sample_period_samples_7_timestamp_V_addr_24 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="2463" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1143 %sample_period_samples_7_timestamp_V_load_23 = load i5 %sample_period_samples_7_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2464" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1144 %sample_period_samples_8_timestamp_V_addr_24 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="2465" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1145 %sample_period_samples_8_timestamp_V_load_23 = load i5 %sample_period_samples_8_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2466" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1146 %sample_period_samples_9_timestamp_V_addr_24 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="2467" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1147 %sample_period_samples_9_timestamp_V_load_23 = load i5 %sample_period_samples_9_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2468" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1148 %sample_period_samples_10_timestamp_V_addr_24 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="2469" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1149 %sample_period_samples_10_timestamp_V_load_23 = load i5 %sample_period_samples_10_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2470" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1150 %sample_period_samples_11_timestamp_V_addr_24 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_24"/></StgValue>
</operation>

<operation id="2471" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1151 %sample_period_samples_11_timestamp_V_load_23 = load i5 %sample_period_samples_11_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_23"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="2472" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1057 %sample_period_samples_0_sample_V_load_22 = load i5 %sample_period_samples_0_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_22"/></StgValue>
</operation>

<operation id="2473" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1059 %sample_period_samples_1_sample_V_load_22 = load i5 %sample_period_samples_1_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_22"/></StgValue>
</operation>

<operation id="2474" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1061 %sample_period_samples_2_sample_V_load_22 = load i5 %sample_period_samples_2_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_22"/></StgValue>
</operation>

<operation id="2475" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1063 %sample_period_samples_3_sample_V_load_22 = load i5 %sample_period_samples_3_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_22"/></StgValue>
</operation>

<operation id="2476" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1065 %sample_period_samples_4_sample_V_load_22 = load i5 %sample_period_samples_4_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_22"/></StgValue>
</operation>

<operation id="2477" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1067 %sample_period_samples_5_sample_V_load_22 = load i5 %sample_period_samples_5_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_22"/></StgValue>
</operation>

<operation id="2478" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1069 %sample_period_samples_6_sample_V_load_22 = load i5 %sample_period_samples_6_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_22"/></StgValue>
</operation>

<operation id="2479" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1071 %sample_period_samples_7_sample_V_load_22 = load i5 %sample_period_samples_7_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_22"/></StgValue>
</operation>

<operation id="2480" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1073 %sample_period_samples_8_sample_V_load_22 = load i5 %sample_period_samples_8_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_22"/></StgValue>
</operation>

<operation id="2481" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1075 %sample_period_samples_9_sample_V_load_22 = load i5 %sample_period_samples_9_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_22"/></StgValue>
</operation>

<operation id="2482" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1077 %sample_period_samples_10_sample_V_load_22 = load i5 %sample_period_samples_10_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_22"/></StgValue>
</operation>

<operation id="2483" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1079 %sample_period_samples_11_sample_V_load_22 = load i5 %sample_period_samples_11_sample_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_22"/></StgValue>
</operation>

<operation id="2484" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1081 %sample_period_samples_0_timestamp_V_load_22 = load i5 %sample_period_samples_0_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2485" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1083 %sample_period_samples_1_timestamp_V_load_22 = load i5 %sample_period_samples_1_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2486" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1085 %sample_period_samples_2_timestamp_V_load_22 = load i5 %sample_period_samples_2_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2487" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1087 %sample_period_samples_3_timestamp_V_load_22 = load i5 %sample_period_samples_3_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2488" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1089 %sample_period_samples_4_timestamp_V_load_22 = load i5 %sample_period_samples_4_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2489" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1091 %sample_period_samples_5_timestamp_V_load_22 = load i5 %sample_period_samples_5_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2490" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1093 %sample_period_samples_6_timestamp_V_load_22 = load i5 %sample_period_samples_6_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2491" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1095 %sample_period_samples_7_timestamp_V_load_22 = load i5 %sample_period_samples_7_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2492" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1097 %sample_period_samples_8_timestamp_V_load_22 = load i5 %sample_period_samples_8_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2493" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1099 %sample_period_samples_9_timestamp_V_load_22 = load i5 %sample_period_samples_9_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2494" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1101 %sample_period_samples_10_timestamp_V_load_22 = load i5 %sample_period_samples_10_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2495" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1103 %sample_period_samples_11_timestamp_V_load_22 = load i5 %sample_period_samples_11_timestamp_V_addr_23

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_22"/></StgValue>
</operation>

<operation id="2496" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1105 %sample_period_samples_0_sample_V_load_23 = load i5 %sample_period_samples_0_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_23"/></StgValue>
</operation>

<operation id="2497" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1107 %sample_period_samples_1_sample_V_load_23 = load i5 %sample_period_samples_1_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_23"/></StgValue>
</operation>

<operation id="2498" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1109 %sample_period_samples_2_sample_V_load_23 = load i5 %sample_period_samples_2_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_23"/></StgValue>
</operation>

<operation id="2499" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1111 %sample_period_samples_3_sample_V_load_23 = load i5 %sample_period_samples_3_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_23"/></StgValue>
</operation>

<operation id="2500" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1113 %sample_period_samples_4_sample_V_load_23 = load i5 %sample_period_samples_4_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_23"/></StgValue>
</operation>

<operation id="2501" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1115 %sample_period_samples_5_sample_V_load_23 = load i5 %sample_period_samples_5_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_23"/></StgValue>
</operation>

<operation id="2502" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1117 %sample_period_samples_6_sample_V_load_23 = load i5 %sample_period_samples_6_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_23"/></StgValue>
</operation>

<operation id="2503" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1119 %sample_period_samples_7_sample_V_load_23 = load i5 %sample_period_samples_7_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_23"/></StgValue>
</operation>

<operation id="2504" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1121 %sample_period_samples_8_sample_V_load_23 = load i5 %sample_period_samples_8_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_23"/></StgValue>
</operation>

<operation id="2505" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1123 %sample_period_samples_9_sample_V_load_23 = load i5 %sample_period_samples_9_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_23"/></StgValue>
</operation>

<operation id="2506" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1125 %sample_period_samples_10_sample_V_load_23 = load i5 %sample_period_samples_10_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_23"/></StgValue>
</operation>

<operation id="2507" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1127 %sample_period_samples_11_sample_V_load_23 = load i5 %sample_period_samples_11_sample_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_23"/></StgValue>
</operation>

<operation id="2508" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1129 %sample_period_samples_0_timestamp_V_load_23 = load i5 %sample_period_samples_0_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2509" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1131 %sample_period_samples_1_timestamp_V_load_23 = load i5 %sample_period_samples_1_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2510" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1133 %sample_period_samples_2_timestamp_V_load_23 = load i5 %sample_period_samples_2_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2511" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1135 %sample_period_samples_3_timestamp_V_load_23 = load i5 %sample_period_samples_3_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2512" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1137 %sample_period_samples_4_timestamp_V_load_23 = load i5 %sample_period_samples_4_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2513" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1139 %sample_period_samples_5_timestamp_V_load_23 = load i5 %sample_period_samples_5_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2514" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1141 %sample_period_samples_6_timestamp_V_load_23 = load i5 %sample_period_samples_6_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2515" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1143 %sample_period_samples_7_timestamp_V_load_23 = load i5 %sample_period_samples_7_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2516" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1145 %sample_period_samples_8_timestamp_V_load_23 = load i5 %sample_period_samples_8_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2517" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1147 %sample_period_samples_9_timestamp_V_load_23 = load i5 %sample_period_samples_9_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2518" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1149 %sample_period_samples_10_timestamp_V_load_23 = load i5 %sample_period_samples_10_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2519" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1151 %sample_period_samples_11_timestamp_V_load_23 = load i5 %sample_period_samples_11_timestamp_V_addr_24

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_23"/></StgValue>
</operation>

<operation id="2520" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1152 %sample_period_samples_0_sample_V_addr_25 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_25"/></StgValue>
</operation>

<operation id="2521" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1153 %sample_period_samples_0_sample_V_load_24 = load i5 %sample_period_samples_0_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_24"/></StgValue>
</operation>

<operation id="2522" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1154 %sample_period_samples_1_sample_V_addr_25 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_25"/></StgValue>
</operation>

<operation id="2523" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1155 %sample_period_samples_1_sample_V_load_24 = load i5 %sample_period_samples_1_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_24"/></StgValue>
</operation>

<operation id="2524" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1156 %sample_period_samples_2_sample_V_addr_25 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_25"/></StgValue>
</operation>

<operation id="2525" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1157 %sample_period_samples_2_sample_V_load_24 = load i5 %sample_period_samples_2_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_24"/></StgValue>
</operation>

<operation id="2526" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1158 %sample_period_samples_3_sample_V_addr_25 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_25"/></StgValue>
</operation>

<operation id="2527" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1159 %sample_period_samples_3_sample_V_load_24 = load i5 %sample_period_samples_3_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_24"/></StgValue>
</operation>

<operation id="2528" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1160 %sample_period_samples_4_sample_V_addr_25 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_25"/></StgValue>
</operation>

<operation id="2529" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1161 %sample_period_samples_4_sample_V_load_24 = load i5 %sample_period_samples_4_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_24"/></StgValue>
</operation>

<operation id="2530" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1162 %sample_period_samples_5_sample_V_addr_25 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_25"/></StgValue>
</operation>

<operation id="2531" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1163 %sample_period_samples_5_sample_V_load_24 = load i5 %sample_period_samples_5_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_24"/></StgValue>
</operation>

<operation id="2532" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1164 %sample_period_samples_6_sample_V_addr_25 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_25"/></StgValue>
</operation>

<operation id="2533" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1165 %sample_period_samples_6_sample_V_load_24 = load i5 %sample_period_samples_6_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_24"/></StgValue>
</operation>

<operation id="2534" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1166 %sample_period_samples_7_sample_V_addr_25 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_25"/></StgValue>
</operation>

<operation id="2535" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1167 %sample_period_samples_7_sample_V_load_24 = load i5 %sample_period_samples_7_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_24"/></StgValue>
</operation>

<operation id="2536" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1168 %sample_period_samples_8_sample_V_addr_25 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_25"/></StgValue>
</operation>

<operation id="2537" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1169 %sample_period_samples_8_sample_V_load_24 = load i5 %sample_period_samples_8_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_24"/></StgValue>
</operation>

<operation id="2538" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1170 %sample_period_samples_9_sample_V_addr_25 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_25"/></StgValue>
</operation>

<operation id="2539" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1171 %sample_period_samples_9_sample_V_load_24 = load i5 %sample_period_samples_9_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_24"/></StgValue>
</operation>

<operation id="2540" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1172 %sample_period_samples_10_sample_V_addr_25 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_25"/></StgValue>
</operation>

<operation id="2541" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1173 %sample_period_samples_10_sample_V_load_24 = load i5 %sample_period_samples_10_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_24"/></StgValue>
</operation>

<operation id="2542" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1174 %sample_period_samples_11_sample_V_addr_25 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_25"/></StgValue>
</operation>

<operation id="2543" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1175 %sample_period_samples_11_sample_V_load_24 = load i5 %sample_period_samples_11_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_24"/></StgValue>
</operation>

<operation id="2544" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1176 %sample_period_samples_0_timestamp_V_addr_25 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="2545" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1177 %sample_period_samples_0_timestamp_V_load_24 = load i5 %sample_period_samples_0_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2546" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1178 %sample_period_samples_1_timestamp_V_addr_25 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="2547" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1179 %sample_period_samples_1_timestamp_V_load_24 = load i5 %sample_period_samples_1_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2548" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1180 %sample_period_samples_2_timestamp_V_addr_25 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="2549" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1181 %sample_period_samples_2_timestamp_V_load_24 = load i5 %sample_period_samples_2_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2550" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1182 %sample_period_samples_3_timestamp_V_addr_25 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="2551" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1183 %sample_period_samples_3_timestamp_V_load_24 = load i5 %sample_period_samples_3_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2552" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1184 %sample_period_samples_4_timestamp_V_addr_25 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="2553" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1185 %sample_period_samples_4_timestamp_V_load_24 = load i5 %sample_period_samples_4_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2554" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1186 %sample_period_samples_5_timestamp_V_addr_25 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="2555" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1187 %sample_period_samples_5_timestamp_V_load_24 = load i5 %sample_period_samples_5_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2556" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1188 %sample_period_samples_6_timestamp_V_addr_25 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="2557" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1189 %sample_period_samples_6_timestamp_V_load_24 = load i5 %sample_period_samples_6_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2558" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1190 %sample_period_samples_7_timestamp_V_addr_25 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="2559" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1191 %sample_period_samples_7_timestamp_V_load_24 = load i5 %sample_period_samples_7_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2560" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1192 %sample_period_samples_8_timestamp_V_addr_25 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="2561" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1193 %sample_period_samples_8_timestamp_V_load_24 = load i5 %sample_period_samples_8_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2562" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1194 %sample_period_samples_9_timestamp_V_addr_25 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="2563" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1195 %sample_period_samples_9_timestamp_V_load_24 = load i5 %sample_period_samples_9_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2564" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1196 %sample_period_samples_10_timestamp_V_addr_25 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="2565" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1197 %sample_period_samples_10_timestamp_V_load_24 = load i5 %sample_period_samples_10_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2566" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1198 %sample_period_samples_11_timestamp_V_addr_25 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_25"/></StgValue>
</operation>

<operation id="2567" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1199 %sample_period_samples_11_timestamp_V_load_24 = load i5 %sample_period_samples_11_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2568" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1200 %sample_period_samples_0_sample_V_addr_26 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_26"/></StgValue>
</operation>

<operation id="2569" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1201 %sample_period_samples_0_sample_V_load_25 = load i5 %sample_period_samples_0_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_25"/></StgValue>
</operation>

<operation id="2570" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1202 %sample_period_samples_1_sample_V_addr_26 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_26"/></StgValue>
</operation>

<operation id="2571" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1203 %sample_period_samples_1_sample_V_load_25 = load i5 %sample_period_samples_1_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_25"/></StgValue>
</operation>

<operation id="2572" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1204 %sample_period_samples_2_sample_V_addr_26 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_26"/></StgValue>
</operation>

<operation id="2573" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1205 %sample_period_samples_2_sample_V_load_25 = load i5 %sample_period_samples_2_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_25"/></StgValue>
</operation>

<operation id="2574" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1206 %sample_period_samples_3_sample_V_addr_26 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_26"/></StgValue>
</operation>

<operation id="2575" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1207 %sample_period_samples_3_sample_V_load_25 = load i5 %sample_period_samples_3_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_25"/></StgValue>
</operation>

<operation id="2576" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1208 %sample_period_samples_4_sample_V_addr_26 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_26"/></StgValue>
</operation>

<operation id="2577" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1209 %sample_period_samples_4_sample_V_load_25 = load i5 %sample_period_samples_4_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_25"/></StgValue>
</operation>

<operation id="2578" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1210 %sample_period_samples_5_sample_V_addr_26 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_26"/></StgValue>
</operation>

<operation id="2579" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1211 %sample_period_samples_5_sample_V_load_25 = load i5 %sample_period_samples_5_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_25"/></StgValue>
</operation>

<operation id="2580" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1212 %sample_period_samples_6_sample_V_addr_26 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_26"/></StgValue>
</operation>

<operation id="2581" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1213 %sample_period_samples_6_sample_V_load_25 = load i5 %sample_period_samples_6_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_25"/></StgValue>
</operation>

<operation id="2582" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1214 %sample_period_samples_7_sample_V_addr_26 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_26"/></StgValue>
</operation>

<operation id="2583" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1215 %sample_period_samples_7_sample_V_load_25 = load i5 %sample_period_samples_7_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_25"/></StgValue>
</operation>

<operation id="2584" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1216 %sample_period_samples_8_sample_V_addr_26 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_26"/></StgValue>
</operation>

<operation id="2585" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1217 %sample_period_samples_8_sample_V_load_25 = load i5 %sample_period_samples_8_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_25"/></StgValue>
</operation>

<operation id="2586" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1218 %sample_period_samples_9_sample_V_addr_26 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_26"/></StgValue>
</operation>

<operation id="2587" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1219 %sample_period_samples_9_sample_V_load_25 = load i5 %sample_period_samples_9_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_25"/></StgValue>
</operation>

<operation id="2588" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1220 %sample_period_samples_10_sample_V_addr_26 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_26"/></StgValue>
</operation>

<operation id="2589" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1221 %sample_period_samples_10_sample_V_load_25 = load i5 %sample_period_samples_10_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_25"/></StgValue>
</operation>

<operation id="2590" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1222 %sample_period_samples_11_sample_V_addr_26 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_26"/></StgValue>
</operation>

<operation id="2591" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1223 %sample_period_samples_11_sample_V_load_25 = load i5 %sample_period_samples_11_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_25"/></StgValue>
</operation>

<operation id="2592" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1224 %sample_period_samples_0_timestamp_V_addr_26 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="2593" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1225 %sample_period_samples_0_timestamp_V_load_25 = load i5 %sample_period_samples_0_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2594" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1226 %sample_period_samples_1_timestamp_V_addr_26 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="2595" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1227 %sample_period_samples_1_timestamp_V_load_25 = load i5 %sample_period_samples_1_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2596" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1228 %sample_period_samples_2_timestamp_V_addr_26 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="2597" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1229 %sample_period_samples_2_timestamp_V_load_25 = load i5 %sample_period_samples_2_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2598" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1230 %sample_period_samples_3_timestamp_V_addr_26 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="2599" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1231 %sample_period_samples_3_timestamp_V_load_25 = load i5 %sample_period_samples_3_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2600" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1232 %sample_period_samples_4_timestamp_V_addr_26 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="2601" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1233 %sample_period_samples_4_timestamp_V_load_25 = load i5 %sample_period_samples_4_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2602" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1234 %sample_period_samples_5_timestamp_V_addr_26 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="2603" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1235 %sample_period_samples_5_timestamp_V_load_25 = load i5 %sample_period_samples_5_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2604" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1236 %sample_period_samples_6_timestamp_V_addr_26 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="2605" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1237 %sample_period_samples_6_timestamp_V_load_25 = load i5 %sample_period_samples_6_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2606" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1238 %sample_period_samples_7_timestamp_V_addr_26 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="2607" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1239 %sample_period_samples_7_timestamp_V_load_25 = load i5 %sample_period_samples_7_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2608" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1240 %sample_period_samples_8_timestamp_V_addr_26 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="2609" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1241 %sample_period_samples_8_timestamp_V_load_25 = load i5 %sample_period_samples_8_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2610" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1242 %sample_period_samples_9_timestamp_V_addr_26 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="2611" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1243 %sample_period_samples_9_timestamp_V_load_25 = load i5 %sample_period_samples_9_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2612" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1244 %sample_period_samples_10_timestamp_V_addr_26 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="2613" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1245 %sample_period_samples_10_timestamp_V_load_25 = load i5 %sample_period_samples_10_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2614" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1246 %sample_period_samples_11_timestamp_V_addr_26 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_26"/></StgValue>
</operation>

<operation id="2615" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1247 %sample_period_samples_11_timestamp_V_load_25 = load i5 %sample_period_samples_11_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_25"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="2616" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1153 %sample_period_samples_0_sample_V_load_24 = load i5 %sample_period_samples_0_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_24"/></StgValue>
</operation>

<operation id="2617" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1155 %sample_period_samples_1_sample_V_load_24 = load i5 %sample_period_samples_1_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_24"/></StgValue>
</operation>

<operation id="2618" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1157 %sample_period_samples_2_sample_V_load_24 = load i5 %sample_period_samples_2_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_24"/></StgValue>
</operation>

<operation id="2619" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1159 %sample_period_samples_3_sample_V_load_24 = load i5 %sample_period_samples_3_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_24"/></StgValue>
</operation>

<operation id="2620" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1161 %sample_period_samples_4_sample_V_load_24 = load i5 %sample_period_samples_4_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_24"/></StgValue>
</operation>

<operation id="2621" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1163 %sample_period_samples_5_sample_V_load_24 = load i5 %sample_period_samples_5_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_24"/></StgValue>
</operation>

<operation id="2622" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1165 %sample_period_samples_6_sample_V_load_24 = load i5 %sample_period_samples_6_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_24"/></StgValue>
</operation>

<operation id="2623" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1167 %sample_period_samples_7_sample_V_load_24 = load i5 %sample_period_samples_7_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_24"/></StgValue>
</operation>

<operation id="2624" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1169 %sample_period_samples_8_sample_V_load_24 = load i5 %sample_period_samples_8_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_24"/></StgValue>
</operation>

<operation id="2625" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1171 %sample_period_samples_9_sample_V_load_24 = load i5 %sample_period_samples_9_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_24"/></StgValue>
</operation>

<operation id="2626" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1173 %sample_period_samples_10_sample_V_load_24 = load i5 %sample_period_samples_10_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_24"/></StgValue>
</operation>

<operation id="2627" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1175 %sample_period_samples_11_sample_V_load_24 = load i5 %sample_period_samples_11_sample_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_24"/></StgValue>
</operation>

<operation id="2628" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1177 %sample_period_samples_0_timestamp_V_load_24 = load i5 %sample_period_samples_0_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2629" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1179 %sample_period_samples_1_timestamp_V_load_24 = load i5 %sample_period_samples_1_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2630" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1181 %sample_period_samples_2_timestamp_V_load_24 = load i5 %sample_period_samples_2_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2631" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1183 %sample_period_samples_3_timestamp_V_load_24 = load i5 %sample_period_samples_3_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2632" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1185 %sample_period_samples_4_timestamp_V_load_24 = load i5 %sample_period_samples_4_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2633" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1187 %sample_period_samples_5_timestamp_V_load_24 = load i5 %sample_period_samples_5_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2634" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1189 %sample_period_samples_6_timestamp_V_load_24 = load i5 %sample_period_samples_6_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2635" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1191 %sample_period_samples_7_timestamp_V_load_24 = load i5 %sample_period_samples_7_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2636" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1193 %sample_period_samples_8_timestamp_V_load_24 = load i5 %sample_period_samples_8_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2637" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1195 %sample_period_samples_9_timestamp_V_load_24 = load i5 %sample_period_samples_9_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2638" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1197 %sample_period_samples_10_timestamp_V_load_24 = load i5 %sample_period_samples_10_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2639" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1199 %sample_period_samples_11_timestamp_V_load_24 = load i5 %sample_period_samples_11_timestamp_V_addr_25

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_24"/></StgValue>
</operation>

<operation id="2640" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1201 %sample_period_samples_0_sample_V_load_25 = load i5 %sample_period_samples_0_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_25"/></StgValue>
</operation>

<operation id="2641" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1203 %sample_period_samples_1_sample_V_load_25 = load i5 %sample_period_samples_1_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_25"/></StgValue>
</operation>

<operation id="2642" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1205 %sample_period_samples_2_sample_V_load_25 = load i5 %sample_period_samples_2_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_25"/></StgValue>
</operation>

<operation id="2643" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1207 %sample_period_samples_3_sample_V_load_25 = load i5 %sample_period_samples_3_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_25"/></StgValue>
</operation>

<operation id="2644" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1209 %sample_period_samples_4_sample_V_load_25 = load i5 %sample_period_samples_4_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_25"/></StgValue>
</operation>

<operation id="2645" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1211 %sample_period_samples_5_sample_V_load_25 = load i5 %sample_period_samples_5_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_25"/></StgValue>
</operation>

<operation id="2646" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1213 %sample_period_samples_6_sample_V_load_25 = load i5 %sample_period_samples_6_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_25"/></StgValue>
</operation>

<operation id="2647" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1215 %sample_period_samples_7_sample_V_load_25 = load i5 %sample_period_samples_7_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_25"/></StgValue>
</operation>

<operation id="2648" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1217 %sample_period_samples_8_sample_V_load_25 = load i5 %sample_period_samples_8_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_25"/></StgValue>
</operation>

<operation id="2649" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1219 %sample_period_samples_9_sample_V_load_25 = load i5 %sample_period_samples_9_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_25"/></StgValue>
</operation>

<operation id="2650" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1221 %sample_period_samples_10_sample_V_load_25 = load i5 %sample_period_samples_10_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_25"/></StgValue>
</operation>

<operation id="2651" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1223 %sample_period_samples_11_sample_V_load_25 = load i5 %sample_period_samples_11_sample_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_25"/></StgValue>
</operation>

<operation id="2652" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1225 %sample_period_samples_0_timestamp_V_load_25 = load i5 %sample_period_samples_0_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2653" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1227 %sample_period_samples_1_timestamp_V_load_25 = load i5 %sample_period_samples_1_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2654" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1229 %sample_period_samples_2_timestamp_V_load_25 = load i5 %sample_period_samples_2_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2655" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1231 %sample_period_samples_3_timestamp_V_load_25 = load i5 %sample_period_samples_3_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2656" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1233 %sample_period_samples_4_timestamp_V_load_25 = load i5 %sample_period_samples_4_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2657" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1235 %sample_period_samples_5_timestamp_V_load_25 = load i5 %sample_period_samples_5_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2658" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1237 %sample_period_samples_6_timestamp_V_load_25 = load i5 %sample_period_samples_6_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2659" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1239 %sample_period_samples_7_timestamp_V_load_25 = load i5 %sample_period_samples_7_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2660" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1241 %sample_period_samples_8_timestamp_V_load_25 = load i5 %sample_period_samples_8_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2661" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1243 %sample_period_samples_9_timestamp_V_load_25 = load i5 %sample_period_samples_9_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2662" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1245 %sample_period_samples_10_timestamp_V_load_25 = load i5 %sample_period_samples_10_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2663" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1247 %sample_period_samples_11_timestamp_V_load_25 = load i5 %sample_period_samples_11_timestamp_V_addr_26

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_25"/></StgValue>
</operation>

<operation id="2664" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1248 %sample_period_samples_0_sample_V_addr_27 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_27"/></StgValue>
</operation>

<operation id="2665" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1249 %sample_period_samples_0_sample_V_load_26 = load i5 %sample_period_samples_0_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_26"/></StgValue>
</operation>

<operation id="2666" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1250 %sample_period_samples_1_sample_V_addr_27 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_27"/></StgValue>
</operation>

<operation id="2667" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1251 %sample_period_samples_1_sample_V_load_26 = load i5 %sample_period_samples_1_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_26"/></StgValue>
</operation>

<operation id="2668" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1252 %sample_period_samples_2_sample_V_addr_27 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_27"/></StgValue>
</operation>

<operation id="2669" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1253 %sample_period_samples_2_sample_V_load_26 = load i5 %sample_period_samples_2_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_26"/></StgValue>
</operation>

<operation id="2670" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1254 %sample_period_samples_3_sample_V_addr_27 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_27"/></StgValue>
</operation>

<operation id="2671" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1255 %sample_period_samples_3_sample_V_load_26 = load i5 %sample_period_samples_3_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_26"/></StgValue>
</operation>

<operation id="2672" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1256 %sample_period_samples_4_sample_V_addr_27 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_27"/></StgValue>
</operation>

<operation id="2673" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1257 %sample_period_samples_4_sample_V_load_26 = load i5 %sample_period_samples_4_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_26"/></StgValue>
</operation>

<operation id="2674" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1258 %sample_period_samples_5_sample_V_addr_27 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_27"/></StgValue>
</operation>

<operation id="2675" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1259 %sample_period_samples_5_sample_V_load_26 = load i5 %sample_period_samples_5_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_26"/></StgValue>
</operation>

<operation id="2676" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1260 %sample_period_samples_6_sample_V_addr_27 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_27"/></StgValue>
</operation>

<operation id="2677" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1261 %sample_period_samples_6_sample_V_load_26 = load i5 %sample_period_samples_6_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_26"/></StgValue>
</operation>

<operation id="2678" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1262 %sample_period_samples_7_sample_V_addr_27 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_27"/></StgValue>
</operation>

<operation id="2679" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1263 %sample_period_samples_7_sample_V_load_26 = load i5 %sample_period_samples_7_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_26"/></StgValue>
</operation>

<operation id="2680" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1264 %sample_period_samples_8_sample_V_addr_27 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_27"/></StgValue>
</operation>

<operation id="2681" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1265 %sample_period_samples_8_sample_V_load_26 = load i5 %sample_period_samples_8_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_26"/></StgValue>
</operation>

<operation id="2682" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1266 %sample_period_samples_9_sample_V_addr_27 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_27"/></StgValue>
</operation>

<operation id="2683" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1267 %sample_period_samples_9_sample_V_load_26 = load i5 %sample_period_samples_9_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_26"/></StgValue>
</operation>

<operation id="2684" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1268 %sample_period_samples_10_sample_V_addr_27 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_27"/></StgValue>
</operation>

<operation id="2685" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1269 %sample_period_samples_10_sample_V_load_26 = load i5 %sample_period_samples_10_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_26"/></StgValue>
</operation>

<operation id="2686" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1270 %sample_period_samples_11_sample_V_addr_27 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_27"/></StgValue>
</operation>

<operation id="2687" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1271 %sample_period_samples_11_sample_V_load_26 = load i5 %sample_period_samples_11_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_26"/></StgValue>
</operation>

<operation id="2688" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1272 %sample_period_samples_0_timestamp_V_addr_27 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="2689" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1273 %sample_period_samples_0_timestamp_V_load_26 = load i5 %sample_period_samples_0_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2690" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1274 %sample_period_samples_1_timestamp_V_addr_27 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="2691" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1275 %sample_period_samples_1_timestamp_V_load_26 = load i5 %sample_period_samples_1_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2692" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1276 %sample_period_samples_2_timestamp_V_addr_27 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="2693" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1277 %sample_period_samples_2_timestamp_V_load_26 = load i5 %sample_period_samples_2_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2694" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1278 %sample_period_samples_3_timestamp_V_addr_27 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="2695" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1279 %sample_period_samples_3_timestamp_V_load_26 = load i5 %sample_period_samples_3_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2696" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1280 %sample_period_samples_4_timestamp_V_addr_27 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="2697" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1281 %sample_period_samples_4_timestamp_V_load_26 = load i5 %sample_period_samples_4_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2698" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1282 %sample_period_samples_5_timestamp_V_addr_27 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="2699" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1283 %sample_period_samples_5_timestamp_V_load_26 = load i5 %sample_period_samples_5_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2700" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1284 %sample_period_samples_6_timestamp_V_addr_27 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="2701" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1285 %sample_period_samples_6_timestamp_V_load_26 = load i5 %sample_period_samples_6_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2702" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1286 %sample_period_samples_7_timestamp_V_addr_27 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="2703" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1287 %sample_period_samples_7_timestamp_V_load_26 = load i5 %sample_period_samples_7_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2704" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1288 %sample_period_samples_8_timestamp_V_addr_27 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="2705" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1289 %sample_period_samples_8_timestamp_V_load_26 = load i5 %sample_period_samples_8_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2706" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1290 %sample_period_samples_9_timestamp_V_addr_27 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="2707" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1291 %sample_period_samples_9_timestamp_V_load_26 = load i5 %sample_period_samples_9_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2708" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1292 %sample_period_samples_10_timestamp_V_addr_27 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="2709" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1293 %sample_period_samples_10_timestamp_V_load_26 = load i5 %sample_period_samples_10_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2710" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1294 %sample_period_samples_11_timestamp_V_addr_27 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_27"/></StgValue>
</operation>

<operation id="2711" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1295 %sample_period_samples_11_timestamp_V_load_26 = load i5 %sample_period_samples_11_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2712" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1296 %sample_period_samples_0_sample_V_addr_28 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_28"/></StgValue>
</operation>

<operation id="2713" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1297 %sample_period_samples_0_sample_V_load_27 = load i5 %sample_period_samples_0_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_27"/></StgValue>
</operation>

<operation id="2714" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1298 %sample_period_samples_1_sample_V_addr_28 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_28"/></StgValue>
</operation>

<operation id="2715" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1299 %sample_period_samples_1_sample_V_load_27 = load i5 %sample_period_samples_1_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_27"/></StgValue>
</operation>

<operation id="2716" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1300 %sample_period_samples_2_sample_V_addr_28 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_28"/></StgValue>
</operation>

<operation id="2717" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1301 %sample_period_samples_2_sample_V_load_27 = load i5 %sample_period_samples_2_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_27"/></StgValue>
</operation>

<operation id="2718" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1302 %sample_period_samples_3_sample_V_addr_28 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_28"/></StgValue>
</operation>

<operation id="2719" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1303 %sample_period_samples_3_sample_V_load_27 = load i5 %sample_period_samples_3_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_27"/></StgValue>
</operation>

<operation id="2720" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1304 %sample_period_samples_4_sample_V_addr_28 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_28"/></StgValue>
</operation>

<operation id="2721" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1305 %sample_period_samples_4_sample_V_load_27 = load i5 %sample_period_samples_4_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_27"/></StgValue>
</operation>

<operation id="2722" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1306 %sample_period_samples_5_sample_V_addr_28 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_28"/></StgValue>
</operation>

<operation id="2723" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1307 %sample_period_samples_5_sample_V_load_27 = load i5 %sample_period_samples_5_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_27"/></StgValue>
</operation>

<operation id="2724" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1308 %sample_period_samples_6_sample_V_addr_28 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_28"/></StgValue>
</operation>

<operation id="2725" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1309 %sample_period_samples_6_sample_V_load_27 = load i5 %sample_period_samples_6_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_27"/></StgValue>
</operation>

<operation id="2726" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1310 %sample_period_samples_7_sample_V_addr_28 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_28"/></StgValue>
</operation>

<operation id="2727" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1311 %sample_period_samples_7_sample_V_load_27 = load i5 %sample_period_samples_7_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_27"/></StgValue>
</operation>

<operation id="2728" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1312 %sample_period_samples_8_sample_V_addr_28 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_28"/></StgValue>
</operation>

<operation id="2729" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1313 %sample_period_samples_8_sample_V_load_27 = load i5 %sample_period_samples_8_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_27"/></StgValue>
</operation>

<operation id="2730" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1314 %sample_period_samples_9_sample_V_addr_28 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_28"/></StgValue>
</operation>

<operation id="2731" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1315 %sample_period_samples_9_sample_V_load_27 = load i5 %sample_period_samples_9_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_27"/></StgValue>
</operation>

<operation id="2732" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1316 %sample_period_samples_10_sample_V_addr_28 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_28"/></StgValue>
</operation>

<operation id="2733" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1317 %sample_period_samples_10_sample_V_load_27 = load i5 %sample_period_samples_10_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_27"/></StgValue>
</operation>

<operation id="2734" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1318 %sample_period_samples_11_sample_V_addr_28 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_28"/></StgValue>
</operation>

<operation id="2735" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1319 %sample_period_samples_11_sample_V_load_27 = load i5 %sample_period_samples_11_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_27"/></StgValue>
</operation>

<operation id="2736" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1320 %sample_period_samples_0_timestamp_V_addr_28 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="2737" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1321 %sample_period_samples_0_timestamp_V_load_27 = load i5 %sample_period_samples_0_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2738" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1322 %sample_period_samples_1_timestamp_V_addr_28 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="2739" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1323 %sample_period_samples_1_timestamp_V_load_27 = load i5 %sample_period_samples_1_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2740" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1324 %sample_period_samples_2_timestamp_V_addr_28 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="2741" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1325 %sample_period_samples_2_timestamp_V_load_27 = load i5 %sample_period_samples_2_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2742" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1326 %sample_period_samples_3_timestamp_V_addr_28 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="2743" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1327 %sample_period_samples_3_timestamp_V_load_27 = load i5 %sample_period_samples_3_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2744" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1328 %sample_period_samples_4_timestamp_V_addr_28 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="2745" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1329 %sample_period_samples_4_timestamp_V_load_27 = load i5 %sample_period_samples_4_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2746" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1330 %sample_period_samples_5_timestamp_V_addr_28 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="2747" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1331 %sample_period_samples_5_timestamp_V_load_27 = load i5 %sample_period_samples_5_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2748" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1332 %sample_period_samples_6_timestamp_V_addr_28 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="2749" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1333 %sample_period_samples_6_timestamp_V_load_27 = load i5 %sample_period_samples_6_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2750" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1334 %sample_period_samples_7_timestamp_V_addr_28 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="2751" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1335 %sample_period_samples_7_timestamp_V_load_27 = load i5 %sample_period_samples_7_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2752" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1336 %sample_period_samples_8_timestamp_V_addr_28 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="2753" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1337 %sample_period_samples_8_timestamp_V_load_27 = load i5 %sample_period_samples_8_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2754" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1338 %sample_period_samples_9_timestamp_V_addr_28 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="2755" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1339 %sample_period_samples_9_timestamp_V_load_27 = load i5 %sample_period_samples_9_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2756" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1340 %sample_period_samples_10_timestamp_V_addr_28 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="2757" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1341 %sample_period_samples_10_timestamp_V_load_27 = load i5 %sample_period_samples_10_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2758" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1342 %sample_period_samples_11_timestamp_V_addr_28 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_28"/></StgValue>
</operation>

<operation id="2759" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1343 %sample_period_samples_11_timestamp_V_load_27 = load i5 %sample_period_samples_11_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_27"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="2760" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1249 %sample_period_samples_0_sample_V_load_26 = load i5 %sample_period_samples_0_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_26"/></StgValue>
</operation>

<operation id="2761" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1251 %sample_period_samples_1_sample_V_load_26 = load i5 %sample_period_samples_1_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_26"/></StgValue>
</operation>

<operation id="2762" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1253 %sample_period_samples_2_sample_V_load_26 = load i5 %sample_period_samples_2_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_26"/></StgValue>
</operation>

<operation id="2763" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1255 %sample_period_samples_3_sample_V_load_26 = load i5 %sample_period_samples_3_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_26"/></StgValue>
</operation>

<operation id="2764" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1257 %sample_period_samples_4_sample_V_load_26 = load i5 %sample_period_samples_4_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_26"/></StgValue>
</operation>

<operation id="2765" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1259 %sample_period_samples_5_sample_V_load_26 = load i5 %sample_period_samples_5_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_26"/></StgValue>
</operation>

<operation id="2766" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1261 %sample_period_samples_6_sample_V_load_26 = load i5 %sample_period_samples_6_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_26"/></StgValue>
</operation>

<operation id="2767" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1263 %sample_period_samples_7_sample_V_load_26 = load i5 %sample_period_samples_7_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_26"/></StgValue>
</operation>

<operation id="2768" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1265 %sample_period_samples_8_sample_V_load_26 = load i5 %sample_period_samples_8_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_26"/></StgValue>
</operation>

<operation id="2769" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1267 %sample_period_samples_9_sample_V_load_26 = load i5 %sample_period_samples_9_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_26"/></StgValue>
</operation>

<operation id="2770" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1269 %sample_period_samples_10_sample_V_load_26 = load i5 %sample_period_samples_10_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_26"/></StgValue>
</operation>

<operation id="2771" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1271 %sample_period_samples_11_sample_V_load_26 = load i5 %sample_period_samples_11_sample_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_26"/></StgValue>
</operation>

<operation id="2772" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1273 %sample_period_samples_0_timestamp_V_load_26 = load i5 %sample_period_samples_0_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2773" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1275 %sample_period_samples_1_timestamp_V_load_26 = load i5 %sample_period_samples_1_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2774" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1277 %sample_period_samples_2_timestamp_V_load_26 = load i5 %sample_period_samples_2_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2775" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1279 %sample_period_samples_3_timestamp_V_load_26 = load i5 %sample_period_samples_3_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2776" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1281 %sample_period_samples_4_timestamp_V_load_26 = load i5 %sample_period_samples_4_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2777" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1283 %sample_period_samples_5_timestamp_V_load_26 = load i5 %sample_period_samples_5_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2778" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1285 %sample_period_samples_6_timestamp_V_load_26 = load i5 %sample_period_samples_6_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2779" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1287 %sample_period_samples_7_timestamp_V_load_26 = load i5 %sample_period_samples_7_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2780" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1289 %sample_period_samples_8_timestamp_V_load_26 = load i5 %sample_period_samples_8_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2781" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1291 %sample_period_samples_9_timestamp_V_load_26 = load i5 %sample_period_samples_9_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2782" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1293 %sample_period_samples_10_timestamp_V_load_26 = load i5 %sample_period_samples_10_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2783" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1295 %sample_period_samples_11_timestamp_V_load_26 = load i5 %sample_period_samples_11_timestamp_V_addr_27

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_26"/></StgValue>
</operation>

<operation id="2784" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1297 %sample_period_samples_0_sample_V_load_27 = load i5 %sample_period_samples_0_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_27"/></StgValue>
</operation>

<operation id="2785" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1299 %sample_period_samples_1_sample_V_load_27 = load i5 %sample_period_samples_1_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_27"/></StgValue>
</operation>

<operation id="2786" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1301 %sample_period_samples_2_sample_V_load_27 = load i5 %sample_period_samples_2_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_27"/></StgValue>
</operation>

<operation id="2787" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1303 %sample_period_samples_3_sample_V_load_27 = load i5 %sample_period_samples_3_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_27"/></StgValue>
</operation>

<operation id="2788" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1305 %sample_period_samples_4_sample_V_load_27 = load i5 %sample_period_samples_4_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_27"/></StgValue>
</operation>

<operation id="2789" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1307 %sample_period_samples_5_sample_V_load_27 = load i5 %sample_period_samples_5_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_27"/></StgValue>
</operation>

<operation id="2790" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1309 %sample_period_samples_6_sample_V_load_27 = load i5 %sample_period_samples_6_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_27"/></StgValue>
</operation>

<operation id="2791" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1311 %sample_period_samples_7_sample_V_load_27 = load i5 %sample_period_samples_7_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_27"/></StgValue>
</operation>

<operation id="2792" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1313 %sample_period_samples_8_sample_V_load_27 = load i5 %sample_period_samples_8_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_27"/></StgValue>
</operation>

<operation id="2793" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1315 %sample_period_samples_9_sample_V_load_27 = load i5 %sample_period_samples_9_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_27"/></StgValue>
</operation>

<operation id="2794" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1317 %sample_period_samples_10_sample_V_load_27 = load i5 %sample_period_samples_10_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_27"/></StgValue>
</operation>

<operation id="2795" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1319 %sample_period_samples_11_sample_V_load_27 = load i5 %sample_period_samples_11_sample_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_27"/></StgValue>
</operation>

<operation id="2796" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1321 %sample_period_samples_0_timestamp_V_load_27 = load i5 %sample_period_samples_0_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2797" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1323 %sample_period_samples_1_timestamp_V_load_27 = load i5 %sample_period_samples_1_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2798" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1325 %sample_period_samples_2_timestamp_V_load_27 = load i5 %sample_period_samples_2_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2799" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1327 %sample_period_samples_3_timestamp_V_load_27 = load i5 %sample_period_samples_3_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2800" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1329 %sample_period_samples_4_timestamp_V_load_27 = load i5 %sample_period_samples_4_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2801" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1331 %sample_period_samples_5_timestamp_V_load_27 = load i5 %sample_period_samples_5_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2802" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1333 %sample_period_samples_6_timestamp_V_load_27 = load i5 %sample_period_samples_6_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2803" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1335 %sample_period_samples_7_timestamp_V_load_27 = load i5 %sample_period_samples_7_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2804" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1337 %sample_period_samples_8_timestamp_V_load_27 = load i5 %sample_period_samples_8_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2805" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1339 %sample_period_samples_9_timestamp_V_load_27 = load i5 %sample_period_samples_9_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2806" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1341 %sample_period_samples_10_timestamp_V_load_27 = load i5 %sample_period_samples_10_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2807" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1343 %sample_period_samples_11_timestamp_V_load_27 = load i5 %sample_period_samples_11_timestamp_V_addr_28

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_27"/></StgValue>
</operation>

<operation id="2808" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1344 %sample_period_samples_0_sample_V_addr_29 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_29"/></StgValue>
</operation>

<operation id="2809" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1345 %sample_period_samples_0_sample_V_load_28 = load i5 %sample_period_samples_0_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_28"/></StgValue>
</operation>

<operation id="2810" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1346 %sample_period_samples_1_sample_V_addr_29 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_29"/></StgValue>
</operation>

<operation id="2811" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1347 %sample_period_samples_1_sample_V_load_28 = load i5 %sample_period_samples_1_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_28"/></StgValue>
</operation>

<operation id="2812" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1348 %sample_period_samples_2_sample_V_addr_29 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_29"/></StgValue>
</operation>

<operation id="2813" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1349 %sample_period_samples_2_sample_V_load_28 = load i5 %sample_period_samples_2_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_28"/></StgValue>
</operation>

<operation id="2814" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1350 %sample_period_samples_3_sample_V_addr_29 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_29"/></StgValue>
</operation>

<operation id="2815" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1351 %sample_period_samples_3_sample_V_load_28 = load i5 %sample_period_samples_3_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_28"/></StgValue>
</operation>

<operation id="2816" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1352 %sample_period_samples_4_sample_V_addr_29 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_29"/></StgValue>
</operation>

<operation id="2817" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1353 %sample_period_samples_4_sample_V_load_28 = load i5 %sample_period_samples_4_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_28"/></StgValue>
</operation>

<operation id="2818" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1354 %sample_period_samples_5_sample_V_addr_29 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_29"/></StgValue>
</operation>

<operation id="2819" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1355 %sample_period_samples_5_sample_V_load_28 = load i5 %sample_period_samples_5_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_28"/></StgValue>
</operation>

<operation id="2820" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1356 %sample_period_samples_6_sample_V_addr_29 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_29"/></StgValue>
</operation>

<operation id="2821" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1357 %sample_period_samples_6_sample_V_load_28 = load i5 %sample_period_samples_6_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_28"/></StgValue>
</operation>

<operation id="2822" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1358 %sample_period_samples_7_sample_V_addr_29 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_29"/></StgValue>
</operation>

<operation id="2823" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1359 %sample_period_samples_7_sample_V_load_28 = load i5 %sample_period_samples_7_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_28"/></StgValue>
</operation>

<operation id="2824" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1360 %sample_period_samples_8_sample_V_addr_29 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_29"/></StgValue>
</operation>

<operation id="2825" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1361 %sample_period_samples_8_sample_V_load_28 = load i5 %sample_period_samples_8_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_28"/></StgValue>
</operation>

<operation id="2826" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1362 %sample_period_samples_9_sample_V_addr_29 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_29"/></StgValue>
</operation>

<operation id="2827" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1363 %sample_period_samples_9_sample_V_load_28 = load i5 %sample_period_samples_9_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_28"/></StgValue>
</operation>

<operation id="2828" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1364 %sample_period_samples_10_sample_V_addr_29 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_29"/></StgValue>
</operation>

<operation id="2829" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1365 %sample_period_samples_10_sample_V_load_28 = load i5 %sample_period_samples_10_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_28"/></StgValue>
</operation>

<operation id="2830" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1366 %sample_period_samples_11_sample_V_addr_29 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_29"/></StgValue>
</operation>

<operation id="2831" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1367 %sample_period_samples_11_sample_V_load_28 = load i5 %sample_period_samples_11_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_28"/></StgValue>
</operation>

<operation id="2832" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1368 %sample_period_samples_0_timestamp_V_addr_29 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="2833" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1369 %sample_period_samples_0_timestamp_V_load_28 = load i5 %sample_period_samples_0_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2834" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1370 %sample_period_samples_1_timestamp_V_addr_29 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="2835" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1371 %sample_period_samples_1_timestamp_V_load_28 = load i5 %sample_period_samples_1_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2836" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1372 %sample_period_samples_2_timestamp_V_addr_29 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="2837" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1373 %sample_period_samples_2_timestamp_V_load_28 = load i5 %sample_period_samples_2_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2838" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1374 %sample_period_samples_3_timestamp_V_addr_29 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="2839" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1375 %sample_period_samples_3_timestamp_V_load_28 = load i5 %sample_period_samples_3_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2840" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1376 %sample_period_samples_4_timestamp_V_addr_29 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="2841" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1377 %sample_period_samples_4_timestamp_V_load_28 = load i5 %sample_period_samples_4_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2842" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1378 %sample_period_samples_5_timestamp_V_addr_29 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="2843" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1379 %sample_period_samples_5_timestamp_V_load_28 = load i5 %sample_period_samples_5_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2844" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1380 %sample_period_samples_6_timestamp_V_addr_29 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="2845" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1381 %sample_period_samples_6_timestamp_V_load_28 = load i5 %sample_period_samples_6_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2846" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1382 %sample_period_samples_7_timestamp_V_addr_29 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="2847" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1383 %sample_period_samples_7_timestamp_V_load_28 = load i5 %sample_period_samples_7_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2848" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1384 %sample_period_samples_8_timestamp_V_addr_29 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="2849" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1385 %sample_period_samples_8_timestamp_V_load_28 = load i5 %sample_period_samples_8_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2850" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1386 %sample_period_samples_9_timestamp_V_addr_29 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="2851" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1387 %sample_period_samples_9_timestamp_V_load_28 = load i5 %sample_period_samples_9_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2852" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1388 %sample_period_samples_10_timestamp_V_addr_29 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="2853" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1389 %sample_period_samples_10_timestamp_V_load_28 = load i5 %sample_period_samples_10_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2854" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1390 %sample_period_samples_11_timestamp_V_addr_29 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_29"/></StgValue>
</operation>

<operation id="2855" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1391 %sample_period_samples_11_timestamp_V_load_28 = load i5 %sample_period_samples_11_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2856" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1392 %sample_period_samples_0_sample_V_addr_30 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_30"/></StgValue>
</operation>

<operation id="2857" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1393 %sample_period_samples_0_sample_V_load_29 = load i5 %sample_period_samples_0_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_29"/></StgValue>
</operation>

<operation id="2858" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1394 %sample_period_samples_1_sample_V_addr_30 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_30"/></StgValue>
</operation>

<operation id="2859" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1395 %sample_period_samples_1_sample_V_load_29 = load i5 %sample_period_samples_1_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_29"/></StgValue>
</operation>

<operation id="2860" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1396 %sample_period_samples_2_sample_V_addr_30 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_30"/></StgValue>
</operation>

<operation id="2861" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1397 %sample_period_samples_2_sample_V_load_29 = load i5 %sample_period_samples_2_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_29"/></StgValue>
</operation>

<operation id="2862" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1398 %sample_period_samples_3_sample_V_addr_30 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_30"/></StgValue>
</operation>

<operation id="2863" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1399 %sample_period_samples_3_sample_V_load_29 = load i5 %sample_period_samples_3_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_29"/></StgValue>
</operation>

<operation id="2864" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1400 %sample_period_samples_4_sample_V_addr_30 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_30"/></StgValue>
</operation>

<operation id="2865" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1401 %sample_period_samples_4_sample_V_load_29 = load i5 %sample_period_samples_4_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_29"/></StgValue>
</operation>

<operation id="2866" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1402 %sample_period_samples_5_sample_V_addr_30 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_30"/></StgValue>
</operation>

<operation id="2867" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1403 %sample_period_samples_5_sample_V_load_29 = load i5 %sample_period_samples_5_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_29"/></StgValue>
</operation>

<operation id="2868" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1404 %sample_period_samples_6_sample_V_addr_30 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_30"/></StgValue>
</operation>

<operation id="2869" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1405 %sample_period_samples_6_sample_V_load_29 = load i5 %sample_period_samples_6_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_29"/></StgValue>
</operation>

<operation id="2870" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1406 %sample_period_samples_7_sample_V_addr_30 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_30"/></StgValue>
</operation>

<operation id="2871" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1407 %sample_period_samples_7_sample_V_load_29 = load i5 %sample_period_samples_7_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_29"/></StgValue>
</operation>

<operation id="2872" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1408 %sample_period_samples_8_sample_V_addr_30 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_30"/></StgValue>
</operation>

<operation id="2873" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1409 %sample_period_samples_8_sample_V_load_29 = load i5 %sample_period_samples_8_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_29"/></StgValue>
</operation>

<operation id="2874" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1410 %sample_period_samples_9_sample_V_addr_30 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_30"/></StgValue>
</operation>

<operation id="2875" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1411 %sample_period_samples_9_sample_V_load_29 = load i5 %sample_period_samples_9_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_29"/></StgValue>
</operation>

<operation id="2876" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1412 %sample_period_samples_10_sample_V_addr_30 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_30"/></StgValue>
</operation>

<operation id="2877" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1413 %sample_period_samples_10_sample_V_load_29 = load i5 %sample_period_samples_10_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_29"/></StgValue>
</operation>

<operation id="2878" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1414 %sample_period_samples_11_sample_V_addr_30 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_30"/></StgValue>
</operation>

<operation id="2879" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1415 %sample_period_samples_11_sample_V_load_29 = load i5 %sample_period_samples_11_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_29"/></StgValue>
</operation>

<operation id="2880" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1416 %sample_period_samples_0_timestamp_V_addr_30 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="2881" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1417 %sample_period_samples_0_timestamp_V_load_29 = load i5 %sample_period_samples_0_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2882" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1418 %sample_period_samples_1_timestamp_V_addr_30 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="2883" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1419 %sample_period_samples_1_timestamp_V_load_29 = load i5 %sample_period_samples_1_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2884" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1420 %sample_period_samples_2_timestamp_V_addr_30 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="2885" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1421 %sample_period_samples_2_timestamp_V_load_29 = load i5 %sample_period_samples_2_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2886" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1422 %sample_period_samples_3_timestamp_V_addr_30 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="2887" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1423 %sample_period_samples_3_timestamp_V_load_29 = load i5 %sample_period_samples_3_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2888" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1424 %sample_period_samples_4_timestamp_V_addr_30 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="2889" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1425 %sample_period_samples_4_timestamp_V_load_29 = load i5 %sample_period_samples_4_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2890" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1426 %sample_period_samples_5_timestamp_V_addr_30 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="2891" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1427 %sample_period_samples_5_timestamp_V_load_29 = load i5 %sample_period_samples_5_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2892" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1428 %sample_period_samples_6_timestamp_V_addr_30 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="2893" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1429 %sample_period_samples_6_timestamp_V_load_29 = load i5 %sample_period_samples_6_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2894" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1430 %sample_period_samples_7_timestamp_V_addr_30 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="2895" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1431 %sample_period_samples_7_timestamp_V_load_29 = load i5 %sample_period_samples_7_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2896" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1432 %sample_period_samples_8_timestamp_V_addr_30 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="2897" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1433 %sample_period_samples_8_timestamp_V_load_29 = load i5 %sample_period_samples_8_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2898" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1434 %sample_period_samples_9_timestamp_V_addr_30 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="2899" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1435 %sample_period_samples_9_timestamp_V_load_29 = load i5 %sample_period_samples_9_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2900" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1436 %sample_period_samples_10_timestamp_V_addr_30 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="2901" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1437 %sample_period_samples_10_timestamp_V_load_29 = load i5 %sample_period_samples_10_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2902" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1438 %sample_period_samples_11_timestamp_V_addr_30 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_30"/></StgValue>
</operation>

<operation id="2903" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1439 %sample_period_samples_11_timestamp_V_load_29 = load i5 %sample_period_samples_11_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_29"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="2904" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1345 %sample_period_samples_0_sample_V_load_28 = load i5 %sample_period_samples_0_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_28"/></StgValue>
</operation>

<operation id="2905" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1347 %sample_period_samples_1_sample_V_load_28 = load i5 %sample_period_samples_1_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_28"/></StgValue>
</operation>

<operation id="2906" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1349 %sample_period_samples_2_sample_V_load_28 = load i5 %sample_period_samples_2_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_28"/></StgValue>
</operation>

<operation id="2907" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1351 %sample_period_samples_3_sample_V_load_28 = load i5 %sample_period_samples_3_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_28"/></StgValue>
</operation>

<operation id="2908" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1353 %sample_period_samples_4_sample_V_load_28 = load i5 %sample_period_samples_4_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_28"/></StgValue>
</operation>

<operation id="2909" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1355 %sample_period_samples_5_sample_V_load_28 = load i5 %sample_period_samples_5_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_28"/></StgValue>
</operation>

<operation id="2910" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1357 %sample_period_samples_6_sample_V_load_28 = load i5 %sample_period_samples_6_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_28"/></StgValue>
</operation>

<operation id="2911" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1359 %sample_period_samples_7_sample_V_load_28 = load i5 %sample_period_samples_7_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_28"/></StgValue>
</operation>

<operation id="2912" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1361 %sample_period_samples_8_sample_V_load_28 = load i5 %sample_period_samples_8_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_28"/></StgValue>
</operation>

<operation id="2913" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1363 %sample_period_samples_9_sample_V_load_28 = load i5 %sample_period_samples_9_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_28"/></StgValue>
</operation>

<operation id="2914" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1365 %sample_period_samples_10_sample_V_load_28 = load i5 %sample_period_samples_10_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_28"/></StgValue>
</operation>

<operation id="2915" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1367 %sample_period_samples_11_sample_V_load_28 = load i5 %sample_period_samples_11_sample_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_28"/></StgValue>
</operation>

<operation id="2916" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1369 %sample_period_samples_0_timestamp_V_load_28 = load i5 %sample_period_samples_0_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2917" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1371 %sample_period_samples_1_timestamp_V_load_28 = load i5 %sample_period_samples_1_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2918" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1373 %sample_period_samples_2_timestamp_V_load_28 = load i5 %sample_period_samples_2_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2919" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1375 %sample_period_samples_3_timestamp_V_load_28 = load i5 %sample_period_samples_3_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2920" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1377 %sample_period_samples_4_timestamp_V_load_28 = load i5 %sample_period_samples_4_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2921" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1379 %sample_period_samples_5_timestamp_V_load_28 = load i5 %sample_period_samples_5_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2922" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1381 %sample_period_samples_6_timestamp_V_load_28 = load i5 %sample_period_samples_6_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2923" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1383 %sample_period_samples_7_timestamp_V_load_28 = load i5 %sample_period_samples_7_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2924" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1385 %sample_period_samples_8_timestamp_V_load_28 = load i5 %sample_period_samples_8_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2925" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1387 %sample_period_samples_9_timestamp_V_load_28 = load i5 %sample_period_samples_9_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2926" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1389 %sample_period_samples_10_timestamp_V_load_28 = load i5 %sample_period_samples_10_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2927" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1391 %sample_period_samples_11_timestamp_V_load_28 = load i5 %sample_period_samples_11_timestamp_V_addr_29

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_28"/></StgValue>
</operation>

<operation id="2928" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1393 %sample_period_samples_0_sample_V_load_29 = load i5 %sample_period_samples_0_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_29"/></StgValue>
</operation>

<operation id="2929" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1395 %sample_period_samples_1_sample_V_load_29 = load i5 %sample_period_samples_1_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_29"/></StgValue>
</operation>

<operation id="2930" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1397 %sample_period_samples_2_sample_V_load_29 = load i5 %sample_period_samples_2_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_29"/></StgValue>
</operation>

<operation id="2931" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1399 %sample_period_samples_3_sample_V_load_29 = load i5 %sample_period_samples_3_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_29"/></StgValue>
</operation>

<operation id="2932" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1401 %sample_period_samples_4_sample_V_load_29 = load i5 %sample_period_samples_4_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_29"/></StgValue>
</operation>

<operation id="2933" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1403 %sample_period_samples_5_sample_V_load_29 = load i5 %sample_period_samples_5_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_29"/></StgValue>
</operation>

<operation id="2934" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1405 %sample_period_samples_6_sample_V_load_29 = load i5 %sample_period_samples_6_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_29"/></StgValue>
</operation>

<operation id="2935" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1407 %sample_period_samples_7_sample_V_load_29 = load i5 %sample_period_samples_7_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_29"/></StgValue>
</operation>

<operation id="2936" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1409 %sample_period_samples_8_sample_V_load_29 = load i5 %sample_period_samples_8_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_29"/></StgValue>
</operation>

<operation id="2937" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1411 %sample_period_samples_9_sample_V_load_29 = load i5 %sample_period_samples_9_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_29"/></StgValue>
</operation>

<operation id="2938" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1413 %sample_period_samples_10_sample_V_load_29 = load i5 %sample_period_samples_10_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_29"/></StgValue>
</operation>

<operation id="2939" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1415 %sample_period_samples_11_sample_V_load_29 = load i5 %sample_period_samples_11_sample_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_29"/></StgValue>
</operation>

<operation id="2940" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1417 %sample_period_samples_0_timestamp_V_load_29 = load i5 %sample_period_samples_0_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2941" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1419 %sample_period_samples_1_timestamp_V_load_29 = load i5 %sample_period_samples_1_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2942" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1421 %sample_period_samples_2_timestamp_V_load_29 = load i5 %sample_period_samples_2_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2943" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1423 %sample_period_samples_3_timestamp_V_load_29 = load i5 %sample_period_samples_3_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2944" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1425 %sample_period_samples_4_timestamp_V_load_29 = load i5 %sample_period_samples_4_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2945" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1427 %sample_period_samples_5_timestamp_V_load_29 = load i5 %sample_period_samples_5_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2946" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1429 %sample_period_samples_6_timestamp_V_load_29 = load i5 %sample_period_samples_6_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2947" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1431 %sample_period_samples_7_timestamp_V_load_29 = load i5 %sample_period_samples_7_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2948" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1433 %sample_period_samples_8_timestamp_V_load_29 = load i5 %sample_period_samples_8_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2949" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1435 %sample_period_samples_9_timestamp_V_load_29 = load i5 %sample_period_samples_9_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2950" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1437 %sample_period_samples_10_timestamp_V_load_29 = load i5 %sample_period_samples_10_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2951" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1439 %sample_period_samples_11_timestamp_V_load_29 = load i5 %sample_period_samples_11_timestamp_V_addr_30

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_29"/></StgValue>
</operation>

<operation id="2952" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1440 %sample_period_samples_0_sample_V_addr_31 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_31"/></StgValue>
</operation>

<operation id="2953" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1441 %sample_period_samples_0_sample_V_load_30 = load i5 %sample_period_samples_0_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_30"/></StgValue>
</operation>

<operation id="2954" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1442 %sample_period_samples_1_sample_V_addr_31 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_31"/></StgValue>
</operation>

<operation id="2955" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1443 %sample_period_samples_1_sample_V_load_30 = load i5 %sample_period_samples_1_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_30"/></StgValue>
</operation>

<operation id="2956" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1444 %sample_period_samples_2_sample_V_addr_31 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_31"/></StgValue>
</operation>

<operation id="2957" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1445 %sample_period_samples_2_sample_V_load_30 = load i5 %sample_period_samples_2_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_30"/></StgValue>
</operation>

<operation id="2958" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1446 %sample_period_samples_3_sample_V_addr_31 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_31"/></StgValue>
</operation>

<operation id="2959" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1447 %sample_period_samples_3_sample_V_load_30 = load i5 %sample_period_samples_3_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_30"/></StgValue>
</operation>

<operation id="2960" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1448 %sample_period_samples_4_sample_V_addr_31 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_31"/></StgValue>
</operation>

<operation id="2961" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1449 %sample_period_samples_4_sample_V_load_30 = load i5 %sample_period_samples_4_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_30"/></StgValue>
</operation>

<operation id="2962" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1450 %sample_period_samples_5_sample_V_addr_31 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_31"/></StgValue>
</operation>

<operation id="2963" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1451 %sample_period_samples_5_sample_V_load_30 = load i5 %sample_period_samples_5_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_30"/></StgValue>
</operation>

<operation id="2964" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1452 %sample_period_samples_6_sample_V_addr_31 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_31"/></StgValue>
</operation>

<operation id="2965" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1453 %sample_period_samples_6_sample_V_load_30 = load i5 %sample_period_samples_6_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_30"/></StgValue>
</operation>

<operation id="2966" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1454 %sample_period_samples_7_sample_V_addr_31 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_31"/></StgValue>
</operation>

<operation id="2967" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1455 %sample_period_samples_7_sample_V_load_30 = load i5 %sample_period_samples_7_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_30"/></StgValue>
</operation>

<operation id="2968" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1456 %sample_period_samples_8_sample_V_addr_31 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_31"/></StgValue>
</operation>

<operation id="2969" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1457 %sample_period_samples_8_sample_V_load_30 = load i5 %sample_period_samples_8_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_30"/></StgValue>
</operation>

<operation id="2970" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1458 %sample_period_samples_9_sample_V_addr_31 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_31"/></StgValue>
</operation>

<operation id="2971" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1459 %sample_period_samples_9_sample_V_load_30 = load i5 %sample_period_samples_9_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_30"/></StgValue>
</operation>

<operation id="2972" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1460 %sample_period_samples_10_sample_V_addr_31 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_31"/></StgValue>
</operation>

<operation id="2973" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1461 %sample_period_samples_10_sample_V_load_30 = load i5 %sample_period_samples_10_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_30"/></StgValue>
</operation>

<operation id="2974" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1462 %sample_period_samples_11_sample_V_addr_31 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_31"/></StgValue>
</operation>

<operation id="2975" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1463 %sample_period_samples_11_sample_V_load_30 = load i5 %sample_period_samples_11_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_30"/></StgValue>
</operation>

<operation id="2976" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1464 %sample_period_samples_0_timestamp_V_addr_31 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="2977" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1465 %sample_period_samples_0_timestamp_V_load_30 = load i5 %sample_period_samples_0_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="2978" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1466 %sample_period_samples_1_timestamp_V_addr_31 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="2979" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1467 %sample_period_samples_1_timestamp_V_load_30 = load i5 %sample_period_samples_1_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="2980" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1468 %sample_period_samples_2_timestamp_V_addr_31 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="2981" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1469 %sample_period_samples_2_timestamp_V_load_30 = load i5 %sample_period_samples_2_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="2982" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1470 %sample_period_samples_3_timestamp_V_addr_31 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="2983" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1471 %sample_period_samples_3_timestamp_V_load_30 = load i5 %sample_period_samples_3_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="2984" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1472 %sample_period_samples_4_timestamp_V_addr_31 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="2985" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1473 %sample_period_samples_4_timestamp_V_load_30 = load i5 %sample_period_samples_4_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="2986" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1474 %sample_period_samples_5_timestamp_V_addr_31 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="2987" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1475 %sample_period_samples_5_timestamp_V_load_30 = load i5 %sample_period_samples_5_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="2988" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1476 %sample_period_samples_6_timestamp_V_addr_31 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="2989" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1477 %sample_period_samples_6_timestamp_V_load_30 = load i5 %sample_period_samples_6_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="2990" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1478 %sample_period_samples_7_timestamp_V_addr_31 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="2991" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1479 %sample_period_samples_7_timestamp_V_load_30 = load i5 %sample_period_samples_7_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="2992" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1480 %sample_period_samples_8_timestamp_V_addr_31 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="2993" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1481 %sample_period_samples_8_timestamp_V_load_30 = load i5 %sample_period_samples_8_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="2994" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1482 %sample_period_samples_9_timestamp_V_addr_31 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="2995" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1483 %sample_period_samples_9_timestamp_V_load_30 = load i5 %sample_period_samples_9_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="2996" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1484 %sample_period_samples_10_timestamp_V_addr_31 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="2997" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1485 %sample_period_samples_10_timestamp_V_load_30 = load i5 %sample_period_samples_10_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="2998" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1486 %sample_period_samples_11_timestamp_V_addr_31 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_31"/></StgValue>
</operation>

<operation id="2999" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1487 %sample_period_samples_11_timestamp_V_load_30 = load i5 %sample_period_samples_11_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="3000" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1488 %sample_period_samples_0_sample_V_addr_32 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_32"/></StgValue>
</operation>

<operation id="3001" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1489 %sample_period_samples_0_sample_V_load_31 = load i5 %sample_period_samples_0_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_31"/></StgValue>
</operation>

<operation id="3002" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1490 %sample_period_samples_1_sample_V_addr_32 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_32"/></StgValue>
</operation>

<operation id="3003" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1491 %sample_period_samples_1_sample_V_load_31 = load i5 %sample_period_samples_1_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_31"/></StgValue>
</operation>

<operation id="3004" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1492 %sample_period_samples_2_sample_V_addr_32 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_32"/></StgValue>
</operation>

<operation id="3005" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1493 %sample_period_samples_2_sample_V_load_31 = load i5 %sample_period_samples_2_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_31"/></StgValue>
</operation>

<operation id="3006" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1494 %sample_period_samples_3_sample_V_addr_32 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_32"/></StgValue>
</operation>

<operation id="3007" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1495 %sample_period_samples_3_sample_V_load_31 = load i5 %sample_period_samples_3_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_31"/></StgValue>
</operation>

<operation id="3008" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1496 %sample_period_samples_4_sample_V_addr_32 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_32"/></StgValue>
</operation>

<operation id="3009" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1497 %sample_period_samples_4_sample_V_load_31 = load i5 %sample_period_samples_4_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_31"/></StgValue>
</operation>

<operation id="3010" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1498 %sample_period_samples_5_sample_V_addr_32 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_32"/></StgValue>
</operation>

<operation id="3011" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1499 %sample_period_samples_5_sample_V_load_31 = load i5 %sample_period_samples_5_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_31"/></StgValue>
</operation>

<operation id="3012" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1500 %sample_period_samples_6_sample_V_addr_32 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_32"/></StgValue>
</operation>

<operation id="3013" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1501 %sample_period_samples_6_sample_V_load_31 = load i5 %sample_period_samples_6_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_31"/></StgValue>
</operation>

<operation id="3014" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1502 %sample_period_samples_7_sample_V_addr_32 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_32"/></StgValue>
</operation>

<operation id="3015" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1503 %sample_period_samples_7_sample_V_load_31 = load i5 %sample_period_samples_7_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_31"/></StgValue>
</operation>

<operation id="3016" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1504 %sample_period_samples_8_sample_V_addr_32 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_32"/></StgValue>
</operation>

<operation id="3017" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1505 %sample_period_samples_8_sample_V_load_31 = load i5 %sample_period_samples_8_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_31"/></StgValue>
</operation>

<operation id="3018" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1506 %sample_period_samples_9_sample_V_addr_32 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_32"/></StgValue>
</operation>

<operation id="3019" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1507 %sample_period_samples_9_sample_V_load_31 = load i5 %sample_period_samples_9_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_31"/></StgValue>
</operation>

<operation id="3020" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1508 %sample_period_samples_10_sample_V_addr_32 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_32"/></StgValue>
</operation>

<operation id="3021" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1509 %sample_period_samples_10_sample_V_load_31 = load i5 %sample_period_samples_10_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_31"/></StgValue>
</operation>

<operation id="3022" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1510 %sample_period_samples_11_sample_V_addr_32 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_32"/></StgValue>
</operation>

<operation id="3023" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1511 %sample_period_samples_11_sample_V_load_31 = load i5 %sample_period_samples_11_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_31"/></StgValue>
</operation>

<operation id="3024" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1512 %sample_period_samples_0_timestamp_V_addr_32 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="3025" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1513 %sample_period_samples_0_timestamp_V_load_31 = load i5 %sample_period_samples_0_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3026" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1514 %sample_period_samples_1_timestamp_V_addr_32 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="3027" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1515 %sample_period_samples_1_timestamp_V_load_31 = load i5 %sample_period_samples_1_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3028" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1516 %sample_period_samples_2_timestamp_V_addr_32 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="3029" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1517 %sample_period_samples_2_timestamp_V_load_31 = load i5 %sample_period_samples_2_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3030" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1518 %sample_period_samples_3_timestamp_V_addr_32 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="3031" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1519 %sample_period_samples_3_timestamp_V_load_31 = load i5 %sample_period_samples_3_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3032" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1520 %sample_period_samples_4_timestamp_V_addr_32 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="3033" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1521 %sample_period_samples_4_timestamp_V_load_31 = load i5 %sample_period_samples_4_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3034" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1522 %sample_period_samples_5_timestamp_V_addr_32 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="3035" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1523 %sample_period_samples_5_timestamp_V_load_31 = load i5 %sample_period_samples_5_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3036" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1524 %sample_period_samples_6_timestamp_V_addr_32 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="3037" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1525 %sample_period_samples_6_timestamp_V_load_31 = load i5 %sample_period_samples_6_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3038" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1526 %sample_period_samples_7_timestamp_V_addr_32 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="3039" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1527 %sample_period_samples_7_timestamp_V_load_31 = load i5 %sample_period_samples_7_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3040" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1528 %sample_period_samples_8_timestamp_V_addr_32 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="3041" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1529 %sample_period_samples_8_timestamp_V_load_31 = load i5 %sample_period_samples_8_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3042" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1530 %sample_period_samples_9_timestamp_V_addr_32 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="3043" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1531 %sample_period_samples_9_timestamp_V_load_31 = load i5 %sample_period_samples_9_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3044" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1532 %sample_period_samples_10_timestamp_V_addr_32 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="3045" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1533 %sample_period_samples_10_timestamp_V_load_31 = load i5 %sample_period_samples_10_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3046" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1534 %sample_period_samples_11_timestamp_V_addr_32 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_32"/></StgValue>
</operation>

<operation id="3047" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1535 %sample_period_samples_11_timestamp_V_load_31 = load i5 %sample_period_samples_11_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_31"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="3048" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1441 %sample_period_samples_0_sample_V_load_30 = load i5 %sample_period_samples_0_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_30"/></StgValue>
</operation>

<operation id="3049" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1443 %sample_period_samples_1_sample_V_load_30 = load i5 %sample_period_samples_1_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_30"/></StgValue>
</operation>

<operation id="3050" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1445 %sample_period_samples_2_sample_V_load_30 = load i5 %sample_period_samples_2_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_30"/></StgValue>
</operation>

<operation id="3051" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1447 %sample_period_samples_3_sample_V_load_30 = load i5 %sample_period_samples_3_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_30"/></StgValue>
</operation>

<operation id="3052" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1449 %sample_period_samples_4_sample_V_load_30 = load i5 %sample_period_samples_4_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_30"/></StgValue>
</operation>

<operation id="3053" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1451 %sample_period_samples_5_sample_V_load_30 = load i5 %sample_period_samples_5_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_30"/></StgValue>
</operation>

<operation id="3054" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1453 %sample_period_samples_6_sample_V_load_30 = load i5 %sample_period_samples_6_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_30"/></StgValue>
</operation>

<operation id="3055" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1455 %sample_period_samples_7_sample_V_load_30 = load i5 %sample_period_samples_7_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_30"/></StgValue>
</operation>

<operation id="3056" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1457 %sample_period_samples_8_sample_V_load_30 = load i5 %sample_period_samples_8_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_30"/></StgValue>
</operation>

<operation id="3057" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1459 %sample_period_samples_9_sample_V_load_30 = load i5 %sample_period_samples_9_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_30"/></StgValue>
</operation>

<operation id="3058" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1461 %sample_period_samples_10_sample_V_load_30 = load i5 %sample_period_samples_10_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_30"/></StgValue>
</operation>

<operation id="3059" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1463 %sample_period_samples_11_sample_V_load_30 = load i5 %sample_period_samples_11_sample_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_30"/></StgValue>
</operation>

<operation id="3060" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1465 %sample_period_samples_0_timestamp_V_load_30 = load i5 %sample_period_samples_0_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="3061" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1467 %sample_period_samples_1_timestamp_V_load_30 = load i5 %sample_period_samples_1_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="3062" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1469 %sample_period_samples_2_timestamp_V_load_30 = load i5 %sample_period_samples_2_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="3063" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1471 %sample_period_samples_3_timestamp_V_load_30 = load i5 %sample_period_samples_3_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="3064" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1473 %sample_period_samples_4_timestamp_V_load_30 = load i5 %sample_period_samples_4_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="3065" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1475 %sample_period_samples_5_timestamp_V_load_30 = load i5 %sample_period_samples_5_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="3066" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1477 %sample_period_samples_6_timestamp_V_load_30 = load i5 %sample_period_samples_6_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="3067" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1479 %sample_period_samples_7_timestamp_V_load_30 = load i5 %sample_period_samples_7_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="3068" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1481 %sample_period_samples_8_timestamp_V_load_30 = load i5 %sample_period_samples_8_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="3069" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1483 %sample_period_samples_9_timestamp_V_load_30 = load i5 %sample_period_samples_9_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="3070" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1485 %sample_period_samples_10_timestamp_V_load_30 = load i5 %sample_period_samples_10_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="3071" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1487 %sample_period_samples_11_timestamp_V_load_30 = load i5 %sample_period_samples_11_timestamp_V_addr_31

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_30"/></StgValue>
</operation>

<operation id="3072" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1489 %sample_period_samples_0_sample_V_load_31 = load i5 %sample_period_samples_0_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load_31"/></StgValue>
</operation>

<operation id="3073" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1491 %sample_period_samples_1_sample_V_load_31 = load i5 %sample_period_samples_1_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load_31"/></StgValue>
</operation>

<operation id="3074" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1493 %sample_period_samples_2_sample_V_load_31 = load i5 %sample_period_samples_2_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load_31"/></StgValue>
</operation>

<operation id="3075" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1495 %sample_period_samples_3_sample_V_load_31 = load i5 %sample_period_samples_3_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load_31"/></StgValue>
</operation>

<operation id="3076" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1497 %sample_period_samples_4_sample_V_load_31 = load i5 %sample_period_samples_4_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load_31"/></StgValue>
</operation>

<operation id="3077" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1499 %sample_period_samples_5_sample_V_load_31 = load i5 %sample_period_samples_5_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load_31"/></StgValue>
</operation>

<operation id="3078" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1501 %sample_period_samples_6_sample_V_load_31 = load i5 %sample_period_samples_6_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load_31"/></StgValue>
</operation>

<operation id="3079" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1503 %sample_period_samples_7_sample_V_load_31 = load i5 %sample_period_samples_7_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load_31"/></StgValue>
</operation>

<operation id="3080" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1505 %sample_period_samples_8_sample_V_load_31 = load i5 %sample_period_samples_8_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load_31"/></StgValue>
</operation>

<operation id="3081" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1507 %sample_period_samples_9_sample_V_load_31 = load i5 %sample_period_samples_9_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load_31"/></StgValue>
</operation>

<operation id="3082" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1509 %sample_period_samples_10_sample_V_load_31 = load i5 %sample_period_samples_10_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load_31"/></StgValue>
</operation>

<operation id="3083" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="12" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1511 %sample_period_samples_11_sample_V_load_31 = load i5 %sample_period_samples_11_sample_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load_31"/></StgValue>
</operation>

<operation id="3084" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1513 %sample_period_samples_0_timestamp_V_load_31 = load i5 %sample_period_samples_0_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3085" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1515 %sample_period_samples_1_timestamp_V_load_31 = load i5 %sample_period_samples_1_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3086" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1517 %sample_period_samples_2_timestamp_V_load_31 = load i5 %sample_period_samples_2_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3087" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1519 %sample_period_samples_3_timestamp_V_load_31 = load i5 %sample_period_samples_3_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3088" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1521 %sample_period_samples_4_timestamp_V_load_31 = load i5 %sample_period_samples_4_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3089" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1523 %sample_period_samples_5_timestamp_V_load_31 = load i5 %sample_period_samples_5_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3090" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1525 %sample_period_samples_6_timestamp_V_load_31 = load i5 %sample_period_samples_6_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3091" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1527 %sample_period_samples_7_timestamp_V_load_31 = load i5 %sample_period_samples_7_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3092" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1529 %sample_period_samples_8_timestamp_V_load_31 = load i5 %sample_period_samples_8_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3093" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1531 %sample_period_samples_9_timestamp_V_load_31 = load i5 %sample_period_samples_9_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3094" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1533 %sample_period_samples_10_timestamp_V_load_31 = load i5 %sample_period_samples_10_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3095" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="20" op_0_bw="5">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1535 %sample_period_samples_11_timestamp_V_load_31 = load i5 %sample_period_samples_11_timestamp_V_addr_32

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load_31"/></StgValue>
</operation>

<operation id="3096" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="32" op_0_bw="32">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1536 %sample_sliding_window_size_load = load i32 %sample_sliding_window_size_s

]]></Node>
<StgValue><ssdm name="sample_sliding_window_size_load"/></StgValue>
</operation>

<operation id="3097" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1537 %icmp_ln52_1 = icmp_eq  i32 %sample_sliding_window_size_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_1"/></StgValue>
</operation>

<operation id="3098" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="6" op_0_bw="6">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1538 %sample_sliding_window_front_ptr_load = load i6 %sample_sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="sample_sliding_window_front_ptr_load"/></StgValue>
</operation>

<operation id="3099" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="7" op_0_bw="6">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1539 %sext_ln52_1 = sext i6 %sample_sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln52_1"/></StgValue>
</operation>

<operation id="3100" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN12CyclicBufferI18period_sine_data_tLi10EE4PushES0_.exit:1540 %br_ln52 = br i1 %icmp_ln52_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="3101" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0 %add_ln61_1 = add i7 %sext_ln52_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="3102" st_id="62" stage="11" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr_1 = srem i7 %add_ln61_1, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr_1"/></StgValue>
</operation>

<operation id="3103" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4553" bw="64" op_0_bw="6">
<![CDATA[
:0 %zext_ln54_1 = zext i6 %sample_sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="3104" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4554" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %sample_sliding_window_buffer_samples_sample_V_0_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_0_addr"/></StgValue>
</operation>

<operation id="3105" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4555" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:2 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3106" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4556" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %sample_sliding_window_buffer_samples_sample_V_0_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_1_addr"/></StgValue>
</operation>

<operation id="3107" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4557" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:4 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3108" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4558" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %sample_sliding_window_buffer_samples_sample_V_0_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_2_addr"/></StgValue>
</operation>

<operation id="3109" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4559" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:6 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3110" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4560" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %sample_sliding_window_buffer_samples_sample_V_0_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_3_addr"/></StgValue>
</operation>

<operation id="3111" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4561" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:8 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3112" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4562" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %sample_sliding_window_buffer_samples_sample_V_0_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_4_addr"/></StgValue>
</operation>

<operation id="3113" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4563" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:10 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3114" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4564" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %sample_sliding_window_buffer_samples_sample_V_0_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_5_addr"/></StgValue>
</operation>

<operation id="3115" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4565" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:12 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3116" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4566" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %sample_sliding_window_buffer_samples_sample_V_0_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_6_addr"/></StgValue>
</operation>

<operation id="3117" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4567" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:14 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3118" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4568" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %sample_sliding_window_buffer_samples_sample_V_0_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_7_addr"/></StgValue>
</operation>

<operation id="3119" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4569" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:16 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3120" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4570" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %sample_sliding_window_buffer_samples_sample_V_0_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_8_addr"/></StgValue>
</operation>

<operation id="3121" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4571" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:18 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3122" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4572" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %sample_sliding_window_buffer_samples_sample_V_0_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_9_addr"/></StgValue>
</operation>

<operation id="3123" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4573" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:20 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3124" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4574" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %sample_sliding_window_buffer_samples_sample_V_0_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_10_addr"/></StgValue>
</operation>

<operation id="3125" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4575" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:22 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3126" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4576" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %sample_sliding_window_buffer_samples_sample_V_0_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_11_addr"/></StgValue>
</operation>

<operation id="3127" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4577" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:24 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3128" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4578" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %sample_sliding_window_buffer_samples_timestamp_V_0_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_0_addr"/></StgValue>
</operation>

<operation id="3129" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4579" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:26 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3130" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4580" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %sample_sliding_window_buffer_samples_timestamp_V_0_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_1_addr"/></StgValue>
</operation>

<operation id="3131" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4581" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:28 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3132" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4582" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %sample_sliding_window_buffer_samples_timestamp_V_0_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_2_addr"/></StgValue>
</operation>

<operation id="3133" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4583" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:30 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3134" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4584" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %sample_sliding_window_buffer_samples_timestamp_V_0_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_3_addr"/></StgValue>
</operation>

<operation id="3135" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4585" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:32 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3136" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4586" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %sample_sliding_window_buffer_samples_timestamp_V_0_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_4_addr"/></StgValue>
</operation>

<operation id="3137" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4587" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:34 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3138" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4588" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %sample_sliding_window_buffer_samples_timestamp_V_0_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_5_addr"/></StgValue>
</operation>

<operation id="3139" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4589" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:36 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3140" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4590" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %sample_sliding_window_buffer_samples_timestamp_V_0_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_6_addr"/></StgValue>
</operation>

<operation id="3141" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4591" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:38 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3142" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4592" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %sample_sliding_window_buffer_samples_timestamp_V_0_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_7_addr"/></StgValue>
</operation>

<operation id="3143" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4593" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:40 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3144" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4594" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41 %sample_sliding_window_buffer_samples_timestamp_V_0_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_8_addr"/></StgValue>
</operation>

<operation id="3145" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4595" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:42 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3146" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4596" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43 %sample_sliding_window_buffer_samples_timestamp_V_0_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_9_addr"/></StgValue>
</operation>

<operation id="3147" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4597" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:44 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3148" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4598" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %sample_sliding_window_buffer_samples_timestamp_V_0_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_10_addr"/></StgValue>
</operation>

<operation id="3149" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4599" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:46 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3150" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4600" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47 %sample_sliding_window_buffer_samples_timestamp_V_0_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_11_addr"/></StgValue>
</operation>

<operation id="3151" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4601" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:48 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3152" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4602" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49 %sample_sliding_window_buffer_samples_sample_V_1_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_0_addr"/></StgValue>
</operation>

<operation id="3153" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4603" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:50 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3154" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4604" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %sample_sliding_window_buffer_samples_sample_V_1_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_1_addr"/></StgValue>
</operation>

<operation id="3155" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4605" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:52 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3156" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4606" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %sample_sliding_window_buffer_samples_sample_V_1_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_2_addr"/></StgValue>
</operation>

<operation id="3157" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4607" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:54 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3158" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4608" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55 %sample_sliding_window_buffer_samples_sample_V_1_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_3_addr"/></StgValue>
</operation>

<operation id="3159" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4609" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:56 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3160" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4610" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57 %sample_sliding_window_buffer_samples_sample_V_1_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_4_addr"/></StgValue>
</operation>

<operation id="3161" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4611" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:58 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3162" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4612" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59 %sample_sliding_window_buffer_samples_sample_V_1_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_5_addr"/></StgValue>
</operation>

<operation id="3163" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4613" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:60 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3164" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4614" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61 %sample_sliding_window_buffer_samples_sample_V_1_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_6_addr"/></StgValue>
</operation>

<operation id="3165" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4615" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:62 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3166" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4616" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %sample_sliding_window_buffer_samples_sample_V_1_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_7_addr"/></StgValue>
</operation>

<operation id="3167" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4617" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:64 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3168" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4618" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65 %sample_sliding_window_buffer_samples_sample_V_1_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_8_addr"/></StgValue>
</operation>

<operation id="3169" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4619" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:66 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3170" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4620" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67 %sample_sliding_window_buffer_samples_sample_V_1_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_9_addr"/></StgValue>
</operation>

<operation id="3171" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4621" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:68 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3172" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4622" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69 %sample_sliding_window_buffer_samples_sample_V_1_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_10_addr"/></StgValue>
</operation>

<operation id="3173" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4623" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:70 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3174" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4624" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71 %sample_sliding_window_buffer_samples_sample_V_1_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_11_addr"/></StgValue>
</operation>

<operation id="3175" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4625" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:72 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3176" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4626" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73 %sample_sliding_window_buffer_samples_timestamp_V_1_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_0_addr"/></StgValue>
</operation>

<operation id="3177" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4627" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:74 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3178" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4628" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75 %sample_sliding_window_buffer_samples_timestamp_V_1_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_1_addr"/></StgValue>
</operation>

<operation id="3179" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4629" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:76 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3180" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4630" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77 %sample_sliding_window_buffer_samples_timestamp_V_1_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_2_addr"/></StgValue>
</operation>

<operation id="3181" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4631" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:78 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3182" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4632" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79 %sample_sliding_window_buffer_samples_timestamp_V_1_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_3_addr"/></StgValue>
</operation>

<operation id="3183" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4633" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:80 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3184" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4634" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81 %sample_sliding_window_buffer_samples_timestamp_V_1_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_4_addr"/></StgValue>
</operation>

<operation id="3185" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4635" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:82 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3186" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4636" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83 %sample_sliding_window_buffer_samples_timestamp_V_1_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_5_addr"/></StgValue>
</operation>

<operation id="3187" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4637" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:84 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3188" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4638" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85 %sample_sliding_window_buffer_samples_timestamp_V_1_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_6_addr"/></StgValue>
</operation>

<operation id="3189" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4639" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:86 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3190" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4640" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87 %sample_sliding_window_buffer_samples_timestamp_V_1_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_7_addr"/></StgValue>
</operation>

<operation id="3191" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4641" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:88 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3192" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4642" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89 %sample_sliding_window_buffer_samples_timestamp_V_1_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_8_addr"/></StgValue>
</operation>

<operation id="3193" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4643" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:90 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3194" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4644" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91 %sample_sliding_window_buffer_samples_timestamp_V_1_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_9_addr"/></StgValue>
</operation>

<operation id="3195" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4645" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:92 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3196" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4646" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93 %sample_sliding_window_buffer_samples_timestamp_V_1_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_10_addr"/></StgValue>
</operation>

<operation id="3197" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4647" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:94 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3198" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4648" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95 %sample_sliding_window_buffer_samples_timestamp_V_1_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_11_addr"/></StgValue>
</operation>

<operation id="3199" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4649" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:96 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3200" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4650" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97 %sample_sliding_window_buffer_samples_sample_V_2_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_0_addr"/></StgValue>
</operation>

<operation id="3201" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4651" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:98 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3202" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4652" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99 %sample_sliding_window_buffer_samples_sample_V_2_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_1_addr"/></StgValue>
</operation>

<operation id="3203" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4653" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:100 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3204" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4654" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101 %sample_sliding_window_buffer_samples_sample_V_2_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_2_addr"/></StgValue>
</operation>

<operation id="3205" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4655" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:102 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3206" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4656" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103 %sample_sliding_window_buffer_samples_sample_V_2_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_3_addr"/></StgValue>
</operation>

<operation id="3207" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4657" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:104 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3208" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4658" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105 %sample_sliding_window_buffer_samples_sample_V_2_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_4_addr"/></StgValue>
</operation>

<operation id="3209" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4659" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:106 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3210" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4660" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107 %sample_sliding_window_buffer_samples_sample_V_2_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_5_addr"/></StgValue>
</operation>

<operation id="3211" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4661" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:108 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3212" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4662" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109 %sample_sliding_window_buffer_samples_sample_V_2_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_6_addr"/></StgValue>
</operation>

<operation id="3213" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4663" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:110 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3214" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4664" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111 %sample_sliding_window_buffer_samples_sample_V_2_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_7_addr"/></StgValue>
</operation>

<operation id="3215" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4665" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:112 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3216" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4666" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113 %sample_sliding_window_buffer_samples_sample_V_2_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_8_addr"/></StgValue>
</operation>

<operation id="3217" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4667" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:114 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3218" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4668" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115 %sample_sliding_window_buffer_samples_sample_V_2_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_9_addr"/></StgValue>
</operation>

<operation id="3219" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4669" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:116 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3220" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4670" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117 %sample_sliding_window_buffer_samples_sample_V_2_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_10_addr"/></StgValue>
</operation>

<operation id="3221" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4671" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:118 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3222" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4672" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119 %sample_sliding_window_buffer_samples_sample_V_2_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_11_addr"/></StgValue>
</operation>

<operation id="3223" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4673" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:120 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3224" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4674" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121 %sample_sliding_window_buffer_samples_timestamp_V_2_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_0_addr"/></StgValue>
</operation>

<operation id="3225" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4675" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:122 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3226" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4676" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123 %sample_sliding_window_buffer_samples_timestamp_V_2_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_1_addr"/></StgValue>
</operation>

<operation id="3227" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4677" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:124 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3228" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4678" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125 %sample_sliding_window_buffer_samples_timestamp_V_2_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_2_addr"/></StgValue>
</operation>

<operation id="3229" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4679" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:126 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3230" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4680" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127 %sample_sliding_window_buffer_samples_timestamp_V_2_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_3_addr"/></StgValue>
</operation>

<operation id="3231" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4681" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:128 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3232" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4682" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129 %sample_sliding_window_buffer_samples_timestamp_V_2_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_4_addr"/></StgValue>
</operation>

<operation id="3233" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4683" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:130 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3234" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4684" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131 %sample_sliding_window_buffer_samples_timestamp_V_2_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_5_addr"/></StgValue>
</operation>

<operation id="3235" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4685" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:132 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3236" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4686" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133 %sample_sliding_window_buffer_samples_timestamp_V_2_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_6_addr"/></StgValue>
</operation>

<operation id="3237" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4687" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:134 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3238" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4688" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135 %sample_sliding_window_buffer_samples_timestamp_V_2_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_7_addr"/></StgValue>
</operation>

<operation id="3239" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4689" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:136 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3240" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4690" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137 %sample_sliding_window_buffer_samples_timestamp_V_2_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_8_addr"/></StgValue>
</operation>

<operation id="3241" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4691" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:138 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3242" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4692" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139 %sample_sliding_window_buffer_samples_timestamp_V_2_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_9_addr"/></StgValue>
</operation>

<operation id="3243" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4693" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:140 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3244" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4694" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141 %sample_sliding_window_buffer_samples_timestamp_V_2_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_10_addr"/></StgValue>
</operation>

<operation id="3245" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4695" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:142 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3246" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4696" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143 %sample_sliding_window_buffer_samples_timestamp_V_2_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_11_addr"/></StgValue>
</operation>

<operation id="3247" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4697" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:144 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3248" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4698" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145 %sample_sliding_window_buffer_samples_sample_V_3_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_0_addr"/></StgValue>
</operation>

<operation id="3249" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4699" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:146 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3250" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4700" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147 %sample_sliding_window_buffer_samples_sample_V_3_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_1_addr"/></StgValue>
</operation>

<operation id="3251" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4701" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:148 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3252" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4702" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149 %sample_sliding_window_buffer_samples_sample_V_3_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_2_addr"/></StgValue>
</operation>

<operation id="3253" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4703" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:150 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3254" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4704" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151 %sample_sliding_window_buffer_samples_sample_V_3_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_3_addr"/></StgValue>
</operation>

<operation id="3255" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4705" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:152 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3256" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4706" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153 %sample_sliding_window_buffer_samples_sample_V_3_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_4_addr"/></StgValue>
</operation>

<operation id="3257" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4707" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:154 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3258" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4708" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155 %sample_sliding_window_buffer_samples_sample_V_3_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_5_addr"/></StgValue>
</operation>

<operation id="3259" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4709" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:156 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3260" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4710" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157 %sample_sliding_window_buffer_samples_sample_V_3_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_6_addr"/></StgValue>
</operation>

<operation id="3261" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4711" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:158 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3262" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4712" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159 %sample_sliding_window_buffer_samples_sample_V_3_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_7_addr"/></StgValue>
</operation>

<operation id="3263" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4713" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:160 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3264" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4714" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161 %sample_sliding_window_buffer_samples_sample_V_3_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_8_addr"/></StgValue>
</operation>

<operation id="3265" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4715" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:162 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3266" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4716" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163 %sample_sliding_window_buffer_samples_sample_V_3_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_9_addr"/></StgValue>
</operation>

<operation id="3267" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4717" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:164 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3268" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4718" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165 %sample_sliding_window_buffer_samples_sample_V_3_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_10_addr"/></StgValue>
</operation>

<operation id="3269" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4719" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:166 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3270" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4720" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167 %sample_sliding_window_buffer_samples_sample_V_3_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_11_addr"/></StgValue>
</operation>

<operation id="3271" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4721" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:168 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3272" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4722" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169 %sample_sliding_window_buffer_samples_timestamp_V_3_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_0_addr"/></StgValue>
</operation>

<operation id="3273" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4723" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:170 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3274" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4724" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171 %sample_sliding_window_buffer_samples_timestamp_V_3_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_1_addr"/></StgValue>
</operation>

<operation id="3275" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4725" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:172 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3276" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4726" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173 %sample_sliding_window_buffer_samples_timestamp_V_3_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_2_addr"/></StgValue>
</operation>

<operation id="3277" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4727" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:174 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3278" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4728" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175 %sample_sliding_window_buffer_samples_timestamp_V_3_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_3_addr"/></StgValue>
</operation>

<operation id="3279" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4729" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:176 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3280" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4730" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177 %sample_sliding_window_buffer_samples_timestamp_V_3_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_4_addr"/></StgValue>
</operation>

<operation id="3281" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4731" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:178 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3282" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4732" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179 %sample_sliding_window_buffer_samples_timestamp_V_3_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_5_addr"/></StgValue>
</operation>

<operation id="3283" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4733" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:180 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3284" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4734" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181 %sample_sliding_window_buffer_samples_timestamp_V_3_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_6_addr"/></StgValue>
</operation>

<operation id="3285" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4735" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:182 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3286" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4736" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183 %sample_sliding_window_buffer_samples_timestamp_V_3_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_7_addr"/></StgValue>
</operation>

<operation id="3287" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4737" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:184 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3288" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4738" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185 %sample_sliding_window_buffer_samples_timestamp_V_3_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_8_addr"/></StgValue>
</operation>

<operation id="3289" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4739" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:186 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3290" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4740" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187 %sample_sliding_window_buffer_samples_timestamp_V_3_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_9_addr"/></StgValue>
</operation>

<operation id="3291" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4741" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:188 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3292" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4742" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189 %sample_sliding_window_buffer_samples_timestamp_V_3_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_10_addr"/></StgValue>
</operation>

<operation id="3293" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4743" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:190 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3294" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4744" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191 %sample_sliding_window_buffer_samples_timestamp_V_3_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_11_addr"/></StgValue>
</operation>

<operation id="3295" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4745" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:192 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3296" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4746" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193 %sample_sliding_window_buffer_samples_sample_V_4_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_0_addr"/></StgValue>
</operation>

<operation id="3297" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4747" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:194 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3298" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4748" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195 %sample_sliding_window_buffer_samples_sample_V_4_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_1_addr"/></StgValue>
</operation>

<operation id="3299" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4749" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:196 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3300" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4750" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197 %sample_sliding_window_buffer_samples_sample_V_4_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_2_addr"/></StgValue>
</operation>

<operation id="3301" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4751" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:198 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3302" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4752" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199 %sample_sliding_window_buffer_samples_sample_V_4_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_3_addr"/></StgValue>
</operation>

<operation id="3303" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4753" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:200 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3304" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4754" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201 %sample_sliding_window_buffer_samples_sample_V_4_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_4_addr"/></StgValue>
</operation>

<operation id="3305" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4755" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:202 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3306" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4756" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203 %sample_sliding_window_buffer_samples_sample_V_4_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_5_addr"/></StgValue>
</operation>

<operation id="3307" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4757" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:204 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3308" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4758" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205 %sample_sliding_window_buffer_samples_sample_V_4_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_6_addr"/></StgValue>
</operation>

<operation id="3309" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4759" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:206 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3310" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4760" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207 %sample_sliding_window_buffer_samples_sample_V_4_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_7_addr"/></StgValue>
</operation>

<operation id="3311" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4761" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:208 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3312" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4762" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209 %sample_sliding_window_buffer_samples_sample_V_4_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_8_addr"/></StgValue>
</operation>

<operation id="3313" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4763" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:210 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3314" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4764" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:211 %sample_sliding_window_buffer_samples_sample_V_4_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_9_addr"/></StgValue>
</operation>

<operation id="3315" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4765" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:212 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3316" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4766" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:213 %sample_sliding_window_buffer_samples_sample_V_4_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_10_addr"/></StgValue>
</operation>

<operation id="3317" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4767" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:214 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3318" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4768" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215 %sample_sliding_window_buffer_samples_sample_V_4_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_11_addr"/></StgValue>
</operation>

<operation id="3319" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:216 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3320" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4770" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217 %sample_sliding_window_buffer_samples_timestamp_V_4_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_0_addr"/></StgValue>
</operation>

<operation id="3321" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4771" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:218 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3322" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4772" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:219 %sample_sliding_window_buffer_samples_timestamp_V_4_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_1_addr"/></StgValue>
</operation>

<operation id="3323" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4773" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:220 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3324" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4774" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:221 %sample_sliding_window_buffer_samples_timestamp_V_4_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_2_addr"/></StgValue>
</operation>

<operation id="3325" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4775" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:222 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3326" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4776" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223 %sample_sliding_window_buffer_samples_timestamp_V_4_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_3_addr"/></StgValue>
</operation>

<operation id="3327" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4777" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:224 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3328" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4778" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:225 %sample_sliding_window_buffer_samples_timestamp_V_4_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_4_addr"/></StgValue>
</operation>

<operation id="3329" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4779" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:226 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3330" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4780" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227 %sample_sliding_window_buffer_samples_timestamp_V_4_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_5_addr"/></StgValue>
</operation>

<operation id="3331" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4781" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:228 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3332" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4782" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:229 %sample_sliding_window_buffer_samples_timestamp_V_4_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_6_addr"/></StgValue>
</operation>

<operation id="3333" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4783" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:230 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3334" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4784" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:231 %sample_sliding_window_buffer_samples_timestamp_V_4_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_7_addr"/></StgValue>
</operation>

<operation id="3335" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4785" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:232 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3336" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4786" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:233 %sample_sliding_window_buffer_samples_timestamp_V_4_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_8_addr"/></StgValue>
</operation>

<operation id="3337" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4787" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:234 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3338" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4788" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:235 %sample_sliding_window_buffer_samples_timestamp_V_4_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_9_addr"/></StgValue>
</operation>

<operation id="3339" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4789" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:236 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3340" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4790" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:237 %sample_sliding_window_buffer_samples_timestamp_V_4_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_10_addr"/></StgValue>
</operation>

<operation id="3341" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4791" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:238 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3342" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4792" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:239 %sample_sliding_window_buffer_samples_timestamp_V_4_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_11_addr"/></StgValue>
</operation>

<operation id="3343" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4793" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:240 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3344" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4794" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:241 %sample_sliding_window_buffer_samples_sample_V_5_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_0_addr"/></StgValue>
</operation>

<operation id="3345" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4795" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:242 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3346" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4796" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:243 %sample_sliding_window_buffer_samples_sample_V_5_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_1_addr"/></StgValue>
</operation>

<operation id="3347" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4797" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:244 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3348" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4798" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:245 %sample_sliding_window_buffer_samples_sample_V_5_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_2_addr"/></StgValue>
</operation>

<operation id="3349" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4799" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:246 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3350" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4800" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:247 %sample_sliding_window_buffer_samples_sample_V_5_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_3_addr"/></StgValue>
</operation>

<operation id="3351" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4801" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:248 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3352" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4802" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:249 %sample_sliding_window_buffer_samples_sample_V_5_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_4_addr"/></StgValue>
</operation>

<operation id="3353" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4803" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:250 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3354" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4804" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:251 %sample_sliding_window_buffer_samples_sample_V_5_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_5_addr"/></StgValue>
</operation>

<operation id="3355" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4805" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:252 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3356" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4806" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:253 %sample_sliding_window_buffer_samples_sample_V_5_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_6_addr"/></StgValue>
</operation>

<operation id="3357" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4807" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:254 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3358" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4808" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:255 %sample_sliding_window_buffer_samples_sample_V_5_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_7_addr"/></StgValue>
</operation>

<operation id="3359" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4809" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:256 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3360" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4810" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:257 %sample_sliding_window_buffer_samples_sample_V_5_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_8_addr"/></StgValue>
</operation>

<operation id="3361" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4811" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:258 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3362" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4812" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:259 %sample_sliding_window_buffer_samples_sample_V_5_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_9_addr"/></StgValue>
</operation>

<operation id="3363" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4813" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:260 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3364" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4814" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:261 %sample_sliding_window_buffer_samples_sample_V_5_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_10_addr"/></StgValue>
</operation>

<operation id="3365" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4815" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:262 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3366" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4816" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:263 %sample_sliding_window_buffer_samples_sample_V_5_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_11_addr"/></StgValue>
</operation>

<operation id="3367" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4817" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:264 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3368" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4818" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265 %sample_sliding_window_buffer_samples_timestamp_V_5_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_0_addr"/></StgValue>
</operation>

<operation id="3369" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4819" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:266 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3370" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4820" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:267 %sample_sliding_window_buffer_samples_timestamp_V_5_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_1_addr"/></StgValue>
</operation>

<operation id="3371" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4821" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:268 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3372" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4822" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:269 %sample_sliding_window_buffer_samples_timestamp_V_5_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_2_addr"/></StgValue>
</operation>

<operation id="3373" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4823" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:270 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3374" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4824" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:271 %sample_sliding_window_buffer_samples_timestamp_V_5_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_3_addr"/></StgValue>
</operation>

<operation id="3375" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4825" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:272 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3376" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4826" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:273 %sample_sliding_window_buffer_samples_timestamp_V_5_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_4_addr"/></StgValue>
</operation>

<operation id="3377" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4827" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:274 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3378" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4828" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:275 %sample_sliding_window_buffer_samples_timestamp_V_5_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_5_addr"/></StgValue>
</operation>

<operation id="3379" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4829" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:276 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3380" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4830" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:277 %sample_sliding_window_buffer_samples_timestamp_V_5_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_6_addr"/></StgValue>
</operation>

<operation id="3381" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4831" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:278 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3382" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4832" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:279 %sample_sliding_window_buffer_samples_timestamp_V_5_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_7_addr"/></StgValue>
</operation>

<operation id="3383" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4833" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:280 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3384" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4834" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:281 %sample_sliding_window_buffer_samples_timestamp_V_5_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_8_addr"/></StgValue>
</operation>

<operation id="3385" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4835" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:282 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3386" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4836" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:283 %sample_sliding_window_buffer_samples_timestamp_V_5_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_9_addr"/></StgValue>
</operation>

<operation id="3387" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4837" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:284 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3388" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4838" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:285 %sample_sliding_window_buffer_samples_timestamp_V_5_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_10_addr"/></StgValue>
</operation>

<operation id="3389" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4839" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:286 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3390" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4840" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:287 %sample_sliding_window_buffer_samples_timestamp_V_5_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_11_addr"/></StgValue>
</operation>

<operation id="3391" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4841" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:288 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3392" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4842" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:289 %sample_sliding_window_buffer_samples_sample_V_6_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_0_addr"/></StgValue>
</operation>

<operation id="3393" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4843" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:290 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3394" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4844" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:291 %sample_sliding_window_buffer_samples_sample_V_6_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_1_addr"/></StgValue>
</operation>

<operation id="3395" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4845" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:292 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3396" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4846" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:293 %sample_sliding_window_buffer_samples_sample_V_6_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_2_addr"/></StgValue>
</operation>

<operation id="3397" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4847" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:294 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3398" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4848" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:295 %sample_sliding_window_buffer_samples_sample_V_6_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_3_addr"/></StgValue>
</operation>

<operation id="3399" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4849" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:296 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3400" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4850" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:297 %sample_sliding_window_buffer_samples_sample_V_6_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_4_addr"/></StgValue>
</operation>

<operation id="3401" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4851" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:298 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3402" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4852" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:299 %sample_sliding_window_buffer_samples_sample_V_6_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_5_addr"/></StgValue>
</operation>

<operation id="3403" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4853" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:300 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3404" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4854" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:301 %sample_sliding_window_buffer_samples_sample_V_6_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_6_addr"/></StgValue>
</operation>

<operation id="3405" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4855" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:302 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3406" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4856" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:303 %sample_sliding_window_buffer_samples_sample_V_6_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_7_addr"/></StgValue>
</operation>

<operation id="3407" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4857" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:304 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3408" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4858" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:305 %sample_sliding_window_buffer_samples_sample_V_6_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_8_addr"/></StgValue>
</operation>

<operation id="3409" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4859" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:306 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3410" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4860" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:307 %sample_sliding_window_buffer_samples_sample_V_6_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_9_addr"/></StgValue>
</operation>

<operation id="3411" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4861" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:308 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3412" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4862" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:309 %sample_sliding_window_buffer_samples_sample_V_6_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_10_addr"/></StgValue>
</operation>

<operation id="3413" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4863" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:310 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3414" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4864" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:311 %sample_sliding_window_buffer_samples_sample_V_6_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_11_addr"/></StgValue>
</operation>

<operation id="3415" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4865" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:312 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3416" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4866" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:313 %sample_sliding_window_buffer_samples_timestamp_V_6_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_0_addr"/></StgValue>
</operation>

<operation id="3417" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4867" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:314 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3418" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4868" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:315 %sample_sliding_window_buffer_samples_timestamp_V_6_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_1_addr"/></StgValue>
</operation>

<operation id="3419" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4869" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:316 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3420" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4870" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:317 %sample_sliding_window_buffer_samples_timestamp_V_6_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_2_addr"/></StgValue>
</operation>

<operation id="3421" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4871" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:318 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3422" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4872" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:319 %sample_sliding_window_buffer_samples_timestamp_V_6_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_3_addr"/></StgValue>
</operation>

<operation id="3423" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4873" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:320 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3424" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4874" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:321 %sample_sliding_window_buffer_samples_timestamp_V_6_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_4_addr"/></StgValue>
</operation>

<operation id="3425" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4875" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:322 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3426" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4876" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:323 %sample_sliding_window_buffer_samples_timestamp_V_6_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_5_addr"/></StgValue>
</operation>

<operation id="3427" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4877" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:324 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3428" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4878" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:325 %sample_sliding_window_buffer_samples_timestamp_V_6_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_6_addr"/></StgValue>
</operation>

<operation id="3429" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4879" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:326 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3430" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4880" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:327 %sample_sliding_window_buffer_samples_timestamp_V_6_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_7_addr"/></StgValue>
</operation>

<operation id="3431" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4881" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:328 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3432" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4882" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:329 %sample_sliding_window_buffer_samples_timestamp_V_6_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_8_addr"/></StgValue>
</operation>

<operation id="3433" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4883" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:330 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3434" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4884" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:331 %sample_sliding_window_buffer_samples_timestamp_V_6_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_9_addr"/></StgValue>
</operation>

<operation id="3435" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4885" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:332 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3436" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4886" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:333 %sample_sliding_window_buffer_samples_timestamp_V_6_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_10_addr"/></StgValue>
</operation>

<operation id="3437" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4887" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:334 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3438" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4888" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:335 %sample_sliding_window_buffer_samples_timestamp_V_6_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_11_addr"/></StgValue>
</operation>

<operation id="3439" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4889" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:336 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3440" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4890" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:337 %sample_sliding_window_buffer_samples_sample_V_7_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_0_addr"/></StgValue>
</operation>

<operation id="3441" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4891" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:338 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3442" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4892" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:339 %sample_sliding_window_buffer_samples_sample_V_7_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_1_addr"/></StgValue>
</operation>

<operation id="3443" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4893" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:340 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3444" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4894" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:341 %sample_sliding_window_buffer_samples_sample_V_7_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_2_addr"/></StgValue>
</operation>

<operation id="3445" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4895" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:342 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3446" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4896" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:343 %sample_sliding_window_buffer_samples_sample_V_7_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_3_addr"/></StgValue>
</operation>

<operation id="3447" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4897" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:344 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3448" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4898" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:345 %sample_sliding_window_buffer_samples_sample_V_7_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_4_addr"/></StgValue>
</operation>

<operation id="3449" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4899" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:346 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3450" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4900" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:347 %sample_sliding_window_buffer_samples_sample_V_7_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_5_addr"/></StgValue>
</operation>

<operation id="3451" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4901" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:348 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3452" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4902" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:349 %sample_sliding_window_buffer_samples_sample_V_7_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_6_addr"/></StgValue>
</operation>

<operation id="3453" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4903" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:350 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3454" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4904" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:351 %sample_sliding_window_buffer_samples_sample_V_7_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_7_addr"/></StgValue>
</operation>

<operation id="3455" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4905" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:352 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3456" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4906" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:353 %sample_sliding_window_buffer_samples_sample_V_7_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_8_addr"/></StgValue>
</operation>

<operation id="3457" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4907" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:354 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3458" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4908" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:355 %sample_sliding_window_buffer_samples_sample_V_7_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_9_addr"/></StgValue>
</operation>

<operation id="3459" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4909" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:356 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3460" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4910" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:357 %sample_sliding_window_buffer_samples_sample_V_7_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_10_addr"/></StgValue>
</operation>

<operation id="3461" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4911" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:358 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3462" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4912" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:359 %sample_sliding_window_buffer_samples_sample_V_7_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_11_addr"/></StgValue>
</operation>

<operation id="3463" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4913" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:360 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3464" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4914" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:361 %sample_sliding_window_buffer_samples_timestamp_V_7_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_0_addr"/></StgValue>
</operation>

<operation id="3465" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4915" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:362 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3466" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4916" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:363 %sample_sliding_window_buffer_samples_timestamp_V_7_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_1_addr"/></StgValue>
</operation>

<operation id="3467" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4917" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:364 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3468" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4918" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:365 %sample_sliding_window_buffer_samples_timestamp_V_7_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_2_addr"/></StgValue>
</operation>

<operation id="3469" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4919" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:366 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3470" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4920" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:367 %sample_sliding_window_buffer_samples_timestamp_V_7_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_3_addr"/></StgValue>
</operation>

<operation id="3471" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4921" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:368 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3472" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4922" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:369 %sample_sliding_window_buffer_samples_timestamp_V_7_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_4_addr"/></StgValue>
</operation>

<operation id="3473" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4923" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:370 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3474" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4924" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:371 %sample_sliding_window_buffer_samples_timestamp_V_7_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_5_addr"/></StgValue>
</operation>

<operation id="3475" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4925" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:372 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3476" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4926" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:373 %sample_sliding_window_buffer_samples_timestamp_V_7_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_6_addr"/></StgValue>
</operation>

<operation id="3477" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4927" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:374 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3478" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4928" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:375 %sample_sliding_window_buffer_samples_timestamp_V_7_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_7_addr"/></StgValue>
</operation>

<operation id="3479" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4929" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:376 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3480" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4930" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:377 %sample_sliding_window_buffer_samples_timestamp_V_7_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_8_addr"/></StgValue>
</operation>

<operation id="3481" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4931" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:378 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3482" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4932" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:379 %sample_sliding_window_buffer_samples_timestamp_V_7_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_9_addr"/></StgValue>
</operation>

<operation id="3483" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4933" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:380 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3484" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4934" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:381 %sample_sliding_window_buffer_samples_timestamp_V_7_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_10_addr"/></StgValue>
</operation>

<operation id="3485" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4935" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:382 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3486" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4936" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:383 %sample_sliding_window_buffer_samples_timestamp_V_7_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_11_addr"/></StgValue>
</operation>

<operation id="3487" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4937" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:384 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3488" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4938" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:385 %sample_sliding_window_buffer_samples_sample_V_8_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_0_addr"/></StgValue>
</operation>

<operation id="3489" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4939" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:386 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3490" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4940" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:387 %sample_sliding_window_buffer_samples_sample_V_8_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_1_addr"/></StgValue>
</operation>

<operation id="3491" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4941" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:388 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3492" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4942" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:389 %sample_sliding_window_buffer_samples_sample_V_8_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_2_addr"/></StgValue>
</operation>

<operation id="3493" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4943" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:390 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3494" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4944" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:391 %sample_sliding_window_buffer_samples_sample_V_8_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_3_addr"/></StgValue>
</operation>

<operation id="3495" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4945" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:392 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3496" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4946" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:393 %sample_sliding_window_buffer_samples_sample_V_8_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_4_addr"/></StgValue>
</operation>

<operation id="3497" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4947" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:394 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3498" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4948" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:395 %sample_sliding_window_buffer_samples_sample_V_8_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_5_addr"/></StgValue>
</operation>

<operation id="3499" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4949" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:396 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3500" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4950" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:397 %sample_sliding_window_buffer_samples_sample_V_8_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_6_addr"/></StgValue>
</operation>

<operation id="3501" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4951" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:398 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3502" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4952" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:399 %sample_sliding_window_buffer_samples_sample_V_8_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_7_addr"/></StgValue>
</operation>

<operation id="3503" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4953" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:400 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3504" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4954" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:401 %sample_sliding_window_buffer_samples_sample_V_8_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_8_addr"/></StgValue>
</operation>

<operation id="3505" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4955" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:402 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3506" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4956" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:403 %sample_sliding_window_buffer_samples_sample_V_8_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_9_addr"/></StgValue>
</operation>

<operation id="3507" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4957" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:404 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3508" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4958" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:405 %sample_sliding_window_buffer_samples_sample_V_8_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_10_addr"/></StgValue>
</operation>

<operation id="3509" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4959" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:406 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3510" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4960" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:407 %sample_sliding_window_buffer_samples_sample_V_8_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_11_addr"/></StgValue>
</operation>

<operation id="3511" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4961" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:408 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3512" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4962" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:409 %sample_sliding_window_buffer_samples_timestamp_V_8_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_0_addr"/></StgValue>
</operation>

<operation id="3513" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4963" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:410 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3514" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4964" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:411 %sample_sliding_window_buffer_samples_timestamp_V_8_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_1_addr"/></StgValue>
</operation>

<operation id="3515" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4965" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:412 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3516" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4966" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:413 %sample_sliding_window_buffer_samples_timestamp_V_8_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_2_addr"/></StgValue>
</operation>

<operation id="3517" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4967" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:414 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3518" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4968" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:415 %sample_sliding_window_buffer_samples_timestamp_V_8_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_3_addr"/></StgValue>
</operation>

<operation id="3519" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4969" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:416 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3520" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4970" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:417 %sample_sliding_window_buffer_samples_timestamp_V_8_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_4_addr"/></StgValue>
</operation>

<operation id="3521" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4971" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:418 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3522" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4972" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:419 %sample_sliding_window_buffer_samples_timestamp_V_8_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_5_addr"/></StgValue>
</operation>

<operation id="3523" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4973" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:420 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3524" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4974" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:421 %sample_sliding_window_buffer_samples_timestamp_V_8_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_6_addr"/></StgValue>
</operation>

<operation id="3525" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4975" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:422 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3526" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4976" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:423 %sample_sliding_window_buffer_samples_timestamp_V_8_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_7_addr"/></StgValue>
</operation>

<operation id="3527" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4977" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:424 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3528" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4978" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:425 %sample_sliding_window_buffer_samples_timestamp_V_8_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_8_addr"/></StgValue>
</operation>

<operation id="3529" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4979" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:426 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3530" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4980" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:427 %sample_sliding_window_buffer_samples_timestamp_V_8_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_9_addr"/></StgValue>
</operation>

<operation id="3531" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4981" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:428 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3532" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4982" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:429 %sample_sliding_window_buffer_samples_timestamp_V_8_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_10_addr"/></StgValue>
</operation>

<operation id="3533" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4983" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:430 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3534" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4984" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:431 %sample_sliding_window_buffer_samples_timestamp_V_8_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_11_addr"/></StgValue>
</operation>

<operation id="3535" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4985" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:432 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3536" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4986" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:433 %sample_sliding_window_buffer_samples_sample_V_9_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_0_addr"/></StgValue>
</operation>

<operation id="3537" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4987" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:434 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3538" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4988" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:435 %sample_sliding_window_buffer_samples_sample_V_9_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_1_addr"/></StgValue>
</operation>

<operation id="3539" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4989" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:436 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3540" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4990" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:437 %sample_sliding_window_buffer_samples_sample_V_9_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_2_addr"/></StgValue>
</operation>

<operation id="3541" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4991" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:438 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3542" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4992" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:439 %sample_sliding_window_buffer_samples_sample_V_9_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_3_addr"/></StgValue>
</operation>

<operation id="3543" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4993" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:440 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3544" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4994" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:441 %sample_sliding_window_buffer_samples_sample_V_9_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_4_addr"/></StgValue>
</operation>

<operation id="3545" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4995" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:442 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3546" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4996" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:443 %sample_sliding_window_buffer_samples_sample_V_9_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_5_addr"/></StgValue>
</operation>

<operation id="3547" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4997" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:444 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3548" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4998" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:445 %sample_sliding_window_buffer_samples_sample_V_9_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_6_addr"/></StgValue>
</operation>

<operation id="3549" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4999" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:446 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3550" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5000" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:447 %sample_sliding_window_buffer_samples_sample_V_9_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_7_addr"/></StgValue>
</operation>

<operation id="3551" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5001" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:448 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3552" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5002" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:449 %sample_sliding_window_buffer_samples_sample_V_9_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_8_addr"/></StgValue>
</operation>

<operation id="3553" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5003" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:450 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3554" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5004" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:451 %sample_sliding_window_buffer_samples_sample_V_9_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_9_addr"/></StgValue>
</operation>

<operation id="3555" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5005" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:452 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3556" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5006" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:453 %sample_sliding_window_buffer_samples_sample_V_9_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_10_addr"/></StgValue>
</operation>

<operation id="3557" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5007" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:454 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3558" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5008" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:455 %sample_sliding_window_buffer_samples_sample_V_9_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_11_addr"/></StgValue>
</operation>

<operation id="3559" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5009" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:456 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3560" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5010" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:457 %sample_sliding_window_buffer_samples_timestamp_V_9_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_0_addr"/></StgValue>
</operation>

<operation id="3561" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5011" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:458 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3562" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5012" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:459 %sample_sliding_window_buffer_samples_timestamp_V_9_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_1_addr"/></StgValue>
</operation>

<operation id="3563" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5013" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:460 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3564" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5014" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:461 %sample_sliding_window_buffer_samples_timestamp_V_9_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_2_addr"/></StgValue>
</operation>

<operation id="3565" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5015" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:462 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3566" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5016" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:463 %sample_sliding_window_buffer_samples_timestamp_V_9_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_3_addr"/></StgValue>
</operation>

<operation id="3567" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5017" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:464 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3568" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5018" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:465 %sample_sliding_window_buffer_samples_timestamp_V_9_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_4_addr"/></StgValue>
</operation>

<operation id="3569" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5019" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:466 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3570" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5020" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:467 %sample_sliding_window_buffer_samples_timestamp_V_9_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_5_addr"/></StgValue>
</operation>

<operation id="3571" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5021" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:468 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3572" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5022" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:469 %sample_sliding_window_buffer_samples_timestamp_V_9_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_6_addr"/></StgValue>
</operation>

<operation id="3573" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5023" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:470 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3574" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5024" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:471 %sample_sliding_window_buffer_samples_timestamp_V_9_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_7_addr"/></StgValue>
</operation>

<operation id="3575" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5025" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:472 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3576" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5026" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:473 %sample_sliding_window_buffer_samples_timestamp_V_9_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_8_addr"/></StgValue>
</operation>

<operation id="3577" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5027" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:474 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3578" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5028" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:475 %sample_sliding_window_buffer_samples_timestamp_V_9_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_9_addr"/></StgValue>
</operation>

<operation id="3579" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5029" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:476 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3580" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5030" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:477 %sample_sliding_window_buffer_samples_timestamp_V_9_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_10_addr"/></StgValue>
</operation>

<operation id="3581" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5031" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:478 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3582" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5032" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:479 %sample_sliding_window_buffer_samples_timestamp_V_9_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_11_addr"/></StgValue>
</operation>

<operation id="3583" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5033" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:480 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3584" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5034" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:481 %sample_sliding_window_buffer_samples_sample_V_10_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_0_addr"/></StgValue>
</operation>

<operation id="3585" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5035" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:482 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3586" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5036" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:483 %sample_sliding_window_buffer_samples_sample_V_10_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_1_addr"/></StgValue>
</operation>

<operation id="3587" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5037" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:484 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3588" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5038" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:485 %sample_sliding_window_buffer_samples_sample_V_10_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_2_addr"/></StgValue>
</operation>

<operation id="3589" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5039" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:486 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3590" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5040" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:487 %sample_sliding_window_buffer_samples_sample_V_10_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_3_addr"/></StgValue>
</operation>

<operation id="3591" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5041" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:488 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3592" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5042" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:489 %sample_sliding_window_buffer_samples_sample_V_10_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_4_addr"/></StgValue>
</operation>

<operation id="3593" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5043" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:490 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3594" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5044" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:491 %sample_sliding_window_buffer_samples_sample_V_10_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_5_addr"/></StgValue>
</operation>

<operation id="3595" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5045" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:492 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3596" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5046" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:493 %sample_sliding_window_buffer_samples_sample_V_10_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_6_addr"/></StgValue>
</operation>

<operation id="3597" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5047" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:494 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3598" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5048" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:495 %sample_sliding_window_buffer_samples_sample_V_10_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_7_addr"/></StgValue>
</operation>

<operation id="3599" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5049" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:496 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3600" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5050" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:497 %sample_sliding_window_buffer_samples_sample_V_10_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_8_addr"/></StgValue>
</operation>

<operation id="3601" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5051" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:498 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3602" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5052" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:499 %sample_sliding_window_buffer_samples_sample_V_10_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_9_addr"/></StgValue>
</operation>

<operation id="3603" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5053" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:500 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3604" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5054" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:501 %sample_sliding_window_buffer_samples_sample_V_10_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_10_addr"/></StgValue>
</operation>

<operation id="3605" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5055" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:502 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3606" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5056" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:503 %sample_sliding_window_buffer_samples_sample_V_10_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_11_addr"/></StgValue>
</operation>

<operation id="3607" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5057" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:504 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3608" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5058" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:505 %sample_sliding_window_buffer_samples_timestamp_V_10_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_0_addr"/></StgValue>
</operation>

<operation id="3609" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5059" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:506 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3610" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5060" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:507 %sample_sliding_window_buffer_samples_timestamp_V_10_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_1_addr"/></StgValue>
</operation>

<operation id="3611" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5061" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:508 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3612" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5062" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:509 %sample_sliding_window_buffer_samples_timestamp_V_10_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_2_addr"/></StgValue>
</operation>

<operation id="3613" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5063" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:510 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3614" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5064" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:511 %sample_sliding_window_buffer_samples_timestamp_V_10_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_3_addr"/></StgValue>
</operation>

<operation id="3615" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5065" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:512 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3616" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5066" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:513 %sample_sliding_window_buffer_samples_timestamp_V_10_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_4_addr"/></StgValue>
</operation>

<operation id="3617" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5067" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:514 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3618" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5068" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:515 %sample_sliding_window_buffer_samples_timestamp_V_10_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_5_addr"/></StgValue>
</operation>

<operation id="3619" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5069" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:516 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3620" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5070" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:517 %sample_sliding_window_buffer_samples_timestamp_V_10_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_6_addr"/></StgValue>
</operation>

<operation id="3621" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5071" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:518 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3622" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5072" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:519 %sample_sliding_window_buffer_samples_timestamp_V_10_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_7_addr"/></StgValue>
</operation>

<operation id="3623" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5073" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:520 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3624" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5074" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:521 %sample_sliding_window_buffer_samples_timestamp_V_10_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_8_addr"/></StgValue>
</operation>

<operation id="3625" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5075" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:522 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3626" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5076" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:523 %sample_sliding_window_buffer_samples_timestamp_V_10_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_9_addr"/></StgValue>
</operation>

<operation id="3627" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5077" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:524 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3628" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5078" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:525 %sample_sliding_window_buffer_samples_timestamp_V_10_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_10_addr"/></StgValue>
</operation>

<operation id="3629" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5079" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:526 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3630" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5080" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:527 %sample_sliding_window_buffer_samples_timestamp_V_10_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_11_addr"/></StgValue>
</operation>

<operation id="3631" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5081" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:528 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3632" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5082" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:529 %sample_sliding_window_buffer_samples_sample_V_11_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_0_addr"/></StgValue>
</operation>

<operation id="3633" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5083" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:530 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3634" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5084" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:531 %sample_sliding_window_buffer_samples_sample_V_11_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_1_addr"/></StgValue>
</operation>

<operation id="3635" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5085" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:532 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3636" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5086" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:533 %sample_sliding_window_buffer_samples_sample_V_11_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_2_addr"/></StgValue>
</operation>

<operation id="3637" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5087" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:534 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3638" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5088" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:535 %sample_sliding_window_buffer_samples_sample_V_11_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_3_addr"/></StgValue>
</operation>

<operation id="3639" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5089" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:536 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3640" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5090" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:537 %sample_sliding_window_buffer_samples_sample_V_11_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_4_addr"/></StgValue>
</operation>

<operation id="3641" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5091" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:538 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3642" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5092" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:539 %sample_sliding_window_buffer_samples_sample_V_11_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_5_addr"/></StgValue>
</operation>

<operation id="3643" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5093" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:540 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3644" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5094" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:541 %sample_sliding_window_buffer_samples_sample_V_11_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_6_addr"/></StgValue>
</operation>

<operation id="3645" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5095" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:542 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3646" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5096" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:543 %sample_sliding_window_buffer_samples_sample_V_11_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_7_addr"/></StgValue>
</operation>

<operation id="3647" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5097" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:544 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3648" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5098" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:545 %sample_sliding_window_buffer_samples_sample_V_11_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_8_addr"/></StgValue>
</operation>

<operation id="3649" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5099" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:546 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3650" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5100" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:547 %sample_sliding_window_buffer_samples_sample_V_11_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_9_addr"/></StgValue>
</operation>

<operation id="3651" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5101" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:548 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3652" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5102" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:549 %sample_sliding_window_buffer_samples_sample_V_11_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_10_addr"/></StgValue>
</operation>

<operation id="3653" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5103" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:550 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3654" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5104" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:551 %sample_sliding_window_buffer_samples_sample_V_11_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_11_addr"/></StgValue>
</operation>

<operation id="3655" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5105" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:552 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3656" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5106" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:553 %sample_sliding_window_buffer_samples_timestamp_V_11_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_0_addr"/></StgValue>
</operation>

<operation id="3657" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5107" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:554 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3658" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5108" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:555 %sample_sliding_window_buffer_samples_timestamp_V_11_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_1_addr"/></StgValue>
</operation>

<operation id="3659" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5109" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:556 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3660" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5110" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:557 %sample_sliding_window_buffer_samples_timestamp_V_11_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_2_addr"/></StgValue>
</operation>

<operation id="3661" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5111" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:558 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3662" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5112" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:559 %sample_sliding_window_buffer_samples_timestamp_V_11_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_3_addr"/></StgValue>
</operation>

<operation id="3663" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5113" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:560 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3664" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5114" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:561 %sample_sliding_window_buffer_samples_timestamp_V_11_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_4_addr"/></StgValue>
</operation>

<operation id="3665" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5115" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:562 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3666" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5116" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:563 %sample_sliding_window_buffer_samples_timestamp_V_11_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_5_addr"/></StgValue>
</operation>

<operation id="3667" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5117" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:564 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3668" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5118" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:565 %sample_sliding_window_buffer_samples_timestamp_V_11_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_6_addr"/></StgValue>
</operation>

<operation id="3669" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5119" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:566 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3670" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5120" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:567 %sample_sliding_window_buffer_samples_timestamp_V_11_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_7_addr"/></StgValue>
</operation>

<operation id="3671" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5121" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:568 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3672" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5122" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:569 %sample_sliding_window_buffer_samples_timestamp_V_11_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_8_addr"/></StgValue>
</operation>

<operation id="3673" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5123" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:570 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3674" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5124" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:571 %sample_sliding_window_buffer_samples_timestamp_V_11_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_9_addr"/></StgValue>
</operation>

<operation id="3675" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5125" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:572 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3676" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5126" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:573 %sample_sliding_window_buffer_samples_timestamp_V_11_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_10_addr"/></StgValue>
</operation>

<operation id="3677" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5127" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:574 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3678" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5128" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:575 %sample_sliding_window_buffer_samples_timestamp_V_11_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_11_addr"/></StgValue>
</operation>

<operation id="3679" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5129" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:576 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3680" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5130" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:577 %sample_sliding_window_buffer_samples_sample_V_12_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_0_addr"/></StgValue>
</operation>

<operation id="3681" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5131" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:578 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3682" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5132" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:579 %sample_sliding_window_buffer_samples_sample_V_12_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_1_addr"/></StgValue>
</operation>

<operation id="3683" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5133" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:580 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3684" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5134" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:581 %sample_sliding_window_buffer_samples_sample_V_12_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_2_addr"/></StgValue>
</operation>

<operation id="3685" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5135" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:582 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3686" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5136" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:583 %sample_sliding_window_buffer_samples_sample_V_12_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_3_addr"/></StgValue>
</operation>

<operation id="3687" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5137" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:584 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3688" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5138" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:585 %sample_sliding_window_buffer_samples_sample_V_12_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_4_addr"/></StgValue>
</operation>

<operation id="3689" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5139" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:586 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3690" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5140" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:587 %sample_sliding_window_buffer_samples_sample_V_12_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_5_addr"/></StgValue>
</operation>

<operation id="3691" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5141" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:588 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3692" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5142" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:589 %sample_sliding_window_buffer_samples_sample_V_12_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_6_addr"/></StgValue>
</operation>

<operation id="3693" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5143" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:590 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3694" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5144" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:591 %sample_sliding_window_buffer_samples_sample_V_12_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_7_addr"/></StgValue>
</operation>

<operation id="3695" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5145" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:592 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3696" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5146" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:593 %sample_sliding_window_buffer_samples_sample_V_12_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_8_addr"/></StgValue>
</operation>

<operation id="3697" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5147" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:594 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3698" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5148" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:595 %sample_sliding_window_buffer_samples_sample_V_12_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_9_addr"/></StgValue>
</operation>

<operation id="3699" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5149" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:596 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3700" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5150" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:597 %sample_sliding_window_buffer_samples_sample_V_12_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_10_addr"/></StgValue>
</operation>

<operation id="3701" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5151" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:598 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3702" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5152" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:599 %sample_sliding_window_buffer_samples_sample_V_12_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_11_addr"/></StgValue>
</operation>

<operation id="3703" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5153" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:600 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3704" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5154" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:601 %sample_sliding_window_buffer_samples_timestamp_V_12_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_0_addr"/></StgValue>
</operation>

<operation id="3705" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5155" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:602 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3706" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5156" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:603 %sample_sliding_window_buffer_samples_timestamp_V_12_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_1_addr"/></StgValue>
</operation>

<operation id="3707" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5157" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:604 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3708" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5158" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:605 %sample_sliding_window_buffer_samples_timestamp_V_12_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_2_addr"/></StgValue>
</operation>

<operation id="3709" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5159" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:606 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3710" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5160" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:607 %sample_sliding_window_buffer_samples_timestamp_V_12_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_3_addr"/></StgValue>
</operation>

<operation id="3711" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5161" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:608 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3712" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5162" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:609 %sample_sliding_window_buffer_samples_timestamp_V_12_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_4_addr"/></StgValue>
</operation>

<operation id="3713" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5163" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:610 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3714" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5164" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:611 %sample_sliding_window_buffer_samples_timestamp_V_12_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_5_addr"/></StgValue>
</operation>

<operation id="3715" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5165" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:612 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3716" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5166" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:613 %sample_sliding_window_buffer_samples_timestamp_V_12_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_6_addr"/></StgValue>
</operation>

<operation id="3717" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5167" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:614 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3718" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5168" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:615 %sample_sliding_window_buffer_samples_timestamp_V_12_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_7_addr"/></StgValue>
</operation>

<operation id="3719" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5169" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:616 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3720" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5170" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:617 %sample_sliding_window_buffer_samples_timestamp_V_12_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_8_addr"/></StgValue>
</operation>

<operation id="3721" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5171" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:618 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3722" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5172" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:619 %sample_sliding_window_buffer_samples_timestamp_V_12_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_9_addr"/></StgValue>
</operation>

<operation id="3723" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5173" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:620 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3724" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5174" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:621 %sample_sliding_window_buffer_samples_timestamp_V_12_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_10_addr"/></StgValue>
</operation>

<operation id="3725" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5175" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:622 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3726" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5176" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:623 %sample_sliding_window_buffer_samples_timestamp_V_12_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_11_addr"/></StgValue>
</operation>

<operation id="3727" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5177" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:624 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3728" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5178" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:625 %sample_sliding_window_buffer_samples_sample_V_13_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_0_addr"/></StgValue>
</operation>

<operation id="3729" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5179" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:626 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3730" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5180" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:627 %sample_sliding_window_buffer_samples_sample_V_13_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_1_addr"/></StgValue>
</operation>

<operation id="3731" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5181" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:628 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3732" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5182" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:629 %sample_sliding_window_buffer_samples_sample_V_13_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_2_addr"/></StgValue>
</operation>

<operation id="3733" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5183" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:630 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3734" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5184" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:631 %sample_sliding_window_buffer_samples_sample_V_13_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_3_addr"/></StgValue>
</operation>

<operation id="3735" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5185" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:632 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3736" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5186" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:633 %sample_sliding_window_buffer_samples_sample_V_13_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_4_addr"/></StgValue>
</operation>

<operation id="3737" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5187" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:634 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3738" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5188" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:635 %sample_sliding_window_buffer_samples_sample_V_13_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_5_addr"/></StgValue>
</operation>

<operation id="3739" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5189" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:636 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3740" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5190" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:637 %sample_sliding_window_buffer_samples_sample_V_13_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_6_addr"/></StgValue>
</operation>

<operation id="3741" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5191" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:638 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3742" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5192" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:639 %sample_sliding_window_buffer_samples_sample_V_13_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_7_addr"/></StgValue>
</operation>

<operation id="3743" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5193" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:640 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3744" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5194" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:641 %sample_sliding_window_buffer_samples_sample_V_13_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_8_addr"/></StgValue>
</operation>

<operation id="3745" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5195" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:642 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3746" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5196" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:643 %sample_sliding_window_buffer_samples_sample_V_13_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_9_addr"/></StgValue>
</operation>

<operation id="3747" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5197" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:644 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3748" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5198" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:645 %sample_sliding_window_buffer_samples_sample_V_13_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_10_addr"/></StgValue>
</operation>

<operation id="3749" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5199" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:646 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3750" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5200" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:647 %sample_sliding_window_buffer_samples_sample_V_13_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_11_addr"/></StgValue>
</operation>

<operation id="3751" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5201" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:648 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3752" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5202" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:649 %sample_sliding_window_buffer_samples_timestamp_V_13_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_0_addr"/></StgValue>
</operation>

<operation id="3753" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5203" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:650 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3754" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5204" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:651 %sample_sliding_window_buffer_samples_timestamp_V_13_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_1_addr"/></StgValue>
</operation>

<operation id="3755" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5205" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:652 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3756" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5206" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:653 %sample_sliding_window_buffer_samples_timestamp_V_13_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_2_addr"/></StgValue>
</operation>

<operation id="3757" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5207" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:654 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3758" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5208" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:655 %sample_sliding_window_buffer_samples_timestamp_V_13_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_3_addr"/></StgValue>
</operation>

<operation id="3759" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5209" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:656 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3760" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5210" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:657 %sample_sliding_window_buffer_samples_timestamp_V_13_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_4_addr"/></StgValue>
</operation>

<operation id="3761" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5211" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:658 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3762" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5212" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:659 %sample_sliding_window_buffer_samples_timestamp_V_13_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_5_addr"/></StgValue>
</operation>

<operation id="3763" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5213" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:660 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3764" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5214" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:661 %sample_sliding_window_buffer_samples_timestamp_V_13_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_6_addr"/></StgValue>
</operation>

<operation id="3765" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5215" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:662 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3766" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5216" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:663 %sample_sliding_window_buffer_samples_timestamp_V_13_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_7_addr"/></StgValue>
</operation>

<operation id="3767" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5217" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:664 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3768" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5218" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:665 %sample_sliding_window_buffer_samples_timestamp_V_13_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_8_addr"/></StgValue>
</operation>

<operation id="3769" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5219" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:666 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3770" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5220" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:667 %sample_sliding_window_buffer_samples_timestamp_V_13_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_9_addr"/></StgValue>
</operation>

<operation id="3771" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5221" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:668 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3772" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5222" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:669 %sample_sliding_window_buffer_samples_timestamp_V_13_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_10_addr"/></StgValue>
</operation>

<operation id="3773" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5223" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:670 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3774" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5224" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:671 %sample_sliding_window_buffer_samples_timestamp_V_13_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_11_addr"/></StgValue>
</operation>

<operation id="3775" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5225" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:672 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3776" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5226" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:673 %sample_sliding_window_buffer_samples_sample_V_14_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_0_addr"/></StgValue>
</operation>

<operation id="3777" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5227" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:674 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3778" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5228" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:675 %sample_sliding_window_buffer_samples_sample_V_14_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_1_addr"/></StgValue>
</operation>

<operation id="3779" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5229" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:676 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3780" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5230" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:677 %sample_sliding_window_buffer_samples_sample_V_14_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_2_addr"/></StgValue>
</operation>

<operation id="3781" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5231" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:678 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3782" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5232" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:679 %sample_sliding_window_buffer_samples_sample_V_14_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_3_addr"/></StgValue>
</operation>

<operation id="3783" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5233" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:680 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3784" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5234" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:681 %sample_sliding_window_buffer_samples_sample_V_14_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_4_addr"/></StgValue>
</operation>

<operation id="3785" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5235" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:682 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3786" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5236" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:683 %sample_sliding_window_buffer_samples_sample_V_14_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_5_addr"/></StgValue>
</operation>

<operation id="3787" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5237" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:684 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3788" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5238" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:685 %sample_sliding_window_buffer_samples_sample_V_14_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_6_addr"/></StgValue>
</operation>

<operation id="3789" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5239" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:686 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3790" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5240" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:687 %sample_sliding_window_buffer_samples_sample_V_14_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_7_addr"/></StgValue>
</operation>

<operation id="3791" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5241" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:688 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3792" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5242" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:689 %sample_sliding_window_buffer_samples_sample_V_14_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_8_addr"/></StgValue>
</operation>

<operation id="3793" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5243" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:690 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3794" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5244" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:691 %sample_sliding_window_buffer_samples_sample_V_14_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_9_addr"/></StgValue>
</operation>

<operation id="3795" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5245" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:692 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3796" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5246" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:693 %sample_sliding_window_buffer_samples_sample_V_14_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_10_addr"/></StgValue>
</operation>

<operation id="3797" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5247" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:694 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3798" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5248" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:695 %sample_sliding_window_buffer_samples_sample_V_14_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_11_addr"/></StgValue>
</operation>

<operation id="3799" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5249" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:696 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3800" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5250" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:697 %sample_sliding_window_buffer_samples_timestamp_V_14_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_0_addr"/></StgValue>
</operation>

<operation id="3801" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5251" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:698 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3802" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5252" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:699 %sample_sliding_window_buffer_samples_timestamp_V_14_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_1_addr"/></StgValue>
</operation>

<operation id="3803" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5253" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:700 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3804" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5254" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:701 %sample_sliding_window_buffer_samples_timestamp_V_14_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_2_addr"/></StgValue>
</operation>

<operation id="3805" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5255" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:702 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3806" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5256" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:703 %sample_sliding_window_buffer_samples_timestamp_V_14_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_3_addr"/></StgValue>
</operation>

<operation id="3807" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5257" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:704 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3808" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5258" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:705 %sample_sliding_window_buffer_samples_timestamp_V_14_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_4_addr"/></StgValue>
</operation>

<operation id="3809" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5259" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:706 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3810" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5260" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:707 %sample_sliding_window_buffer_samples_timestamp_V_14_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_5_addr"/></StgValue>
</operation>

<operation id="3811" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5261" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:708 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3812" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5262" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:709 %sample_sliding_window_buffer_samples_timestamp_V_14_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_6_addr"/></StgValue>
</operation>

<operation id="3813" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5263" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:710 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3814" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5264" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:711 %sample_sliding_window_buffer_samples_timestamp_V_14_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_7_addr"/></StgValue>
</operation>

<operation id="3815" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5265" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:712 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3816" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5266" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:713 %sample_sliding_window_buffer_samples_timestamp_V_14_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_8_addr"/></StgValue>
</operation>

<operation id="3817" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5267" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:714 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3818" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5268" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:715 %sample_sliding_window_buffer_samples_timestamp_V_14_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_9_addr"/></StgValue>
</operation>

<operation id="3819" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5269" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:716 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3820" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5270" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:717 %sample_sliding_window_buffer_samples_timestamp_V_14_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_10_addr"/></StgValue>
</operation>

<operation id="3821" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5271" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:718 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3822" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5272" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:719 %sample_sliding_window_buffer_samples_timestamp_V_14_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_11_addr"/></StgValue>
</operation>

<operation id="3823" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5273" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:720 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3824" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5274" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:721 %sample_sliding_window_buffer_samples_sample_V_15_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_0_addr"/></StgValue>
</operation>

<operation id="3825" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5275" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:722 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3826" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5276" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:723 %sample_sliding_window_buffer_samples_sample_V_15_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_1_addr"/></StgValue>
</operation>

<operation id="3827" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5277" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:724 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3828" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5278" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:725 %sample_sliding_window_buffer_samples_sample_V_15_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_2_addr"/></StgValue>
</operation>

<operation id="3829" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5279" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:726 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3830" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5280" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:727 %sample_sliding_window_buffer_samples_sample_V_15_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_3_addr"/></StgValue>
</operation>

<operation id="3831" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5281" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:728 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3832" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5282" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:729 %sample_sliding_window_buffer_samples_sample_V_15_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_4_addr"/></StgValue>
</operation>

<operation id="3833" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5283" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:730 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3834" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5284" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:731 %sample_sliding_window_buffer_samples_sample_V_15_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_5_addr"/></StgValue>
</operation>

<operation id="3835" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5285" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:732 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3836" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5286" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:733 %sample_sliding_window_buffer_samples_sample_V_15_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_6_addr"/></StgValue>
</operation>

<operation id="3837" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5287" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:734 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3838" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5288" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:735 %sample_sliding_window_buffer_samples_sample_V_15_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_7_addr"/></StgValue>
</operation>

<operation id="3839" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5289" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:736 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3840" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5290" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:737 %sample_sliding_window_buffer_samples_sample_V_15_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_8_addr"/></StgValue>
</operation>

<operation id="3841" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5291" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:738 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3842" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5292" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:739 %sample_sliding_window_buffer_samples_sample_V_15_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_9_addr"/></StgValue>
</operation>

<operation id="3843" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5293" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:740 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3844" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5294" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:741 %sample_sliding_window_buffer_samples_sample_V_15_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_10_addr"/></StgValue>
</operation>

<operation id="3845" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5295" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:742 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3846" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5296" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:743 %sample_sliding_window_buffer_samples_sample_V_15_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_11_addr"/></StgValue>
</operation>

<operation id="3847" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5297" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:744 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3848" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5298" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:745 %sample_sliding_window_buffer_samples_timestamp_V_15_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_0_addr"/></StgValue>
</operation>

<operation id="3849" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5299" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:746 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3850" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5300" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:747 %sample_sliding_window_buffer_samples_timestamp_V_15_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_1_addr"/></StgValue>
</operation>

<operation id="3851" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5301" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:748 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3852" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5302" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:749 %sample_sliding_window_buffer_samples_timestamp_V_15_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_2_addr"/></StgValue>
</operation>

<operation id="3853" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5303" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:750 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3854" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5304" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:751 %sample_sliding_window_buffer_samples_timestamp_V_15_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_3_addr"/></StgValue>
</operation>

<operation id="3855" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5305" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:752 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3856" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5306" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:753 %sample_sliding_window_buffer_samples_timestamp_V_15_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_4_addr"/></StgValue>
</operation>

<operation id="3857" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5307" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:754 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3858" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5308" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:755 %sample_sliding_window_buffer_samples_timestamp_V_15_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_5_addr"/></StgValue>
</operation>

<operation id="3859" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5309" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:756 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3860" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5310" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:757 %sample_sliding_window_buffer_samples_timestamp_V_15_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_6_addr"/></StgValue>
</operation>

<operation id="3861" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5311" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:758 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3862" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5312" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:759 %sample_sliding_window_buffer_samples_timestamp_V_15_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_7_addr"/></StgValue>
</operation>

<operation id="3863" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5313" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:760 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3864" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5314" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:761 %sample_sliding_window_buffer_samples_timestamp_V_15_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_8_addr"/></StgValue>
</operation>

<operation id="3865" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5315" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:762 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3866" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5316" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:763 %sample_sliding_window_buffer_samples_timestamp_V_15_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_9_addr"/></StgValue>
</operation>

<operation id="3867" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5317" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:764 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3868" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5318" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:765 %sample_sliding_window_buffer_samples_timestamp_V_15_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_10_addr"/></StgValue>
</operation>

<operation id="3869" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5319" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:766 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3870" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5320" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:767 %sample_sliding_window_buffer_samples_timestamp_V_15_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_11_addr"/></StgValue>
</operation>

<operation id="3871" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5321" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:768 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3872" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5322" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:769 %sample_sliding_window_buffer_samples_sample_V_16_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_0_addr"/></StgValue>
</operation>

<operation id="3873" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5323" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:770 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3874" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5324" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:771 %sample_sliding_window_buffer_samples_sample_V_16_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_1_addr"/></StgValue>
</operation>

<operation id="3875" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5325" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:772 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3876" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5326" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:773 %sample_sliding_window_buffer_samples_sample_V_16_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_2_addr"/></StgValue>
</operation>

<operation id="3877" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5327" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:774 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3878" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5328" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:775 %sample_sliding_window_buffer_samples_sample_V_16_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_3_addr"/></StgValue>
</operation>

<operation id="3879" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5329" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:776 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3880" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5330" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:777 %sample_sliding_window_buffer_samples_sample_V_16_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_4_addr"/></StgValue>
</operation>

<operation id="3881" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5331" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:778 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3882" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5332" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:779 %sample_sliding_window_buffer_samples_sample_V_16_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_5_addr"/></StgValue>
</operation>

<operation id="3883" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5333" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:780 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3884" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5334" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:781 %sample_sliding_window_buffer_samples_sample_V_16_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_6_addr"/></StgValue>
</operation>

<operation id="3885" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5335" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:782 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3886" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5336" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:783 %sample_sliding_window_buffer_samples_sample_V_16_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_7_addr"/></StgValue>
</operation>

<operation id="3887" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5337" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:784 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3888" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5338" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:785 %sample_sliding_window_buffer_samples_sample_V_16_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_8_addr"/></StgValue>
</operation>

<operation id="3889" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5339" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:786 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3890" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5340" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:787 %sample_sliding_window_buffer_samples_sample_V_16_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_9_addr"/></StgValue>
</operation>

<operation id="3891" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5341" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:788 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3892" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5342" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:789 %sample_sliding_window_buffer_samples_sample_V_16_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_10_addr"/></StgValue>
</operation>

<operation id="3893" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5343" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:790 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3894" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5344" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:791 %sample_sliding_window_buffer_samples_sample_V_16_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_11_addr"/></StgValue>
</operation>

<operation id="3895" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5345" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:792 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3896" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5346" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:793 %sample_sliding_window_buffer_samples_timestamp_V_16_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_0_addr"/></StgValue>
</operation>

<operation id="3897" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5347" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:794 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3898" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5348" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:795 %sample_sliding_window_buffer_samples_timestamp_V_16_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_1_addr"/></StgValue>
</operation>

<operation id="3899" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5349" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:796 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3900" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5350" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:797 %sample_sliding_window_buffer_samples_timestamp_V_16_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_2_addr"/></StgValue>
</operation>

<operation id="3901" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5351" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:798 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3902" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5352" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:799 %sample_sliding_window_buffer_samples_timestamp_V_16_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_3_addr"/></StgValue>
</operation>

<operation id="3903" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5353" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:800 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3904" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5354" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:801 %sample_sliding_window_buffer_samples_timestamp_V_16_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_4_addr"/></StgValue>
</operation>

<operation id="3905" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5355" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:802 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3906" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5356" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:803 %sample_sliding_window_buffer_samples_timestamp_V_16_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_5_addr"/></StgValue>
</operation>

<operation id="3907" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5357" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:804 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3908" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5358" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:805 %sample_sliding_window_buffer_samples_timestamp_V_16_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_6_addr"/></StgValue>
</operation>

<operation id="3909" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5359" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:806 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3910" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5360" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:807 %sample_sliding_window_buffer_samples_timestamp_V_16_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_7_addr"/></StgValue>
</operation>

<operation id="3911" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5361" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:808 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3912" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5362" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:809 %sample_sliding_window_buffer_samples_timestamp_V_16_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_8_addr"/></StgValue>
</operation>

<operation id="3913" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5363" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:810 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3914" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5364" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:811 %sample_sliding_window_buffer_samples_timestamp_V_16_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_9_addr"/></StgValue>
</operation>

<operation id="3915" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5365" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:812 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3916" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5366" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:813 %sample_sliding_window_buffer_samples_timestamp_V_16_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_10_addr"/></StgValue>
</operation>

<operation id="3917" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5367" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:814 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3918" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5368" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:815 %sample_sliding_window_buffer_samples_timestamp_V_16_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_11_addr"/></StgValue>
</operation>

<operation id="3919" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5369" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:816 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3920" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5370" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:817 %sample_sliding_window_buffer_samples_sample_V_17_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_0_addr"/></StgValue>
</operation>

<operation id="3921" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5371" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:818 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3922" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5372" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:819 %sample_sliding_window_buffer_samples_sample_V_17_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_1_addr"/></StgValue>
</operation>

<operation id="3923" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5373" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:820 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3924" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5374" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:821 %sample_sliding_window_buffer_samples_sample_V_17_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_2_addr"/></StgValue>
</operation>

<operation id="3925" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5375" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:822 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3926" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5376" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:823 %sample_sliding_window_buffer_samples_sample_V_17_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_3_addr"/></StgValue>
</operation>

<operation id="3927" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5377" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:824 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3928" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5378" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:825 %sample_sliding_window_buffer_samples_sample_V_17_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_4_addr"/></StgValue>
</operation>

<operation id="3929" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5379" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:826 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3930" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5380" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:827 %sample_sliding_window_buffer_samples_sample_V_17_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_5_addr"/></StgValue>
</operation>

<operation id="3931" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5381" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:828 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3932" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5382" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:829 %sample_sliding_window_buffer_samples_sample_V_17_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_6_addr"/></StgValue>
</operation>

<operation id="3933" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5383" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:830 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3934" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5384" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:831 %sample_sliding_window_buffer_samples_sample_V_17_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_7_addr"/></StgValue>
</operation>

<operation id="3935" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5385" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:832 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3936" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5386" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:833 %sample_sliding_window_buffer_samples_sample_V_17_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_8_addr"/></StgValue>
</operation>

<operation id="3937" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5387" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:834 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3938" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5388" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:835 %sample_sliding_window_buffer_samples_sample_V_17_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_9_addr"/></StgValue>
</operation>

<operation id="3939" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5389" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:836 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3940" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5390" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:837 %sample_sliding_window_buffer_samples_sample_V_17_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_10_addr"/></StgValue>
</operation>

<operation id="3941" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5391" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:838 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3942" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5392" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:839 %sample_sliding_window_buffer_samples_sample_V_17_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_11_addr"/></StgValue>
</operation>

<operation id="3943" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5393" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:840 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3944" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5394" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:841 %sample_sliding_window_buffer_samples_timestamp_V_17_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_0_addr"/></StgValue>
</operation>

<operation id="3945" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5395" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:842 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3946" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5396" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:843 %sample_sliding_window_buffer_samples_timestamp_V_17_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_1_addr"/></StgValue>
</operation>

<operation id="3947" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5397" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:844 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3948" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5398" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:845 %sample_sliding_window_buffer_samples_timestamp_V_17_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_2_addr"/></StgValue>
</operation>

<operation id="3949" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5399" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:846 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3950" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5400" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:847 %sample_sliding_window_buffer_samples_timestamp_V_17_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_3_addr"/></StgValue>
</operation>

<operation id="3951" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5401" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:848 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3952" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5402" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:849 %sample_sliding_window_buffer_samples_timestamp_V_17_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_4_addr"/></StgValue>
</operation>

<operation id="3953" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5403" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:850 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3954" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5404" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:851 %sample_sliding_window_buffer_samples_timestamp_V_17_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_5_addr"/></StgValue>
</operation>

<operation id="3955" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5405" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:852 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3956" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5406" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:853 %sample_sliding_window_buffer_samples_timestamp_V_17_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_6_addr"/></StgValue>
</operation>

<operation id="3957" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5407" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:854 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3958" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5408" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:855 %sample_sliding_window_buffer_samples_timestamp_V_17_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_7_addr"/></StgValue>
</operation>

<operation id="3959" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5409" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:856 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3960" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5410" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:857 %sample_sliding_window_buffer_samples_timestamp_V_17_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_8_addr"/></StgValue>
</operation>

<operation id="3961" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5411" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:858 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3962" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5412" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:859 %sample_sliding_window_buffer_samples_timestamp_V_17_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_9_addr"/></StgValue>
</operation>

<operation id="3963" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5413" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:860 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3964" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5414" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:861 %sample_sliding_window_buffer_samples_timestamp_V_17_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_10_addr"/></StgValue>
</operation>

<operation id="3965" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5415" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:862 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3966" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5416" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:863 %sample_sliding_window_buffer_samples_timestamp_V_17_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_11_addr"/></StgValue>
</operation>

<operation id="3967" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5417" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:864 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3968" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5418" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:865 %sample_sliding_window_buffer_samples_sample_V_18_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_0_addr"/></StgValue>
</operation>

<operation id="3969" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5419" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:866 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3970" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5420" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:867 %sample_sliding_window_buffer_samples_sample_V_18_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_1_addr"/></StgValue>
</operation>

<operation id="3971" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5421" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:868 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3972" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5422" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:869 %sample_sliding_window_buffer_samples_sample_V_18_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_2_addr"/></StgValue>
</operation>

<operation id="3973" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5423" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:870 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3974" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5424" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:871 %sample_sliding_window_buffer_samples_sample_V_18_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_3_addr"/></StgValue>
</operation>

<operation id="3975" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5425" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:872 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3976" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5426" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:873 %sample_sliding_window_buffer_samples_sample_V_18_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_4_addr"/></StgValue>
</operation>

<operation id="3977" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5427" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:874 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3978" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5428" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:875 %sample_sliding_window_buffer_samples_sample_V_18_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_5_addr"/></StgValue>
</operation>

<operation id="3979" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5429" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:876 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3980" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5430" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:877 %sample_sliding_window_buffer_samples_sample_V_18_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_6_addr"/></StgValue>
</operation>

<operation id="3981" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5431" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:878 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3982" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5432" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:879 %sample_sliding_window_buffer_samples_sample_V_18_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_7_addr"/></StgValue>
</operation>

<operation id="3983" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5433" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:880 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3984" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5434" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:881 %sample_sliding_window_buffer_samples_sample_V_18_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_8_addr"/></StgValue>
</operation>

<operation id="3985" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5435" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:882 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3986" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5436" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:883 %sample_sliding_window_buffer_samples_sample_V_18_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_9_addr"/></StgValue>
</operation>

<operation id="3987" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5437" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:884 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3988" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5438" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:885 %sample_sliding_window_buffer_samples_sample_V_18_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_10_addr"/></StgValue>
</operation>

<operation id="3989" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5439" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:886 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3990" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5440" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:887 %sample_sliding_window_buffer_samples_sample_V_18_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_11_addr"/></StgValue>
</operation>

<operation id="3991" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5441" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:888 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3992" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5442" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:889 %sample_sliding_window_buffer_samples_timestamp_V_18_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_0_addr"/></StgValue>
</operation>

<operation id="3993" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5443" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:890 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3994" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5444" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:891 %sample_sliding_window_buffer_samples_timestamp_V_18_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_1_addr"/></StgValue>
</operation>

<operation id="3995" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5445" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:892 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3996" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5446" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:893 %sample_sliding_window_buffer_samples_timestamp_V_18_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_2_addr"/></StgValue>
</operation>

<operation id="3997" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5447" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:894 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3998" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5448" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:895 %sample_sliding_window_buffer_samples_timestamp_V_18_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_3_addr"/></StgValue>
</operation>

<operation id="3999" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5449" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:896 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4000" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5450" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:897 %sample_sliding_window_buffer_samples_timestamp_V_18_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_4_addr"/></StgValue>
</operation>

<operation id="4001" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5451" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:898 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4002" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5452" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:899 %sample_sliding_window_buffer_samples_timestamp_V_18_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_5_addr"/></StgValue>
</operation>

<operation id="4003" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5453" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:900 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4004" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5454" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:901 %sample_sliding_window_buffer_samples_timestamp_V_18_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_6_addr"/></StgValue>
</operation>

<operation id="4005" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5455" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:902 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4006" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5456" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:903 %sample_sliding_window_buffer_samples_timestamp_V_18_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_7_addr"/></StgValue>
</operation>

<operation id="4007" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5457" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:904 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4008" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5458" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:905 %sample_sliding_window_buffer_samples_timestamp_V_18_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_8_addr"/></StgValue>
</operation>

<operation id="4009" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5459" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:906 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4010" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5460" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:907 %sample_sliding_window_buffer_samples_timestamp_V_18_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_9_addr"/></StgValue>
</operation>

<operation id="4011" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5461" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:908 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4012" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5462" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:909 %sample_sliding_window_buffer_samples_timestamp_V_18_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_10_addr"/></StgValue>
</operation>

<operation id="4013" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5463" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:910 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4014" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5464" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:911 %sample_sliding_window_buffer_samples_timestamp_V_18_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_11_addr"/></StgValue>
</operation>

<operation id="4015" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5465" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:912 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4016" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5466" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:913 %sample_sliding_window_buffer_samples_sample_V_19_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_0_addr"/></StgValue>
</operation>

<operation id="4017" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5467" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:914 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4018" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5468" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:915 %sample_sliding_window_buffer_samples_sample_V_19_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_1_addr"/></StgValue>
</operation>

<operation id="4019" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5469" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:916 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4020" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5470" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:917 %sample_sliding_window_buffer_samples_sample_V_19_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_2_addr"/></StgValue>
</operation>

<operation id="4021" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5471" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:918 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4022" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5472" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:919 %sample_sliding_window_buffer_samples_sample_V_19_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_3_addr"/></StgValue>
</operation>

<operation id="4023" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5473" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:920 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4024" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5474" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:921 %sample_sliding_window_buffer_samples_sample_V_19_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_4_addr"/></StgValue>
</operation>

<operation id="4025" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5475" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:922 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4026" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5476" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:923 %sample_sliding_window_buffer_samples_sample_V_19_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_5_addr"/></StgValue>
</operation>

<operation id="4027" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5477" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:924 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4028" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5478" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:925 %sample_sliding_window_buffer_samples_sample_V_19_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_6_addr"/></StgValue>
</operation>

<operation id="4029" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5479" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:926 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4030" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5480" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:927 %sample_sliding_window_buffer_samples_sample_V_19_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_7_addr"/></StgValue>
</operation>

<operation id="4031" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5481" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:928 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4032" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5482" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:929 %sample_sliding_window_buffer_samples_sample_V_19_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_8_addr"/></StgValue>
</operation>

<operation id="4033" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5483" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:930 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4034" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5484" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:931 %sample_sliding_window_buffer_samples_sample_V_19_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_9_addr"/></StgValue>
</operation>

<operation id="4035" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5485" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:932 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4036" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5486" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:933 %sample_sliding_window_buffer_samples_sample_V_19_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_10_addr"/></StgValue>
</operation>

<operation id="4037" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5487" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:934 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4038" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5488" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:935 %sample_sliding_window_buffer_samples_sample_V_19_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_11_addr"/></StgValue>
</operation>

<operation id="4039" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5489" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:936 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4040" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5490" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:937 %sample_sliding_window_buffer_samples_timestamp_V_19_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_0_addr"/></StgValue>
</operation>

<operation id="4041" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5491" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:938 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4042" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5492" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:939 %sample_sliding_window_buffer_samples_timestamp_V_19_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_1_addr"/></StgValue>
</operation>

<operation id="4043" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5493" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:940 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4044" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5494" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:941 %sample_sliding_window_buffer_samples_timestamp_V_19_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_2_addr"/></StgValue>
</operation>

<operation id="4045" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5495" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:942 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4046" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5496" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:943 %sample_sliding_window_buffer_samples_timestamp_V_19_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_3_addr"/></StgValue>
</operation>

<operation id="4047" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5497" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:944 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4048" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5498" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:945 %sample_sliding_window_buffer_samples_timestamp_V_19_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_4_addr"/></StgValue>
</operation>

<operation id="4049" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5499" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:946 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4050" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5500" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:947 %sample_sliding_window_buffer_samples_timestamp_V_19_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_5_addr"/></StgValue>
</operation>

<operation id="4051" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5501" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:948 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4052" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5502" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:949 %sample_sliding_window_buffer_samples_timestamp_V_19_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_6_addr"/></StgValue>
</operation>

<operation id="4053" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5503" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:950 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4054" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5504" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:951 %sample_sliding_window_buffer_samples_timestamp_V_19_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_7_addr"/></StgValue>
</operation>

<operation id="4055" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5505" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:952 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4056" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5506" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:953 %sample_sliding_window_buffer_samples_timestamp_V_19_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_8_addr"/></StgValue>
</operation>

<operation id="4057" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5507" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:954 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4058" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5508" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:955 %sample_sliding_window_buffer_samples_timestamp_V_19_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_9_addr"/></StgValue>
</operation>

<operation id="4059" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5509" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:956 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4060" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5510" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:957 %sample_sliding_window_buffer_samples_timestamp_V_19_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_10_addr"/></StgValue>
</operation>

<operation id="4061" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5511" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:958 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4062" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5512" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:959 %sample_sliding_window_buffer_samples_timestamp_V_19_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_11_addr"/></StgValue>
</operation>

<operation id="4063" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5513" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:960 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4064" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5514" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:961 %sample_sliding_window_buffer_samples_sample_V_20_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_0_addr"/></StgValue>
</operation>

<operation id="4065" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5515" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:962 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4066" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5516" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:963 %sample_sliding_window_buffer_samples_sample_V_20_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_1_addr"/></StgValue>
</operation>

<operation id="4067" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5517" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:964 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4068" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5518" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:965 %sample_sliding_window_buffer_samples_sample_V_20_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_2_addr"/></StgValue>
</operation>

<operation id="4069" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5519" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:966 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4070" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5520" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:967 %sample_sliding_window_buffer_samples_sample_V_20_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_3_addr"/></StgValue>
</operation>

<operation id="4071" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5521" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:968 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4072" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5522" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:969 %sample_sliding_window_buffer_samples_sample_V_20_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_4_addr"/></StgValue>
</operation>

<operation id="4073" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5523" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:970 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4074" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5524" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:971 %sample_sliding_window_buffer_samples_sample_V_20_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_5_addr"/></StgValue>
</operation>

<operation id="4075" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5525" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:972 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4076" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5526" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:973 %sample_sliding_window_buffer_samples_sample_V_20_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_6_addr"/></StgValue>
</operation>

<operation id="4077" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5527" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:974 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4078" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5528" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:975 %sample_sliding_window_buffer_samples_sample_V_20_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_7_addr"/></StgValue>
</operation>

<operation id="4079" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5529" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:976 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4080" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5530" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:977 %sample_sliding_window_buffer_samples_sample_V_20_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_8_addr"/></StgValue>
</operation>

<operation id="4081" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5531" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:978 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4082" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5532" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:979 %sample_sliding_window_buffer_samples_sample_V_20_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_9_addr"/></StgValue>
</operation>

<operation id="4083" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5533" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:980 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4084" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5534" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:981 %sample_sliding_window_buffer_samples_sample_V_20_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_10_addr"/></StgValue>
</operation>

<operation id="4085" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5535" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:982 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4086" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5536" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:983 %sample_sliding_window_buffer_samples_sample_V_20_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_11_addr"/></StgValue>
</operation>

<operation id="4087" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5537" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:984 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4088" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5538" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:985 %sample_sliding_window_buffer_samples_timestamp_V_20_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_0_addr"/></StgValue>
</operation>

<operation id="4089" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5539" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:986 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4090" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5540" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:987 %sample_sliding_window_buffer_samples_timestamp_V_20_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_1_addr"/></StgValue>
</operation>

<operation id="4091" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5541" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:988 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4092" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5542" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:989 %sample_sliding_window_buffer_samples_timestamp_V_20_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_2_addr"/></StgValue>
</operation>

<operation id="4093" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5543" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:990 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4094" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5544" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:991 %sample_sliding_window_buffer_samples_timestamp_V_20_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_3_addr"/></StgValue>
</operation>

<operation id="4095" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5545" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:992 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4096" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5546" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:993 %sample_sliding_window_buffer_samples_timestamp_V_20_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_4_addr"/></StgValue>
</operation>

<operation id="4097" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5547" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:994 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4098" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5548" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:995 %sample_sliding_window_buffer_samples_timestamp_V_20_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_5_addr"/></StgValue>
</operation>

<operation id="4099" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5549" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:996 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4100" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5550" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:997 %sample_sliding_window_buffer_samples_timestamp_V_20_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_6_addr"/></StgValue>
</operation>

<operation id="4101" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5551" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:998 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4102" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5552" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:999 %sample_sliding_window_buffer_samples_timestamp_V_20_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_7_addr"/></StgValue>
</operation>

<operation id="4103" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5553" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1000 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4104" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5554" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1001 %sample_sliding_window_buffer_samples_timestamp_V_20_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_8_addr"/></StgValue>
</operation>

<operation id="4105" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5555" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1002 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4106" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5556" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1003 %sample_sliding_window_buffer_samples_timestamp_V_20_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_9_addr"/></StgValue>
</operation>

<operation id="4107" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5557" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1004 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4108" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5558" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1005 %sample_sliding_window_buffer_samples_timestamp_V_20_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_10_addr"/></StgValue>
</operation>

<operation id="4109" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5559" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1006 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4110" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5560" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1007 %sample_sliding_window_buffer_samples_timestamp_V_20_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_11_addr"/></StgValue>
</operation>

<operation id="4111" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5561" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1008 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4112" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5562" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1009 %sample_sliding_window_buffer_samples_sample_V_21_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_0_addr"/></StgValue>
</operation>

<operation id="4113" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5563" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1010 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4114" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5564" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1011 %sample_sliding_window_buffer_samples_sample_V_21_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_1_addr"/></StgValue>
</operation>

<operation id="4115" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5565" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1012 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4116" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5566" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1013 %sample_sliding_window_buffer_samples_sample_V_21_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_2_addr"/></StgValue>
</operation>

<operation id="4117" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5567" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1014 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4118" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5568" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1015 %sample_sliding_window_buffer_samples_sample_V_21_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_3_addr"/></StgValue>
</operation>

<operation id="4119" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5569" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1016 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4120" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5570" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1017 %sample_sliding_window_buffer_samples_sample_V_21_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_4_addr"/></StgValue>
</operation>

<operation id="4121" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5571" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1018 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4122" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5572" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1019 %sample_sliding_window_buffer_samples_sample_V_21_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_5_addr"/></StgValue>
</operation>

<operation id="4123" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5573" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1020 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4124" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5574" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1021 %sample_sliding_window_buffer_samples_sample_V_21_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_6_addr"/></StgValue>
</operation>

<operation id="4125" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5575" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1022 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4126" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5576" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1023 %sample_sliding_window_buffer_samples_sample_V_21_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_7_addr"/></StgValue>
</operation>

<operation id="4127" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5577" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1024 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4128" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5578" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1025 %sample_sliding_window_buffer_samples_sample_V_21_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_8_addr"/></StgValue>
</operation>

<operation id="4129" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5579" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1026 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4130" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5580" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1027 %sample_sliding_window_buffer_samples_sample_V_21_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_9_addr"/></StgValue>
</operation>

<operation id="4131" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5581" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1028 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4132" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5582" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1029 %sample_sliding_window_buffer_samples_sample_V_21_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_10_addr"/></StgValue>
</operation>

<operation id="4133" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5583" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1030 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4134" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5584" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1031 %sample_sliding_window_buffer_samples_sample_V_21_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_11_addr"/></StgValue>
</operation>

<operation id="4135" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5585" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1032 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4136" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5586" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1033 %sample_sliding_window_buffer_samples_timestamp_V_21_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_0_addr"/></StgValue>
</operation>

<operation id="4137" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5587" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1034 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4138" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5588" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1035 %sample_sliding_window_buffer_samples_timestamp_V_21_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_1_addr"/></StgValue>
</operation>

<operation id="4139" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5589" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1036 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4140" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5590" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1037 %sample_sliding_window_buffer_samples_timestamp_V_21_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_2_addr"/></StgValue>
</operation>

<operation id="4141" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5591" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1038 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4142" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5592" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1039 %sample_sliding_window_buffer_samples_timestamp_V_21_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_3_addr"/></StgValue>
</operation>

<operation id="4143" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5593" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1040 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4144" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5594" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1041 %sample_sliding_window_buffer_samples_timestamp_V_21_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_4_addr"/></StgValue>
</operation>

<operation id="4145" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5595" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1042 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4146" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5596" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1043 %sample_sliding_window_buffer_samples_timestamp_V_21_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_5_addr"/></StgValue>
</operation>

<operation id="4147" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5597" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1044 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4148" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5598" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1045 %sample_sliding_window_buffer_samples_timestamp_V_21_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_6_addr"/></StgValue>
</operation>

<operation id="4149" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5599" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1046 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4150" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5600" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1047 %sample_sliding_window_buffer_samples_timestamp_V_21_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_7_addr"/></StgValue>
</operation>

<operation id="4151" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5601" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1048 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4152" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5602" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1049 %sample_sliding_window_buffer_samples_timestamp_V_21_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_8_addr"/></StgValue>
</operation>

<operation id="4153" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5603" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1050 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4154" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5604" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1051 %sample_sliding_window_buffer_samples_timestamp_V_21_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_9_addr"/></StgValue>
</operation>

<operation id="4155" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5605" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1052 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4156" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5606" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1053 %sample_sliding_window_buffer_samples_timestamp_V_21_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_10_addr"/></StgValue>
</operation>

<operation id="4157" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5607" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1054 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4158" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5608" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1055 %sample_sliding_window_buffer_samples_timestamp_V_21_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_11_addr"/></StgValue>
</operation>

<operation id="4159" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5609" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1056 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4160" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5610" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1057 %sample_sliding_window_buffer_samples_sample_V_22_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_0_addr"/></StgValue>
</operation>

<operation id="4161" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5611" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1058 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4162" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5612" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1059 %sample_sliding_window_buffer_samples_sample_V_22_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_1_addr"/></StgValue>
</operation>

<operation id="4163" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5613" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1060 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4164" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5614" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1061 %sample_sliding_window_buffer_samples_sample_V_22_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_2_addr"/></StgValue>
</operation>

<operation id="4165" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5615" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1062 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4166" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5616" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1063 %sample_sliding_window_buffer_samples_sample_V_22_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_3_addr"/></StgValue>
</operation>

<operation id="4167" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5617" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1064 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4168" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5618" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1065 %sample_sliding_window_buffer_samples_sample_V_22_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_4_addr"/></StgValue>
</operation>

<operation id="4169" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5619" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1066 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4170" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5620" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1067 %sample_sliding_window_buffer_samples_sample_V_22_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_5_addr"/></StgValue>
</operation>

<operation id="4171" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5621" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1068 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4172" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5622" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1069 %sample_sliding_window_buffer_samples_sample_V_22_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_6_addr"/></StgValue>
</operation>

<operation id="4173" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5623" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1070 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4174" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5624" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1071 %sample_sliding_window_buffer_samples_sample_V_22_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_7_addr"/></StgValue>
</operation>

<operation id="4175" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5625" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1072 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4176" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5626" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1073 %sample_sliding_window_buffer_samples_sample_V_22_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_8_addr"/></StgValue>
</operation>

<operation id="4177" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5627" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1074 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4178" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5628" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1075 %sample_sliding_window_buffer_samples_sample_V_22_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_9_addr"/></StgValue>
</operation>

<operation id="4179" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5629" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1076 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4180" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5630" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1077 %sample_sliding_window_buffer_samples_sample_V_22_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_10_addr"/></StgValue>
</operation>

<operation id="4181" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5631" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1078 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4182" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5632" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1079 %sample_sliding_window_buffer_samples_sample_V_22_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_11_addr"/></StgValue>
</operation>

<operation id="4183" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5633" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1080 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4184" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5634" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1081 %sample_sliding_window_buffer_samples_timestamp_V_22_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_0_addr"/></StgValue>
</operation>

<operation id="4185" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5635" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1082 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4186" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5636" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1083 %sample_sliding_window_buffer_samples_timestamp_V_22_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_1_addr"/></StgValue>
</operation>

<operation id="4187" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5637" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1084 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4188" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5638" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1085 %sample_sliding_window_buffer_samples_timestamp_V_22_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_2_addr"/></StgValue>
</operation>

<operation id="4189" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5639" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1086 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4190" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5640" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1087 %sample_sliding_window_buffer_samples_timestamp_V_22_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_3_addr"/></StgValue>
</operation>

<operation id="4191" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5641" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1088 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4192" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5642" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1089 %sample_sliding_window_buffer_samples_timestamp_V_22_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_4_addr"/></StgValue>
</operation>

<operation id="4193" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5643" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1090 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4194" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5644" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1091 %sample_sliding_window_buffer_samples_timestamp_V_22_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_5_addr"/></StgValue>
</operation>

<operation id="4195" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5645" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1092 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4196" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5646" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1093 %sample_sliding_window_buffer_samples_timestamp_V_22_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_6_addr"/></StgValue>
</operation>

<operation id="4197" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5647" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1094 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4198" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5648" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1095 %sample_sliding_window_buffer_samples_timestamp_V_22_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_7_addr"/></StgValue>
</operation>

<operation id="4199" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5649" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1096 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4200" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5650" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1097 %sample_sliding_window_buffer_samples_timestamp_V_22_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_8_addr"/></StgValue>
</operation>

<operation id="4201" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5651" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1098 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4202" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5652" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1099 %sample_sliding_window_buffer_samples_timestamp_V_22_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_9_addr"/></StgValue>
</operation>

<operation id="4203" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5653" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1100 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4204" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5654" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1101 %sample_sliding_window_buffer_samples_timestamp_V_22_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_10_addr"/></StgValue>
</operation>

<operation id="4205" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5655" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1102 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4206" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5656" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1103 %sample_sliding_window_buffer_samples_timestamp_V_22_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_11_addr"/></StgValue>
</operation>

<operation id="4207" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5657" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1104 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4208" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5658" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1105 %sample_sliding_window_buffer_samples_sample_V_23_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_0_addr"/></StgValue>
</operation>

<operation id="4209" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5659" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1106 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4210" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5660" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1107 %sample_sliding_window_buffer_samples_sample_V_23_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_1_addr"/></StgValue>
</operation>

<operation id="4211" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5661" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1108 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4212" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5662" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1109 %sample_sliding_window_buffer_samples_sample_V_23_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_2_addr"/></StgValue>
</operation>

<operation id="4213" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5663" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1110 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4214" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5664" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1111 %sample_sliding_window_buffer_samples_sample_V_23_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_3_addr"/></StgValue>
</operation>

<operation id="4215" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5665" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1112 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4216" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5666" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1113 %sample_sliding_window_buffer_samples_sample_V_23_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_4_addr"/></StgValue>
</operation>

<operation id="4217" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5667" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1114 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4218" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5668" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1115 %sample_sliding_window_buffer_samples_sample_V_23_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_5_addr"/></StgValue>
</operation>

<operation id="4219" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5669" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1116 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4220" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5670" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1117 %sample_sliding_window_buffer_samples_sample_V_23_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_6_addr"/></StgValue>
</operation>

<operation id="4221" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5671" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1118 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4222" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5672" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1119 %sample_sliding_window_buffer_samples_sample_V_23_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_7_addr"/></StgValue>
</operation>

<operation id="4223" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5673" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1120 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4224" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5674" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1121 %sample_sliding_window_buffer_samples_sample_V_23_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_8_addr"/></StgValue>
</operation>

<operation id="4225" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5675" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1122 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4226" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5676" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1123 %sample_sliding_window_buffer_samples_sample_V_23_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_9_addr"/></StgValue>
</operation>

<operation id="4227" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5677" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1124 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4228" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5678" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1125 %sample_sliding_window_buffer_samples_sample_V_23_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_10_addr"/></StgValue>
</operation>

<operation id="4229" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5679" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1126 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4230" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5680" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1127 %sample_sliding_window_buffer_samples_sample_V_23_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_11_addr"/></StgValue>
</operation>

<operation id="4231" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5681" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1128 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4232" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5682" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1129 %sample_sliding_window_buffer_samples_timestamp_V_23_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_0_addr"/></StgValue>
</operation>

<operation id="4233" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5683" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1130 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4234" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5684" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1131 %sample_sliding_window_buffer_samples_timestamp_V_23_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_1_addr"/></StgValue>
</operation>

<operation id="4235" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5685" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1132 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4236" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5686" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1133 %sample_sliding_window_buffer_samples_timestamp_V_23_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_2_addr"/></StgValue>
</operation>

<operation id="4237" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5687" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1134 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4238" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5688" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1135 %sample_sliding_window_buffer_samples_timestamp_V_23_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_3_addr"/></StgValue>
</operation>

<operation id="4239" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5689" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1136 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4240" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5690" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1137 %sample_sliding_window_buffer_samples_timestamp_V_23_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_4_addr"/></StgValue>
</operation>

<operation id="4241" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5691" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1138 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4242" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5692" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1139 %sample_sliding_window_buffer_samples_timestamp_V_23_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_5_addr"/></StgValue>
</operation>

<operation id="4243" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5693" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1140 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4244" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5694" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1141 %sample_sliding_window_buffer_samples_timestamp_V_23_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_6_addr"/></StgValue>
</operation>

<operation id="4245" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5695" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1142 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4246" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5696" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1143 %sample_sliding_window_buffer_samples_timestamp_V_23_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_7_addr"/></StgValue>
</operation>

<operation id="4247" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5697" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1144 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4248" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5698" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1145 %sample_sliding_window_buffer_samples_timestamp_V_23_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_8_addr"/></StgValue>
</operation>

<operation id="4249" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5699" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1146 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4250" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5700" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1147 %sample_sliding_window_buffer_samples_timestamp_V_23_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_9_addr"/></StgValue>
</operation>

<operation id="4251" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5701" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1148 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4252" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5702" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1149 %sample_sliding_window_buffer_samples_timestamp_V_23_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_10_addr"/></StgValue>
</operation>

<operation id="4253" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5703" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1150 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4254" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5704" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1151 %sample_sliding_window_buffer_samples_timestamp_V_23_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_11_addr"/></StgValue>
</operation>

<operation id="4255" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5705" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1152 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4256" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5706" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1153 %sample_sliding_window_buffer_samples_sample_V_24_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_0_addr"/></StgValue>
</operation>

<operation id="4257" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5707" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1154 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4258" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5708" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1155 %sample_sliding_window_buffer_samples_sample_V_24_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_1_addr"/></StgValue>
</operation>

<operation id="4259" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5709" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1156 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4260" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5710" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1157 %sample_sliding_window_buffer_samples_sample_V_24_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_2_addr"/></StgValue>
</operation>

<operation id="4261" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5711" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1158 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4262" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5712" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1159 %sample_sliding_window_buffer_samples_sample_V_24_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_3_addr"/></StgValue>
</operation>

<operation id="4263" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5713" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1160 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4264" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5714" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1161 %sample_sliding_window_buffer_samples_sample_V_24_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_4_addr"/></StgValue>
</operation>

<operation id="4265" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5715" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1162 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4266" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5716" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1163 %sample_sliding_window_buffer_samples_sample_V_24_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_5_addr"/></StgValue>
</operation>

<operation id="4267" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5717" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1164 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4268" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5718" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1165 %sample_sliding_window_buffer_samples_sample_V_24_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_6_addr"/></StgValue>
</operation>

<operation id="4269" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5719" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1166 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4270" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5720" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1167 %sample_sliding_window_buffer_samples_sample_V_24_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_7_addr"/></StgValue>
</operation>

<operation id="4271" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5721" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1168 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4272" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5722" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1169 %sample_sliding_window_buffer_samples_sample_V_24_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_8_addr"/></StgValue>
</operation>

<operation id="4273" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5723" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1170 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4274" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5724" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1171 %sample_sliding_window_buffer_samples_sample_V_24_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_9_addr"/></StgValue>
</operation>

<operation id="4275" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5725" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1172 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4276" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5726" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1173 %sample_sliding_window_buffer_samples_sample_V_24_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_10_addr"/></StgValue>
</operation>

<operation id="4277" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5727" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1174 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4278" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5728" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1175 %sample_sliding_window_buffer_samples_sample_V_24_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_11_addr"/></StgValue>
</operation>

<operation id="4279" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5729" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1176 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4280" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5730" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1177 %sample_sliding_window_buffer_samples_timestamp_V_24_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_0_addr"/></StgValue>
</operation>

<operation id="4281" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5731" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1178 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4282" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5732" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1179 %sample_sliding_window_buffer_samples_timestamp_V_24_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_1_addr"/></StgValue>
</operation>

<operation id="4283" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5733" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1180 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4284" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5734" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1181 %sample_sliding_window_buffer_samples_timestamp_V_24_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_2_addr"/></StgValue>
</operation>

<operation id="4285" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5735" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1182 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4286" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5736" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1183 %sample_sliding_window_buffer_samples_timestamp_V_24_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_3_addr"/></StgValue>
</operation>

<operation id="4287" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5737" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1184 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4288" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5738" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1185 %sample_sliding_window_buffer_samples_timestamp_V_24_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_4_addr"/></StgValue>
</operation>

<operation id="4289" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5739" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1186 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4290" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5740" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1187 %sample_sliding_window_buffer_samples_timestamp_V_24_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_5_addr"/></StgValue>
</operation>

<operation id="4291" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5741" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1188 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4292" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5742" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1189 %sample_sliding_window_buffer_samples_timestamp_V_24_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_6_addr"/></StgValue>
</operation>

<operation id="4293" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5743" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1190 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4294" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5744" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1191 %sample_sliding_window_buffer_samples_timestamp_V_24_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_7_addr"/></StgValue>
</operation>

<operation id="4295" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5745" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1192 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4296" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5746" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1193 %sample_sliding_window_buffer_samples_timestamp_V_24_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_8_addr"/></StgValue>
</operation>

<operation id="4297" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5747" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1194 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4298" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5748" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1195 %sample_sliding_window_buffer_samples_timestamp_V_24_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_9_addr"/></StgValue>
</operation>

<operation id="4299" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5749" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1196 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4300" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5750" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1197 %sample_sliding_window_buffer_samples_timestamp_V_24_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_10_addr"/></StgValue>
</operation>

<operation id="4301" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5751" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1198 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4302" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5752" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1199 %sample_sliding_window_buffer_samples_timestamp_V_24_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_11_addr"/></StgValue>
</operation>

<operation id="4303" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5753" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1200 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4304" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5754" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1201 %sample_sliding_window_buffer_samples_sample_V_25_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_0_addr"/></StgValue>
</operation>

<operation id="4305" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5755" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1202 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4306" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5756" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1203 %sample_sliding_window_buffer_samples_sample_V_25_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_1_addr"/></StgValue>
</operation>

<operation id="4307" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5757" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1204 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4308" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5758" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1205 %sample_sliding_window_buffer_samples_sample_V_25_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_2_addr"/></StgValue>
</operation>

<operation id="4309" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5759" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1206 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4310" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5760" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1207 %sample_sliding_window_buffer_samples_sample_V_25_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_3_addr"/></StgValue>
</operation>

<operation id="4311" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5761" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1208 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4312" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5762" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1209 %sample_sliding_window_buffer_samples_sample_V_25_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_4_addr"/></StgValue>
</operation>

<operation id="4313" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5763" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1210 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4314" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5764" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1211 %sample_sliding_window_buffer_samples_sample_V_25_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_5_addr"/></StgValue>
</operation>

<operation id="4315" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5765" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1212 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4316" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5766" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1213 %sample_sliding_window_buffer_samples_sample_V_25_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_6_addr"/></StgValue>
</operation>

<operation id="4317" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5767" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1214 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4318" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5768" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1215 %sample_sliding_window_buffer_samples_sample_V_25_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_7_addr"/></StgValue>
</operation>

<operation id="4319" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5769" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1216 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4320" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5770" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1217 %sample_sliding_window_buffer_samples_sample_V_25_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_8_addr"/></StgValue>
</operation>

<operation id="4321" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5771" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1218 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4322" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5772" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1219 %sample_sliding_window_buffer_samples_sample_V_25_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_9_addr"/></StgValue>
</operation>

<operation id="4323" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5773" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1220 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4324" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5774" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1221 %sample_sliding_window_buffer_samples_sample_V_25_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_10_addr"/></StgValue>
</operation>

<operation id="4325" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5775" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1222 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4326" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5776" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1223 %sample_sliding_window_buffer_samples_sample_V_25_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_11_addr"/></StgValue>
</operation>

<operation id="4327" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5777" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1224 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4328" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5778" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1225 %sample_sliding_window_buffer_samples_timestamp_V_25_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_0_addr"/></StgValue>
</operation>

<operation id="4329" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5779" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1226 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4330" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5780" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1227 %sample_sliding_window_buffer_samples_timestamp_V_25_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_1_addr"/></StgValue>
</operation>

<operation id="4331" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5781" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1228 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4332" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5782" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1229 %sample_sliding_window_buffer_samples_timestamp_V_25_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_2_addr"/></StgValue>
</operation>

<operation id="4333" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5783" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1230 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4334" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5784" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1231 %sample_sliding_window_buffer_samples_timestamp_V_25_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_3_addr"/></StgValue>
</operation>

<operation id="4335" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5785" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1232 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4336" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5786" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1233 %sample_sliding_window_buffer_samples_timestamp_V_25_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_4_addr"/></StgValue>
</operation>

<operation id="4337" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5787" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1234 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4338" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5788" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1235 %sample_sliding_window_buffer_samples_timestamp_V_25_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_5_addr"/></StgValue>
</operation>

<operation id="4339" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5789" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1236 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4340" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5790" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1237 %sample_sliding_window_buffer_samples_timestamp_V_25_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_6_addr"/></StgValue>
</operation>

<operation id="4341" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5791" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1238 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4342" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5792" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1239 %sample_sliding_window_buffer_samples_timestamp_V_25_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_7_addr"/></StgValue>
</operation>

<operation id="4343" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5793" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1240 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4344" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5794" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1241 %sample_sliding_window_buffer_samples_timestamp_V_25_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_8_addr"/></StgValue>
</operation>

<operation id="4345" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5795" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1242 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4346" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5796" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1243 %sample_sliding_window_buffer_samples_timestamp_V_25_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_9_addr"/></StgValue>
</operation>

<operation id="4347" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5797" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1244 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4348" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5798" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1245 %sample_sliding_window_buffer_samples_timestamp_V_25_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_10_addr"/></StgValue>
</operation>

<operation id="4349" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5799" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1246 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4350" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5800" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1247 %sample_sliding_window_buffer_samples_timestamp_V_25_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_11_addr"/></StgValue>
</operation>

<operation id="4351" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5801" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1248 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4352" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5802" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1249 %sample_sliding_window_buffer_samples_sample_V_26_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_0_addr"/></StgValue>
</operation>

<operation id="4353" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5803" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1250 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4354" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5804" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1251 %sample_sliding_window_buffer_samples_sample_V_26_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_1_addr"/></StgValue>
</operation>

<operation id="4355" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5805" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1252 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4356" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5806" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1253 %sample_sliding_window_buffer_samples_sample_V_26_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_2_addr"/></StgValue>
</operation>

<operation id="4357" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5807" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1254 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4358" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5808" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1255 %sample_sliding_window_buffer_samples_sample_V_26_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_3_addr"/></StgValue>
</operation>

<operation id="4359" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5809" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1256 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4360" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5810" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1257 %sample_sliding_window_buffer_samples_sample_V_26_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_4_addr"/></StgValue>
</operation>

<operation id="4361" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5811" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1258 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4362" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5812" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1259 %sample_sliding_window_buffer_samples_sample_V_26_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_5_addr"/></StgValue>
</operation>

<operation id="4363" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5813" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1260 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4364" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5814" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1261 %sample_sliding_window_buffer_samples_sample_V_26_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_6_addr"/></StgValue>
</operation>

<operation id="4365" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5815" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1262 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4366" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5816" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1263 %sample_sliding_window_buffer_samples_sample_V_26_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_7_addr"/></StgValue>
</operation>

<operation id="4367" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5817" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1264 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4368" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5818" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1265 %sample_sliding_window_buffer_samples_sample_V_26_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_8_addr"/></StgValue>
</operation>

<operation id="4369" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5819" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1266 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4370" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5820" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1267 %sample_sliding_window_buffer_samples_sample_V_26_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_9_addr"/></StgValue>
</operation>

<operation id="4371" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5821" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1268 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4372" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5822" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1269 %sample_sliding_window_buffer_samples_sample_V_26_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_10_addr"/></StgValue>
</operation>

<operation id="4373" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5823" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1270 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4374" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5824" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1271 %sample_sliding_window_buffer_samples_sample_V_26_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_11_addr"/></StgValue>
</operation>

<operation id="4375" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5825" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1272 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4376" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5826" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1273 %sample_sliding_window_buffer_samples_timestamp_V_26_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_0_addr"/></StgValue>
</operation>

<operation id="4377" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5827" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1274 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4378" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5828" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1275 %sample_sliding_window_buffer_samples_timestamp_V_26_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_1_addr"/></StgValue>
</operation>

<operation id="4379" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5829" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1276 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4380" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5830" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1277 %sample_sliding_window_buffer_samples_timestamp_V_26_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_2_addr"/></StgValue>
</operation>

<operation id="4381" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5831" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1278 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4382" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5832" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1279 %sample_sliding_window_buffer_samples_timestamp_V_26_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_3_addr"/></StgValue>
</operation>

<operation id="4383" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5833" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1280 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4384" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5834" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1281 %sample_sliding_window_buffer_samples_timestamp_V_26_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_4_addr"/></StgValue>
</operation>

<operation id="4385" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5835" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1282 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4386" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5836" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1283 %sample_sliding_window_buffer_samples_timestamp_V_26_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_5_addr"/></StgValue>
</operation>

<operation id="4387" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5837" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1284 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4388" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5838" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1285 %sample_sliding_window_buffer_samples_timestamp_V_26_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_6_addr"/></StgValue>
</operation>

<operation id="4389" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5839" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1286 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4390" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5840" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1287 %sample_sliding_window_buffer_samples_timestamp_V_26_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_7_addr"/></StgValue>
</operation>

<operation id="4391" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5841" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1288 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4392" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5842" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1289 %sample_sliding_window_buffer_samples_timestamp_V_26_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_8_addr"/></StgValue>
</operation>

<operation id="4393" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5843" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1290 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4394" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5844" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1291 %sample_sliding_window_buffer_samples_timestamp_V_26_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_9_addr"/></StgValue>
</operation>

<operation id="4395" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5845" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1292 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4396" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5846" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1293 %sample_sliding_window_buffer_samples_timestamp_V_26_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_10_addr"/></StgValue>
</operation>

<operation id="4397" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5847" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1294 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4398" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5848" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1295 %sample_sliding_window_buffer_samples_timestamp_V_26_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_11_addr"/></StgValue>
</operation>

<operation id="4399" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5849" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1296 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4400" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5850" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1297 %sample_sliding_window_buffer_samples_sample_V_27_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_0_addr"/></StgValue>
</operation>

<operation id="4401" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5851" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1298 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4402" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5852" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1299 %sample_sliding_window_buffer_samples_sample_V_27_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_1_addr"/></StgValue>
</operation>

<operation id="4403" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5853" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1300 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4404" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5854" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1301 %sample_sliding_window_buffer_samples_sample_V_27_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_2_addr"/></StgValue>
</operation>

<operation id="4405" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5855" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1302 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4406" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5856" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1303 %sample_sliding_window_buffer_samples_sample_V_27_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_3_addr"/></StgValue>
</operation>

<operation id="4407" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5857" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1304 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4408" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5858" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1305 %sample_sliding_window_buffer_samples_sample_V_27_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_4_addr"/></StgValue>
</operation>

<operation id="4409" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5859" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1306 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4410" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5860" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1307 %sample_sliding_window_buffer_samples_sample_V_27_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_5_addr"/></StgValue>
</operation>

<operation id="4411" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5861" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1308 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4412" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5862" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1309 %sample_sliding_window_buffer_samples_sample_V_27_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_6_addr"/></StgValue>
</operation>

<operation id="4413" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5863" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1310 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4414" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5864" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1311 %sample_sliding_window_buffer_samples_sample_V_27_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_7_addr"/></StgValue>
</operation>

<operation id="4415" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5865" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1312 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4416" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5866" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1313 %sample_sliding_window_buffer_samples_sample_V_27_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_8_addr"/></StgValue>
</operation>

<operation id="4417" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5867" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1314 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4418" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5868" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1315 %sample_sliding_window_buffer_samples_sample_V_27_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_9_addr"/></StgValue>
</operation>

<operation id="4419" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5869" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1316 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4420" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5870" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1317 %sample_sliding_window_buffer_samples_sample_V_27_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_10_addr"/></StgValue>
</operation>

<operation id="4421" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5871" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1318 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4422" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5872" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1319 %sample_sliding_window_buffer_samples_sample_V_27_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_11_addr"/></StgValue>
</operation>

<operation id="4423" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5873" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1320 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4424" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5874" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1321 %sample_sliding_window_buffer_samples_timestamp_V_27_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_0_addr"/></StgValue>
</operation>

<operation id="4425" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5875" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1322 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4426" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5876" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1323 %sample_sliding_window_buffer_samples_timestamp_V_27_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_1_addr"/></StgValue>
</operation>

<operation id="4427" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5877" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1324 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4428" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5878" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1325 %sample_sliding_window_buffer_samples_timestamp_V_27_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_2_addr"/></StgValue>
</operation>

<operation id="4429" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5879" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1326 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4430" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5880" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1327 %sample_sliding_window_buffer_samples_timestamp_V_27_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_3_addr"/></StgValue>
</operation>

<operation id="4431" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5881" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1328 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4432" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5882" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1329 %sample_sliding_window_buffer_samples_timestamp_V_27_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_4_addr"/></StgValue>
</operation>

<operation id="4433" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5883" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1330 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4434" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5884" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1331 %sample_sliding_window_buffer_samples_timestamp_V_27_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_5_addr"/></StgValue>
</operation>

<operation id="4435" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5885" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1332 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4436" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5886" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1333 %sample_sliding_window_buffer_samples_timestamp_V_27_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_6_addr"/></StgValue>
</operation>

<operation id="4437" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5887" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1334 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4438" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5888" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1335 %sample_sliding_window_buffer_samples_timestamp_V_27_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_7_addr"/></StgValue>
</operation>

<operation id="4439" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5889" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1336 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4440" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5890" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1337 %sample_sliding_window_buffer_samples_timestamp_V_27_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_8_addr"/></StgValue>
</operation>

<operation id="4441" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5891" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1338 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4442" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5892" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1339 %sample_sliding_window_buffer_samples_timestamp_V_27_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_9_addr"/></StgValue>
</operation>

<operation id="4443" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5893" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1340 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4444" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5894" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1341 %sample_sliding_window_buffer_samples_timestamp_V_27_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_10_addr"/></StgValue>
</operation>

<operation id="4445" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5895" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1342 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4446" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5896" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1343 %sample_sliding_window_buffer_samples_timestamp_V_27_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_11_addr"/></StgValue>
</operation>

<operation id="4447" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5897" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1344 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4448" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5898" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1345 %sample_sliding_window_buffer_samples_sample_V_28_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_0_addr"/></StgValue>
</operation>

<operation id="4449" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5899" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1346 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4450" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5900" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1347 %sample_sliding_window_buffer_samples_sample_V_28_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_1_addr"/></StgValue>
</operation>

<operation id="4451" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5901" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1348 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4452" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5902" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1349 %sample_sliding_window_buffer_samples_sample_V_28_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_2_addr"/></StgValue>
</operation>

<operation id="4453" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5903" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1350 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4454" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5904" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1351 %sample_sliding_window_buffer_samples_sample_V_28_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_3_addr"/></StgValue>
</operation>

<operation id="4455" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5905" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1352 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4456" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5906" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1353 %sample_sliding_window_buffer_samples_sample_V_28_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_4_addr"/></StgValue>
</operation>

<operation id="4457" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5907" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1354 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4458" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5908" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1355 %sample_sliding_window_buffer_samples_sample_V_28_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_5_addr"/></StgValue>
</operation>

<operation id="4459" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5909" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1356 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4460" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5910" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1357 %sample_sliding_window_buffer_samples_sample_V_28_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_6_addr"/></StgValue>
</operation>

<operation id="4461" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5911" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1358 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4462" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5912" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1359 %sample_sliding_window_buffer_samples_sample_V_28_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_7_addr"/></StgValue>
</operation>

<operation id="4463" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5913" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1360 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4464" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5914" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1361 %sample_sliding_window_buffer_samples_sample_V_28_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_8_addr"/></StgValue>
</operation>

<operation id="4465" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5915" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1362 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4466" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5916" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1363 %sample_sliding_window_buffer_samples_sample_V_28_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_9_addr"/></StgValue>
</operation>

<operation id="4467" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5917" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1364 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4468" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5918" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1365 %sample_sliding_window_buffer_samples_sample_V_28_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_10_addr"/></StgValue>
</operation>

<operation id="4469" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5919" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1366 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4470" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5920" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1367 %sample_sliding_window_buffer_samples_sample_V_28_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_11_addr"/></StgValue>
</operation>

<operation id="4471" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5921" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1368 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4472" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5922" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1369 %sample_sliding_window_buffer_samples_timestamp_V_28_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_0_addr"/></StgValue>
</operation>

<operation id="4473" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5923" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1370 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4474" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5924" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1371 %sample_sliding_window_buffer_samples_timestamp_V_28_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_1_addr"/></StgValue>
</operation>

<operation id="4475" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5925" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1372 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4476" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5926" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1373 %sample_sliding_window_buffer_samples_timestamp_V_28_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_2_addr"/></StgValue>
</operation>

<operation id="4477" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5927" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1374 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4478" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5928" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1375 %sample_sliding_window_buffer_samples_timestamp_V_28_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_3_addr"/></StgValue>
</operation>

<operation id="4479" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5929" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1376 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4480" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5930" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1377 %sample_sliding_window_buffer_samples_timestamp_V_28_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_4_addr"/></StgValue>
</operation>

<operation id="4481" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5931" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1378 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4482" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5932" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1379 %sample_sliding_window_buffer_samples_timestamp_V_28_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_5_addr"/></StgValue>
</operation>

<operation id="4483" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5933" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1380 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4484" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5934" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1381 %sample_sliding_window_buffer_samples_timestamp_V_28_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_6_addr"/></StgValue>
</operation>

<operation id="4485" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5935" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1382 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4486" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5936" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1383 %sample_sliding_window_buffer_samples_timestamp_V_28_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_7_addr"/></StgValue>
</operation>

<operation id="4487" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5937" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1384 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4488" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5938" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1385 %sample_sliding_window_buffer_samples_timestamp_V_28_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_8_addr"/></StgValue>
</operation>

<operation id="4489" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5939" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1386 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4490" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5940" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1387 %sample_sliding_window_buffer_samples_timestamp_V_28_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_9_addr"/></StgValue>
</operation>

<operation id="4491" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5941" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1388 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4492" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5942" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1389 %sample_sliding_window_buffer_samples_timestamp_V_28_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_10_addr"/></StgValue>
</operation>

<operation id="4493" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5943" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1390 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4494" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5944" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1391 %sample_sliding_window_buffer_samples_timestamp_V_28_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_11_addr"/></StgValue>
</operation>

<operation id="4495" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5945" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1392 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4496" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5946" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1393 %sample_sliding_window_buffer_samples_sample_V_29_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_0_addr"/></StgValue>
</operation>

<operation id="4497" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5947" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1394 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4498" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5948" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1395 %sample_sliding_window_buffer_samples_sample_V_29_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_1_addr"/></StgValue>
</operation>

<operation id="4499" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5949" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1396 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4500" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5950" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1397 %sample_sliding_window_buffer_samples_sample_V_29_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_2_addr"/></StgValue>
</operation>

<operation id="4501" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5951" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1398 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4502" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5952" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1399 %sample_sliding_window_buffer_samples_sample_V_29_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_3_addr"/></StgValue>
</operation>

<operation id="4503" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5953" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1400 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4504" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5954" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1401 %sample_sliding_window_buffer_samples_sample_V_29_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_4_addr"/></StgValue>
</operation>

<operation id="4505" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5955" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1402 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4506" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5956" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1403 %sample_sliding_window_buffer_samples_sample_V_29_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_5_addr"/></StgValue>
</operation>

<operation id="4507" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5957" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1404 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4508" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5958" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1405 %sample_sliding_window_buffer_samples_sample_V_29_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_6_addr"/></StgValue>
</operation>

<operation id="4509" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5959" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1406 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4510" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5960" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1407 %sample_sliding_window_buffer_samples_sample_V_29_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_7_addr"/></StgValue>
</operation>

<operation id="4511" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5961" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1408 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4512" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5962" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1409 %sample_sliding_window_buffer_samples_sample_V_29_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_8_addr"/></StgValue>
</operation>

<operation id="4513" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5963" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1410 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4514" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5964" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1411 %sample_sliding_window_buffer_samples_sample_V_29_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_9_addr"/></StgValue>
</operation>

<operation id="4515" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5965" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1412 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4516" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5966" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1413 %sample_sliding_window_buffer_samples_sample_V_29_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_10_addr"/></StgValue>
</operation>

<operation id="4517" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5967" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1414 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4518" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5968" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1415 %sample_sliding_window_buffer_samples_sample_V_29_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_11_addr"/></StgValue>
</operation>

<operation id="4519" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5969" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1416 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4520" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5970" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1417 %sample_sliding_window_buffer_samples_timestamp_V_29_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_0_addr"/></StgValue>
</operation>

<operation id="4521" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5971" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1418 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4522" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5972" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1419 %sample_sliding_window_buffer_samples_timestamp_V_29_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_1_addr"/></StgValue>
</operation>

<operation id="4523" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5973" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1420 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4524" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5974" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1421 %sample_sliding_window_buffer_samples_timestamp_V_29_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_2_addr"/></StgValue>
</operation>

<operation id="4525" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5975" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1422 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4526" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5976" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1423 %sample_sliding_window_buffer_samples_timestamp_V_29_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_3_addr"/></StgValue>
</operation>

<operation id="4527" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5977" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1424 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4528" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5978" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1425 %sample_sliding_window_buffer_samples_timestamp_V_29_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_4_addr"/></StgValue>
</operation>

<operation id="4529" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5979" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1426 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4530" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5980" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1427 %sample_sliding_window_buffer_samples_timestamp_V_29_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_5_addr"/></StgValue>
</operation>

<operation id="4531" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5981" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1428 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4532" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5982" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1429 %sample_sliding_window_buffer_samples_timestamp_V_29_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_6_addr"/></StgValue>
</operation>

<operation id="4533" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5983" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1430 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4534" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5984" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1431 %sample_sliding_window_buffer_samples_timestamp_V_29_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_7_addr"/></StgValue>
</operation>

<operation id="4535" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5985" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1432 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4536" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5986" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1433 %sample_sliding_window_buffer_samples_timestamp_V_29_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_8_addr"/></StgValue>
</operation>

<operation id="4537" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5987" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1434 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4538" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5988" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1435 %sample_sliding_window_buffer_samples_timestamp_V_29_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_9_addr"/></StgValue>
</operation>

<operation id="4539" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5989" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1436 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4540" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5990" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1437 %sample_sliding_window_buffer_samples_timestamp_V_29_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_10_addr"/></StgValue>
</operation>

<operation id="4541" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5991" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1438 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4542" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5992" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1439 %sample_sliding_window_buffer_samples_timestamp_V_29_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_11_addr"/></StgValue>
</operation>

<operation id="4543" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5993" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1440 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4544" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5994" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1441 %sample_sliding_window_buffer_samples_sample_V_30_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_0_addr"/></StgValue>
</operation>

<operation id="4545" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5995" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1442 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4546" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5996" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1443 %sample_sliding_window_buffer_samples_sample_V_30_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_1_addr"/></StgValue>
</operation>

<operation id="4547" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5997" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1444 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4548" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5998" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1445 %sample_sliding_window_buffer_samples_sample_V_30_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_2_addr"/></StgValue>
</operation>

<operation id="4549" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="5999" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1446 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4550" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6000" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1447 %sample_sliding_window_buffer_samples_sample_V_30_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_3_addr"/></StgValue>
</operation>

<operation id="4551" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6001" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1448 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4552" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6002" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1449 %sample_sliding_window_buffer_samples_sample_V_30_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_4_addr"/></StgValue>
</operation>

<operation id="4553" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6003" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1450 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4554" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6004" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1451 %sample_sliding_window_buffer_samples_sample_V_30_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_5_addr"/></StgValue>
</operation>

<operation id="4555" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6005" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1452 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4556" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6006" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1453 %sample_sliding_window_buffer_samples_sample_V_30_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_6_addr"/></StgValue>
</operation>

<operation id="4557" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6007" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1454 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4558" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6008" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1455 %sample_sliding_window_buffer_samples_sample_V_30_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_7_addr"/></StgValue>
</operation>

<operation id="4559" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6009" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1456 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4560" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6010" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1457 %sample_sliding_window_buffer_samples_sample_V_30_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_8_addr"/></StgValue>
</operation>

<operation id="4561" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6011" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1458 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4562" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6012" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1459 %sample_sliding_window_buffer_samples_sample_V_30_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_9_addr"/></StgValue>
</operation>

<operation id="4563" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6013" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1460 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4564" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6014" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1461 %sample_sliding_window_buffer_samples_sample_V_30_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_10_addr"/></StgValue>
</operation>

<operation id="4565" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6015" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1462 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4566" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6016" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1463 %sample_sliding_window_buffer_samples_sample_V_30_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_11_addr"/></StgValue>
</operation>

<operation id="4567" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6017" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1464 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4568" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6018" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1465 %sample_sliding_window_buffer_samples_timestamp_V_30_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_0_addr"/></StgValue>
</operation>

<operation id="4569" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6019" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1466 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4570" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6020" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1467 %sample_sliding_window_buffer_samples_timestamp_V_30_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_1_addr"/></StgValue>
</operation>

<operation id="4571" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6021" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1468 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4572" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6022" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1469 %sample_sliding_window_buffer_samples_timestamp_V_30_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_2_addr"/></StgValue>
</operation>

<operation id="4573" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6023" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1470 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4574" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6024" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1471 %sample_sliding_window_buffer_samples_timestamp_V_30_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_3_addr"/></StgValue>
</operation>

<operation id="4575" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6025" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1472 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4576" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6026" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1473 %sample_sliding_window_buffer_samples_timestamp_V_30_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_4_addr"/></StgValue>
</operation>

<operation id="4577" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6027" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1474 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4578" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6028" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1475 %sample_sliding_window_buffer_samples_timestamp_V_30_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_5_addr"/></StgValue>
</operation>

<operation id="4579" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6029" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1476 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4580" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6030" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1477 %sample_sliding_window_buffer_samples_timestamp_V_30_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_6_addr"/></StgValue>
</operation>

<operation id="4581" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6031" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1478 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4582" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6032" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1479 %sample_sliding_window_buffer_samples_timestamp_V_30_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_7_addr"/></StgValue>
</operation>

<operation id="4583" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6033" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1480 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4584" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6034" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1481 %sample_sliding_window_buffer_samples_timestamp_V_30_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_8_addr"/></StgValue>
</operation>

<operation id="4585" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6035" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1482 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4586" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6036" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1483 %sample_sliding_window_buffer_samples_timestamp_V_30_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_9_addr"/></StgValue>
</operation>

<operation id="4587" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6037" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1484 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4588" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6038" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1485 %sample_sliding_window_buffer_samples_timestamp_V_30_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_10_addr"/></StgValue>
</operation>

<operation id="4589" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6039" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1486 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4590" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6040" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1487 %sample_sliding_window_buffer_samples_timestamp_V_30_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_11_addr"/></StgValue>
</operation>

<operation id="4591" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6041" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1488 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4592" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6042" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1489 %sample_sliding_window_buffer_samples_sample_V_31_0_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_0_addr"/></StgValue>
</operation>

<operation id="4593" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6043" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1490 %store_ln54 = store i12 %sample_period_samples_0_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4594" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6044" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1491 %sample_sliding_window_buffer_samples_sample_V_31_1_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_1_addr"/></StgValue>
</operation>

<operation id="4595" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6045" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1492 %store_ln54 = store i12 %sample_period_samples_1_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4596" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6046" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1493 %sample_sliding_window_buffer_samples_sample_V_31_2_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_2_addr"/></StgValue>
</operation>

<operation id="4597" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6047" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1494 %store_ln54 = store i12 %sample_period_samples_2_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4598" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6048" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1495 %sample_sliding_window_buffer_samples_sample_V_31_3_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_3_addr"/></StgValue>
</operation>

<operation id="4599" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6049" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1496 %store_ln54 = store i12 %sample_period_samples_3_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4600" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6050" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1497 %sample_sliding_window_buffer_samples_sample_V_31_4_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_4_addr"/></StgValue>
</operation>

<operation id="4601" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6051" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1498 %store_ln54 = store i12 %sample_period_samples_4_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4602" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6052" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1499 %sample_sliding_window_buffer_samples_sample_V_31_5_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_5_addr"/></StgValue>
</operation>

<operation id="4603" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6053" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1500 %store_ln54 = store i12 %sample_period_samples_5_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4604" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6054" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1501 %sample_sliding_window_buffer_samples_sample_V_31_6_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_6_addr"/></StgValue>
</operation>

<operation id="4605" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6055" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1502 %store_ln54 = store i12 %sample_period_samples_6_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4606" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6056" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1503 %sample_sliding_window_buffer_samples_sample_V_31_7_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_7_addr"/></StgValue>
</operation>

<operation id="4607" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6057" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1504 %store_ln54 = store i12 %sample_period_samples_7_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4608" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6058" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1505 %sample_sliding_window_buffer_samples_sample_V_31_8_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_8_addr"/></StgValue>
</operation>

<operation id="4609" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6059" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1506 %store_ln54 = store i12 %sample_period_samples_8_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4610" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6060" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1507 %sample_sliding_window_buffer_samples_sample_V_31_9_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_9_addr"/></StgValue>
</operation>

<operation id="4611" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6061" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1508 %store_ln54 = store i12 %sample_period_samples_9_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4612" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6062" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1509 %sample_sliding_window_buffer_samples_sample_V_31_10_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_10_addr"/></StgValue>
</operation>

<operation id="4613" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6063" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1510 %store_ln54 = store i12 %sample_period_samples_10_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4614" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6064" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1511 %sample_sliding_window_buffer_samples_sample_V_31_11_addr = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_11_addr"/></StgValue>
</operation>

<operation id="4615" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6065" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:1512 %store_ln54 = store i12 %sample_period_samples_11_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4616" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6066" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1513 %sample_sliding_window_buffer_samples_timestamp_V_31_0_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_0, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_0_addr"/></StgValue>
</operation>

<operation id="4617" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6067" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1514 %store_ln54 = store i20 %sample_period_samples_0_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4618" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6068" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1515 %sample_sliding_window_buffer_samples_timestamp_V_31_1_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_1, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_1_addr"/></StgValue>
</operation>

<operation id="4619" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6069" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1516 %store_ln54 = store i20 %sample_period_samples_1_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4620" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6070" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1517 %sample_sliding_window_buffer_samples_timestamp_V_31_2_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_2, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_2_addr"/></StgValue>
</operation>

<operation id="4621" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6071" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1518 %store_ln54 = store i20 %sample_period_samples_2_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4622" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6072" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1519 %sample_sliding_window_buffer_samples_timestamp_V_31_3_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_3, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_3_addr"/></StgValue>
</operation>

<operation id="4623" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6073" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1520 %store_ln54 = store i20 %sample_period_samples_3_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4624" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6074" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1521 %sample_sliding_window_buffer_samples_timestamp_V_31_4_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_4, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_4_addr"/></StgValue>
</operation>

<operation id="4625" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6075" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1522 %store_ln54 = store i20 %sample_period_samples_4_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4626" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6076" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1523 %sample_sliding_window_buffer_samples_timestamp_V_31_5_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_5, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_5_addr"/></StgValue>
</operation>

<operation id="4627" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6077" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1524 %store_ln54 = store i20 %sample_period_samples_5_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4628" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6078" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1525 %sample_sliding_window_buffer_samples_timestamp_V_31_6_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_6, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_6_addr"/></StgValue>
</operation>

<operation id="4629" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6079" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1526 %store_ln54 = store i20 %sample_period_samples_6_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4630" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6080" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1527 %sample_sliding_window_buffer_samples_timestamp_V_31_7_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_7, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_7_addr"/></StgValue>
</operation>

<operation id="4631" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6081" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1528 %store_ln54 = store i20 %sample_period_samples_7_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4632" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6082" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1529 %sample_sliding_window_buffer_samples_timestamp_V_31_8_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_8, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_8_addr"/></StgValue>
</operation>

<operation id="4633" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6083" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1530 %store_ln54 = store i20 %sample_period_samples_8_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4634" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6084" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1531 %sample_sliding_window_buffer_samples_timestamp_V_31_9_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_9, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_9_addr"/></StgValue>
</operation>

<operation id="4635" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6085" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1532 %store_ln54 = store i20 %sample_period_samples_9_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4636" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6086" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1533 %sample_sliding_window_buffer_samples_timestamp_V_31_10_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_10, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_10_addr"/></StgValue>
</operation>

<operation id="4637" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6087" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1534 %store_ln54 = store i20 %sample_period_samples_10_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4638" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6088" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1535 %sample_sliding_window_buffer_samples_timestamp_V_31_11_addr = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_11, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_11_addr"/></StgValue>
</operation>

<operation id="4639" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6089" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:1536 %store_ln54 = store i20 %sample_period_samples_11_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4640" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6090" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1537 %sample_sliding_window_buffer_count_addr = getelementptr i6 %sample_sliding_window_buffer_count_s, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_count_addr"/></StgValue>
</operation>

<operation id="4641" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6091" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
:1538 %store_ln54 = store i6 %sample_period_count_s, i5 %sample_sliding_window_buffer_count_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="4642" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6092" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1539 %store_ln55 = store i32 1, i32 %sample_sliding_window_size_s

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="4643" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6093" bw="0" op_0_bw="0">
<![CDATA[
:1540 %br_ln57 = br void %_ZN12CyclicBufferI12SamplePeriodILi32EELi20EE4PushES1_.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="4644" st_id="63" stage="10" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr_1 = srem i7 %add_ln61_1, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="4645" st_id="64" stage="9" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr_1 = srem i7 %add_ln61_1, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="4646" st_id="65" stage="8" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr_1 = srem i7 %add_ln61_1, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="4647" st_id="66" stage="7" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr_1 = srem i7 %add_ln61_1, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="4648" st_id="67" stage="6" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr_1 = srem i7 %add_ln61_1, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="4649" st_id="68" stage="5" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr_1 = srem i7 %add_ln61_1, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="4650" st_id="69" stage="4" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr_1 = srem i7 %add_ln61_1, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="4651" st_id="70" stage="3" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr_1 = srem i7 %add_ln61_1, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="4652" st_id="71" stage="2" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr_1 = srem i7 %add_ln61_1, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="4653" st_id="72" stage="1" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %new_front_ptr_1 = srem i7 %add_ln61_1, i7 20

]]></Node>
<StgValue><ssdm name="new_front_ptr_1"/></StgValue>
</operation>

<operation id="4654" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="6" op_0_bw="6">
<![CDATA[
:2 %trunc_ln61_1 = trunc i6 %new_front_ptr_1

]]></Node>
<StgValue><ssdm name="trunc_ln61_1"/></StgValue>
</operation>

<operation id="4655" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="6" op_0_bw="6">
<![CDATA[
:3 %sample_sliding_window_back_ptr_load = load i6 %sample_sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="sample_sliding_window_back_ptr_load"/></StgValue>
</operation>

<operation id="4656" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln63_1 = icmp_eq  i6 %trunc_ln61_1, i6 %sample_sliding_window_back_ptr_load

]]></Node>
<StgValue><ssdm name="icmp_ln63_1"/></StgValue>
</operation>

<operation id="4657" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln63 = br i1 %icmp_ln63_1, void %._crit_edge3, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="4658" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0 %add_ln65_1 = add i6 %trunc_ln61_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="4659" st_id="72" stage="10" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65_1 = srem i6 %add_ln65_1, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="4660" st_id="73" stage="9" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65_1 = srem i6 %add_ln65_1, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="4661" st_id="74" stage="8" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65_1 = srem i6 %add_ln65_1, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="4662" st_id="75" stage="7" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65_1 = srem i6 %add_ln65_1, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="4663" st_id="76" stage="6" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65_1 = srem i6 %add_ln65_1, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="4664" st_id="77" stage="5" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65_1 = srem i6 %add_ln65_1, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="4665" st_id="78" stage="4" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65_1 = srem i6 %add_ln65_1, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="4666" st_id="79" stage="3" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65_1 = srem i6 %add_ln65_1, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="4667" st_id="80" stage="2" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65_1 = srem i6 %add_ln65_1, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="4668" st_id="81" stage="1" lat="10">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
<literal name="icmp_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %srem_ln65_1 = srem i6 %add_ln65_1, i6 20

]]></Node>
<StgValue><ssdm name="srem_ln65_1"/></StgValue>
</operation>

<operation id="4669" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
<literal name="icmp_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
:2 %store_ln65 = store i6 %srem_ln65_1, i6 %sample_sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="4670" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
<literal name="icmp_ln63_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln67 = br void %._crit_edge3

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="4671" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:0 %icmp_ln69_1 = icmp_slt  i32 %sample_sliding_window_size_load, i32 20

]]></Node>
<StgValue><ssdm name="icmp_ln69_1"/></StgValue>
</operation>

<operation id="4672" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3:1 %br_ln69 = br i1 %icmp_ln69_1, void %._crit_edge4, void

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="4673" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
<literal name="icmp_ln69_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln71_1 = add i32 %sample_sliding_window_size_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="4674" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
<literal name="icmp_ln69_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln71 = store i32 %add_ln71_1, i32 %sample_sliding_window_size_s

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="4675" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
<literal name="icmp_ln69_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln73 = br void %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="4676" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="5" op_0_bw="6">
<![CDATA[
._crit_edge4:0 %trunc_ln75_1 = trunc i6 %new_front_ptr_1

]]></Node>
<StgValue><ssdm name="trunc_ln75_1"/></StgValue>
</operation>

<operation id="4677" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge4:1 %zext_ln75_1 = zext i5 %trunc_ln75_1

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="4678" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:2 %sample_sliding_window_buffer_samples_sample_V_0_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_0_addr_1"/></StgValue>
</operation>

<operation id="4679" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:3 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4680" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:4 %sample_sliding_window_buffer_samples_sample_V_0_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_1_addr_1"/></StgValue>
</operation>

<operation id="4681" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:5 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4682" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:6 %sample_sliding_window_buffer_samples_sample_V_0_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_2_addr_1"/></StgValue>
</operation>

<operation id="4683" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:7 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4684" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:8 %sample_sliding_window_buffer_samples_sample_V_0_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_3_addr_1"/></StgValue>
</operation>

<operation id="4685" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:9 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4686" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:10 %sample_sliding_window_buffer_samples_sample_V_0_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_4_addr_1"/></StgValue>
</operation>

<operation id="4687" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:11 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4688" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:12 %sample_sliding_window_buffer_samples_sample_V_0_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_5_addr_1"/></StgValue>
</operation>

<operation id="4689" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:13 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4690" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:14 %sample_sliding_window_buffer_samples_sample_V_0_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_6_addr_1"/></StgValue>
</operation>

<operation id="4691" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:15 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4692" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:16 %sample_sliding_window_buffer_samples_sample_V_0_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_7_addr_1"/></StgValue>
</operation>

<operation id="4693" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:17 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4694" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:18 %sample_sliding_window_buffer_samples_sample_V_0_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_8_addr_1"/></StgValue>
</operation>

<operation id="4695" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:19 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4696" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:20 %sample_sliding_window_buffer_samples_sample_V_0_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_9_addr_1"/></StgValue>
</operation>

<operation id="4697" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:21 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4698" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:22 %sample_sliding_window_buffer_samples_sample_V_0_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_10_addr_1"/></StgValue>
</operation>

<operation id="4699" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:23 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4700" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:24 %sample_sliding_window_buffer_samples_sample_V_0_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_0_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_0_11_addr_1"/></StgValue>
</operation>

<operation id="4701" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:25 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load, i5 %sample_sliding_window_buffer_samples_sample_V_0_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4702" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:26 %sample_sliding_window_buffer_samples_timestamp_V_0_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_0_addr_1"/></StgValue>
</operation>

<operation id="4703" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:27 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4704" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:28 %sample_sliding_window_buffer_samples_timestamp_V_0_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_1_addr_1"/></StgValue>
</operation>

<operation id="4705" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:29 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4706" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:30 %sample_sliding_window_buffer_samples_timestamp_V_0_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_2_addr_1"/></StgValue>
</operation>

<operation id="4707" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:31 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4708" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:32 %sample_sliding_window_buffer_samples_timestamp_V_0_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_3_addr_1"/></StgValue>
</operation>

<operation id="4709" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:33 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4710" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:34 %sample_sliding_window_buffer_samples_timestamp_V_0_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_4_addr_1"/></StgValue>
</operation>

<operation id="4711" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:35 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4712" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:36 %sample_sliding_window_buffer_samples_timestamp_V_0_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_5_addr_1"/></StgValue>
</operation>

<operation id="4713" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:37 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4714" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:38 %sample_sliding_window_buffer_samples_timestamp_V_0_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_6_addr_1"/></StgValue>
</operation>

<operation id="4715" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:39 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4716" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:40 %sample_sliding_window_buffer_samples_timestamp_V_0_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_7_addr_1"/></StgValue>
</operation>

<operation id="4717" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:41 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4718" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:42 %sample_sliding_window_buffer_samples_timestamp_V_0_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_8_addr_1"/></StgValue>
</operation>

<operation id="4719" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:43 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4720" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:44 %sample_sliding_window_buffer_samples_timestamp_V_0_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_9_addr_1"/></StgValue>
</operation>

<operation id="4721" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:45 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4722" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:46 %sample_sliding_window_buffer_samples_timestamp_V_0_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_10_addr_1"/></StgValue>
</operation>

<operation id="4723" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:47 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4724" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:48 %sample_sliding_window_buffer_samples_timestamp_V_0_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_0_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_0_11_addr_1"/></StgValue>
</operation>

<operation id="4725" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:49 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load, i5 %sample_sliding_window_buffer_samples_timestamp_V_0_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4726" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:50 %sample_sliding_window_buffer_samples_sample_V_1_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_0_addr_1"/></StgValue>
</operation>

<operation id="4727" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:51 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4728" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:52 %sample_sliding_window_buffer_samples_sample_V_1_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_1_addr_1"/></StgValue>
</operation>

<operation id="4729" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:53 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4730" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:54 %sample_sliding_window_buffer_samples_sample_V_1_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_2_addr_1"/></StgValue>
</operation>

<operation id="4731" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:55 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4732" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:56 %sample_sliding_window_buffer_samples_sample_V_1_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_3_addr_1"/></StgValue>
</operation>

<operation id="4733" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:57 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4734" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:58 %sample_sliding_window_buffer_samples_sample_V_1_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_4_addr_1"/></StgValue>
</operation>

<operation id="4735" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:59 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4736" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:60 %sample_sliding_window_buffer_samples_sample_V_1_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_5_addr_1"/></StgValue>
</operation>

<operation id="4737" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:61 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4738" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:62 %sample_sliding_window_buffer_samples_sample_V_1_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_6_addr_1"/></StgValue>
</operation>

<operation id="4739" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:63 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4740" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:64 %sample_sliding_window_buffer_samples_sample_V_1_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_7_addr_1"/></StgValue>
</operation>

<operation id="4741" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:65 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4742" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:66 %sample_sliding_window_buffer_samples_sample_V_1_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_8_addr_1"/></StgValue>
</operation>

<operation id="4743" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:67 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4744" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:68 %sample_sliding_window_buffer_samples_sample_V_1_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_9_addr_1"/></StgValue>
</operation>

<operation id="4745" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:69 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4746" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:70 %sample_sliding_window_buffer_samples_sample_V_1_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_10_addr_1"/></StgValue>
</operation>

<operation id="4747" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:71 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4748" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:72 %sample_sliding_window_buffer_samples_sample_V_1_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_1_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_1_11_addr_1"/></StgValue>
</operation>

<operation id="4749" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:73 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_1, i5 %sample_sliding_window_buffer_samples_sample_V_1_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4750" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:74 %sample_sliding_window_buffer_samples_timestamp_V_1_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_0_addr_1"/></StgValue>
</operation>

<operation id="4751" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:75 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4752" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:76 %sample_sliding_window_buffer_samples_timestamp_V_1_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_1_addr_1"/></StgValue>
</operation>

<operation id="4753" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:77 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4754" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:78 %sample_sliding_window_buffer_samples_timestamp_V_1_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_2_addr_1"/></StgValue>
</operation>

<operation id="4755" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:79 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4756" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:80 %sample_sliding_window_buffer_samples_timestamp_V_1_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_3_addr_1"/></StgValue>
</operation>

<operation id="4757" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:81 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4758" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:82 %sample_sliding_window_buffer_samples_timestamp_V_1_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_4_addr_1"/></StgValue>
</operation>

<operation id="4759" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:83 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4760" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:84 %sample_sliding_window_buffer_samples_timestamp_V_1_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_5_addr_1"/></StgValue>
</operation>

<operation id="4761" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:85 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4762" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:86 %sample_sliding_window_buffer_samples_timestamp_V_1_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_6_addr_1"/></StgValue>
</operation>

<operation id="4763" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:87 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4764" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:88 %sample_sliding_window_buffer_samples_timestamp_V_1_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_7_addr_1"/></StgValue>
</operation>

<operation id="4765" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:89 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4766" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:90 %sample_sliding_window_buffer_samples_timestamp_V_1_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_8_addr_1"/></StgValue>
</operation>

<operation id="4767" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:91 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4768" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:92 %sample_sliding_window_buffer_samples_timestamp_V_1_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_9_addr_1"/></StgValue>
</operation>

<operation id="4769" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:93 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4770" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:94 %sample_sliding_window_buffer_samples_timestamp_V_1_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_10_addr_1"/></StgValue>
</operation>

<operation id="4771" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:95 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4772" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:96 %sample_sliding_window_buffer_samples_timestamp_V_1_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_1_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_1_11_addr_1"/></StgValue>
</operation>

<operation id="4773" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:97 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_1, i5 %sample_sliding_window_buffer_samples_timestamp_V_1_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4774" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:98 %sample_sliding_window_buffer_samples_sample_V_2_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_0_addr_1"/></StgValue>
</operation>

<operation id="4775" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:99 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4776" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:100 %sample_sliding_window_buffer_samples_sample_V_2_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_1_addr_1"/></StgValue>
</operation>

<operation id="4777" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:101 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4778" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:102 %sample_sliding_window_buffer_samples_sample_V_2_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_2_addr_1"/></StgValue>
</operation>

<operation id="4779" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:103 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4780" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:104 %sample_sliding_window_buffer_samples_sample_V_2_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_3_addr_1"/></StgValue>
</operation>

<operation id="4781" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:105 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4782" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:106 %sample_sliding_window_buffer_samples_sample_V_2_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_4_addr_1"/></StgValue>
</operation>

<operation id="4783" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:107 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4784" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:108 %sample_sliding_window_buffer_samples_sample_V_2_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_5_addr_1"/></StgValue>
</operation>

<operation id="4785" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:109 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4786" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:110 %sample_sliding_window_buffer_samples_sample_V_2_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_6_addr_1"/></StgValue>
</operation>

<operation id="4787" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:111 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4788" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:112 %sample_sliding_window_buffer_samples_sample_V_2_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_7_addr_1"/></StgValue>
</operation>

<operation id="4789" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:113 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4790" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:114 %sample_sliding_window_buffer_samples_sample_V_2_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_8_addr_1"/></StgValue>
</operation>

<operation id="4791" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:115 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4792" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:116 %sample_sliding_window_buffer_samples_sample_V_2_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_9_addr_1"/></StgValue>
</operation>

<operation id="4793" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:117 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4794" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:118 %sample_sliding_window_buffer_samples_sample_V_2_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_10_addr_1"/></StgValue>
</operation>

<operation id="4795" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:119 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4796" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:120 %sample_sliding_window_buffer_samples_sample_V_2_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_2_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_2_11_addr_1"/></StgValue>
</operation>

<operation id="4797" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:121 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_2, i5 %sample_sliding_window_buffer_samples_sample_V_2_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4798" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:122 %sample_sliding_window_buffer_samples_timestamp_V_2_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_0_addr_1"/></StgValue>
</operation>

<operation id="4799" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:123 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4800" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:124 %sample_sliding_window_buffer_samples_timestamp_V_2_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_1_addr_1"/></StgValue>
</operation>

<operation id="4801" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:125 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4802" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:126 %sample_sliding_window_buffer_samples_timestamp_V_2_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_2_addr_1"/></StgValue>
</operation>

<operation id="4803" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:127 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4804" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:128 %sample_sliding_window_buffer_samples_timestamp_V_2_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_3_addr_1"/></StgValue>
</operation>

<operation id="4805" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:129 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4806" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:130 %sample_sliding_window_buffer_samples_timestamp_V_2_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_4_addr_1"/></StgValue>
</operation>

<operation id="4807" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:131 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4808" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:132 %sample_sliding_window_buffer_samples_timestamp_V_2_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_5_addr_1"/></StgValue>
</operation>

<operation id="4809" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:133 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4810" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:134 %sample_sliding_window_buffer_samples_timestamp_V_2_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_6_addr_1"/></StgValue>
</operation>

<operation id="4811" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:135 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4812" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:136 %sample_sliding_window_buffer_samples_timestamp_V_2_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_7_addr_1"/></StgValue>
</operation>

<operation id="4813" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:137 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4814" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:138 %sample_sliding_window_buffer_samples_timestamp_V_2_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_8_addr_1"/></StgValue>
</operation>

<operation id="4815" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:139 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4816" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:140 %sample_sliding_window_buffer_samples_timestamp_V_2_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_9_addr_1"/></StgValue>
</operation>

<operation id="4817" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:141 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4818" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:142 %sample_sliding_window_buffer_samples_timestamp_V_2_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_10_addr_1"/></StgValue>
</operation>

<operation id="4819" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:143 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4820" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:144 %sample_sliding_window_buffer_samples_timestamp_V_2_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_2_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_2_11_addr_1"/></StgValue>
</operation>

<operation id="4821" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:145 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_2, i5 %sample_sliding_window_buffer_samples_timestamp_V_2_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4822" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:146 %sample_sliding_window_buffer_samples_sample_V_3_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_0_addr_1"/></StgValue>
</operation>

<operation id="4823" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:147 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4824" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:148 %sample_sliding_window_buffer_samples_sample_V_3_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_1_addr_1"/></StgValue>
</operation>

<operation id="4825" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:149 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4826" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:150 %sample_sliding_window_buffer_samples_sample_V_3_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_2_addr_1"/></StgValue>
</operation>

<operation id="4827" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:151 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4828" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:152 %sample_sliding_window_buffer_samples_sample_V_3_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_3_addr_1"/></StgValue>
</operation>

<operation id="4829" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:153 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4830" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:154 %sample_sliding_window_buffer_samples_sample_V_3_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_4_addr_1"/></StgValue>
</operation>

<operation id="4831" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:155 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4832" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:156 %sample_sliding_window_buffer_samples_sample_V_3_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_5_addr_1"/></StgValue>
</operation>

<operation id="4833" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:157 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4834" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:158 %sample_sliding_window_buffer_samples_sample_V_3_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_6_addr_1"/></StgValue>
</operation>

<operation id="4835" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:159 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4836" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:160 %sample_sliding_window_buffer_samples_sample_V_3_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_7_addr_1"/></StgValue>
</operation>

<operation id="4837" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:161 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4838" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:162 %sample_sliding_window_buffer_samples_sample_V_3_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_8_addr_1"/></StgValue>
</operation>

<operation id="4839" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:163 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4840" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:164 %sample_sliding_window_buffer_samples_sample_V_3_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_9_addr_1"/></StgValue>
</operation>

<operation id="4841" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:165 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4842" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:166 %sample_sliding_window_buffer_samples_sample_V_3_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_10_addr_1"/></StgValue>
</operation>

<operation id="4843" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:167 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4844" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:168 %sample_sliding_window_buffer_samples_sample_V_3_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_3_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_3_11_addr_1"/></StgValue>
</operation>

<operation id="4845" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:169 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_3, i5 %sample_sliding_window_buffer_samples_sample_V_3_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4846" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:170 %sample_sliding_window_buffer_samples_timestamp_V_3_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_0_addr_1"/></StgValue>
</operation>

<operation id="4847" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:171 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4848" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:172 %sample_sliding_window_buffer_samples_timestamp_V_3_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_1_addr_1"/></StgValue>
</operation>

<operation id="4849" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:173 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4850" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:174 %sample_sliding_window_buffer_samples_timestamp_V_3_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_2_addr_1"/></StgValue>
</operation>

<operation id="4851" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:175 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4852" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:176 %sample_sliding_window_buffer_samples_timestamp_V_3_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_3_addr_1"/></StgValue>
</operation>

<operation id="4853" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:177 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4854" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:178 %sample_sliding_window_buffer_samples_timestamp_V_3_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_4_addr_1"/></StgValue>
</operation>

<operation id="4855" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:179 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4856" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:180 %sample_sliding_window_buffer_samples_timestamp_V_3_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_5_addr_1"/></StgValue>
</operation>

<operation id="4857" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:181 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4858" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:182 %sample_sliding_window_buffer_samples_timestamp_V_3_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_6_addr_1"/></StgValue>
</operation>

<operation id="4859" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:183 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4860" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:184 %sample_sliding_window_buffer_samples_timestamp_V_3_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_7_addr_1"/></StgValue>
</operation>

<operation id="4861" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:185 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4862" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:186 %sample_sliding_window_buffer_samples_timestamp_V_3_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_8_addr_1"/></StgValue>
</operation>

<operation id="4863" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:187 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4864" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:188 %sample_sliding_window_buffer_samples_timestamp_V_3_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_9_addr_1"/></StgValue>
</operation>

<operation id="4865" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:189 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4866" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:190 %sample_sliding_window_buffer_samples_timestamp_V_3_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_10_addr_1"/></StgValue>
</operation>

<operation id="4867" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:191 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4868" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:192 %sample_sliding_window_buffer_samples_timestamp_V_3_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_3_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_3_11_addr_1"/></StgValue>
</operation>

<operation id="4869" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:193 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_3, i5 %sample_sliding_window_buffer_samples_timestamp_V_3_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4870" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:194 %sample_sliding_window_buffer_samples_sample_V_4_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_0_addr_1"/></StgValue>
</operation>

<operation id="4871" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:195 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4872" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:196 %sample_sliding_window_buffer_samples_sample_V_4_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_1_addr_1"/></StgValue>
</operation>

<operation id="4873" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:197 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4874" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:198 %sample_sliding_window_buffer_samples_sample_V_4_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_2_addr_1"/></StgValue>
</operation>

<operation id="4875" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:199 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4876" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:200 %sample_sliding_window_buffer_samples_sample_V_4_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_3_addr_1"/></StgValue>
</operation>

<operation id="4877" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:201 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4878" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:202 %sample_sliding_window_buffer_samples_sample_V_4_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_4_addr_1"/></StgValue>
</operation>

<operation id="4879" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:203 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4880" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:204 %sample_sliding_window_buffer_samples_sample_V_4_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_5_addr_1"/></StgValue>
</operation>

<operation id="4881" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:205 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4882" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:206 %sample_sliding_window_buffer_samples_sample_V_4_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_6_addr_1"/></StgValue>
</operation>

<operation id="4883" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:207 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4884" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:208 %sample_sliding_window_buffer_samples_sample_V_4_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_7_addr_1"/></StgValue>
</operation>

<operation id="4885" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:209 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4886" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:210 %sample_sliding_window_buffer_samples_sample_V_4_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_8_addr_1"/></StgValue>
</operation>

<operation id="4887" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:211 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4888" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:212 %sample_sliding_window_buffer_samples_sample_V_4_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_9_addr_1"/></StgValue>
</operation>

<operation id="4889" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:213 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4890" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:214 %sample_sliding_window_buffer_samples_sample_V_4_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_10_addr_1"/></StgValue>
</operation>

<operation id="4891" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:215 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4892" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:216 %sample_sliding_window_buffer_samples_sample_V_4_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_4_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_4_11_addr_1"/></StgValue>
</operation>

<operation id="4893" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:217 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_4, i5 %sample_sliding_window_buffer_samples_sample_V_4_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4894" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:218 %sample_sliding_window_buffer_samples_timestamp_V_4_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_0_addr_1"/></StgValue>
</operation>

<operation id="4895" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:219 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4896" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:220 %sample_sliding_window_buffer_samples_timestamp_V_4_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_1_addr_1"/></StgValue>
</operation>

<operation id="4897" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:221 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4898" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:222 %sample_sliding_window_buffer_samples_timestamp_V_4_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_2_addr_1"/></StgValue>
</operation>

<operation id="4899" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:223 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4900" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3234" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:224 %sample_sliding_window_buffer_samples_timestamp_V_4_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_3_addr_1"/></StgValue>
</operation>

<operation id="4901" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:225 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4902" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:226 %sample_sliding_window_buffer_samples_timestamp_V_4_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_4_addr_1"/></StgValue>
</operation>

<operation id="4903" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:227 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4904" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:228 %sample_sliding_window_buffer_samples_timestamp_V_4_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_5_addr_1"/></StgValue>
</operation>

<operation id="4905" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:229 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4906" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:230 %sample_sliding_window_buffer_samples_timestamp_V_4_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_6_addr_1"/></StgValue>
</operation>

<operation id="4907" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:231 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4908" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:232 %sample_sliding_window_buffer_samples_timestamp_V_4_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_7_addr_1"/></StgValue>
</operation>

<operation id="4909" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:233 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4910" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:234 %sample_sliding_window_buffer_samples_timestamp_V_4_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_8_addr_1"/></StgValue>
</operation>

<operation id="4911" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:235 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4912" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:236 %sample_sliding_window_buffer_samples_timestamp_V_4_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_9_addr_1"/></StgValue>
</operation>

<operation id="4913" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:237 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4914" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:238 %sample_sliding_window_buffer_samples_timestamp_V_4_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_10_addr_1"/></StgValue>
</operation>

<operation id="4915" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:239 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4916" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:240 %sample_sliding_window_buffer_samples_timestamp_V_4_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_4_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_4_11_addr_1"/></StgValue>
</operation>

<operation id="4917" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:241 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_4, i5 %sample_sliding_window_buffer_samples_timestamp_V_4_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4918" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:242 %sample_sliding_window_buffer_samples_sample_V_5_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_0_addr_1"/></StgValue>
</operation>

<operation id="4919" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:243 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4920" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:244 %sample_sliding_window_buffer_samples_sample_V_5_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_1_addr_1"/></StgValue>
</operation>

<operation id="4921" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:245 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4922" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:246 %sample_sliding_window_buffer_samples_sample_V_5_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_2_addr_1"/></StgValue>
</operation>

<operation id="4923" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:247 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4924" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:248 %sample_sliding_window_buffer_samples_sample_V_5_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_3_addr_1"/></StgValue>
</operation>

<operation id="4925" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:249 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4926" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:250 %sample_sliding_window_buffer_samples_sample_V_5_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_4_addr_1"/></StgValue>
</operation>

<operation id="4927" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:251 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4928" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:252 %sample_sliding_window_buffer_samples_sample_V_5_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_5_addr_1"/></StgValue>
</operation>

<operation id="4929" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:253 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4930" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:254 %sample_sliding_window_buffer_samples_sample_V_5_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_6_addr_1"/></StgValue>
</operation>

<operation id="4931" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:255 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4932" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:256 %sample_sliding_window_buffer_samples_sample_V_5_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_7_addr_1"/></StgValue>
</operation>

<operation id="4933" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:257 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4934" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:258 %sample_sliding_window_buffer_samples_sample_V_5_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_8_addr_1"/></StgValue>
</operation>

<operation id="4935" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:259 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4936" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:260 %sample_sliding_window_buffer_samples_sample_V_5_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_9_addr_1"/></StgValue>
</operation>

<operation id="4937" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:261 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4938" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:262 %sample_sliding_window_buffer_samples_sample_V_5_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_10_addr_1"/></StgValue>
</operation>

<operation id="4939" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:263 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4940" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:264 %sample_sliding_window_buffer_samples_sample_V_5_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_5_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_5_11_addr_1"/></StgValue>
</operation>

<operation id="4941" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:265 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_5, i5 %sample_sliding_window_buffer_samples_sample_V_5_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4942" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:266 %sample_sliding_window_buffer_samples_timestamp_V_5_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_0_addr_1"/></StgValue>
</operation>

<operation id="4943" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:267 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4944" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:268 %sample_sliding_window_buffer_samples_timestamp_V_5_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_1_addr_1"/></StgValue>
</operation>

<operation id="4945" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:269 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4946" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:270 %sample_sliding_window_buffer_samples_timestamp_V_5_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_2_addr_1"/></StgValue>
</operation>

<operation id="4947" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:271 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4948" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:272 %sample_sliding_window_buffer_samples_timestamp_V_5_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_3_addr_1"/></StgValue>
</operation>

<operation id="4949" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:273 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4950" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:274 %sample_sliding_window_buffer_samples_timestamp_V_5_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_4_addr_1"/></StgValue>
</operation>

<operation id="4951" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:275 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4952" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:276 %sample_sliding_window_buffer_samples_timestamp_V_5_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_5_addr_1"/></StgValue>
</operation>

<operation id="4953" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:277 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4954" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:278 %sample_sliding_window_buffer_samples_timestamp_V_5_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_6_addr_1"/></StgValue>
</operation>

<operation id="4955" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:279 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4956" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:280 %sample_sliding_window_buffer_samples_timestamp_V_5_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_7_addr_1"/></StgValue>
</operation>

<operation id="4957" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:281 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4958" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:282 %sample_sliding_window_buffer_samples_timestamp_V_5_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_8_addr_1"/></StgValue>
</operation>

<operation id="4959" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:283 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4960" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:284 %sample_sliding_window_buffer_samples_timestamp_V_5_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_9_addr_1"/></StgValue>
</operation>

<operation id="4961" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:285 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4962" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:286 %sample_sliding_window_buffer_samples_timestamp_V_5_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_10_addr_1"/></StgValue>
</operation>

<operation id="4963" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:287 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4964" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:288 %sample_sliding_window_buffer_samples_timestamp_V_5_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_5_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_5_11_addr_1"/></StgValue>
</operation>

<operation id="4965" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:289 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_5, i5 %sample_sliding_window_buffer_samples_timestamp_V_5_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4966" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:290 %sample_sliding_window_buffer_samples_sample_V_6_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_0_addr_1"/></StgValue>
</operation>

<operation id="4967" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:291 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4968" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:292 %sample_sliding_window_buffer_samples_sample_V_6_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_1_addr_1"/></StgValue>
</operation>

<operation id="4969" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:293 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4970" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:294 %sample_sliding_window_buffer_samples_sample_V_6_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_2_addr_1"/></StgValue>
</operation>

<operation id="4971" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:295 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4972" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:296 %sample_sliding_window_buffer_samples_sample_V_6_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_3_addr_1"/></StgValue>
</operation>

<operation id="4973" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:297 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4974" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:298 %sample_sliding_window_buffer_samples_sample_V_6_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_4_addr_1"/></StgValue>
</operation>

<operation id="4975" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:299 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4976" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:300 %sample_sliding_window_buffer_samples_sample_V_6_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_5_addr_1"/></StgValue>
</operation>

<operation id="4977" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:301 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4978" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:302 %sample_sliding_window_buffer_samples_sample_V_6_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_6_addr_1"/></StgValue>
</operation>

<operation id="4979" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:303 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4980" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:304 %sample_sliding_window_buffer_samples_sample_V_6_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_7_addr_1"/></StgValue>
</operation>

<operation id="4981" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:305 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4982" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:306 %sample_sliding_window_buffer_samples_sample_V_6_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_8_addr_1"/></StgValue>
</operation>

<operation id="4983" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:307 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4984" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:308 %sample_sliding_window_buffer_samples_sample_V_6_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_9_addr_1"/></StgValue>
</operation>

<operation id="4985" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:309 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4986" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:310 %sample_sliding_window_buffer_samples_sample_V_6_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_10_addr_1"/></StgValue>
</operation>

<operation id="4987" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:311 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4988" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:312 %sample_sliding_window_buffer_samples_sample_V_6_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_6_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_6_11_addr_1"/></StgValue>
</operation>

<operation id="4989" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:313 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_6, i5 %sample_sliding_window_buffer_samples_sample_V_6_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4990" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:314 %sample_sliding_window_buffer_samples_timestamp_V_6_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_0_addr_1"/></StgValue>
</operation>

<operation id="4991" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:315 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4992" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:316 %sample_sliding_window_buffer_samples_timestamp_V_6_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_1_addr_1"/></StgValue>
</operation>

<operation id="4993" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:317 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4994" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:318 %sample_sliding_window_buffer_samples_timestamp_V_6_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_2_addr_1"/></StgValue>
</operation>

<operation id="4995" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:319 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4996" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:320 %sample_sliding_window_buffer_samples_timestamp_V_6_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_3_addr_1"/></StgValue>
</operation>

<operation id="4997" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:321 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="4998" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:322 %sample_sliding_window_buffer_samples_timestamp_V_6_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_4_addr_1"/></StgValue>
</operation>

<operation id="4999" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:323 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5000" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:324 %sample_sliding_window_buffer_samples_timestamp_V_6_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_5_addr_1"/></StgValue>
</operation>

<operation id="5001" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:325 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5002" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:326 %sample_sliding_window_buffer_samples_timestamp_V_6_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_6_addr_1"/></StgValue>
</operation>

<operation id="5003" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:327 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5004" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:328 %sample_sliding_window_buffer_samples_timestamp_V_6_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_7_addr_1"/></StgValue>
</operation>

<operation id="5005" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:329 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5006" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:330 %sample_sliding_window_buffer_samples_timestamp_V_6_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_8_addr_1"/></StgValue>
</operation>

<operation id="5007" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:331 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5008" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3342" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:332 %sample_sliding_window_buffer_samples_timestamp_V_6_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_9_addr_1"/></StgValue>
</operation>

<operation id="5009" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:333 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5010" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:334 %sample_sliding_window_buffer_samples_timestamp_V_6_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_10_addr_1"/></StgValue>
</operation>

<operation id="5011" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3345" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:335 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5012" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:336 %sample_sliding_window_buffer_samples_timestamp_V_6_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_6_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_6_11_addr_1"/></StgValue>
</operation>

<operation id="5013" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:337 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_6, i5 %sample_sliding_window_buffer_samples_timestamp_V_6_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5014" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:338 %sample_sliding_window_buffer_samples_sample_V_7_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_0_addr_1"/></StgValue>
</operation>

<operation id="5015" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:339 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5016" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:340 %sample_sliding_window_buffer_samples_sample_V_7_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_1_addr_1"/></StgValue>
</operation>

<operation id="5017" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:341 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5018" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:342 %sample_sliding_window_buffer_samples_sample_V_7_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_2_addr_1"/></StgValue>
</operation>

<operation id="5019" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:343 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5020" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:344 %sample_sliding_window_buffer_samples_sample_V_7_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_3_addr_1"/></StgValue>
</operation>

<operation id="5021" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:345 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5022" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:346 %sample_sliding_window_buffer_samples_sample_V_7_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_4_addr_1"/></StgValue>
</operation>

<operation id="5023" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3357" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:347 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5024" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:348 %sample_sliding_window_buffer_samples_sample_V_7_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_5_addr_1"/></StgValue>
</operation>

<operation id="5025" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:349 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5026" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:350 %sample_sliding_window_buffer_samples_sample_V_7_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_6_addr_1"/></StgValue>
</operation>

<operation id="5027" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:351 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5028" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:352 %sample_sliding_window_buffer_samples_sample_V_7_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_7_addr_1"/></StgValue>
</operation>

<operation id="5029" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:353 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5030" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:354 %sample_sliding_window_buffer_samples_sample_V_7_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_8_addr_1"/></StgValue>
</operation>

<operation id="5031" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:355 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5032" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:356 %sample_sliding_window_buffer_samples_sample_V_7_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_9_addr_1"/></StgValue>
</operation>

<operation id="5033" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:357 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5034" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:358 %sample_sliding_window_buffer_samples_sample_V_7_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_10_addr_1"/></StgValue>
</operation>

<operation id="5035" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:359 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5036" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:360 %sample_sliding_window_buffer_samples_sample_V_7_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_7_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_7_11_addr_1"/></StgValue>
</operation>

<operation id="5037" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:361 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_7, i5 %sample_sliding_window_buffer_samples_sample_V_7_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5038" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:362 %sample_sliding_window_buffer_samples_timestamp_V_7_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_0_addr_1"/></StgValue>
</operation>

<operation id="5039" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:363 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5040" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:364 %sample_sliding_window_buffer_samples_timestamp_V_7_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_1_addr_1"/></StgValue>
</operation>

<operation id="5041" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:365 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5042" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:366 %sample_sliding_window_buffer_samples_timestamp_V_7_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_2_addr_1"/></StgValue>
</operation>

<operation id="5043" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:367 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5044" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:368 %sample_sliding_window_buffer_samples_timestamp_V_7_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_3_addr_1"/></StgValue>
</operation>

<operation id="5045" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:369 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5046" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:370 %sample_sliding_window_buffer_samples_timestamp_V_7_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_4_addr_1"/></StgValue>
</operation>

<operation id="5047" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:371 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5048" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:372 %sample_sliding_window_buffer_samples_timestamp_V_7_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_5_addr_1"/></StgValue>
</operation>

<operation id="5049" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:373 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5050" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:374 %sample_sliding_window_buffer_samples_timestamp_V_7_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_6_addr_1"/></StgValue>
</operation>

<operation id="5051" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:375 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5052" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:376 %sample_sliding_window_buffer_samples_timestamp_V_7_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_7_addr_1"/></StgValue>
</operation>

<operation id="5053" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:377 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5054" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:378 %sample_sliding_window_buffer_samples_timestamp_V_7_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_8_addr_1"/></StgValue>
</operation>

<operation id="5055" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:379 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5056" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:380 %sample_sliding_window_buffer_samples_timestamp_V_7_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_9_addr_1"/></StgValue>
</operation>

<operation id="5057" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:381 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5058" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:382 %sample_sliding_window_buffer_samples_timestamp_V_7_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_10_addr_1"/></StgValue>
</operation>

<operation id="5059" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:383 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5060" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:384 %sample_sliding_window_buffer_samples_timestamp_V_7_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_7_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_7_11_addr_1"/></StgValue>
</operation>

<operation id="5061" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:385 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_7, i5 %sample_sliding_window_buffer_samples_timestamp_V_7_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5062" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3396" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:386 %sample_sliding_window_buffer_samples_sample_V_8_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_0_addr_1"/></StgValue>
</operation>

<operation id="5063" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:387 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5064" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:388 %sample_sliding_window_buffer_samples_sample_V_8_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_1_addr_1"/></StgValue>
</operation>

<operation id="5065" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:389 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5066" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:390 %sample_sliding_window_buffer_samples_sample_V_8_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_2_addr_1"/></StgValue>
</operation>

<operation id="5067" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:391 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5068" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:392 %sample_sliding_window_buffer_samples_sample_V_8_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_3_addr_1"/></StgValue>
</operation>

<operation id="5069" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:393 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5070" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:394 %sample_sliding_window_buffer_samples_sample_V_8_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_4_addr_1"/></StgValue>
</operation>

<operation id="5071" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:395 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5072" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:396 %sample_sliding_window_buffer_samples_sample_V_8_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_5_addr_1"/></StgValue>
</operation>

<operation id="5073" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:397 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5074" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:398 %sample_sliding_window_buffer_samples_sample_V_8_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_6_addr_1"/></StgValue>
</operation>

<operation id="5075" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:399 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5076" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:400 %sample_sliding_window_buffer_samples_sample_V_8_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_7_addr_1"/></StgValue>
</operation>

<operation id="5077" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:401 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5078" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:402 %sample_sliding_window_buffer_samples_sample_V_8_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_8_addr_1"/></StgValue>
</operation>

<operation id="5079" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:403 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5080" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:404 %sample_sliding_window_buffer_samples_sample_V_8_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_9_addr_1"/></StgValue>
</operation>

<operation id="5081" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:405 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5082" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:406 %sample_sliding_window_buffer_samples_sample_V_8_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_10_addr_1"/></StgValue>
</operation>

<operation id="5083" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3417" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:407 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5084" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:408 %sample_sliding_window_buffer_samples_sample_V_8_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_8_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_8_11_addr_1"/></StgValue>
</operation>

<operation id="5085" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:409 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_8, i5 %sample_sliding_window_buffer_samples_sample_V_8_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5086" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3420" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:410 %sample_sliding_window_buffer_samples_timestamp_V_8_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_0_addr_1"/></StgValue>
</operation>

<operation id="5087" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:411 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5088" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:412 %sample_sliding_window_buffer_samples_timestamp_V_8_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_1_addr_1"/></StgValue>
</operation>

<operation id="5089" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3423" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:413 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5090" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3424" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:414 %sample_sliding_window_buffer_samples_timestamp_V_8_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_2_addr_1"/></StgValue>
</operation>

<operation id="5091" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3425" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:415 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5092" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3426" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:416 %sample_sliding_window_buffer_samples_timestamp_V_8_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_3_addr_1"/></StgValue>
</operation>

<operation id="5093" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:417 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5094" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3428" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:418 %sample_sliding_window_buffer_samples_timestamp_V_8_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_4_addr_1"/></StgValue>
</operation>

<operation id="5095" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3429" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:419 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5096" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:420 %sample_sliding_window_buffer_samples_timestamp_V_8_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_5_addr_1"/></StgValue>
</operation>

<operation id="5097" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:421 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5098" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3432" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:422 %sample_sliding_window_buffer_samples_timestamp_V_8_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_6_addr_1"/></StgValue>
</operation>

<operation id="5099" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:423 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5100" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3434" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:424 %sample_sliding_window_buffer_samples_timestamp_V_8_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_7_addr_1"/></StgValue>
</operation>

<operation id="5101" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3435" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:425 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5102" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3436" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:426 %sample_sliding_window_buffer_samples_timestamp_V_8_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_8_addr_1"/></StgValue>
</operation>

<operation id="5103" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3437" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:427 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5104" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3438" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:428 %sample_sliding_window_buffer_samples_timestamp_V_8_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_9_addr_1"/></StgValue>
</operation>

<operation id="5105" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3439" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:429 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5106" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3440" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:430 %sample_sliding_window_buffer_samples_timestamp_V_8_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_10_addr_1"/></StgValue>
</operation>

<operation id="5107" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3441" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:431 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5108" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:432 %sample_sliding_window_buffer_samples_timestamp_V_8_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_8_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_8_11_addr_1"/></StgValue>
</operation>

<operation id="5109" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:433 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_8, i5 %sample_sliding_window_buffer_samples_timestamp_V_8_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5110" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3444" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:434 %sample_sliding_window_buffer_samples_sample_V_9_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_0_addr_1"/></StgValue>
</operation>

<operation id="5111" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:435 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5112" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:436 %sample_sliding_window_buffer_samples_sample_V_9_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_1_addr_1"/></StgValue>
</operation>

<operation id="5113" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3447" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:437 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5114" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3448" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:438 %sample_sliding_window_buffer_samples_sample_V_9_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_2_addr_1"/></StgValue>
</operation>

<operation id="5115" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:439 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5116" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3450" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:440 %sample_sliding_window_buffer_samples_sample_V_9_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_3_addr_1"/></StgValue>
</operation>

<operation id="5117" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:441 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5118" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3452" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:442 %sample_sliding_window_buffer_samples_sample_V_9_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_4_addr_1"/></StgValue>
</operation>

<operation id="5119" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3453" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:443 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5120" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:444 %sample_sliding_window_buffer_samples_sample_V_9_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_5_addr_1"/></StgValue>
</operation>

<operation id="5121" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:445 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5122" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:446 %sample_sliding_window_buffer_samples_sample_V_9_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_6_addr_1"/></StgValue>
</operation>

<operation id="5123" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:447 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5124" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:448 %sample_sliding_window_buffer_samples_sample_V_9_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_7_addr_1"/></StgValue>
</operation>

<operation id="5125" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:449 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5126" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:450 %sample_sliding_window_buffer_samples_sample_V_9_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_8_addr_1"/></StgValue>
</operation>

<operation id="5127" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:451 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5128" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:452 %sample_sliding_window_buffer_samples_sample_V_9_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_9_addr_1"/></StgValue>
</operation>

<operation id="5129" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:453 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5130" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3464" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:454 %sample_sliding_window_buffer_samples_sample_V_9_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_10_addr_1"/></StgValue>
</operation>

<operation id="5131" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:455 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5132" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:456 %sample_sliding_window_buffer_samples_sample_V_9_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_9_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_9_11_addr_1"/></StgValue>
</operation>

<operation id="5133" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3467" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:457 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_9, i5 %sample_sliding_window_buffer_samples_sample_V_9_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5134" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3468" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:458 %sample_sliding_window_buffer_samples_timestamp_V_9_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_0_addr_1"/></StgValue>
</operation>

<operation id="5135" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:459 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5136" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:460 %sample_sliding_window_buffer_samples_timestamp_V_9_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_1_addr_1"/></StgValue>
</operation>

<operation id="5137" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:461 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5138" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3472" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:462 %sample_sliding_window_buffer_samples_timestamp_V_9_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_2_addr_1"/></StgValue>
</operation>

<operation id="5139" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:463 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5140" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:464 %sample_sliding_window_buffer_samples_timestamp_V_9_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_3_addr_1"/></StgValue>
</operation>

<operation id="5141" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:465 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5142" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:466 %sample_sliding_window_buffer_samples_timestamp_V_9_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_4_addr_1"/></StgValue>
</operation>

<operation id="5143" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:467 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5144" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:468 %sample_sliding_window_buffer_samples_timestamp_V_9_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_5_addr_1"/></StgValue>
</operation>

<operation id="5145" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:469 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5146" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:470 %sample_sliding_window_buffer_samples_timestamp_V_9_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_6_addr_1"/></StgValue>
</operation>

<operation id="5147" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:471 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5148" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:472 %sample_sliding_window_buffer_samples_timestamp_V_9_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_7_addr_1"/></StgValue>
</operation>

<operation id="5149" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:473 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5150" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:474 %sample_sliding_window_buffer_samples_timestamp_V_9_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_8_addr_1"/></StgValue>
</operation>

<operation id="5151" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:475 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5152" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:476 %sample_sliding_window_buffer_samples_timestamp_V_9_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_9_addr_1"/></StgValue>
</operation>

<operation id="5153" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:477 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5154" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:478 %sample_sliding_window_buffer_samples_timestamp_V_9_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_10_addr_1"/></StgValue>
</operation>

<operation id="5155" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:479 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5156" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:480 %sample_sliding_window_buffer_samples_timestamp_V_9_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_9_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_9_11_addr_1"/></StgValue>
</operation>

<operation id="5157" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:481 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_9, i5 %sample_sliding_window_buffer_samples_timestamp_V_9_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5158" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:482 %sample_sliding_window_buffer_samples_sample_V_10_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_0_addr_1"/></StgValue>
</operation>

<operation id="5159" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:483 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5160" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:484 %sample_sliding_window_buffer_samples_sample_V_10_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_1_addr_1"/></StgValue>
</operation>

<operation id="5161" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:485 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5162" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:486 %sample_sliding_window_buffer_samples_sample_V_10_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_2_addr_1"/></StgValue>
</operation>

<operation id="5163" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:487 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5164" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:488 %sample_sliding_window_buffer_samples_sample_V_10_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_3_addr_1"/></StgValue>
</operation>

<operation id="5165" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:489 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5166" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:490 %sample_sliding_window_buffer_samples_sample_V_10_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_4_addr_1"/></StgValue>
</operation>

<operation id="5167" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:491 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5168" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:492 %sample_sliding_window_buffer_samples_sample_V_10_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_5_addr_1"/></StgValue>
</operation>

<operation id="5169" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:493 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5170" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3504" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:494 %sample_sliding_window_buffer_samples_sample_V_10_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_6_addr_1"/></StgValue>
</operation>

<operation id="5171" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:495 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5172" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:496 %sample_sliding_window_buffer_samples_sample_V_10_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_7_addr_1"/></StgValue>
</operation>

<operation id="5173" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3507" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:497 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5174" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:498 %sample_sliding_window_buffer_samples_sample_V_10_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_8_addr_1"/></StgValue>
</operation>

<operation id="5175" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:499 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5176" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:500 %sample_sliding_window_buffer_samples_sample_V_10_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_9_addr_1"/></StgValue>
</operation>

<operation id="5177" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:501 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5178" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:502 %sample_sliding_window_buffer_samples_sample_V_10_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_10_addr_1"/></StgValue>
</operation>

<operation id="5179" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:503 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5180" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:504 %sample_sliding_window_buffer_samples_sample_V_10_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_10_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_10_11_addr_1"/></StgValue>
</operation>

<operation id="5181" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:505 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_10, i5 %sample_sliding_window_buffer_samples_sample_V_10_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5182" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:506 %sample_sliding_window_buffer_samples_timestamp_V_10_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_0_addr_1"/></StgValue>
</operation>

<operation id="5183" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:507 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5184" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:508 %sample_sliding_window_buffer_samples_timestamp_V_10_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_1_addr_1"/></StgValue>
</operation>

<operation id="5185" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3519" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:509 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5186" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:510 %sample_sliding_window_buffer_samples_timestamp_V_10_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_2_addr_1"/></StgValue>
</operation>

<operation id="5187" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:511 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5188" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:512 %sample_sliding_window_buffer_samples_timestamp_V_10_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_3_addr_1"/></StgValue>
</operation>

<operation id="5189" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3523" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:513 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5190" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:514 %sample_sliding_window_buffer_samples_timestamp_V_10_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_4_addr_1"/></StgValue>
</operation>

<operation id="5191" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:515 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5192" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:516 %sample_sliding_window_buffer_samples_timestamp_V_10_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_5_addr_1"/></StgValue>
</operation>

<operation id="5193" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:517 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5194" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:518 %sample_sliding_window_buffer_samples_timestamp_V_10_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_6_addr_1"/></StgValue>
</operation>

<operation id="5195" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:519 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5196" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:520 %sample_sliding_window_buffer_samples_timestamp_V_10_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_7_addr_1"/></StgValue>
</operation>

<operation id="5197" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:521 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5198" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:522 %sample_sliding_window_buffer_samples_timestamp_V_10_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_8_addr_1"/></StgValue>
</operation>

<operation id="5199" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:523 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5200" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3534" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:524 %sample_sliding_window_buffer_samples_timestamp_V_10_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_9_addr_1"/></StgValue>
</operation>

<operation id="5201" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:525 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5202" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:526 %sample_sliding_window_buffer_samples_timestamp_V_10_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_10_addr_1"/></StgValue>
</operation>

<operation id="5203" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:527 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5204" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:528 %sample_sliding_window_buffer_samples_timestamp_V_10_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_10_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_10_11_addr_1"/></StgValue>
</operation>

<operation id="5205" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3539" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:529 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_10, i5 %sample_sliding_window_buffer_samples_timestamp_V_10_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5206" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:530 %sample_sliding_window_buffer_samples_sample_V_11_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_0_addr_1"/></StgValue>
</operation>

<operation id="5207" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:531 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5208" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:532 %sample_sliding_window_buffer_samples_sample_V_11_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_1_addr_1"/></StgValue>
</operation>

<operation id="5209" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3543" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:533 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5210" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:534 %sample_sliding_window_buffer_samples_sample_V_11_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_2_addr_1"/></StgValue>
</operation>

<operation id="5211" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:535 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5212" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3546" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:536 %sample_sliding_window_buffer_samples_sample_V_11_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_3_addr_1"/></StgValue>
</operation>

<operation id="5213" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:537 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5214" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:538 %sample_sliding_window_buffer_samples_sample_V_11_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_4_addr_1"/></StgValue>
</operation>

<operation id="5215" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:539 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5216" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:540 %sample_sliding_window_buffer_samples_sample_V_11_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_5_addr_1"/></StgValue>
</operation>

<operation id="5217" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:541 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5218" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3552" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:542 %sample_sliding_window_buffer_samples_sample_V_11_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_6_addr_1"/></StgValue>
</operation>

<operation id="5219" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:543 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5220" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3554" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:544 %sample_sliding_window_buffer_samples_sample_V_11_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_7_addr_1"/></StgValue>
</operation>

<operation id="5221" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:545 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5222" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:546 %sample_sliding_window_buffer_samples_sample_V_11_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_8_addr_1"/></StgValue>
</operation>

<operation id="5223" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:547 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5224" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3558" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:548 %sample_sliding_window_buffer_samples_sample_V_11_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_9_addr_1"/></StgValue>
</operation>

<operation id="5225" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:549 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5226" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:550 %sample_sliding_window_buffer_samples_sample_V_11_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_10_addr_1"/></StgValue>
</operation>

<operation id="5227" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:551 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5228" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3562" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:552 %sample_sliding_window_buffer_samples_sample_V_11_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_11_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_11_11_addr_1"/></StgValue>
</operation>

<operation id="5229" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:553 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_11, i5 %sample_sliding_window_buffer_samples_sample_V_11_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5230" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3564" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:554 %sample_sliding_window_buffer_samples_timestamp_V_11_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_0_addr_1"/></StgValue>
</operation>

<operation id="5231" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:555 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5232" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3566" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:556 %sample_sliding_window_buffer_samples_timestamp_V_11_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_1_addr_1"/></StgValue>
</operation>

<operation id="5233" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3567" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:557 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5234" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3568" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:558 %sample_sliding_window_buffer_samples_timestamp_V_11_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_2_addr_1"/></StgValue>
</operation>

<operation id="5235" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:559 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5236" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3570" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:560 %sample_sliding_window_buffer_samples_timestamp_V_11_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_3_addr_1"/></StgValue>
</operation>

<operation id="5237" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:561 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5238" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:562 %sample_sliding_window_buffer_samples_timestamp_V_11_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_4_addr_1"/></StgValue>
</operation>

<operation id="5239" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3573" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:563 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5240" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:564 %sample_sliding_window_buffer_samples_timestamp_V_11_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_5_addr_1"/></StgValue>
</operation>

<operation id="5241" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:565 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5242" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3576" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:566 %sample_sliding_window_buffer_samples_timestamp_V_11_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_6_addr_1"/></StgValue>
</operation>

<operation id="5243" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3577" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:567 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5244" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3578" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:568 %sample_sliding_window_buffer_samples_timestamp_V_11_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_7_addr_1"/></StgValue>
</operation>

<operation id="5245" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3579" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:569 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5246" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:570 %sample_sliding_window_buffer_samples_timestamp_V_11_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_8_addr_1"/></StgValue>
</operation>

<operation id="5247" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:571 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5248" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:572 %sample_sliding_window_buffer_samples_timestamp_V_11_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_9_addr_1"/></StgValue>
</operation>

<operation id="5249" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:573 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5250" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:574 %sample_sliding_window_buffer_samples_timestamp_V_11_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_10_addr_1"/></StgValue>
</operation>

<operation id="5251" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:575 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5252" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:576 %sample_sliding_window_buffer_samples_timestamp_V_11_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_11_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_11_11_addr_1"/></StgValue>
</operation>

<operation id="5253" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:577 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_11, i5 %sample_sliding_window_buffer_samples_timestamp_V_11_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5254" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:578 %sample_sliding_window_buffer_samples_sample_V_12_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_0_addr_1"/></StgValue>
</operation>

<operation id="5255" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:579 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5256" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:580 %sample_sliding_window_buffer_samples_sample_V_12_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_1_addr_1"/></StgValue>
</operation>

<operation id="5257" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:581 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5258" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:582 %sample_sliding_window_buffer_samples_sample_V_12_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_2_addr_1"/></StgValue>
</operation>

<operation id="5259" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:583 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5260" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3594" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:584 %sample_sliding_window_buffer_samples_sample_V_12_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_3_addr_1"/></StgValue>
</operation>

<operation id="5261" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:585 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5262" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:586 %sample_sliding_window_buffer_samples_sample_V_12_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_4_addr_1"/></StgValue>
</operation>

<operation id="5263" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3597" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:587 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5264" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3598" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:588 %sample_sliding_window_buffer_samples_sample_V_12_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_5_addr_1"/></StgValue>
</operation>

<operation id="5265" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3599" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:589 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5266" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:590 %sample_sliding_window_buffer_samples_sample_V_12_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_6_addr_1"/></StgValue>
</operation>

<operation id="5267" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:591 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5268" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:592 %sample_sliding_window_buffer_samples_sample_V_12_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_7_addr_1"/></StgValue>
</operation>

<operation id="5269" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:593 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5270" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:594 %sample_sliding_window_buffer_samples_sample_V_12_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_8_addr_1"/></StgValue>
</operation>

<operation id="5271" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:595 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5272" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:596 %sample_sliding_window_buffer_samples_sample_V_12_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_9_addr_1"/></StgValue>
</operation>

<operation id="5273" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:597 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5274" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:598 %sample_sliding_window_buffer_samples_sample_V_12_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_10_addr_1"/></StgValue>
</operation>

<operation id="5275" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:599 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5276" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:600 %sample_sliding_window_buffer_samples_sample_V_12_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_12_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_12_11_addr_1"/></StgValue>
</operation>

<operation id="5277" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:601 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_12, i5 %sample_sliding_window_buffer_samples_sample_V_12_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5278" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:602 %sample_sliding_window_buffer_samples_timestamp_V_12_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_0_addr_1"/></StgValue>
</operation>

<operation id="5279" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:603 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5280" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:604 %sample_sliding_window_buffer_samples_timestamp_V_12_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_1_addr_1"/></StgValue>
</operation>

<operation id="5281" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:605 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5282" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:606 %sample_sliding_window_buffer_samples_timestamp_V_12_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_2_addr_1"/></StgValue>
</operation>

<operation id="5283" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:607 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5284" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:608 %sample_sliding_window_buffer_samples_timestamp_V_12_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_3_addr_1"/></StgValue>
</operation>

<operation id="5285" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:609 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5286" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:610 %sample_sliding_window_buffer_samples_timestamp_V_12_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_4_addr_1"/></StgValue>
</operation>

<operation id="5287" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:611 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5288" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:612 %sample_sliding_window_buffer_samples_timestamp_V_12_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_5_addr_1"/></StgValue>
</operation>

<operation id="5289" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:613 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5290" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:614 %sample_sliding_window_buffer_samples_timestamp_V_12_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_6_addr_1"/></StgValue>
</operation>

<operation id="5291" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:615 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5292" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:616 %sample_sliding_window_buffer_samples_timestamp_V_12_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_7_addr_1"/></StgValue>
</operation>

<operation id="5293" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3627" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:617 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5294" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:618 %sample_sliding_window_buffer_samples_timestamp_V_12_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_8_addr_1"/></StgValue>
</operation>

<operation id="5295" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3629" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:619 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5296" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:620 %sample_sliding_window_buffer_samples_timestamp_V_12_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_9_addr_1"/></StgValue>
</operation>

<operation id="5297" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:621 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5298" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3632" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:622 %sample_sliding_window_buffer_samples_timestamp_V_12_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_10_addr_1"/></StgValue>
</operation>

<operation id="5299" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3633" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:623 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5300" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3634" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:624 %sample_sliding_window_buffer_samples_timestamp_V_12_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_12_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_12_11_addr_1"/></StgValue>
</operation>

<operation id="5301" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3635" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:625 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_12, i5 %sample_sliding_window_buffer_samples_timestamp_V_12_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5302" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:626 %sample_sliding_window_buffer_samples_sample_V_13_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_0_addr_1"/></StgValue>
</operation>

<operation id="5303" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3637" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:627 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5304" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:628 %sample_sliding_window_buffer_samples_sample_V_13_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_1_addr_1"/></StgValue>
</operation>

<operation id="5305" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3639" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:629 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5306" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:630 %sample_sliding_window_buffer_samples_sample_V_13_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_2_addr_1"/></StgValue>
</operation>

<operation id="5307" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:631 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5308" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:632 %sample_sliding_window_buffer_samples_sample_V_13_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_3_addr_1"/></StgValue>
</operation>

<operation id="5309" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:633 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5310" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:634 %sample_sliding_window_buffer_samples_sample_V_13_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_4_addr_1"/></StgValue>
</operation>

<operation id="5311" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:635 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5312" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:636 %sample_sliding_window_buffer_samples_sample_V_13_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_5_addr_1"/></StgValue>
</operation>

<operation id="5313" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:637 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5314" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:638 %sample_sliding_window_buffer_samples_sample_V_13_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_6_addr_1"/></StgValue>
</operation>

<operation id="5315" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:639 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5316" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3650" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:640 %sample_sliding_window_buffer_samples_sample_V_13_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_7_addr_1"/></StgValue>
</operation>

<operation id="5317" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:641 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5318" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:642 %sample_sliding_window_buffer_samples_sample_V_13_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_8_addr_1"/></StgValue>
</operation>

<operation id="5319" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:643 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5320" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:644 %sample_sliding_window_buffer_samples_sample_V_13_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_9_addr_1"/></StgValue>
</operation>

<operation id="5321" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:645 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5322" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:646 %sample_sliding_window_buffer_samples_sample_V_13_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_10_addr_1"/></StgValue>
</operation>

<operation id="5323" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:647 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5324" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:648 %sample_sliding_window_buffer_samples_sample_V_13_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_13_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_13_11_addr_1"/></StgValue>
</operation>

<operation id="5325" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:649 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_13, i5 %sample_sliding_window_buffer_samples_sample_V_13_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5326" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:650 %sample_sliding_window_buffer_samples_timestamp_V_13_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_0_addr_1"/></StgValue>
</operation>

<operation id="5327" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:651 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5328" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3662" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:652 %sample_sliding_window_buffer_samples_timestamp_V_13_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_1_addr_1"/></StgValue>
</operation>

<operation id="5329" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3663" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:653 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5330" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:654 %sample_sliding_window_buffer_samples_timestamp_V_13_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_2_addr_1"/></StgValue>
</operation>

<operation id="5331" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:655 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5332" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3666" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:656 %sample_sliding_window_buffer_samples_timestamp_V_13_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_3_addr_1"/></StgValue>
</operation>

<operation id="5333" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3667" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:657 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5334" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:658 %sample_sliding_window_buffer_samples_timestamp_V_13_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_4_addr_1"/></StgValue>
</operation>

<operation id="5335" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3669" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:659 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5336" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:660 %sample_sliding_window_buffer_samples_timestamp_V_13_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_5_addr_1"/></StgValue>
</operation>

<operation id="5337" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3671" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:661 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5338" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3672" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:662 %sample_sliding_window_buffer_samples_timestamp_V_13_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_6_addr_1"/></StgValue>
</operation>

<operation id="5339" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3673" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:663 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5340" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3674" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:664 %sample_sliding_window_buffer_samples_timestamp_V_13_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_7_addr_1"/></StgValue>
</operation>

<operation id="5341" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3675" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:665 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5342" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:666 %sample_sliding_window_buffer_samples_timestamp_V_13_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_8_addr_1"/></StgValue>
</operation>

<operation id="5343" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3677" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:667 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5344" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3678" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:668 %sample_sliding_window_buffer_samples_timestamp_V_13_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_9_addr_1"/></StgValue>
</operation>

<operation id="5345" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:669 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5346" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:670 %sample_sliding_window_buffer_samples_timestamp_V_13_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_10_addr_1"/></StgValue>
</operation>

<operation id="5347" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3681" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:671 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5348" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3682" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:672 %sample_sliding_window_buffer_samples_timestamp_V_13_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_13_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_13_11_addr_1"/></StgValue>
</operation>

<operation id="5349" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3683" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:673 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_13, i5 %sample_sliding_window_buffer_samples_timestamp_V_13_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5350" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3684" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:674 %sample_sliding_window_buffer_samples_sample_V_14_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_0_addr_1"/></StgValue>
</operation>

<operation id="5351" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3685" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:675 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5352" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3686" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:676 %sample_sliding_window_buffer_samples_sample_V_14_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_1_addr_1"/></StgValue>
</operation>

<operation id="5353" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3687" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:677 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5354" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3688" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:678 %sample_sliding_window_buffer_samples_sample_V_14_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_2_addr_1"/></StgValue>
</operation>

<operation id="5355" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:679 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5356" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3690" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:680 %sample_sliding_window_buffer_samples_sample_V_14_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_3_addr_1"/></StgValue>
</operation>

<operation id="5357" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:681 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5358" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:682 %sample_sliding_window_buffer_samples_sample_V_14_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_4_addr_1"/></StgValue>
</operation>

<operation id="5359" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3693" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:683 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5360" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3694" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:684 %sample_sliding_window_buffer_samples_sample_V_14_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_5_addr_1"/></StgValue>
</operation>

<operation id="5361" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3695" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:685 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5362" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3696" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:686 %sample_sliding_window_buffer_samples_sample_V_14_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_6_addr_1"/></StgValue>
</operation>

<operation id="5363" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:687 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5364" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3698" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:688 %sample_sliding_window_buffer_samples_sample_V_14_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_7_addr_1"/></StgValue>
</operation>

<operation id="5365" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3699" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:689 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5366" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:690 %sample_sliding_window_buffer_samples_sample_V_14_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_8_addr_1"/></StgValue>
</operation>

<operation id="5367" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:691 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5368" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3702" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:692 %sample_sliding_window_buffer_samples_sample_V_14_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_9_addr_1"/></StgValue>
</operation>

<operation id="5369" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:693 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5370" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:694 %sample_sliding_window_buffer_samples_sample_V_14_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_10_addr_1"/></StgValue>
</operation>

<operation id="5371" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:695 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5372" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3706" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:696 %sample_sliding_window_buffer_samples_sample_V_14_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_14_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_14_11_addr_1"/></StgValue>
</operation>

<operation id="5373" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3707" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:697 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_14, i5 %sample_sliding_window_buffer_samples_sample_V_14_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5374" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:698 %sample_sliding_window_buffer_samples_timestamp_V_14_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_0_addr_1"/></StgValue>
</operation>

<operation id="5375" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:699 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5376" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3710" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:700 %sample_sliding_window_buffer_samples_timestamp_V_14_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_1_addr_1"/></StgValue>
</operation>

<operation id="5377" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3711" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:701 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5378" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:702 %sample_sliding_window_buffer_samples_timestamp_V_14_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_2_addr_1"/></StgValue>
</operation>

<operation id="5379" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:703 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5380" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3714" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:704 %sample_sliding_window_buffer_samples_timestamp_V_14_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_3_addr_1"/></StgValue>
</operation>

<operation id="5381" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:705 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5382" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:706 %sample_sliding_window_buffer_samples_timestamp_V_14_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_4_addr_1"/></StgValue>
</operation>

<operation id="5383" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:707 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5384" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3718" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:708 %sample_sliding_window_buffer_samples_timestamp_V_14_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_5_addr_1"/></StgValue>
</operation>

<operation id="5385" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:709 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5386" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:710 %sample_sliding_window_buffer_samples_timestamp_V_14_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_6_addr_1"/></StgValue>
</operation>

<operation id="5387" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:711 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5388" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:712 %sample_sliding_window_buffer_samples_timestamp_V_14_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_7_addr_1"/></StgValue>
</operation>

<operation id="5389" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:713 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5390" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:714 %sample_sliding_window_buffer_samples_timestamp_V_14_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_8_addr_1"/></StgValue>
</operation>

<operation id="5391" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:715 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5392" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3726" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:716 %sample_sliding_window_buffer_samples_timestamp_V_14_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_9_addr_1"/></StgValue>
</operation>

<operation id="5393" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3727" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:717 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5394" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:718 %sample_sliding_window_buffer_samples_timestamp_V_14_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_10_addr_1"/></StgValue>
</operation>

<operation id="5395" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3729" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:719 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5396" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3730" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:720 %sample_sliding_window_buffer_samples_timestamp_V_14_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_14_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_14_11_addr_1"/></StgValue>
</operation>

<operation id="5397" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3731" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:721 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_14, i5 %sample_sliding_window_buffer_samples_timestamp_V_14_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5398" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3732" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:722 %sample_sliding_window_buffer_samples_sample_V_15_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_0_addr_1"/></StgValue>
</operation>

<operation id="5399" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:723 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5400" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3734" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:724 %sample_sliding_window_buffer_samples_sample_V_15_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_1_addr_1"/></StgValue>
</operation>

<operation id="5401" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3735" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:725 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5402" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3736" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:726 %sample_sliding_window_buffer_samples_sample_V_15_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_2_addr_1"/></StgValue>
</operation>

<operation id="5403" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3737" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:727 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5404" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3738" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:728 %sample_sliding_window_buffer_samples_sample_V_15_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_3_addr_1"/></StgValue>
</operation>

<operation id="5405" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3739" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:729 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5406" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:730 %sample_sliding_window_buffer_samples_sample_V_15_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_4_addr_1"/></StgValue>
</operation>

<operation id="5407" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3741" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:731 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5408" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3742" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:732 %sample_sliding_window_buffer_samples_sample_V_15_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_5_addr_1"/></StgValue>
</operation>

<operation id="5409" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3743" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:733 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5410" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3744" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:734 %sample_sliding_window_buffer_samples_sample_V_15_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_6_addr_1"/></StgValue>
</operation>

<operation id="5411" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3745" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:735 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5412" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3746" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:736 %sample_sliding_window_buffer_samples_sample_V_15_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_7_addr_1"/></StgValue>
</operation>

<operation id="5413" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3747" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:737 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5414" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3748" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:738 %sample_sliding_window_buffer_samples_sample_V_15_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_8_addr_1"/></StgValue>
</operation>

<operation id="5415" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3749" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:739 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5416" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3750" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:740 %sample_sliding_window_buffer_samples_sample_V_15_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_9_addr_1"/></StgValue>
</operation>

<operation id="5417" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:741 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5418" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:742 %sample_sliding_window_buffer_samples_sample_V_15_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_10_addr_1"/></StgValue>
</operation>

<operation id="5419" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:743 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5420" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3754" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:744 %sample_sliding_window_buffer_samples_sample_V_15_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_15_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_15_11_addr_1"/></StgValue>
</operation>

<operation id="5421" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3755" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:745 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_15, i5 %sample_sliding_window_buffer_samples_sample_V_15_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5422" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:746 %sample_sliding_window_buffer_samples_timestamp_V_15_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_0_addr_1"/></StgValue>
</operation>

<operation id="5423" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:747 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5424" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:748 %sample_sliding_window_buffer_samples_timestamp_V_15_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_1_addr_1"/></StgValue>
</operation>

<operation id="5425" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3759" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:749 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5426" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3760" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:750 %sample_sliding_window_buffer_samples_timestamp_V_15_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_2_addr_1"/></StgValue>
</operation>

<operation id="5427" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3761" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:751 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5428" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3762" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:752 %sample_sliding_window_buffer_samples_timestamp_V_15_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_3_addr_1"/></StgValue>
</operation>

<operation id="5429" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3763" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:753 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5430" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3764" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:754 %sample_sliding_window_buffer_samples_timestamp_V_15_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_4_addr_1"/></StgValue>
</operation>

<operation id="5431" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3765" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:755 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5432" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3766" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:756 %sample_sliding_window_buffer_samples_timestamp_V_15_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_5_addr_1"/></StgValue>
</operation>

<operation id="5433" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:757 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5434" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3768" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:758 %sample_sliding_window_buffer_samples_timestamp_V_15_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_6_addr_1"/></StgValue>
</operation>

<operation id="5435" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:759 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5436" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3770" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:760 %sample_sliding_window_buffer_samples_timestamp_V_15_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_7_addr_1"/></StgValue>
</operation>

<operation id="5437" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3771" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:761 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5438" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:762 %sample_sliding_window_buffer_samples_timestamp_V_15_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_8_addr_1"/></StgValue>
</operation>

<operation id="5439" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:763 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5440" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3774" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:764 %sample_sliding_window_buffer_samples_timestamp_V_15_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_9_addr_1"/></StgValue>
</operation>

<operation id="5441" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3775" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:765 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5442" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3776" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:766 %sample_sliding_window_buffer_samples_timestamp_V_15_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_10_addr_1"/></StgValue>
</operation>

<operation id="5443" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3777" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:767 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5444" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:768 %sample_sliding_window_buffer_samples_timestamp_V_15_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_15_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_15_11_addr_1"/></StgValue>
</operation>

<operation id="5445" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3779" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:769 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_15, i5 %sample_sliding_window_buffer_samples_timestamp_V_15_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5446" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3780" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:770 %sample_sliding_window_buffer_samples_sample_V_16_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_0_addr_1"/></StgValue>
</operation>

<operation id="5447" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3781" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:771 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5448" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:772 %sample_sliding_window_buffer_samples_sample_V_16_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_1_addr_1"/></StgValue>
</operation>

<operation id="5449" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3783" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:773 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5450" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:774 %sample_sliding_window_buffer_samples_sample_V_16_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_2_addr_1"/></StgValue>
</operation>

<operation id="5451" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:775 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5452" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3786" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:776 %sample_sliding_window_buffer_samples_sample_V_16_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_3_addr_1"/></StgValue>
</operation>

<operation id="5453" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:777 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5454" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:778 %sample_sliding_window_buffer_samples_sample_V_16_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_4_addr_1"/></StgValue>
</operation>

<operation id="5455" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3789" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:779 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5456" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3790" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:780 %sample_sliding_window_buffer_samples_sample_V_16_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_5_addr_1"/></StgValue>
</operation>

<operation id="5457" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:781 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5458" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3792" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:782 %sample_sliding_window_buffer_samples_sample_V_16_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_6_addr_1"/></StgValue>
</operation>

<operation id="5459" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3793" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:783 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5460" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3794" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:784 %sample_sliding_window_buffer_samples_sample_V_16_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_7_addr_1"/></StgValue>
</operation>

<operation id="5461" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3795" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:785 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5462" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3796" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:786 %sample_sliding_window_buffer_samples_sample_V_16_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_8_addr_1"/></StgValue>
</operation>

<operation id="5463" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3797" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:787 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5464" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3798" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:788 %sample_sliding_window_buffer_samples_sample_V_16_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_9_addr_1"/></StgValue>
</operation>

<operation id="5465" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3799" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:789 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5466" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3800" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:790 %sample_sliding_window_buffer_samples_sample_V_16_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_10_addr_1"/></StgValue>
</operation>

<operation id="5467" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3801" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:791 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5468" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3802" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:792 %sample_sliding_window_buffer_samples_sample_V_16_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_16_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_16_11_addr_1"/></StgValue>
</operation>

<operation id="5469" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:793 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_16, i5 %sample_sliding_window_buffer_samples_sample_V_16_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5470" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3804" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:794 %sample_sliding_window_buffer_samples_timestamp_V_16_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_0_addr_1"/></StgValue>
</operation>

<operation id="5471" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3805" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:795 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5472" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3806" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:796 %sample_sliding_window_buffer_samples_timestamp_V_16_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_1_addr_1"/></StgValue>
</operation>

<operation id="5473" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3807" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:797 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5474" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3808" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:798 %sample_sliding_window_buffer_samples_timestamp_V_16_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_2_addr_1"/></StgValue>
</operation>

<operation id="5475" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:799 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5476" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3810" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:800 %sample_sliding_window_buffer_samples_timestamp_V_16_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_3_addr_1"/></StgValue>
</operation>

<operation id="5477" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3811" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:801 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5478" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:802 %sample_sliding_window_buffer_samples_timestamp_V_16_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_4_addr_1"/></StgValue>
</operation>

<operation id="5479" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3813" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:803 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5480" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3814" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:804 %sample_sliding_window_buffer_samples_timestamp_V_16_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_5_addr_1"/></StgValue>
</operation>

<operation id="5481" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:805 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5482" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3816" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:806 %sample_sliding_window_buffer_samples_timestamp_V_16_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_6_addr_1"/></StgValue>
</operation>

<operation id="5483" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3817" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:807 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5484" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3818" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:808 %sample_sliding_window_buffer_samples_timestamp_V_16_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_7_addr_1"/></StgValue>
</operation>

<operation id="5485" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3819" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:809 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5486" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3820" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:810 %sample_sliding_window_buffer_samples_timestamp_V_16_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_8_addr_1"/></StgValue>
</operation>

<operation id="5487" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3821" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:811 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5488" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3822" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:812 %sample_sliding_window_buffer_samples_timestamp_V_16_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_9_addr_1"/></StgValue>
</operation>

<operation id="5489" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3823" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:813 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5490" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3824" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:814 %sample_sliding_window_buffer_samples_timestamp_V_16_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_10_addr_1"/></StgValue>
</operation>

<operation id="5491" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3825" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:815 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5492" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3826" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:816 %sample_sliding_window_buffer_samples_timestamp_V_16_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_16_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_16_11_addr_1"/></StgValue>
</operation>

<operation id="5493" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:817 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_16, i5 %sample_sliding_window_buffer_samples_timestamp_V_16_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5494" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3828" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:818 %sample_sliding_window_buffer_samples_sample_V_17_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_0_addr_1"/></StgValue>
</operation>

<operation id="5495" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3829" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:819 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5496" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:820 %sample_sliding_window_buffer_samples_sample_V_17_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_1_addr_1"/></StgValue>
</operation>

<operation id="5497" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3831" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:821 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5498" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3832" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:822 %sample_sliding_window_buffer_samples_sample_V_17_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_2_addr_1"/></StgValue>
</operation>

<operation id="5499" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3833" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:823 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5500" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3834" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:824 %sample_sliding_window_buffer_samples_sample_V_17_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_3_addr_1"/></StgValue>
</operation>

<operation id="5501" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3835" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:825 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5502" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3836" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:826 %sample_sliding_window_buffer_samples_sample_V_17_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_4_addr_1"/></StgValue>
</operation>

<operation id="5503" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3837" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:827 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5504" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3838" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:828 %sample_sliding_window_buffer_samples_sample_V_17_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_5_addr_1"/></StgValue>
</operation>

<operation id="5505" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3839" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:829 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5506" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3840" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:830 %sample_sliding_window_buffer_samples_sample_V_17_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_6_addr_1"/></StgValue>
</operation>

<operation id="5507" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3841" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:831 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5508" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3842" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:832 %sample_sliding_window_buffer_samples_sample_V_17_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_7_addr_1"/></StgValue>
</operation>

<operation id="5509" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3843" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:833 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5510" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3844" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:834 %sample_sliding_window_buffer_samples_sample_V_17_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_8_addr_1"/></StgValue>
</operation>

<operation id="5511" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3845" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:835 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5512" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3846" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:836 %sample_sliding_window_buffer_samples_sample_V_17_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_9_addr_1"/></StgValue>
</operation>

<operation id="5513" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:837 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5514" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3848" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:838 %sample_sliding_window_buffer_samples_sample_V_17_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_10_addr_1"/></StgValue>
</operation>

<operation id="5515" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:839 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5516" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3850" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:840 %sample_sliding_window_buffer_samples_sample_V_17_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_17_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_17_11_addr_1"/></StgValue>
</operation>

<operation id="5517" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:841 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_17, i5 %sample_sliding_window_buffer_samples_sample_V_17_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5518" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3852" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:842 %sample_sliding_window_buffer_samples_timestamp_V_17_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_0_addr_1"/></StgValue>
</operation>

<operation id="5519" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3853" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:843 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5520" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:844 %sample_sliding_window_buffer_samples_timestamp_V_17_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_1_addr_1"/></StgValue>
</operation>

<operation id="5521" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3855" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:845 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5522" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:846 %sample_sliding_window_buffer_samples_timestamp_V_17_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_2_addr_1"/></StgValue>
</operation>

<operation id="5523" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3857" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:847 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5524" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3858" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:848 %sample_sliding_window_buffer_samples_timestamp_V_17_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_3_addr_1"/></StgValue>
</operation>

<operation id="5525" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3859" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:849 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5526" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3860" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:850 %sample_sliding_window_buffer_samples_timestamp_V_17_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_4_addr_1"/></StgValue>
</operation>

<operation id="5527" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3861" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:851 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5528" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3862" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:852 %sample_sliding_window_buffer_samples_timestamp_V_17_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_5_addr_1"/></StgValue>
</operation>

<operation id="5529" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3863" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:853 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5530" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3864" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:854 %sample_sliding_window_buffer_samples_timestamp_V_17_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_6_addr_1"/></StgValue>
</operation>

<operation id="5531" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3865" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:855 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5532" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:856 %sample_sliding_window_buffer_samples_timestamp_V_17_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_7_addr_1"/></StgValue>
</operation>

<operation id="5533" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3867" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:857 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5534" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3868" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:858 %sample_sliding_window_buffer_samples_timestamp_V_17_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_8_addr_1"/></StgValue>
</operation>

<operation id="5535" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3869" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:859 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5536" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3870" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:860 %sample_sliding_window_buffer_samples_timestamp_V_17_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_9_addr_1"/></StgValue>
</operation>

<operation id="5537" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3871" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:861 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5538" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3872" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:862 %sample_sliding_window_buffer_samples_timestamp_V_17_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_10_addr_1"/></StgValue>
</operation>

<operation id="5539" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3873" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:863 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5540" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3874" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:864 %sample_sliding_window_buffer_samples_timestamp_V_17_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_17_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_17_11_addr_1"/></StgValue>
</operation>

<operation id="5541" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3875" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:865 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_17, i5 %sample_sliding_window_buffer_samples_timestamp_V_17_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5542" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3876" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:866 %sample_sliding_window_buffer_samples_sample_V_18_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_0_addr_1"/></StgValue>
</operation>

<operation id="5543" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3877" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:867 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5544" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:868 %sample_sliding_window_buffer_samples_sample_V_18_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_1_addr_1"/></StgValue>
</operation>

<operation id="5545" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3879" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:869 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5546" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3880" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:870 %sample_sliding_window_buffer_samples_sample_V_18_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_2_addr_1"/></StgValue>
</operation>

<operation id="5547" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3881" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:871 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5548" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3882" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:872 %sample_sliding_window_buffer_samples_sample_V_18_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_3_addr_1"/></StgValue>
</operation>

<operation id="5549" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3883" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:873 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5550" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3884" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:874 %sample_sliding_window_buffer_samples_sample_V_18_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_4_addr_1"/></StgValue>
</operation>

<operation id="5551" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3885" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:875 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5552" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3886" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:876 %sample_sliding_window_buffer_samples_sample_V_18_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_5_addr_1"/></StgValue>
</operation>

<operation id="5553" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:877 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5554" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3888" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:878 %sample_sliding_window_buffer_samples_sample_V_18_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_6_addr_1"/></StgValue>
</operation>

<operation id="5555" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3889" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:879 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5556" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:880 %sample_sliding_window_buffer_samples_sample_V_18_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_7_addr_1"/></StgValue>
</operation>

<operation id="5557" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3891" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:881 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5558" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3892" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:882 %sample_sliding_window_buffer_samples_sample_V_18_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_8_addr_1"/></StgValue>
</operation>

<operation id="5559" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3893" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:883 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5560" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3894" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:884 %sample_sliding_window_buffer_samples_sample_V_18_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_9_addr_1"/></StgValue>
</operation>

<operation id="5561" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3895" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:885 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5562" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3896" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:886 %sample_sliding_window_buffer_samples_sample_V_18_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_10_addr_1"/></StgValue>
</operation>

<operation id="5563" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3897" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:887 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5564" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3898" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:888 %sample_sliding_window_buffer_samples_sample_V_18_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_18_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_18_11_addr_1"/></StgValue>
</operation>

<operation id="5565" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3899" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:889 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_18, i5 %sample_sliding_window_buffer_samples_sample_V_18_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5566" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3900" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:890 %sample_sliding_window_buffer_samples_timestamp_V_18_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_0_addr_1"/></StgValue>
</operation>

<operation id="5567" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3901" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:891 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5568" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3902" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:892 %sample_sliding_window_buffer_samples_timestamp_V_18_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_1_addr_1"/></StgValue>
</operation>

<operation id="5569" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3903" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:893 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5570" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3904" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:894 %sample_sliding_window_buffer_samples_timestamp_V_18_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_2_addr_1"/></StgValue>
</operation>

<operation id="5571" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3905" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:895 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5572" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3906" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:896 %sample_sliding_window_buffer_samples_timestamp_V_18_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_3_addr_1"/></StgValue>
</operation>

<operation id="5573" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3907" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:897 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5574" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3908" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:898 %sample_sliding_window_buffer_samples_timestamp_V_18_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_4_addr_1"/></StgValue>
</operation>

<operation id="5575" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3909" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:899 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5576" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3910" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:900 %sample_sliding_window_buffer_samples_timestamp_V_18_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_5_addr_1"/></StgValue>
</operation>

<operation id="5577" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3911" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:901 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5578" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3912" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:902 %sample_sliding_window_buffer_samples_timestamp_V_18_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_6_addr_1"/></StgValue>
</operation>

<operation id="5579" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3913" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:903 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5580" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:904 %sample_sliding_window_buffer_samples_timestamp_V_18_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_7_addr_1"/></StgValue>
</operation>

<operation id="5581" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3915" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:905 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5582" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3916" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:906 %sample_sliding_window_buffer_samples_timestamp_V_18_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_8_addr_1"/></StgValue>
</operation>

<operation id="5583" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3917" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:907 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5584" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3918" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:908 %sample_sliding_window_buffer_samples_timestamp_V_18_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_9_addr_1"/></StgValue>
</operation>

<operation id="5585" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3919" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:909 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5586" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3920" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:910 %sample_sliding_window_buffer_samples_timestamp_V_18_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_10_addr_1"/></StgValue>
</operation>

<operation id="5587" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3921" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:911 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5588" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3922" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:912 %sample_sliding_window_buffer_samples_timestamp_V_18_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_18_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_18_11_addr_1"/></StgValue>
</operation>

<operation id="5589" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3923" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:913 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_18, i5 %sample_sliding_window_buffer_samples_timestamp_V_18_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5590" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3924" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:914 %sample_sliding_window_buffer_samples_sample_V_19_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_0_addr_1"/></StgValue>
</operation>

<operation id="5591" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3925" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:915 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5592" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3926" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:916 %sample_sliding_window_buffer_samples_sample_V_19_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_1_addr_1"/></StgValue>
</operation>

<operation id="5593" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3927" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:917 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5594" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3928" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:918 %sample_sliding_window_buffer_samples_sample_V_19_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_2_addr_1"/></StgValue>
</operation>

<operation id="5595" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3929" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:919 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5596" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3930" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:920 %sample_sliding_window_buffer_samples_sample_V_19_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_3_addr_1"/></StgValue>
</operation>

<operation id="5597" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3931" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:921 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5598" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3932" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:922 %sample_sliding_window_buffer_samples_sample_V_19_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_4_addr_1"/></StgValue>
</operation>

<operation id="5599" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3933" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:923 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5600" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3934" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:924 %sample_sliding_window_buffer_samples_sample_V_19_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_5_addr_1"/></StgValue>
</operation>

<operation id="5601" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3935" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:925 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5602" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3936" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:926 %sample_sliding_window_buffer_samples_sample_V_19_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_6_addr_1"/></StgValue>
</operation>

<operation id="5603" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3937" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:927 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5604" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3938" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:928 %sample_sliding_window_buffer_samples_sample_V_19_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_7_addr_1"/></StgValue>
</operation>

<operation id="5605" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3939" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:929 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5606" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3940" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:930 %sample_sliding_window_buffer_samples_sample_V_19_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_8_addr_1"/></StgValue>
</operation>

<operation id="5607" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3941" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:931 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5608" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3942" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:932 %sample_sliding_window_buffer_samples_sample_V_19_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_9_addr_1"/></StgValue>
</operation>

<operation id="5609" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3943" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:933 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5610" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3944" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:934 %sample_sliding_window_buffer_samples_sample_V_19_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_10_addr_1"/></StgValue>
</operation>

<operation id="5611" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3945" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:935 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5612" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3946" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:936 %sample_sliding_window_buffer_samples_sample_V_19_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_19_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_19_11_addr_1"/></StgValue>
</operation>

<operation id="5613" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3947" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:937 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_19, i5 %sample_sliding_window_buffer_samples_sample_V_19_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5614" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3948" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:938 %sample_sliding_window_buffer_samples_timestamp_V_19_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_0_addr_1"/></StgValue>
</operation>

<operation id="5615" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3949" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:939 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5616" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3950" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:940 %sample_sliding_window_buffer_samples_timestamp_V_19_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_1_addr_1"/></StgValue>
</operation>

<operation id="5617" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3951" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:941 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5618" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3952" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:942 %sample_sliding_window_buffer_samples_timestamp_V_19_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_2_addr_1"/></StgValue>
</operation>

<operation id="5619" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3953" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:943 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5620" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3954" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:944 %sample_sliding_window_buffer_samples_timestamp_V_19_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_3_addr_1"/></StgValue>
</operation>

<operation id="5621" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3955" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:945 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5622" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3956" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:946 %sample_sliding_window_buffer_samples_timestamp_V_19_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_4_addr_1"/></StgValue>
</operation>

<operation id="5623" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3957" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:947 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5624" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3958" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:948 %sample_sliding_window_buffer_samples_timestamp_V_19_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_5_addr_1"/></StgValue>
</operation>

<operation id="5625" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3959" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:949 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5626" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3960" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:950 %sample_sliding_window_buffer_samples_timestamp_V_19_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_6_addr_1"/></StgValue>
</operation>

<operation id="5627" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3961" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:951 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5628" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3962" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:952 %sample_sliding_window_buffer_samples_timestamp_V_19_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_7_addr_1"/></StgValue>
</operation>

<operation id="5629" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3963" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:953 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5630" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3964" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:954 %sample_sliding_window_buffer_samples_timestamp_V_19_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_8_addr_1"/></StgValue>
</operation>

<operation id="5631" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3965" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:955 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5632" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3966" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:956 %sample_sliding_window_buffer_samples_timestamp_V_19_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_9_addr_1"/></StgValue>
</operation>

<operation id="5633" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3967" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:957 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5634" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3968" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:958 %sample_sliding_window_buffer_samples_timestamp_V_19_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_10_addr_1"/></StgValue>
</operation>

<operation id="5635" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3969" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:959 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5636" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3970" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:960 %sample_sliding_window_buffer_samples_timestamp_V_19_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_19_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_19_11_addr_1"/></StgValue>
</operation>

<operation id="5637" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3971" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:961 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_19, i5 %sample_sliding_window_buffer_samples_timestamp_V_19_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5638" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3972" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:962 %sample_sliding_window_buffer_samples_sample_V_20_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_0_addr_1"/></StgValue>
</operation>

<operation id="5639" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3973" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:963 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5640" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3974" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:964 %sample_sliding_window_buffer_samples_sample_V_20_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_1_addr_1"/></StgValue>
</operation>

<operation id="5641" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3975" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:965 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5642" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3976" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:966 %sample_sliding_window_buffer_samples_sample_V_20_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_2_addr_1"/></StgValue>
</operation>

<operation id="5643" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3977" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:967 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5644" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3978" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:968 %sample_sliding_window_buffer_samples_sample_V_20_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_3_addr_1"/></StgValue>
</operation>

<operation id="5645" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3979" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:969 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5646" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3980" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:970 %sample_sliding_window_buffer_samples_sample_V_20_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_4_addr_1"/></StgValue>
</operation>

<operation id="5647" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3981" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:971 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5648" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3982" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:972 %sample_sliding_window_buffer_samples_sample_V_20_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_5_addr_1"/></StgValue>
</operation>

<operation id="5649" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3983" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:973 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5650" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3984" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:974 %sample_sliding_window_buffer_samples_sample_V_20_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_6_addr_1"/></StgValue>
</operation>

<operation id="5651" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3985" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:975 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5652" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3986" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:976 %sample_sliding_window_buffer_samples_sample_V_20_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_7_addr_1"/></StgValue>
</operation>

<operation id="5653" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3987" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:977 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5654" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3988" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:978 %sample_sliding_window_buffer_samples_sample_V_20_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_8_addr_1"/></StgValue>
</operation>

<operation id="5655" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3989" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:979 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5656" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3990" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:980 %sample_sliding_window_buffer_samples_sample_V_20_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_9_addr_1"/></StgValue>
</operation>

<operation id="5657" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3991" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:981 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5658" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:982 %sample_sliding_window_buffer_samples_sample_V_20_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_10_addr_1"/></StgValue>
</operation>

<operation id="5659" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3993" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:983 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5660" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3994" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:984 %sample_sliding_window_buffer_samples_sample_V_20_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_20_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_20_11_addr_1"/></StgValue>
</operation>

<operation id="5661" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3995" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:985 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_20, i5 %sample_sliding_window_buffer_samples_sample_V_20_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5662" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3996" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:986 %sample_sliding_window_buffer_samples_timestamp_V_20_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_0_addr_1"/></StgValue>
</operation>

<operation id="5663" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3997" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:987 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5664" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3998" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:988 %sample_sliding_window_buffer_samples_timestamp_V_20_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_1_addr_1"/></StgValue>
</operation>

<operation id="5665" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3999" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:989 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5666" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4000" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:990 %sample_sliding_window_buffer_samples_timestamp_V_20_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_2_addr_1"/></StgValue>
</operation>

<operation id="5667" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4001" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:991 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5668" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4002" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:992 %sample_sliding_window_buffer_samples_timestamp_V_20_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_3_addr_1"/></StgValue>
</operation>

<operation id="5669" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4003" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:993 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5670" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4004" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:994 %sample_sliding_window_buffer_samples_timestamp_V_20_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_4_addr_1"/></StgValue>
</operation>

<operation id="5671" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4005" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:995 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5672" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4006" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:996 %sample_sliding_window_buffer_samples_timestamp_V_20_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_5_addr_1"/></StgValue>
</operation>

<operation id="5673" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4007" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:997 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5674" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4008" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:998 %sample_sliding_window_buffer_samples_timestamp_V_20_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_6_addr_1"/></StgValue>
</operation>

<operation id="5675" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4009" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:999 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5676" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4010" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1000 %sample_sliding_window_buffer_samples_timestamp_V_20_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_7_addr_1"/></StgValue>
</operation>

<operation id="5677" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4011" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1001 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5678" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4012" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1002 %sample_sliding_window_buffer_samples_timestamp_V_20_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_8_addr_1"/></StgValue>
</operation>

<operation id="5679" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4013" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1003 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5680" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4014" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1004 %sample_sliding_window_buffer_samples_timestamp_V_20_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_9_addr_1"/></StgValue>
</operation>

<operation id="5681" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4015" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1005 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5682" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4016" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1006 %sample_sliding_window_buffer_samples_timestamp_V_20_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_10_addr_1"/></StgValue>
</operation>

<operation id="5683" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4017" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1007 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5684" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4018" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1008 %sample_sliding_window_buffer_samples_timestamp_V_20_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_20_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_20_11_addr_1"/></StgValue>
</operation>

<operation id="5685" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4019" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1009 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_20, i5 %sample_sliding_window_buffer_samples_timestamp_V_20_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5686" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4020" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1010 %sample_sliding_window_buffer_samples_sample_V_21_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_0_addr_1"/></StgValue>
</operation>

<operation id="5687" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4021" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1011 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5688" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4022" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1012 %sample_sliding_window_buffer_samples_sample_V_21_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_1_addr_1"/></StgValue>
</operation>

<operation id="5689" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4023" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1013 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5690" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4024" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1014 %sample_sliding_window_buffer_samples_sample_V_21_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_2_addr_1"/></StgValue>
</operation>

<operation id="5691" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4025" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1015 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5692" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4026" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1016 %sample_sliding_window_buffer_samples_sample_V_21_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_3_addr_1"/></StgValue>
</operation>

<operation id="5693" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4027" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1017 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5694" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4028" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1018 %sample_sliding_window_buffer_samples_sample_V_21_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_4_addr_1"/></StgValue>
</operation>

<operation id="5695" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4029" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1019 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5696" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4030" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1020 %sample_sliding_window_buffer_samples_sample_V_21_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_5_addr_1"/></StgValue>
</operation>

<operation id="5697" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4031" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1021 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5698" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4032" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1022 %sample_sliding_window_buffer_samples_sample_V_21_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_6_addr_1"/></StgValue>
</operation>

<operation id="5699" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4033" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1023 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5700" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1024 %sample_sliding_window_buffer_samples_sample_V_21_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_7_addr_1"/></StgValue>
</operation>

<operation id="5701" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4035" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1025 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5702" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4036" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1026 %sample_sliding_window_buffer_samples_sample_V_21_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_8_addr_1"/></StgValue>
</operation>

<operation id="5703" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4037" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1027 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5704" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4038" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1028 %sample_sliding_window_buffer_samples_sample_V_21_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_9_addr_1"/></StgValue>
</operation>

<operation id="5705" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4039" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1029 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5706" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4040" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1030 %sample_sliding_window_buffer_samples_sample_V_21_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_10_addr_1"/></StgValue>
</operation>

<operation id="5707" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4041" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1031 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5708" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4042" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1032 %sample_sliding_window_buffer_samples_sample_V_21_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_21_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_21_11_addr_1"/></StgValue>
</operation>

<operation id="5709" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4043" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1033 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_21, i5 %sample_sliding_window_buffer_samples_sample_V_21_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5710" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4044" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1034 %sample_sliding_window_buffer_samples_timestamp_V_21_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_0_addr_1"/></StgValue>
</operation>

<operation id="5711" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4045" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1035 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5712" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4046" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1036 %sample_sliding_window_buffer_samples_timestamp_V_21_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_1_addr_1"/></StgValue>
</operation>

<operation id="5713" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4047" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1037 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5714" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4048" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1038 %sample_sliding_window_buffer_samples_timestamp_V_21_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_2_addr_1"/></StgValue>
</operation>

<operation id="5715" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4049" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1039 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5716" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4050" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1040 %sample_sliding_window_buffer_samples_timestamp_V_21_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_3_addr_1"/></StgValue>
</operation>

<operation id="5717" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4051" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1041 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5718" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4052" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1042 %sample_sliding_window_buffer_samples_timestamp_V_21_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_4_addr_1"/></StgValue>
</operation>

<operation id="5719" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4053" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1043 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5720" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4054" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1044 %sample_sliding_window_buffer_samples_timestamp_V_21_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_5_addr_1"/></StgValue>
</operation>

<operation id="5721" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1045 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5722" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4056" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1046 %sample_sliding_window_buffer_samples_timestamp_V_21_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_6_addr_1"/></StgValue>
</operation>

<operation id="5723" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4057" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1047 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5724" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4058" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1048 %sample_sliding_window_buffer_samples_timestamp_V_21_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_7_addr_1"/></StgValue>
</operation>

<operation id="5725" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4059" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1049 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5726" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4060" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1050 %sample_sliding_window_buffer_samples_timestamp_V_21_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_8_addr_1"/></StgValue>
</operation>

<operation id="5727" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4061" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1051 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5728" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4062" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1052 %sample_sliding_window_buffer_samples_timestamp_V_21_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_9_addr_1"/></StgValue>
</operation>

<operation id="5729" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4063" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1053 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5730" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4064" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1054 %sample_sliding_window_buffer_samples_timestamp_V_21_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_10_addr_1"/></StgValue>
</operation>

<operation id="5731" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4065" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1055 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5732" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4066" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1056 %sample_sliding_window_buffer_samples_timestamp_V_21_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_21_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_21_11_addr_1"/></StgValue>
</operation>

<operation id="5733" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4067" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1057 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_21, i5 %sample_sliding_window_buffer_samples_timestamp_V_21_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5734" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4068" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1058 %sample_sliding_window_buffer_samples_sample_V_22_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_0_addr_1"/></StgValue>
</operation>

<operation id="5735" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4069" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1059 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5736" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4070" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1060 %sample_sliding_window_buffer_samples_sample_V_22_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_1_addr_1"/></StgValue>
</operation>

<operation id="5737" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4071" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1061 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5738" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1062 %sample_sliding_window_buffer_samples_sample_V_22_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_2_addr_1"/></StgValue>
</operation>

<operation id="5739" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4073" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1063 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5740" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4074" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1064 %sample_sliding_window_buffer_samples_sample_V_22_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_3_addr_1"/></StgValue>
</operation>

<operation id="5741" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4075" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1065 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5742" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4076" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1066 %sample_sliding_window_buffer_samples_sample_V_22_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_4_addr_1"/></StgValue>
</operation>

<operation id="5743" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4077" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1067 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5744" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4078" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1068 %sample_sliding_window_buffer_samples_sample_V_22_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_5_addr_1"/></StgValue>
</operation>

<operation id="5745" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4079" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1069 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5746" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4080" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1070 %sample_sliding_window_buffer_samples_sample_V_22_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_6_addr_1"/></StgValue>
</operation>

<operation id="5747" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4081" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1071 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5748" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4082" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1072 %sample_sliding_window_buffer_samples_sample_V_22_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_7_addr_1"/></StgValue>
</operation>

<operation id="5749" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4083" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1073 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5750" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4084" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1074 %sample_sliding_window_buffer_samples_sample_V_22_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_8_addr_1"/></StgValue>
</operation>

<operation id="5751" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4085" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1075 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5752" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4086" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1076 %sample_sliding_window_buffer_samples_sample_V_22_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_9_addr_1"/></StgValue>
</operation>

<operation id="5753" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4087" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1077 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5754" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4088" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1078 %sample_sliding_window_buffer_samples_sample_V_22_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_10_addr_1"/></StgValue>
</operation>

<operation id="5755" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4089" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1079 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5756" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4090" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1080 %sample_sliding_window_buffer_samples_sample_V_22_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_22_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_22_11_addr_1"/></StgValue>
</operation>

<operation id="5757" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4091" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1081 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_22, i5 %sample_sliding_window_buffer_samples_sample_V_22_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5758" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4092" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1082 %sample_sliding_window_buffer_samples_timestamp_V_22_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_0_addr_1"/></StgValue>
</operation>

<operation id="5759" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4093" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1083 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5760" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4094" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1084 %sample_sliding_window_buffer_samples_timestamp_V_22_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_1_addr_1"/></StgValue>
</operation>

<operation id="5761" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4095" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1085 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5762" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4096" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1086 %sample_sliding_window_buffer_samples_timestamp_V_22_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_2_addr_1"/></StgValue>
</operation>

<operation id="5763" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4097" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1087 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5764" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4098" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1088 %sample_sliding_window_buffer_samples_timestamp_V_22_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_3_addr_1"/></StgValue>
</operation>

<operation id="5765" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4099" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1089 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5766" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4100" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1090 %sample_sliding_window_buffer_samples_timestamp_V_22_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_4_addr_1"/></StgValue>
</operation>

<operation id="5767" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4101" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1091 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5768" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4102" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1092 %sample_sliding_window_buffer_samples_timestamp_V_22_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_5_addr_1"/></StgValue>
</operation>

<operation id="5769" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4103" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1093 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5770" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4104" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1094 %sample_sliding_window_buffer_samples_timestamp_V_22_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_6_addr_1"/></StgValue>
</operation>

<operation id="5771" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4105" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1095 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5772" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4106" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1096 %sample_sliding_window_buffer_samples_timestamp_V_22_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_7_addr_1"/></StgValue>
</operation>

<operation id="5773" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4107" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1097 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5774" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4108" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1098 %sample_sliding_window_buffer_samples_timestamp_V_22_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_8_addr_1"/></StgValue>
</operation>

<operation id="5775" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4109" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1099 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5776" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4110" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1100 %sample_sliding_window_buffer_samples_timestamp_V_22_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_9_addr_1"/></StgValue>
</operation>

<operation id="5777" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4111" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1101 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5778" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4112" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1102 %sample_sliding_window_buffer_samples_timestamp_V_22_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_10_addr_1"/></StgValue>
</operation>

<operation id="5779" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4113" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1103 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5780" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4114" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1104 %sample_sliding_window_buffer_samples_timestamp_V_22_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_22_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_22_11_addr_1"/></StgValue>
</operation>

<operation id="5781" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4115" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1105 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_22, i5 %sample_sliding_window_buffer_samples_timestamp_V_22_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5782" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4116" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1106 %sample_sliding_window_buffer_samples_sample_V_23_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_0_addr_1"/></StgValue>
</operation>

<operation id="5783" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4117" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1107 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5784" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4118" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1108 %sample_sliding_window_buffer_samples_sample_V_23_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_1_addr_1"/></StgValue>
</operation>

<operation id="5785" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4119" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1109 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5786" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4120" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1110 %sample_sliding_window_buffer_samples_sample_V_23_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_2_addr_1"/></StgValue>
</operation>

<operation id="5787" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4121" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1111 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5788" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4122" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1112 %sample_sliding_window_buffer_samples_sample_V_23_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_3_addr_1"/></StgValue>
</operation>

<operation id="5789" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4123" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1113 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5790" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4124" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1114 %sample_sliding_window_buffer_samples_sample_V_23_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_4_addr_1"/></StgValue>
</operation>

<operation id="5791" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4125" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1115 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5792" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4126" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1116 %sample_sliding_window_buffer_samples_sample_V_23_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_5_addr_1"/></StgValue>
</operation>

<operation id="5793" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4127" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1117 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5794" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4128" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1118 %sample_sliding_window_buffer_samples_sample_V_23_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_6_addr_1"/></StgValue>
</operation>

<operation id="5795" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4129" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1119 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5796" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4130" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1120 %sample_sliding_window_buffer_samples_sample_V_23_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_7_addr_1"/></StgValue>
</operation>

<operation id="5797" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4131" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1121 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5798" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4132" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1122 %sample_sliding_window_buffer_samples_sample_V_23_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_8_addr_1"/></StgValue>
</operation>

<operation id="5799" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4133" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1123 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5800" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4134" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1124 %sample_sliding_window_buffer_samples_sample_V_23_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_9_addr_1"/></StgValue>
</operation>

<operation id="5801" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4135" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1125 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5802" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4136" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1126 %sample_sliding_window_buffer_samples_sample_V_23_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_10_addr_1"/></StgValue>
</operation>

<operation id="5803" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4137" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1127 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5804" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4138" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1128 %sample_sliding_window_buffer_samples_sample_V_23_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_23_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_23_11_addr_1"/></StgValue>
</operation>

<operation id="5805" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4139" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1129 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_23, i5 %sample_sliding_window_buffer_samples_sample_V_23_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5806" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4140" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1130 %sample_sliding_window_buffer_samples_timestamp_V_23_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_0_addr_1"/></StgValue>
</operation>

<operation id="5807" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4141" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1131 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5808" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4142" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1132 %sample_sliding_window_buffer_samples_timestamp_V_23_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_1_addr_1"/></StgValue>
</operation>

<operation id="5809" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4143" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1133 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5810" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4144" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1134 %sample_sliding_window_buffer_samples_timestamp_V_23_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_2_addr_1"/></StgValue>
</operation>

<operation id="5811" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4145" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1135 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5812" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4146" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1136 %sample_sliding_window_buffer_samples_timestamp_V_23_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_3_addr_1"/></StgValue>
</operation>

<operation id="5813" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4147" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1137 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5814" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4148" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1138 %sample_sliding_window_buffer_samples_timestamp_V_23_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_4_addr_1"/></StgValue>
</operation>

<operation id="5815" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4149" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1139 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5816" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4150" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1140 %sample_sliding_window_buffer_samples_timestamp_V_23_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_5_addr_1"/></StgValue>
</operation>

<operation id="5817" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4151" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1141 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5818" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4152" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1142 %sample_sliding_window_buffer_samples_timestamp_V_23_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_6_addr_1"/></StgValue>
</operation>

<operation id="5819" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4153" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1143 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5820" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4154" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1144 %sample_sliding_window_buffer_samples_timestamp_V_23_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_7_addr_1"/></StgValue>
</operation>

<operation id="5821" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4155" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1145 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5822" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4156" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1146 %sample_sliding_window_buffer_samples_timestamp_V_23_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_8_addr_1"/></StgValue>
</operation>

<operation id="5823" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4157" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1147 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5824" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4158" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1148 %sample_sliding_window_buffer_samples_timestamp_V_23_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_9_addr_1"/></StgValue>
</operation>

<operation id="5825" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4159" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1149 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5826" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4160" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1150 %sample_sliding_window_buffer_samples_timestamp_V_23_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_10_addr_1"/></StgValue>
</operation>

<operation id="5827" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4161" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1151 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5828" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4162" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1152 %sample_sliding_window_buffer_samples_timestamp_V_23_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_23_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_23_11_addr_1"/></StgValue>
</operation>

<operation id="5829" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4163" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1153 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_23, i5 %sample_sliding_window_buffer_samples_timestamp_V_23_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5830" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4164" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1154 %sample_sliding_window_buffer_samples_sample_V_24_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_0_addr_1"/></StgValue>
</operation>

<operation id="5831" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4165" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1155 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5832" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4166" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1156 %sample_sliding_window_buffer_samples_sample_V_24_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_1_addr_1"/></StgValue>
</operation>

<operation id="5833" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4167" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1157 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5834" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4168" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1158 %sample_sliding_window_buffer_samples_sample_V_24_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_2_addr_1"/></StgValue>
</operation>

<operation id="5835" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4169" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1159 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5836" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4170" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1160 %sample_sliding_window_buffer_samples_sample_V_24_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_3_addr_1"/></StgValue>
</operation>

<operation id="5837" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4171" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1161 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5838" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4172" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1162 %sample_sliding_window_buffer_samples_sample_V_24_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_4_addr_1"/></StgValue>
</operation>

<operation id="5839" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4173" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1163 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5840" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4174" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1164 %sample_sliding_window_buffer_samples_sample_V_24_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_5_addr_1"/></StgValue>
</operation>

<operation id="5841" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4175" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1165 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5842" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4176" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1166 %sample_sliding_window_buffer_samples_sample_V_24_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_6_addr_1"/></StgValue>
</operation>

<operation id="5843" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4177" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1167 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5844" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4178" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1168 %sample_sliding_window_buffer_samples_sample_V_24_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_7_addr_1"/></StgValue>
</operation>

<operation id="5845" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4179" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1169 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5846" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4180" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1170 %sample_sliding_window_buffer_samples_sample_V_24_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_8_addr_1"/></StgValue>
</operation>

<operation id="5847" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4181" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1171 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5848" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4182" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1172 %sample_sliding_window_buffer_samples_sample_V_24_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_9_addr_1"/></StgValue>
</operation>

<operation id="5849" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4183" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1173 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5850" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4184" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1174 %sample_sliding_window_buffer_samples_sample_V_24_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_10_addr_1"/></StgValue>
</operation>

<operation id="5851" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4185" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1175 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5852" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4186" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1176 %sample_sliding_window_buffer_samples_sample_V_24_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_24_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_24_11_addr_1"/></StgValue>
</operation>

<operation id="5853" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4187" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1177 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_24, i5 %sample_sliding_window_buffer_samples_sample_V_24_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5854" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4188" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1178 %sample_sliding_window_buffer_samples_timestamp_V_24_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_0_addr_1"/></StgValue>
</operation>

<operation id="5855" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4189" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1179 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5856" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4190" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1180 %sample_sliding_window_buffer_samples_timestamp_V_24_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_1_addr_1"/></StgValue>
</operation>

<operation id="5857" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4191" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1181 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5858" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4192" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1182 %sample_sliding_window_buffer_samples_timestamp_V_24_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_2_addr_1"/></StgValue>
</operation>

<operation id="5859" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4193" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1183 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5860" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4194" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1184 %sample_sliding_window_buffer_samples_timestamp_V_24_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_3_addr_1"/></StgValue>
</operation>

<operation id="5861" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4195" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1185 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5862" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4196" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1186 %sample_sliding_window_buffer_samples_timestamp_V_24_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_4_addr_1"/></StgValue>
</operation>

<operation id="5863" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4197" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1187 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5864" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4198" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1188 %sample_sliding_window_buffer_samples_timestamp_V_24_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_5_addr_1"/></StgValue>
</operation>

<operation id="5865" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4199" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1189 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5866" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4200" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1190 %sample_sliding_window_buffer_samples_timestamp_V_24_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_6_addr_1"/></StgValue>
</operation>

<operation id="5867" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4201" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1191 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5868" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4202" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1192 %sample_sliding_window_buffer_samples_timestamp_V_24_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_7_addr_1"/></StgValue>
</operation>

<operation id="5869" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4203" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1193 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5870" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4204" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1194 %sample_sliding_window_buffer_samples_timestamp_V_24_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_8_addr_1"/></StgValue>
</operation>

<operation id="5871" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4205" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1195 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5872" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4206" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1196 %sample_sliding_window_buffer_samples_timestamp_V_24_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_9_addr_1"/></StgValue>
</operation>

<operation id="5873" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4207" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1197 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5874" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4208" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1198 %sample_sliding_window_buffer_samples_timestamp_V_24_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_10_addr_1"/></StgValue>
</operation>

<operation id="5875" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4209" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1199 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5876" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4210" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1200 %sample_sliding_window_buffer_samples_timestamp_V_24_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_24_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_24_11_addr_1"/></StgValue>
</operation>

<operation id="5877" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4211" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1201 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_24, i5 %sample_sliding_window_buffer_samples_timestamp_V_24_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5878" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4212" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1202 %sample_sliding_window_buffer_samples_sample_V_25_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_0_addr_1"/></StgValue>
</operation>

<operation id="5879" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4213" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1203 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5880" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4214" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1204 %sample_sliding_window_buffer_samples_sample_V_25_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_1_addr_1"/></StgValue>
</operation>

<operation id="5881" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4215" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1205 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5882" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4216" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1206 %sample_sliding_window_buffer_samples_sample_V_25_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_2_addr_1"/></StgValue>
</operation>

<operation id="5883" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4217" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1207 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5884" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4218" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1208 %sample_sliding_window_buffer_samples_sample_V_25_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_3_addr_1"/></StgValue>
</operation>

<operation id="5885" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4219" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1209 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5886" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4220" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1210 %sample_sliding_window_buffer_samples_sample_V_25_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_4_addr_1"/></StgValue>
</operation>

<operation id="5887" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4221" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1211 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5888" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4222" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1212 %sample_sliding_window_buffer_samples_sample_V_25_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_5_addr_1"/></StgValue>
</operation>

<operation id="5889" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4223" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1213 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5890" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4224" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1214 %sample_sliding_window_buffer_samples_sample_V_25_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_6_addr_1"/></StgValue>
</operation>

<operation id="5891" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4225" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1215 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5892" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4226" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1216 %sample_sliding_window_buffer_samples_sample_V_25_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_7_addr_1"/></StgValue>
</operation>

<operation id="5893" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4227" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1217 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5894" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4228" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1218 %sample_sliding_window_buffer_samples_sample_V_25_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_8_addr_1"/></StgValue>
</operation>

<operation id="5895" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4229" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1219 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5896" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4230" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1220 %sample_sliding_window_buffer_samples_sample_V_25_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_9_addr_1"/></StgValue>
</operation>

<operation id="5897" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4231" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1221 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5898" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4232" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1222 %sample_sliding_window_buffer_samples_sample_V_25_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_10_addr_1"/></StgValue>
</operation>

<operation id="5899" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4233" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1223 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5900" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4234" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1224 %sample_sliding_window_buffer_samples_sample_V_25_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_25_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_25_11_addr_1"/></StgValue>
</operation>

<operation id="5901" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4235" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1225 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_25, i5 %sample_sliding_window_buffer_samples_sample_V_25_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5902" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4236" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1226 %sample_sliding_window_buffer_samples_timestamp_V_25_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_0_addr_1"/></StgValue>
</operation>

<operation id="5903" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4237" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1227 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5904" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4238" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1228 %sample_sliding_window_buffer_samples_timestamp_V_25_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_1_addr_1"/></StgValue>
</operation>

<operation id="5905" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4239" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1229 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5906" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4240" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1230 %sample_sliding_window_buffer_samples_timestamp_V_25_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_2_addr_1"/></StgValue>
</operation>

<operation id="5907" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4241" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1231 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5908" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4242" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1232 %sample_sliding_window_buffer_samples_timestamp_V_25_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_3_addr_1"/></StgValue>
</operation>

<operation id="5909" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4243" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1233 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5910" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4244" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1234 %sample_sliding_window_buffer_samples_timestamp_V_25_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_4_addr_1"/></StgValue>
</operation>

<operation id="5911" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4245" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1235 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5912" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4246" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1236 %sample_sliding_window_buffer_samples_timestamp_V_25_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_5_addr_1"/></StgValue>
</operation>

<operation id="5913" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4247" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1237 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5914" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4248" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1238 %sample_sliding_window_buffer_samples_timestamp_V_25_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_6_addr_1"/></StgValue>
</operation>

<operation id="5915" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4249" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1239 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5916" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4250" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1240 %sample_sliding_window_buffer_samples_timestamp_V_25_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_7_addr_1"/></StgValue>
</operation>

<operation id="5917" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4251" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1241 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5918" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4252" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1242 %sample_sliding_window_buffer_samples_timestamp_V_25_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_8_addr_1"/></StgValue>
</operation>

<operation id="5919" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4253" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1243 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5920" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4254" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1244 %sample_sliding_window_buffer_samples_timestamp_V_25_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_9_addr_1"/></StgValue>
</operation>

<operation id="5921" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4255" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1245 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5922" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4256" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1246 %sample_sliding_window_buffer_samples_timestamp_V_25_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_10_addr_1"/></StgValue>
</operation>

<operation id="5923" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4257" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1247 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5924" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4258" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1248 %sample_sliding_window_buffer_samples_timestamp_V_25_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_25_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_25_11_addr_1"/></StgValue>
</operation>

<operation id="5925" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4259" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1249 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_25, i5 %sample_sliding_window_buffer_samples_timestamp_V_25_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5926" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4260" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1250 %sample_sliding_window_buffer_samples_sample_V_26_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_0_addr_1"/></StgValue>
</operation>

<operation id="5927" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4261" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1251 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5928" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4262" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1252 %sample_sliding_window_buffer_samples_sample_V_26_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_1_addr_1"/></StgValue>
</operation>

<operation id="5929" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4263" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1253 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5930" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4264" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1254 %sample_sliding_window_buffer_samples_sample_V_26_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_2_addr_1"/></StgValue>
</operation>

<operation id="5931" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4265" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1255 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5932" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4266" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1256 %sample_sliding_window_buffer_samples_sample_V_26_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_3_addr_1"/></StgValue>
</operation>

<operation id="5933" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4267" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1257 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5934" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4268" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1258 %sample_sliding_window_buffer_samples_sample_V_26_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_4_addr_1"/></StgValue>
</operation>

<operation id="5935" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4269" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1259 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5936" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4270" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1260 %sample_sliding_window_buffer_samples_sample_V_26_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_5_addr_1"/></StgValue>
</operation>

<operation id="5937" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4271" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1261 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5938" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4272" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1262 %sample_sliding_window_buffer_samples_sample_V_26_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_6_addr_1"/></StgValue>
</operation>

<operation id="5939" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4273" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1263 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5940" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4274" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1264 %sample_sliding_window_buffer_samples_sample_V_26_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_7_addr_1"/></StgValue>
</operation>

<operation id="5941" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4275" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1265 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5942" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4276" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1266 %sample_sliding_window_buffer_samples_sample_V_26_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_8_addr_1"/></StgValue>
</operation>

<operation id="5943" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4277" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1267 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5944" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4278" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1268 %sample_sliding_window_buffer_samples_sample_V_26_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_9_addr_1"/></StgValue>
</operation>

<operation id="5945" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4279" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1269 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5946" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4280" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1270 %sample_sliding_window_buffer_samples_sample_V_26_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_10_addr_1"/></StgValue>
</operation>

<operation id="5947" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4281" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1271 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5948" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4282" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1272 %sample_sliding_window_buffer_samples_sample_V_26_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_26_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_26_11_addr_1"/></StgValue>
</operation>

<operation id="5949" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4283" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1273 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_26, i5 %sample_sliding_window_buffer_samples_sample_V_26_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5950" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4284" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1274 %sample_sliding_window_buffer_samples_timestamp_V_26_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_0_addr_1"/></StgValue>
</operation>

<operation id="5951" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4285" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1275 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5952" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4286" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1276 %sample_sliding_window_buffer_samples_timestamp_V_26_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_1_addr_1"/></StgValue>
</operation>

<operation id="5953" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4287" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1277 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5954" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4288" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1278 %sample_sliding_window_buffer_samples_timestamp_V_26_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_2_addr_1"/></StgValue>
</operation>

<operation id="5955" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4289" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1279 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5956" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4290" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1280 %sample_sliding_window_buffer_samples_timestamp_V_26_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_3_addr_1"/></StgValue>
</operation>

<operation id="5957" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4291" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1281 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5958" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4292" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1282 %sample_sliding_window_buffer_samples_timestamp_V_26_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_4_addr_1"/></StgValue>
</operation>

<operation id="5959" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4293" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1283 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5960" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4294" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1284 %sample_sliding_window_buffer_samples_timestamp_V_26_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_5_addr_1"/></StgValue>
</operation>

<operation id="5961" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4295" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1285 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5962" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4296" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1286 %sample_sliding_window_buffer_samples_timestamp_V_26_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_6_addr_1"/></StgValue>
</operation>

<operation id="5963" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4297" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1287 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5964" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4298" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1288 %sample_sliding_window_buffer_samples_timestamp_V_26_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_7_addr_1"/></StgValue>
</operation>

<operation id="5965" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4299" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1289 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5966" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4300" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1290 %sample_sliding_window_buffer_samples_timestamp_V_26_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_8_addr_1"/></StgValue>
</operation>

<operation id="5967" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4301" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1291 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5968" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4302" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1292 %sample_sliding_window_buffer_samples_timestamp_V_26_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_9_addr_1"/></StgValue>
</operation>

<operation id="5969" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4303" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1293 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5970" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4304" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1294 %sample_sliding_window_buffer_samples_timestamp_V_26_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_10_addr_1"/></StgValue>
</operation>

<operation id="5971" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4305" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1295 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5972" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4306" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1296 %sample_sliding_window_buffer_samples_timestamp_V_26_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_26_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_26_11_addr_1"/></StgValue>
</operation>

<operation id="5973" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4307" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1297 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_26, i5 %sample_sliding_window_buffer_samples_timestamp_V_26_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5974" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4308" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1298 %sample_sliding_window_buffer_samples_sample_V_27_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_0_addr_1"/></StgValue>
</operation>

<operation id="5975" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4309" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1299 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5976" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4310" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1300 %sample_sliding_window_buffer_samples_sample_V_27_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_1_addr_1"/></StgValue>
</operation>

<operation id="5977" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4311" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1301 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5978" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4312" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1302 %sample_sliding_window_buffer_samples_sample_V_27_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_2_addr_1"/></StgValue>
</operation>

<operation id="5979" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4313" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1303 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5980" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4314" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1304 %sample_sliding_window_buffer_samples_sample_V_27_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_3_addr_1"/></StgValue>
</operation>

<operation id="5981" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4315" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1305 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5982" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4316" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1306 %sample_sliding_window_buffer_samples_sample_V_27_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_4_addr_1"/></StgValue>
</operation>

<operation id="5983" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4317" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1307 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5984" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4318" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1308 %sample_sliding_window_buffer_samples_sample_V_27_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_5_addr_1"/></StgValue>
</operation>

<operation id="5985" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4319" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1309 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5986" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4320" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1310 %sample_sliding_window_buffer_samples_sample_V_27_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_6_addr_1"/></StgValue>
</operation>

<operation id="5987" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4321" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1311 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5988" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4322" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1312 %sample_sliding_window_buffer_samples_sample_V_27_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_7_addr_1"/></StgValue>
</operation>

<operation id="5989" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4323" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1313 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5990" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4324" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1314 %sample_sliding_window_buffer_samples_sample_V_27_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_8_addr_1"/></StgValue>
</operation>

<operation id="5991" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4325" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1315 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5992" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4326" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1316 %sample_sliding_window_buffer_samples_sample_V_27_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_9_addr_1"/></StgValue>
</operation>

<operation id="5993" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4327" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1317 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5994" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4328" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1318 %sample_sliding_window_buffer_samples_sample_V_27_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_10_addr_1"/></StgValue>
</operation>

<operation id="5995" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4329" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1319 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5996" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4330" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1320 %sample_sliding_window_buffer_samples_sample_V_27_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_27_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_27_11_addr_1"/></StgValue>
</operation>

<operation id="5997" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4331" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1321 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_27, i5 %sample_sliding_window_buffer_samples_sample_V_27_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="5998" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4332" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1322 %sample_sliding_window_buffer_samples_timestamp_V_27_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_0_addr_1"/></StgValue>
</operation>

<operation id="5999" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4333" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1323 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6000" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4334" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1324 %sample_sliding_window_buffer_samples_timestamp_V_27_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_1_addr_1"/></StgValue>
</operation>

<operation id="6001" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4335" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1325 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6002" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4336" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1326 %sample_sliding_window_buffer_samples_timestamp_V_27_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_2_addr_1"/></StgValue>
</operation>

<operation id="6003" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4337" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1327 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6004" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4338" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1328 %sample_sliding_window_buffer_samples_timestamp_V_27_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_3_addr_1"/></StgValue>
</operation>

<operation id="6005" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4339" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1329 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6006" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4340" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1330 %sample_sliding_window_buffer_samples_timestamp_V_27_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_4_addr_1"/></StgValue>
</operation>

<operation id="6007" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4341" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1331 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6008" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4342" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1332 %sample_sliding_window_buffer_samples_timestamp_V_27_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_5_addr_1"/></StgValue>
</operation>

<operation id="6009" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4343" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1333 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6010" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4344" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1334 %sample_sliding_window_buffer_samples_timestamp_V_27_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_6_addr_1"/></StgValue>
</operation>

<operation id="6011" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4345" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1335 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6012" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4346" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1336 %sample_sliding_window_buffer_samples_timestamp_V_27_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_7_addr_1"/></StgValue>
</operation>

<operation id="6013" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4347" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1337 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6014" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4348" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1338 %sample_sliding_window_buffer_samples_timestamp_V_27_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_8_addr_1"/></StgValue>
</operation>

<operation id="6015" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4349" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1339 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6016" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4350" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1340 %sample_sliding_window_buffer_samples_timestamp_V_27_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_9_addr_1"/></StgValue>
</operation>

<operation id="6017" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4351" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1341 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6018" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4352" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1342 %sample_sliding_window_buffer_samples_timestamp_V_27_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_10_addr_1"/></StgValue>
</operation>

<operation id="6019" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4353" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1343 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6020" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4354" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1344 %sample_sliding_window_buffer_samples_timestamp_V_27_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_27_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_27_11_addr_1"/></StgValue>
</operation>

<operation id="6021" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4355" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1345 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_27, i5 %sample_sliding_window_buffer_samples_timestamp_V_27_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6022" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4356" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1346 %sample_sliding_window_buffer_samples_sample_V_28_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_0_addr_1"/></StgValue>
</operation>

<operation id="6023" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4357" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1347 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6024" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4358" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1348 %sample_sliding_window_buffer_samples_sample_V_28_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_1_addr_1"/></StgValue>
</operation>

<operation id="6025" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4359" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1349 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6026" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4360" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1350 %sample_sliding_window_buffer_samples_sample_V_28_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_2_addr_1"/></StgValue>
</operation>

<operation id="6027" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4361" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1351 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6028" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4362" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1352 %sample_sliding_window_buffer_samples_sample_V_28_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_3_addr_1"/></StgValue>
</operation>

<operation id="6029" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4363" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1353 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6030" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4364" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1354 %sample_sliding_window_buffer_samples_sample_V_28_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_4_addr_1"/></StgValue>
</operation>

<operation id="6031" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4365" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1355 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6032" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4366" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1356 %sample_sliding_window_buffer_samples_sample_V_28_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_5_addr_1"/></StgValue>
</operation>

<operation id="6033" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4367" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1357 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6034" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4368" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1358 %sample_sliding_window_buffer_samples_sample_V_28_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_6_addr_1"/></StgValue>
</operation>

<operation id="6035" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4369" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1359 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6036" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4370" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1360 %sample_sliding_window_buffer_samples_sample_V_28_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_7_addr_1"/></StgValue>
</operation>

<operation id="6037" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4371" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1361 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6038" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4372" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1362 %sample_sliding_window_buffer_samples_sample_V_28_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_8_addr_1"/></StgValue>
</operation>

<operation id="6039" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4373" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1363 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6040" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4374" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1364 %sample_sliding_window_buffer_samples_sample_V_28_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_9_addr_1"/></StgValue>
</operation>

<operation id="6041" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4375" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1365 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6042" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4376" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1366 %sample_sliding_window_buffer_samples_sample_V_28_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_10_addr_1"/></StgValue>
</operation>

<operation id="6043" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4377" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1367 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6044" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4378" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1368 %sample_sliding_window_buffer_samples_sample_V_28_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_28_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_28_11_addr_1"/></StgValue>
</operation>

<operation id="6045" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4379" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1369 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_28, i5 %sample_sliding_window_buffer_samples_sample_V_28_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6046" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4380" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1370 %sample_sliding_window_buffer_samples_timestamp_V_28_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_0_addr_1"/></StgValue>
</operation>

<operation id="6047" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4381" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1371 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6048" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4382" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1372 %sample_sliding_window_buffer_samples_timestamp_V_28_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_1_addr_1"/></StgValue>
</operation>

<operation id="6049" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4383" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1373 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6050" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4384" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1374 %sample_sliding_window_buffer_samples_timestamp_V_28_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_2_addr_1"/></StgValue>
</operation>

<operation id="6051" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4385" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1375 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6052" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4386" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1376 %sample_sliding_window_buffer_samples_timestamp_V_28_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_3_addr_1"/></StgValue>
</operation>

<operation id="6053" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4387" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1377 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6054" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4388" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1378 %sample_sliding_window_buffer_samples_timestamp_V_28_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_4_addr_1"/></StgValue>
</operation>

<operation id="6055" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4389" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1379 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6056" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4390" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1380 %sample_sliding_window_buffer_samples_timestamp_V_28_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_5_addr_1"/></StgValue>
</operation>

<operation id="6057" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4391" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1381 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6058" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4392" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1382 %sample_sliding_window_buffer_samples_timestamp_V_28_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_6_addr_1"/></StgValue>
</operation>

<operation id="6059" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4393" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1383 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6060" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4394" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1384 %sample_sliding_window_buffer_samples_timestamp_V_28_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_7_addr_1"/></StgValue>
</operation>

<operation id="6061" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4395" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1385 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6062" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4396" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1386 %sample_sliding_window_buffer_samples_timestamp_V_28_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_8_addr_1"/></StgValue>
</operation>

<operation id="6063" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4397" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1387 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6064" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4398" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1388 %sample_sliding_window_buffer_samples_timestamp_V_28_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_9_addr_1"/></StgValue>
</operation>

<operation id="6065" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4399" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1389 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6066" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4400" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1390 %sample_sliding_window_buffer_samples_timestamp_V_28_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_10_addr_1"/></StgValue>
</operation>

<operation id="6067" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4401" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1391 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6068" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4402" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1392 %sample_sliding_window_buffer_samples_timestamp_V_28_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_28_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_28_11_addr_1"/></StgValue>
</operation>

<operation id="6069" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4403" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1393 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_28, i5 %sample_sliding_window_buffer_samples_timestamp_V_28_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6070" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4404" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1394 %sample_sliding_window_buffer_samples_sample_V_29_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_0_addr_1"/></StgValue>
</operation>

<operation id="6071" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4405" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1395 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6072" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4406" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1396 %sample_sliding_window_buffer_samples_sample_V_29_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_1_addr_1"/></StgValue>
</operation>

<operation id="6073" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4407" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1397 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6074" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4408" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1398 %sample_sliding_window_buffer_samples_sample_V_29_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_2_addr_1"/></StgValue>
</operation>

<operation id="6075" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4409" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1399 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6076" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4410" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1400 %sample_sliding_window_buffer_samples_sample_V_29_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_3_addr_1"/></StgValue>
</operation>

<operation id="6077" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4411" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1401 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6078" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4412" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1402 %sample_sliding_window_buffer_samples_sample_V_29_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_4_addr_1"/></StgValue>
</operation>

<operation id="6079" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4413" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1403 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6080" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4414" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1404 %sample_sliding_window_buffer_samples_sample_V_29_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_5_addr_1"/></StgValue>
</operation>

<operation id="6081" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4415" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1405 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6082" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4416" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1406 %sample_sliding_window_buffer_samples_sample_V_29_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_6_addr_1"/></StgValue>
</operation>

<operation id="6083" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4417" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1407 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6084" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4418" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1408 %sample_sliding_window_buffer_samples_sample_V_29_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_7_addr_1"/></StgValue>
</operation>

<operation id="6085" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4419" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1409 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6086" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4420" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1410 %sample_sliding_window_buffer_samples_sample_V_29_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_8_addr_1"/></StgValue>
</operation>

<operation id="6087" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4421" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1411 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6088" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4422" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1412 %sample_sliding_window_buffer_samples_sample_V_29_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_9_addr_1"/></StgValue>
</operation>

<operation id="6089" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4423" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1413 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6090" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4424" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1414 %sample_sliding_window_buffer_samples_sample_V_29_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_10_addr_1"/></StgValue>
</operation>

<operation id="6091" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4425" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1415 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6092" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4426" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1416 %sample_sliding_window_buffer_samples_sample_V_29_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_29_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_29_11_addr_1"/></StgValue>
</operation>

<operation id="6093" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4427" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1417 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_29, i5 %sample_sliding_window_buffer_samples_sample_V_29_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6094" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4428" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1418 %sample_sliding_window_buffer_samples_timestamp_V_29_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_0_addr_1"/></StgValue>
</operation>

<operation id="6095" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4429" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1419 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6096" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4430" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1420 %sample_sliding_window_buffer_samples_timestamp_V_29_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_1_addr_1"/></StgValue>
</operation>

<operation id="6097" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4431" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1421 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6098" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4432" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1422 %sample_sliding_window_buffer_samples_timestamp_V_29_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_2_addr_1"/></StgValue>
</operation>

<operation id="6099" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4433" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1423 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6100" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4434" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1424 %sample_sliding_window_buffer_samples_timestamp_V_29_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_3_addr_1"/></StgValue>
</operation>

<operation id="6101" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4435" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1425 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6102" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4436" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1426 %sample_sliding_window_buffer_samples_timestamp_V_29_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_4_addr_1"/></StgValue>
</operation>

<operation id="6103" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4437" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1427 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6104" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4438" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1428 %sample_sliding_window_buffer_samples_timestamp_V_29_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_5_addr_1"/></StgValue>
</operation>

<operation id="6105" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4439" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1429 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6106" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4440" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1430 %sample_sliding_window_buffer_samples_timestamp_V_29_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_6_addr_1"/></StgValue>
</operation>

<operation id="6107" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4441" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1431 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6108" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4442" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1432 %sample_sliding_window_buffer_samples_timestamp_V_29_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_7_addr_1"/></StgValue>
</operation>

<operation id="6109" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4443" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1433 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6110" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4444" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1434 %sample_sliding_window_buffer_samples_timestamp_V_29_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_8_addr_1"/></StgValue>
</operation>

<operation id="6111" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4445" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1435 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6112" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4446" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1436 %sample_sliding_window_buffer_samples_timestamp_V_29_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_9_addr_1"/></StgValue>
</operation>

<operation id="6113" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4447" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1437 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6114" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4448" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1438 %sample_sliding_window_buffer_samples_timestamp_V_29_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_10_addr_1"/></StgValue>
</operation>

<operation id="6115" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4449" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1439 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6116" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4450" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1440 %sample_sliding_window_buffer_samples_timestamp_V_29_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_29_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_29_11_addr_1"/></StgValue>
</operation>

<operation id="6117" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4451" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1441 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_29, i5 %sample_sliding_window_buffer_samples_timestamp_V_29_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6118" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4452" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1442 %sample_sliding_window_buffer_samples_sample_V_30_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_0_addr_1"/></StgValue>
</operation>

<operation id="6119" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4453" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1443 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6120" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4454" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1444 %sample_sliding_window_buffer_samples_sample_V_30_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_1_addr_1"/></StgValue>
</operation>

<operation id="6121" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4455" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1445 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6122" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4456" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1446 %sample_sliding_window_buffer_samples_sample_V_30_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_2_addr_1"/></StgValue>
</operation>

<operation id="6123" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4457" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1447 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6124" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4458" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1448 %sample_sliding_window_buffer_samples_sample_V_30_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_3_addr_1"/></StgValue>
</operation>

<operation id="6125" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4459" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1449 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6126" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4460" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1450 %sample_sliding_window_buffer_samples_sample_V_30_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_4_addr_1"/></StgValue>
</operation>

<operation id="6127" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4461" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1451 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6128" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4462" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1452 %sample_sliding_window_buffer_samples_sample_V_30_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_5_addr_1"/></StgValue>
</operation>

<operation id="6129" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4463" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1453 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6130" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4464" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1454 %sample_sliding_window_buffer_samples_sample_V_30_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_6_addr_1"/></StgValue>
</operation>

<operation id="6131" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4465" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1455 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6132" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4466" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1456 %sample_sliding_window_buffer_samples_sample_V_30_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_7_addr_1"/></StgValue>
</operation>

<operation id="6133" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4467" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1457 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6134" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4468" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1458 %sample_sliding_window_buffer_samples_sample_V_30_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_8_addr_1"/></StgValue>
</operation>

<operation id="6135" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4469" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1459 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6136" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4470" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1460 %sample_sliding_window_buffer_samples_sample_V_30_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_9_addr_1"/></StgValue>
</operation>

<operation id="6137" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4471" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1461 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6138" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4472" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1462 %sample_sliding_window_buffer_samples_sample_V_30_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_10_addr_1"/></StgValue>
</operation>

<operation id="6139" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4473" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1463 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6140" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4474" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1464 %sample_sliding_window_buffer_samples_sample_V_30_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_30_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_30_11_addr_1"/></StgValue>
</operation>

<operation id="6141" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4475" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1465 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_30, i5 %sample_sliding_window_buffer_samples_sample_V_30_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6142" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4476" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1466 %sample_sliding_window_buffer_samples_timestamp_V_30_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_0_addr_1"/></StgValue>
</operation>

<operation id="6143" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4477" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1467 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6144" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4478" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1468 %sample_sliding_window_buffer_samples_timestamp_V_30_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_1_addr_1"/></StgValue>
</operation>

<operation id="6145" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4479" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1469 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6146" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4480" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1470 %sample_sliding_window_buffer_samples_timestamp_V_30_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_2_addr_1"/></StgValue>
</operation>

<operation id="6147" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4481" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1471 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6148" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4482" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1472 %sample_sliding_window_buffer_samples_timestamp_V_30_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_3_addr_1"/></StgValue>
</operation>

<operation id="6149" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4483" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1473 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6150" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4484" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1474 %sample_sliding_window_buffer_samples_timestamp_V_30_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_4_addr_1"/></StgValue>
</operation>

<operation id="6151" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4485" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1475 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6152" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4486" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1476 %sample_sliding_window_buffer_samples_timestamp_V_30_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_5_addr_1"/></StgValue>
</operation>

<operation id="6153" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4487" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1477 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6154" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4488" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1478 %sample_sliding_window_buffer_samples_timestamp_V_30_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_6_addr_1"/></StgValue>
</operation>

<operation id="6155" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4489" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1479 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6156" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4490" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1480 %sample_sliding_window_buffer_samples_timestamp_V_30_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_7_addr_1"/></StgValue>
</operation>

<operation id="6157" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4491" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1481 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6158" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4492" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1482 %sample_sliding_window_buffer_samples_timestamp_V_30_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_8_addr_1"/></StgValue>
</operation>

<operation id="6159" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4493" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1483 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6160" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4494" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1484 %sample_sliding_window_buffer_samples_timestamp_V_30_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_9_addr_1"/></StgValue>
</operation>

<operation id="6161" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4495" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1485 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6162" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4496" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1486 %sample_sliding_window_buffer_samples_timestamp_V_30_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_10_addr_1"/></StgValue>
</operation>

<operation id="6163" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4497" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1487 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6164" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4498" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1488 %sample_sliding_window_buffer_samples_timestamp_V_30_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_30_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_30_11_addr_1"/></StgValue>
</operation>

<operation id="6165" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4499" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1489 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_30, i5 %sample_sliding_window_buffer_samples_timestamp_V_30_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6166" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4500" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1490 %sample_sliding_window_buffer_samples_sample_V_31_0_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_0_addr_1"/></StgValue>
</operation>

<operation id="6167" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4501" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1491 %store_ln75 = store i12 %sample_period_samples_0_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6168" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4502" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1492 %sample_sliding_window_buffer_samples_sample_V_31_1_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_1_addr_1"/></StgValue>
</operation>

<operation id="6169" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4503" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1493 %store_ln75 = store i12 %sample_period_samples_1_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6170" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4504" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1494 %sample_sliding_window_buffer_samples_sample_V_31_2_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_2_addr_1"/></StgValue>
</operation>

<operation id="6171" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4505" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1495 %store_ln75 = store i12 %sample_period_samples_2_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6172" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4506" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1496 %sample_sliding_window_buffer_samples_sample_V_31_3_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_3_addr_1"/></StgValue>
</operation>

<operation id="6173" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4507" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1497 %store_ln75 = store i12 %sample_period_samples_3_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6174" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4508" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1498 %sample_sliding_window_buffer_samples_sample_V_31_4_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_4_addr_1"/></StgValue>
</operation>

<operation id="6175" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4509" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1499 %store_ln75 = store i12 %sample_period_samples_4_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6176" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4510" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1500 %sample_sliding_window_buffer_samples_sample_V_31_5_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_5_addr_1"/></StgValue>
</operation>

<operation id="6177" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4511" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1501 %store_ln75 = store i12 %sample_period_samples_5_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6178" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4512" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1502 %sample_sliding_window_buffer_samples_sample_V_31_6_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_6_addr_1"/></StgValue>
</operation>

<operation id="6179" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4513" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1503 %store_ln75 = store i12 %sample_period_samples_6_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6180" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4514" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1504 %sample_sliding_window_buffer_samples_sample_V_31_7_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_7_addr_1"/></StgValue>
</operation>

<operation id="6181" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4515" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1505 %store_ln75 = store i12 %sample_period_samples_7_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6182" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4516" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1506 %sample_sliding_window_buffer_samples_sample_V_31_8_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_8_addr_1"/></StgValue>
</operation>

<operation id="6183" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4517" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1507 %store_ln75 = store i12 %sample_period_samples_8_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6184" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4518" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1508 %sample_sliding_window_buffer_samples_sample_V_31_9_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_9_addr_1"/></StgValue>
</operation>

<operation id="6185" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4519" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1509 %store_ln75 = store i12 %sample_period_samples_9_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6186" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4520" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1510 %sample_sliding_window_buffer_samples_sample_V_31_10_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_10_addr_1"/></StgValue>
</operation>

<operation id="6187" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4521" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1511 %store_ln75 = store i12 %sample_period_samples_10_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6188" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4522" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1512 %sample_sliding_window_buffer_samples_sample_V_31_11_addr_1 = getelementptr i12 %sample_sliding_window_buffer_samples_sample_V_31_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_sample_V_31_11_addr_1"/></StgValue>
</operation>

<operation id="6189" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4523" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
._crit_edge4:1513 %store_ln75 = store i12 %sample_period_samples_11_sample_V_load_31, i5 %sample_sliding_window_buffer_samples_sample_V_31_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6190" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4524" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1514 %sample_sliding_window_buffer_samples_timestamp_V_31_0_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_0, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_0_addr_1"/></StgValue>
</operation>

<operation id="6191" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4525" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1515 %store_ln75 = store i20 %sample_period_samples_0_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6192" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4526" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1516 %sample_sliding_window_buffer_samples_timestamp_V_31_1_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_1, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_1_addr_1"/></StgValue>
</operation>

<operation id="6193" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4527" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1517 %store_ln75 = store i20 %sample_period_samples_1_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6194" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4528" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1518 %sample_sliding_window_buffer_samples_timestamp_V_31_2_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_2_addr_1"/></StgValue>
</operation>

<operation id="6195" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4529" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1519 %store_ln75 = store i20 %sample_period_samples_2_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6196" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4530" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1520 %sample_sliding_window_buffer_samples_timestamp_V_31_3_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_3, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_3_addr_1"/></StgValue>
</operation>

<operation id="6197" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4531" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1521 %store_ln75 = store i20 %sample_period_samples_3_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6198" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4532" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1522 %sample_sliding_window_buffer_samples_timestamp_V_31_4_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_4, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_4_addr_1"/></StgValue>
</operation>

<operation id="6199" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4533" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1523 %store_ln75 = store i20 %sample_period_samples_4_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6200" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4534" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1524 %sample_sliding_window_buffer_samples_timestamp_V_31_5_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_5, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_5_addr_1"/></StgValue>
</operation>

<operation id="6201" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4535" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1525 %store_ln75 = store i20 %sample_period_samples_5_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6202" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4536" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1526 %sample_sliding_window_buffer_samples_timestamp_V_31_6_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_6, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_6_addr_1"/></StgValue>
</operation>

<operation id="6203" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4537" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1527 %store_ln75 = store i20 %sample_period_samples_6_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6204" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4538" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1528 %sample_sliding_window_buffer_samples_timestamp_V_31_7_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_7, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_7_addr_1"/></StgValue>
</operation>

<operation id="6205" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4539" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1529 %store_ln75 = store i20 %sample_period_samples_7_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6206" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4540" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1530 %sample_sliding_window_buffer_samples_timestamp_V_31_8_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_8, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_8_addr_1"/></StgValue>
</operation>

<operation id="6207" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4541" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1531 %store_ln75 = store i20 %sample_period_samples_8_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6208" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4542" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1532 %sample_sliding_window_buffer_samples_timestamp_V_31_9_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_9, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_9_addr_1"/></StgValue>
</operation>

<operation id="6209" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4543" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1533 %store_ln75 = store i20 %sample_period_samples_9_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6210" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4544" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1534 %sample_sliding_window_buffer_samples_timestamp_V_31_10_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_10, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_10_addr_1"/></StgValue>
</operation>

<operation id="6211" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4545" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1535 %store_ln75 = store i20 %sample_period_samples_10_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6212" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4546" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1536 %sample_sliding_window_buffer_samples_timestamp_V_31_11_addr_1 = getelementptr i20 %sample_sliding_window_buffer_samples_timestamp_V_31_11, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_samples_timestamp_V_31_11_addr_1"/></StgValue>
</operation>

<operation id="6213" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4547" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
._crit_edge4:1537 %store_ln75 = store i20 %sample_period_samples_11_timestamp_V_load_31, i5 %sample_sliding_window_buffer_samples_timestamp_V_31_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6214" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4548" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:1538 %sample_sliding_window_buffer_count_addr_1 = getelementptr i6 %sample_sliding_window_buffer_count_s, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sample_sliding_window_buffer_count_addr_1"/></StgValue>
</operation>

<operation id="6215" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4549" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
._crit_edge4:1539 %store_ln75 = store i6 %sample_period_count_s, i5 %sample_sliding_window_buffer_count_addr_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="6216" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4550" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
._crit_edge4:1540 %store_ln76 = store i6 %trunc_ln61_1, i6 %sample_sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="6217" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4551" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4:1541 %br_ln78 = br void %_ZN12CyclicBufferI12SamplePeriodILi32EELi20EE4PushES1_.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="6218" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6095" bw="0">
<![CDATA[
_ZN12CyclicBufferI12SamplePeriodILi32EELi20EE4PushES1_.exit:0 %ret_ln191 = ret

]]></Node>
<StgValue><ssdm name="ret_ln191"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
