<stg><name>conv_read</name>


<trans_list>

<trans id="54" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="enable_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i512* %cofm, [5 x i8]* @p_str10, i32 0, i32 0, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)

]]></Node>
<StgValue><ssdm name="enable_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %cofm_counter_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cofm_counter_read)

]]></Node>
<StgValue><ssdm name="cofm_counter_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %enable_read, label %.preheader.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %add_ln233 = add i32 %cofm_counter_read_1, 32

]]></Node>
<StgValue><ssdm name="add_ln233"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %j_0 = phi i6 [ %j, %hls_label_8 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %icmp_ln233 = icmp eq i6 %j_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %j = add i6 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln233, label %.loopexit.loopexit, label %hls_label_8

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="6">
<![CDATA[
hls_label_8:2  %zext_ln236 = zext i6 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln236"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:3  %ofm_buff0_0_addr = getelementptr [32 x float]* %ofm_buff0_0, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="ofm_buff0_0_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:4  %ofm_buff0_0_load = load float* %ofm_buff0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_0_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:7  %ofm_buff0_1_addr = getelementptr [32 x float]* %ofm_buff0_1, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="ofm_buff0_1_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:8  %ofm_buff0_1_load = load float* %ofm_buff0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_1_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:10  %ofm_buff0_2_addr = getelementptr [32 x float]* %ofm_buff0_2, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="ofm_buff0_2_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:11  %ofm_buff0_2_load = load float* %ofm_buff0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_2_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:13  %ofm_buff0_3_addr = getelementptr [32 x float]* %ofm_buff0_3, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="ofm_buff0_3_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:14  %ofm_buff0_3_load = load float* %ofm_buff0_3_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_3_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:16  %ofm_buff0_4_addr = getelementptr [32 x float]* %ofm_buff0_4, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="ofm_buff0_4_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:17  %ofm_buff0_4_load = load float* %ofm_buff0_4_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_4_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:19  %ofm_buff0_5_addr = getelementptr [32 x float]* %ofm_buff0_5, i64 0, i64 %zext_ln236

]]></Node>
<StgValue><ssdm name="ofm_buff0_5_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:20  %ofm_buff0_5_load = load float* %ofm_buff0_5_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_5_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:4  %ofm_buff0_0_load = load float* %ofm_buff0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_0_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
hls_label_8:5  %bitcast_ln236 = bitcast float %ofm_buff0_0_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln236"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
hls_label_8:6  %cofm_read = call i512 @_ssdm_op_Read.axis.i512P(i512* %cofm)

]]></Node>
<StgValue><ssdm name="cofm_read"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:8  %ofm_buff0_1_load = load float* %ofm_buff0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_1_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
hls_label_8:9  %bitcast_ln237 = bitcast float %ofm_buff0_1_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln237"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:11  %ofm_buff0_2_load = load float* %ofm_buff0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_2_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
hls_label_8:12  %bitcast_ln238 = bitcast float %ofm_buff0_2_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln238"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:14  %ofm_buff0_3_load = load float* %ofm_buff0_3_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_3_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
hls_label_8:15  %bitcast_ln239 = bitcast float %ofm_buff0_3_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln239"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:17  %ofm_buff0_4_load = load float* %ofm_buff0_4_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_4_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
hls_label_8:18  %bitcast_ln240 = bitcast float %ofm_buff0_4_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln240"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="5">
<![CDATA[
hls_label_8:20  %ofm_buff0_5_load = load float* %ofm_buff0_5_addr, align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_5_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
hls_label_8:21  %bitcast_ln241 = bitcast float %ofm_buff0_5_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln241"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="192" op_0_bw="192" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
hls_label_8:22  %tmp_s = call i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32(i32 %bitcast_ln241, i32 %bitcast_ln240, i32 %bitcast_ln239, i32 %bitcast_ln238, i32 %bitcast_ln237, i32 %bitcast_ln236)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="192" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_8:23  %cofm_b5_addr1516_par = call i512 @_ssdm_op_PartSet.i512.i512.i192.i32.i32(i512 %cofm_read, i192 %tmp_s, i32 0, i32 191)

]]></Node>
<StgValue><ssdm name="cofm_b5_addr1516_par"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_8:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_8:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln235"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="512">
<![CDATA[
hls_label_8:24  call void @_ssdm_op_Write.axis.i512P(i512* %cofm, i512 %cofm_b5_addr1516_par)

]]></Node>
<StgValue><ssdm name="write_ln241"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_8:25  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
hls_label_8:26  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:0  %cofm_counter_1 = phi i32 [ %cofm_counter_read_1, %0 ], [ %add_ln233, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="cofm_counter_1"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32">
<![CDATA[
.loopexit:1  ret i32 %cofm_counter_1

]]></Node>
<StgValue><ssdm name="ret_ln256"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
