{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647460364014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647460364015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 13:52:43 2022 " "Processing started: Wed Mar 16 13:52:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647460364015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1647460364015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gumnut_with_mem -c gumnut_with_mem --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off gumnut_with_mem -c gumnut_with_mem --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1647460364015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1647460365193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1647460365193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_equipo9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_equipo9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER_equipo9-behavior " "Found design unit 1: DECODER_equipo9-behavior" {  } { { "DECODER_equipo9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/DECODER_equipo9.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647460379480 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER_equipo9 " "Found entity 1: DECODER_equipo9" {  } { { "DECODER_equipo9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/DECODER_equipo9.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647460379480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647460379480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10lite-behavior " "Found design unit 1: de10lite-behavior" {  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647460379486 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10lite " "Found entity 1: de10lite" {  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647460379486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647460379486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_interface-rtl " "Found design unit 1: vga_interface-rtl" {  } { { "vga_interface.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_interface.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647460379568 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "vga_interface.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647460379568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647460379568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/inst_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647460379584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647460379584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut-rtl_unpipelined.vhd 1 0 " "Found 1 design units, including 0 entities, in source file gumnut-rtl_unpipelined.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut-rtl_unpipelined " "Found design unit 1: gumnut-rtl_unpipelined" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut-rtl_unpipelined.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647460379622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647460379622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_with_mem-struct.vhd 1 0 " "Found 1 design units, including 0 entities, in source file gumnut_with_mem-struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_with_mem-struct " "Found design unit 1: gumnut_with_mem-struct" {  } { { "gumnut_with_mem-struct.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_with_mem-struct.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647460379645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647460379645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_with_mem.vhd 1 1 " "Found 1 design units, including 1 entities, in source file gumnut_with_mem.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut_with_mem " "Found entity 1: gumnut_with_mem" {  } { { "gumnut_with_mem.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_with_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647460379671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647460379671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_defs.vhd 2 0 " "Found 2 design units, including 0 entities, in source file gumnut_defs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_defs " "Found design unit 1: gumnut_defs" {  } { { "gumnut_defs.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_defs.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647460379700 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gumnut_defs-body " "Found design unit 2: gumnut_defs-body" {  } { { "gumnut_defs.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_defs.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647460379700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647460379700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut.vhd 1 1 " "Found 1 design units, including 1 entities, in source file gumnut.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut " "Found entity 1: gumnut" {  } { { "gumnut.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647460379716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647460379716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647460379732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647460379732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_9-rtl " "Found design unit 1: vga_9-rtl" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647460379753 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_9 " "Found entity 1: vga_9" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647460379753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647460379753 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10lite " "Elaborating entity \"de10lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1647460380106 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_req de10lite.vhd(59) " "VHDL Signal Declaration warning at de10lite.vhd(59): used implicit default value for signal \"int_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647460380156 "|de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ack de10lite.vhd(62) " "Verilog HDL or VHDL warning at de10lite.vhd(62): object \"int_ack\" assigned a value but never read" {  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647460380156 "|de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BLANKn de10lite.vhd(67) " "Verilog HDL or VHDL warning at de10lite.vhd(67): object \"BLANKn\" assigned a value but never read" {  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647460380156 "|de10lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SYNCn de10lite.vhd(67) " "Verilog HDL or VHDL warning at de10lite.vhd(67): object \"SYNCn\" assigned a value but never read" {  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647460380156 "|de10lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] de10lite.vhd(16) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at de10lite.vhd(16)" {  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647460380156 "|de10lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "port_dat_i\[7..2\] de10lite.vhd(63) " "Using initial value X (don't care) for net \"port_dat_i\[7..2\]\" at de10lite.vhd(63)" {  } { { "de10lite.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647460380156 "|de10lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gumnut_with_mem gumnut_with_mem:gumnut " "Elaborating entity \"gumnut_with_mem\" for hierarchy \"gumnut_with_mem:gumnut\"" {  } { { "de10lite.vhd" "gumnut" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647460380201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gumnut gumnut_with_mem:gumnut\|gumnut:core " "Elaborating entity \"gumnut\" for hierarchy \"gumnut_with_mem:gumnut\|gumnut:core\"" {  } { { "gumnut_with_mem-struct.vhd" "core" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_with_mem-struct.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647460380237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem gumnut_with_mem:gumnut\|inst_mem:core_inst_mem " "Elaborating entity \"inst_mem\" for hierarchy \"gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\"" {  } { { "gumnut_with_mem-struct.vhd" "core_inst_mem" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_with_mem-struct.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647460380333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(1) " "Verilog HDL assignment warning at gasm_text.dat(1): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380361 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(17) " "Verilog HDL assignment warning at gasm_text.dat(17): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380362 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(18) " "Verilog HDL assignment warning at gasm_text.dat(18): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380362 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(19) " "Verilog HDL assignment warning at gasm_text.dat(19): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380362 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(20) " "Verilog HDL assignment warning at gasm_text.dat(20): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380362 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(21) " "Verilog HDL assignment warning at gasm_text.dat(21): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380362 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(22) " "Verilog HDL assignment warning at gasm_text.dat(22): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380362 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(23) " "Verilog HDL assignment warning at gasm_text.dat(23): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380362 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(24) " "Verilog HDL assignment warning at gasm_text.dat(24): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380362 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(25) " "Verilog HDL assignment warning at gasm_text.dat(25): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(26) " "Verilog HDL assignment warning at gasm_text.dat(26): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(28) " "Verilog HDL assignment warning at gasm_text.dat(28): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(30) " "Verilog HDL assignment warning at gasm_text.dat(30): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(31) " "Verilog HDL assignment warning at gasm_text.dat(31): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(32) " "Verilog HDL assignment warning at gasm_text.dat(32): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(33) " "Verilog HDL assignment warning at gasm_text.dat(33): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(35) " "Verilog HDL assignment warning at gasm_text.dat(35): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(36) " "Verilog HDL assignment warning at gasm_text.dat(36): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(37) " "Verilog HDL assignment warning at gasm_text.dat(37): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(38) " "Verilog HDL assignment warning at gasm_text.dat(38): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(41) " "Verilog HDL assignment warning at gasm_text.dat(41): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(42) " "Verilog HDL assignment warning at gasm_text.dat(42): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(43) " "Verilog HDL assignment warning at gasm_text.dat(43): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(49) " "Verilog HDL assignment warning at gasm_text.dat(49): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(52) " "Verilog HDL assignment warning at gasm_text.dat(52): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(55) " "Verilog HDL assignment warning at gasm_text.dat(55): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(56) " "Verilog HDL assignment warning at gasm_text.dat(56): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gasm_text.dat" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.data_a 0 inst_mem.v(8) " "Net \"IMem.data_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.waddr_a 0 inst_mem.v(8) " "Net \"IMem.waddr_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647460380363 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.we_a 0 inst_mem.v(8) " "Net \"IMem.we_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647460380364 "|de10lite|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem gumnut_with_mem:gumnut\|data_mem:core_data_mem " "Elaborating entity \"data_mem\" for hierarchy \"gumnut_with_mem:gumnut\|data_mem:core_data_mem\"" {  } { { "gumnut_with_mem-struct.vhd" "core_data_mem" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/gumnut_with_mem-struct.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647460380367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_9 vga_9:vga " "Elaborating entity \"vga_9\" for hierarchy \"vga_9:vga\"" {  } { { "de10lite.vhd" "vga" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647460380421 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont vga_9.vhd(194) " "VHDL Process Statement warning at vga_9.vhd(194): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380490 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "puntaje vga_9.vhd(194) " "VHDL Process Statement warning at vga_9.vhd(194): signal \"puntaje\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380490 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont vga_9.vhd(196) " "VHDL Process Statement warning at vga_9.vhd(196): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380490 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nx_state_9 vga_9.vhd(181) " "VHDL Process Statement warning at vga_9.vhd(181): inferring latch(es) for signal or variable \"nx_state_9\", which holds its previous value in one or more paths through the process" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 181 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647460380490 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(291) " "VHDL Process Statement warning at vga_9.vhd(291): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380490 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(292) " "VHDL Process Statement warning at vga_9.vhd(292): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380490 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(293) " "VHDL Process Statement warning at vga_9.vhd(293): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380490 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(294) " "VHDL Process Statement warning at vga_9.vhd(294): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380490 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(295) " "VHDL Process Statement warning at vga_9.vhd(295): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380490 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(296) " "VHDL Process Statement warning at vga_9.vhd(296): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380490 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(297) " "VHDL Process Statement warning at vga_9.vhd(297): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380490 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(298) " "VHDL Process Statement warning at vga_9.vhd(298): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380490 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(299) " "VHDL Process Statement warning at vga_9.vhd(299): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380490 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(300) " "VHDL Process Statement warning at vga_9.vhd(300): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380490 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_vga vga_9.vhd(383) " "VHDL Process Statement warning at vga_9.vhd(383): signal \"clk_vga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380490 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(396) " "VHDL Process Statement warning at vga_9.vhd(396): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380490 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(401) " "VHDL Process Statement warning at vga_9.vhd(401): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380490 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(401) " "VHDL Process Statement warning at vga_9.vhd(401): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380490 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(406) " "VHDL Process Statement warning at vga_9.vhd(406): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380490 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(406) " "VHDL Process Statement warning at vga_9.vhd(406): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(418) " "VHDL Process Statement warning at vga_9.vhd(418): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(423) " "VHDL Process Statement warning at vga_9.vhd(423): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(423) " "VHDL Process Statement warning at vga_9.vhd(423): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(428) " "VHDL Process Statement warning at vga_9.vhd(428): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(428) " "VHDL Process Statement warning at vga_9.vhd(428): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(440) " "VHDL Process Statement warning at vga_9.vhd(440): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(445) " "VHDL Process Statement warning at vga_9.vhd(445): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(445) " "VHDL Process Statement warning at vga_9.vhd(445): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(450) " "VHDL Process Statement warning at vga_9.vhd(450): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(450) " "VHDL Process Statement warning at vga_9.vhd(450): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(462) " "VHDL Process Statement warning at vga_9.vhd(462): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(467) " "VHDL Process Statement warning at vga_9.vhd(467): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 467 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(467) " "VHDL Process Statement warning at vga_9.vhd(467): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 467 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(472) " "VHDL Process Statement warning at vga_9.vhd(472): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 472 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(472) " "VHDL Process Statement warning at vga_9.vhd(472): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 472 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(484) " "VHDL Process Statement warning at vga_9.vhd(484): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(489) " "VHDL Process Statement warning at vga_9.vhd(489): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 489 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(489) " "VHDL Process Statement warning at vga_9.vhd(489): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 489 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(494) " "VHDL Process Statement warning at vga_9.vhd(494): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(494) " "VHDL Process Statement warning at vga_9.vhd(494): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380491 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(506) " "VHDL Process Statement warning at vga_9.vhd(506): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(511) " "VHDL Process Statement warning at vga_9.vhd(511): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 511 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(511) " "VHDL Process Statement warning at vga_9.vhd(511): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 511 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(516) " "VHDL Process Statement warning at vga_9.vhd(516): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 516 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(516) " "VHDL Process Statement warning at vga_9.vhd(516): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 516 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(528) " "VHDL Process Statement warning at vga_9.vhd(528): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(533) " "VHDL Process Statement warning at vga_9.vhd(533): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(533) " "VHDL Process Statement warning at vga_9.vhd(533): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(538) " "VHDL Process Statement warning at vga_9.vhd(538): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(538) " "VHDL Process Statement warning at vga_9.vhd(538): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(550) " "VHDL Process Statement warning at vga_9.vhd(550): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 550 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(555) " "VHDL Process Statement warning at vga_9.vhd(555): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(555) " "VHDL Process Statement warning at vga_9.vhd(555): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(560) " "VHDL Process Statement warning at vga_9.vhd(560): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(560) " "VHDL Process Statement warning at vga_9.vhd(560): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(572) " "VHDL Process Statement warning at vga_9.vhd(572): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(577) " "VHDL Process Statement warning at vga_9.vhd(577): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(577) " "VHDL Process Statement warning at vga_9.vhd(577): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(582) " "VHDL Process Statement warning at vga_9.vhd(582): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 582 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(582) " "VHDL Process Statement warning at vga_9.vhd(582): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 582 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380492 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(594) " "VHDL Process Statement warning at vga_9.vhd(594): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 594 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(599) " "VHDL Process Statement warning at vga_9.vhd(599): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 599 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(599) " "VHDL Process Statement warning at vga_9.vhd(599): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 599 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw vga_9.vhd(604) " "VHDL Process Statement warning at vga_9.vhd(604): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 604 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 vga_9.vhd(604) " "VHDL Process Statement warning at vga_9.vhd(604): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 604 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R vga_9.vhd(282) " "VHDL Process Statement warning at vga_9.vhd(282): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G vga_9.vhd(282) " "VHDL Process Statement warning at vga_9.vhd(282): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B vga_9.vhd(282) " "VHDL Process Statement warning at vga_9.vhd(282): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] vga_9.vhd(282) " "Inferred latch for \"B\[0\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] vga_9.vhd(282) " "Inferred latch for \"B\[1\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] vga_9.vhd(282) " "Inferred latch for \"B\[2\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] vga_9.vhd(282) " "Inferred latch for \"B\[3\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] vga_9.vhd(282) " "Inferred latch for \"G\[0\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] vga_9.vhd(282) " "Inferred latch for \"G\[1\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] vga_9.vhd(282) " "Inferred latch for \"G\[2\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] vga_9.vhd(282) " "Inferred latch for \"G\[3\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] vga_9.vhd(282) " "Inferred latch for \"R\[0\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] vga_9.vhd(282) " "Inferred latch for \"R\[1\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] vga_9.vhd(282) " "Inferred latch for \"R\[2\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] vga_9.vhd(282) " "Inferred latch for \"R\[3\]\" at vga_9.vhd(282)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state_9.state_3_9 vga_9.vhd(181) " "Inferred latch for \"nx_state_9.state_3_9\" at vga_9.vhd(181)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state_9.state_2_9 vga_9.vhd(181) " "Inferred latch for \"nx_state_9.state_2_9\" at vga_9.vhd(181)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nx_state_9.state_1_9 vga_9.vhd(181) " "Inferred latch for \"nx_state_9.state_1_9\" at vga_9.vhd(181)" {  } { { "vga_9.vhd" "" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/vga_9.vhd" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647460380493 "|de10lite|vga_9:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_equipo9 DECODER_equipo9:hexa " "Elaborating entity \"DECODER_equipo9\" for hierarchy \"DECODER_equipo9:hexa\"" {  } { { "de10lite.vhd" "hexa" { Text "C:/Users/usuario/Documents/HortenciaRamirez/Universidad/4toSemestre/DisenoLogicaProgramable/Gumnut/P01_Gumnut_CPU_Quartus_Mixed/de10lite.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647460380495 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1647460381004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647460381649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 13:53:01 2022 " "Processing ended: Wed Mar 16 13:53:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647460381649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647460381649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647460381649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1647460381649 ""}
