INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/water/Documents/github/BasicVerilogTutorial/BasicTutorial.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/water/Documents/github/BasicVerilogTutorial/BasicTutorial.srcs/sim_1/new/TestbenchMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestbenchMain
