// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _load_input_HH_
#define _load_input_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct load_input : public sc_module {
    // Port declarations 25
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > input_r_Addr_A;
    sc_out< sc_logic > input_r_EN_A;
    sc_out< sc_lv<4> > input_r_WEN_A;
    sc_out< sc_lv<32> > input_r_Din_A;
    sc_in< sc_lv<32> > input_r_Dout_A;
    sc_out< sc_lv<32> > input_r_Addr_B;
    sc_out< sc_logic > input_r_EN_B;
    sc_out< sc_lv<4> > input_r_WEN_B;
    sc_out< sc_lv<32> > input_r_Din_B;
    sc_in< sc_lv<32> > input_r_Dout_B;
    sc_out< sc_lv<10> > buffer_r_address0;
    sc_out< sc_logic > buffer_r_ce0;
    sc_out< sc_logic > buffer_r_we0;
    sc_out< sc_lv<32> > buffer_r_d0;
    sc_out< sc_lv<10> > buffer_r_address1;
    sc_out< sc_logic > buffer_r_ce1;
    sc_out< sc_logic > buffer_r_we1;
    sc_out< sc_lv<32> > buffer_r_d1;


    // Module declarations
    load_input(sc_module_name name);
    SC_HAS_PROCESS(load_input);

    ~load_input();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<18> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > i_reg_640;
    sc_signal< sc_lv<1> > exitcond1_fu_651_p2;
    sc_signal< sc_lv<1> > exitcond1_reg_1111;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<6> > i_1_fu_657_p2;
    sc_signal< sc_lv<6> > i_1_reg_1115;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<11> > tmp_fu_663_p3;
    sc_signal< sc_lv<11> > tmp_reg_1120;
    sc_signal< sc_lv<64> > tmp_2_fu_671_p1;
    sc_signal< sc_lv<64> > tmp_2_reg_1154;
    sc_signal< sc_lv<64> > tmp_4_fu_682_p3;
    sc_signal< sc_lv<64> > tmp_4_reg_1164;
    sc_signal< sc_lv<64> > tmp_6_fu_696_p3;
    sc_signal< sc_lv<64> > tmp_6_reg_1174;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<64> > tmp_8_fu_710_p3;
    sc_signal< sc_lv<64> > tmp_8_reg_1184;
    sc_signal< sc_lv<64> > tmp_s_fu_724_p3;
    sc_signal< sc_lv<64> > tmp_s_reg_1194;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<64> > tmp_11_fu_738_p3;
    sc_signal< sc_lv<64> > tmp_11_reg_1204;
    sc_signal< sc_lv<64> > tmp_13_fu_752_p3;
    sc_signal< sc_lv<64> > tmp_13_reg_1214;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<64> > tmp_15_fu_766_p3;
    sc_signal< sc_lv<64> > tmp_15_reg_1224;
    sc_signal< sc_lv<64> > tmp_17_fu_780_p3;
    sc_signal< sc_lv<64> > tmp_17_reg_1234;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<64> > tmp_19_fu_794_p3;
    sc_signal< sc_lv<64> > tmp_19_reg_1244;
    sc_signal< sc_lv<64> > tmp_21_fu_808_p3;
    sc_signal< sc_lv<64> > tmp_21_reg_1254;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<64> > tmp_23_fu_822_p3;
    sc_signal< sc_lv<64> > tmp_23_reg_1264;
    sc_signal< sc_lv<64> > tmp_25_fu_836_p3;
    sc_signal< sc_lv<64> > tmp_25_reg_1274;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<64> > tmp_27_fu_850_p3;
    sc_signal< sc_lv<64> > tmp_27_reg_1284;
    sc_signal< sc_lv<64> > tmp_29_fu_864_p3;
    sc_signal< sc_lv<64> > tmp_29_reg_1294;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<64> > tmp_31_fu_878_p3;
    sc_signal< sc_lv<64> > tmp_31_reg_1304;
    sc_signal< sc_lv<64> > tmp_33_fu_892_p3;
    sc_signal< sc_lv<64> > tmp_33_reg_1314;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<64> > tmp_35_fu_906_p3;
    sc_signal< sc_lv<64> > tmp_35_reg_1324;
    sc_signal< sc_lv<64> > tmp_37_fu_920_p3;
    sc_signal< sc_lv<64> > tmp_37_reg_1334;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state11_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_lv<64> > tmp_39_fu_934_p3;
    sc_signal< sc_lv<64> > tmp_39_reg_1344;
    sc_signal< sc_lv<64> > tmp_41_fu_948_p3;
    sc_signal< sc_lv<64> > tmp_41_reg_1354;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_state12_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_lv<64> > tmp_43_fu_962_p3;
    sc_signal< sc_lv<64> > tmp_43_reg_1364;
    sc_signal< sc_lv<64> > tmp_45_fu_976_p3;
    sc_signal< sc_lv<64> > tmp_45_reg_1374;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_state13_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_lv<64> > tmp_47_fu_990_p3;
    sc_signal< sc_lv<64> > tmp_47_reg_1384;
    sc_signal< sc_lv<64> > tmp_49_fu_1004_p3;
    sc_signal< sc_lv<64> > tmp_49_reg_1394;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_block_state14_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< sc_lv<64> > tmp_51_fu_1018_p3;
    sc_signal< sc_lv<64> > tmp_51_reg_1404;
    sc_signal< sc_lv<64> > tmp_53_fu_1032_p3;
    sc_signal< sc_lv<64> > tmp_53_reg_1414;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage13;
    sc_signal< bool > ap_block_state15_pp0_stage13_iter0;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< sc_lv<64> > tmp_55_fu_1046_p3;
    sc_signal< sc_lv<64> > tmp_55_reg_1424;
    sc_signal< sc_lv<64> > tmp_57_fu_1060_p3;
    sc_signal< sc_lv<64> > tmp_57_reg_1434;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_state16_pp0_stage14_iter0;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< sc_lv<64> > tmp_59_fu_1074_p3;
    sc_signal< sc_lv<64> > tmp_59_reg_1444;
    sc_signal< sc_lv<64> > tmp_61_fu_1088_p3;
    sc_signal< sc_lv<64> > tmp_61_reg_1454;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_block_state17_pp0_stage15_iter0;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< sc_lv<64> > tmp_63_fu_1102_p3;
    sc_signal< sc_lv<64> > tmp_63_reg_1464;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< sc_lv<6> > ap_phi_mux_i_phi_fu_644_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage13;
    sc_signal< bool > ap_block_pp0_stage14;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< sc_lv<32> > input_r_Addr_A_orig;
    sc_signal< sc_lv<32> > input_r_Addr_B_orig;
    sc_signal< sc_lv<11> > tmp_3_fu_676_p2;
    sc_signal< sc_lv<11> > tmp_5_fu_691_p2;
    sc_signal< sc_lv<11> > tmp_7_fu_705_p2;
    sc_signal< sc_lv<11> > tmp_9_fu_719_p2;
    sc_signal< sc_lv<11> > tmp_10_fu_733_p2;
    sc_signal< sc_lv<11> > tmp_12_fu_747_p2;
    sc_signal< sc_lv<11> > tmp_14_fu_761_p2;
    sc_signal< sc_lv<11> > tmp_16_fu_775_p2;
    sc_signal< sc_lv<11> > tmp_18_fu_789_p2;
    sc_signal< sc_lv<11> > tmp_20_fu_803_p2;
    sc_signal< sc_lv<11> > tmp_22_fu_817_p2;
    sc_signal< sc_lv<11> > tmp_24_fu_831_p2;
    sc_signal< sc_lv<11> > tmp_26_fu_845_p2;
    sc_signal< sc_lv<11> > tmp_28_fu_859_p2;
    sc_signal< sc_lv<11> > tmp_30_fu_873_p2;
    sc_signal< sc_lv<11> > tmp_32_fu_887_p2;
    sc_signal< sc_lv<11> > tmp_34_fu_901_p2;
    sc_signal< sc_lv<11> > tmp_36_fu_915_p2;
    sc_signal< sc_lv<11> > tmp_38_fu_929_p2;
    sc_signal< sc_lv<11> > tmp_40_fu_943_p2;
    sc_signal< sc_lv<11> > tmp_42_fu_957_p2;
    sc_signal< sc_lv<11> > tmp_44_fu_971_p2;
    sc_signal< sc_lv<11> > tmp_46_fu_985_p2;
    sc_signal< sc_lv<11> > tmp_48_fu_999_p2;
    sc_signal< sc_lv<11> > tmp_50_fu_1013_p2;
    sc_signal< sc_lv<11> > tmp_52_fu_1027_p2;
    sc_signal< sc_lv<11> > tmp_54_fu_1041_p2;
    sc_signal< sc_lv<11> > tmp_56_fu_1055_p2;
    sc_signal< sc_lv<11> > tmp_58_fu_1069_p2;
    sc_signal< sc_lv<11> > tmp_60_fu_1083_p2;
    sc_signal< sc_lv<11> > tmp_62_fu_1097_p2;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<18> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<18> ap_ST_fsm_state1;
    static const sc_lv<18> ap_ST_fsm_pp0_stage0;
    static const sc_lv<18> ap_ST_fsm_pp0_stage1;
    static const sc_lv<18> ap_ST_fsm_pp0_stage2;
    static const sc_lv<18> ap_ST_fsm_pp0_stage3;
    static const sc_lv<18> ap_ST_fsm_pp0_stage4;
    static const sc_lv<18> ap_ST_fsm_pp0_stage5;
    static const sc_lv<18> ap_ST_fsm_pp0_stage6;
    static const sc_lv<18> ap_ST_fsm_pp0_stage7;
    static const sc_lv<18> ap_ST_fsm_pp0_stage8;
    static const sc_lv<18> ap_ST_fsm_pp0_stage9;
    static const sc_lv<18> ap_ST_fsm_pp0_stage10;
    static const sc_lv<18> ap_ST_fsm_pp0_stage11;
    static const sc_lv<18> ap_ST_fsm_pp0_stage12;
    static const sc_lv<18> ap_ST_fsm_pp0_stage13;
    static const sc_lv<18> ap_ST_fsm_pp0_stage14;
    static const sc_lv<18> ap_ST_fsm_pp0_stage15;
    static const sc_lv<18> ap_ST_fsm_state19;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<53> ap_const_lv53_0;
    static const sc_lv<11> ap_const_lv11_2;
    static const sc_lv<11> ap_const_lv11_3;
    static const sc_lv<11> ap_const_lv11_4;
    static const sc_lv<11> ap_const_lv11_5;
    static const sc_lv<11> ap_const_lv11_6;
    static const sc_lv<11> ap_const_lv11_7;
    static const sc_lv<11> ap_const_lv11_8;
    static const sc_lv<11> ap_const_lv11_9;
    static const sc_lv<11> ap_const_lv11_A;
    static const sc_lv<11> ap_const_lv11_B;
    static const sc_lv<11> ap_const_lv11_C;
    static const sc_lv<11> ap_const_lv11_D;
    static const sc_lv<11> ap_const_lv11_E;
    static const sc_lv<11> ap_const_lv11_F;
    static const sc_lv<11> ap_const_lv11_10;
    static const sc_lv<11> ap_const_lv11_11;
    static const sc_lv<11> ap_const_lv11_12;
    static const sc_lv<11> ap_const_lv11_13;
    static const sc_lv<11> ap_const_lv11_14;
    static const sc_lv<11> ap_const_lv11_15;
    static const sc_lv<11> ap_const_lv11_16;
    static const sc_lv<11> ap_const_lv11_17;
    static const sc_lv<11> ap_const_lv11_18;
    static const sc_lv<11> ap_const_lv11_19;
    static const sc_lv<11> ap_const_lv11_1A;
    static const sc_lv<11> ap_const_lv11_1B;
    static const sc_lv<11> ap_const_lv11_1C;
    static const sc_lv<11> ap_const_lv11_1D;
    static const sc_lv<11> ap_const_lv11_1E;
    static const sc_lv<11> ap_const_lv11_1F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<4> ap_const_lv4_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state19();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state11_pp0_stage9_iter0();
    void thread_ap_block_state12_pp0_stage10_iter0();
    void thread_ap_block_state13_pp0_stage11_iter0();
    void thread_ap_block_state14_pp0_stage12_iter0();
    void thread_ap_block_state15_pp0_stage13_iter0();
    void thread_ap_block_state16_pp0_stage14_iter0();
    void thread_ap_block_state17_pp0_stage15_iter0();
    void thread_ap_block_state18_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_phi_fu_644_p4();
    void thread_ap_ready();
    void thread_buffer_r_address0();
    void thread_buffer_r_address1();
    void thread_buffer_r_ce0();
    void thread_buffer_r_ce1();
    void thread_buffer_r_d0();
    void thread_buffer_r_d1();
    void thread_buffer_r_we0();
    void thread_buffer_r_we1();
    void thread_exitcond1_fu_651_p2();
    void thread_i_1_fu_657_p2();
    void thread_input_r_Addr_A();
    void thread_input_r_Addr_A_orig();
    void thread_input_r_Addr_B();
    void thread_input_r_Addr_B_orig();
    void thread_input_r_Din_A();
    void thread_input_r_Din_B();
    void thread_input_r_EN_A();
    void thread_input_r_EN_B();
    void thread_input_r_WEN_A();
    void thread_input_r_WEN_B();
    void thread_tmp_10_fu_733_p2();
    void thread_tmp_11_fu_738_p3();
    void thread_tmp_12_fu_747_p2();
    void thread_tmp_13_fu_752_p3();
    void thread_tmp_14_fu_761_p2();
    void thread_tmp_15_fu_766_p3();
    void thread_tmp_16_fu_775_p2();
    void thread_tmp_17_fu_780_p3();
    void thread_tmp_18_fu_789_p2();
    void thread_tmp_19_fu_794_p3();
    void thread_tmp_20_fu_803_p2();
    void thread_tmp_21_fu_808_p3();
    void thread_tmp_22_fu_817_p2();
    void thread_tmp_23_fu_822_p3();
    void thread_tmp_24_fu_831_p2();
    void thread_tmp_25_fu_836_p3();
    void thread_tmp_26_fu_845_p2();
    void thread_tmp_27_fu_850_p3();
    void thread_tmp_28_fu_859_p2();
    void thread_tmp_29_fu_864_p3();
    void thread_tmp_2_fu_671_p1();
    void thread_tmp_30_fu_873_p2();
    void thread_tmp_31_fu_878_p3();
    void thread_tmp_32_fu_887_p2();
    void thread_tmp_33_fu_892_p3();
    void thread_tmp_34_fu_901_p2();
    void thread_tmp_35_fu_906_p3();
    void thread_tmp_36_fu_915_p2();
    void thread_tmp_37_fu_920_p3();
    void thread_tmp_38_fu_929_p2();
    void thread_tmp_39_fu_934_p3();
    void thread_tmp_3_fu_676_p2();
    void thread_tmp_40_fu_943_p2();
    void thread_tmp_41_fu_948_p3();
    void thread_tmp_42_fu_957_p2();
    void thread_tmp_43_fu_962_p3();
    void thread_tmp_44_fu_971_p2();
    void thread_tmp_45_fu_976_p3();
    void thread_tmp_46_fu_985_p2();
    void thread_tmp_47_fu_990_p3();
    void thread_tmp_48_fu_999_p2();
    void thread_tmp_49_fu_1004_p3();
    void thread_tmp_4_fu_682_p3();
    void thread_tmp_50_fu_1013_p2();
    void thread_tmp_51_fu_1018_p3();
    void thread_tmp_52_fu_1027_p2();
    void thread_tmp_53_fu_1032_p3();
    void thread_tmp_54_fu_1041_p2();
    void thread_tmp_55_fu_1046_p3();
    void thread_tmp_56_fu_1055_p2();
    void thread_tmp_57_fu_1060_p3();
    void thread_tmp_58_fu_1069_p2();
    void thread_tmp_59_fu_1074_p3();
    void thread_tmp_5_fu_691_p2();
    void thread_tmp_60_fu_1083_p2();
    void thread_tmp_61_fu_1088_p3();
    void thread_tmp_62_fu_1097_p2();
    void thread_tmp_63_fu_1102_p3();
    void thread_tmp_6_fu_696_p3();
    void thread_tmp_7_fu_705_p2();
    void thread_tmp_8_fu_710_p3();
    void thread_tmp_9_fu_719_p2();
    void thread_tmp_fu_663_p3();
    void thread_tmp_s_fu_724_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
