

<!DOCTYPE html>
<html class="writer-html5" lang="zh-CN" data-content_root="../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>实验二 加法器设计与仿真 &mdash; 深圳理工大学-数字逻辑基础与Verilog设计-实验课程 0.1 文档</title>
      <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=b86133f3" />
      <link rel="stylesheet" type="text/css" href="../_static/css/theme.css?v=e59714d7" />
      <link rel="stylesheet" type="text/css" href="../_static/custom.css?v=e50e972b" />

  
      <script src="../_static/jquery.js?v=5d32c60e"></script>
      <script src="../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../_static/documentation_options.js?v=7c91f8fd"></script>
      <script src="../_static/doctools.js?v=9bcbadda"></script>
      <script src="../_static/sphinx_highlight.js?v=dc90522c"></script>
      <script src="../_static/translations.js?v=beaddf03"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="索引" href="../genindex.html" />
    <link rel="search" title="搜索" href="../search.html" />
    <link rel="next" title="番外一 EDA发展史" href="../extra/extra1.html" />
    <link rel="prev" title="实验一 异或门" href="lab1.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../index.html" class="icon icon-home">
            深圳理工大学-数字逻辑基础与Verilog设计-实验课程
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="搜索文档" aria-label="搜索文档" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="导航菜单">
              <p class="caption" role="heading"><span class="caption-text">实验课程目录</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="lab1.html">实验一 异或门</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">实验二 加法器设计与仿真</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#vivado">Vivado 教程</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#adder">创建 adder 工程</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#verilog">Verilog 代码编写</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#vs-code-verilog-hdl-systemverilog-bluespec-systemverilog-ctags">VS Code + Verilog-HDL/SystemVerilog/Bluespec SystemVerilog + ctags 插件</a></li>
<li class="toctree-l3"><a class="reference internal" href="#ripple-carry-adder">Ripple-carry Adder 行波进位加法器</a></li>
<li class="toctree-l3"><a class="reference internal" href="#testbench">第一个 Testbench 程序</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id3">Vivado 功能仿真验证</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#carry-look-ahead">Carry-look-ahead 超前进位加法器</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#id4">4位超前进位加法器</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../extra/extra1.html">番外一 EDA发展史</a></li>
<li class="toctree-l1"><a class="reference internal" href="TODO.html">敬请期待</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="移动版导航菜单" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">深圳理工大学-数字逻辑基础与Verilog设计-实验课程</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="页面导航">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">实验二 加法器设计与仿真</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/labs/lab2.rst.txt" rel="nofollow"> 查看页面源码</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="id1">
<h1>实验二 加法器设计与仿真<a class="headerlink" href="#id1" title="Link to this heading"></a></h1>
<p>Verilog 是一种用于描述、设计电路的 <strong>硬件描述语言 HDL (Hardware Description Language)</strong> ，
在实验一，我们已经尝试在 logisim 中设计并绘制电路图，并通过输入输出测试电路的功能。
本次实验我们使用 Verilog 的各种基础语法完成一些电路设计，并通过仿真代码和波形图测试电路的功能。</p>
<p>为此，我们需要使用 Verilog 仿真器，常见的仿真器有很多：VCS 、modelsim 、Verilog-XL 、iverilog 、verilator 等。
考虑到后续实验我们将使用 Xilinx 的 FPGA 教学实验板，为此我们直接使用 Vivado 的 xsim 仿真器，能够在一体式软件中完成整个实验的流程。</p>
<p>本次实验课我们使用 Verilog HDL 设计加法器等一些简单的电路，并编写 Testbench 程序，
使用 Vivado 的仿真器测试我们设计的电路。</p>
<section id="vivado">
<h2>Vivado 教程<a class="headerlink" href="#vivado" title="Link to this heading"></a></h2>
<p>Vivado 是 Xilinx 公司的 FPGA 集成设计环境，本次实验我们将使用 Vivado 对 Verilog 设计进行仿真。
我们推荐使用 Vivado 2018.3 ，安装 WebPACK 版本。
该版本安装体积约 20 GB，而近几年的版本安装体积已经约 100 GB，WebPACK 是免费的，不需要许可证的版本，并且已经能够满足我们的实验需求。
如果你此前已经安装 2015 年之后的版本，都是能够满足完成实验的。Vivado 不同的版本之间功能差异也比较小，在学习和使用上也不会造成困难。</p>
<section id="adder">
<h3>创建 adder 工程<a class="headerlink" href="#adder" title="Link to this heading"></a></h3>
<p>打开 Vivado 软件，会来到 Vivado 软件初始界面</p>
<figure class="align-center">
<img alt="vivado_home" src="../_images/vivado_home.png" />
</figure>
<p>Vivado 软件很复杂，我们一点点来了解它。创建一个名为 adder 的新项目，并保存在合适的位置， <strong>一定要是全英文的目录</strong> 。
勾选 <code class="docutils literal notranslate"><span class="pre">Create</span> <span class="pre">project</span> <span class="pre">subdirectory</span></code> 则会在保存新项目的地方创建一个项目名称的文件夹，用于存放项目的文件。
你也可以手动创建一个项目名称的文件夹，作为保存项目的位置，就不勾选该选项了。</p>
<figure class="align-center">
<img alt="vivado_genprj" src="../_images/vivado_genprj.png" />
</figure>
<p>来到器件选择页面， <code class="docutils literal notranslate"><span class="pre">Family</span></code> 系列选择 <code class="docutils literal notranslate"><span class="pre">Artix-7</span></code> ， <code class="docutils literal notranslate"><span class="pre">Package</span></code> 封装方式选择 <code class="docutils literal notranslate"><span class="pre">fgg484</span></code> ，
然后选择 <code class="docutils literal notranslate"><span class="pre">xc7a100tfgg484</span></code> ，完成器件选择，其余的步骤直接下一步即可。</p>
<figure class="align-center">
<img alt="vivado_device" src="../_images/vivado_device.png" />
</figure>
<p>完成创建项目，来到该项目初始页面，本次实验内容我们只需要关心红色方框标记出来的区域。
左侧是 <code class="docutils literal notranslate"><span class="pre">Flow</span> <span class="pre">Navigator</span></code> 流程导航，我们完整的实验整个流程就是依次从上往下进行的。
左上角是 <code class="docutils literal notranslate"><span class="pre">项目管理</span></code> ，目前由于正处于项目管理界面，因此 <code class="docutils literal notranslate"><span class="pre">PROJECT</span> <span class="pre">MANAGER</span></code> 是蓝色的。</p>
<figure class="align-center">
<img alt="vivado_prj" src="../_images/vivado_prj.png" />
</figure>
</section>
</section>
<section id="verilog">
<h2>Verilog 代码编写<a class="headerlink" href="#verilog" title="Link to this heading"></a></h2>
<p>工欲善其事，必先利其器。
一个好的代码 Coding 环境能极大的帮助你编写代码。</p>
<section id="vs-code-verilog-hdl-systemverilog-bluespec-systemverilog-ctags">
<h3>VS Code + Verilog-HDL/SystemVerilog/Bluespec SystemVerilog + ctags 插件<a class="headerlink" href="#vs-code-verilog-hdl-systemverilog-bluespec-systemverilog-ctags" title="Link to this heading"></a></h3>
<p>Vivado 作为一个集成开发环境，拥有代码编辑能力。不过作为一个大型软件，响应速度相对较慢，
编写代码也没有插件那么方便。因此我们平时都是使用编辑器编写代码，当然有很多好用的编辑器，
这里介绍 <code class="docutils literal notranslate"><span class="pre">VS</span> <span class="pre">Code</span></code> + <code class="docutils literal notranslate"><span class="pre">Verilog-HDL/SystemVerilog/Bluespec</span> <span class="pre">SystemVerilog</span></code> + <code class="docutils literal notranslate"><span class="pre">ctags</span></code> 插件。</p>
<p>安装好 <code class="docutils literal notranslate"><span class="pre">Verilog-HDL/SystemVerilog/Bluespec</span> <span class="pre">SystemVerilog</span></code> 和 <code class="docutils literal notranslate"><span class="pre">ctags</span></code> 插件后，可以为 Verilog 等
语言提供基础的高亮和语法框架支持，还可以提供 <code class="docutils literal notranslate"><span class="pre">动态语法检查</span></code> 、鼠标悬停查看信号定义、跳转信号和模块等功能。相信对经常写代码的你们
来说，这些功能不会陌生。你们可以在 <a class="reference external" href="https://dphweb.cn/index.php/2023/08/22/verilog-hdl%e6%8f%92%e4%bb%b6%e9%85%8d%e7%bd%ae%e6%95%99%e7%a8%8b/">这里</a> 学习
配置教程，并不复杂。</p>
</section>
<section id="ripple-carry-adder">
<h3>Ripple-carry Adder 行波进位加法器<a class="headerlink" href="#ripple-carry-adder" title="Link to this heading"></a></h3>
<p>行波进位加法器是最基本的数字电路加法器实现，它通过串联多个全加器来实现多位二进制数的加法操作。
这里我们给出一种 Full Adder 全加器的 Verilog 实现方式参考:</p>
<div class="literal-block-wrapper docutils container" id="id5">
<div class="code-block-caption"><span class="caption-text">Full Adder 全加器的 Verilog 实现方式参考</span><a class="headerlink" href="#id5" title="Link to this code"></a></div>
<div class="highlight-v notranslate"><div class="highlight"><pre><span></span><span class="linenos"> 1</span><span class="k">module</span><span class="w"> </span><span class="n">ref_fa</span><span class="w"> </span><span class="p">(</span>
<span class="linenos"> 2</span><span class="w">    </span><span class="n">a</span><span class="w">       </span><span class="c1">// &lt;&lt;i&lt;&lt;</span>
<span class="linenos"> 3</span><span class="w">   </span><span class="p">,</span><span class="n">b</span><span class="w">       </span><span class="c1">// &lt;&lt;i&lt;&lt;</span>
<span class="linenos"> 4</span><span class="w">   </span><span class="p">,</span><span class="n">cin</span><span class="w">     </span><span class="c1">// &lt;&lt;i&lt;&lt;</span>
<span class="linenos"> 5</span><span class="w">   </span><span class="p">,</span><span class="n">sum</span><span class="w">     </span><span class="c1">// &gt;&gt;o&gt;&gt;</span>
<span class="linenos"> 6</span><span class="w">   </span><span class="p">,</span><span class="n">cout</span><span class="w">    </span><span class="c1">// &gt;&gt;o&gt;&gt;</span>
<span class="linenos"> 7</span><span class="p">);</span>
<span class="linenos"> 8</span><span class="w">   </span><span class="k">input</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">cin</span><span class="p">;</span>
<span class="linenos"> 9</span><span class="w">   </span><span class="k">output</span><span class="w"> </span><span class="n">sum</span><span class="p">,</span><span class="w"> </span><span class="n">cout</span><span class="p">;</span>
<span class="linenos">10</span><span class="w">   </span><span class="kt">wire</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">cin</span><span class="p">;</span>
<span class="linenos">11</span><span class="w">   </span><span class="kt">wire</span><span class="w"> </span><span class="n">sum</span><span class="p">,</span><span class="w"> </span><span class="n">cout</span><span class="p">;</span>
<span class="hll"><span class="linenos">12</span><span class="w">   </span><span class="k">assign</span><span class="w"> </span><span class="p">{</span><span class="n">cout</span><span class="p">,</span><span class="w"> </span><span class="n">sum</span><span class="p">}</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">cin</span><span class="p">;</span>
</span><span class="linenos">13</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
<div class="admonition myquestion">
   <p class="admonition-title">加法器的代码实现</p >
   <p>加法器的 RTL 实现方式有很多，行波进位加法器、选择进位加法器、超前进位加法器、进位旁路加法器等。
   当然还有上面参考代码的朴实无华的 + 号运算符实现的加法器，你觉得哪种代码编写的实现更好呢，开放答案，欢迎留下你的想法。</p>
</div></section>
<section id="testbench">
<h3>第一个 Testbench 程序<a class="headerlink" href="#testbench" title="Link to this heading"></a></h3>
<p>Verilog 代码设计完成后，还需要进行重要的步骤，即逻辑功能仿真，仿真激励文件称之为 testbench，
就像你之前使用 Logisim 设计完电路之后，需要你输入信号，观察输出，检查你的电路设计功能是否符合你的要求。</p>
<p>我们从一个全加器的简单 Testbench 入手，编写你自己的第一个 Testbench 程序。</p>
<div class="literal-block-wrapper docutils container" id="id6">
<div class="code-block-caption"><span class="caption-text">一个全加器的简单 Testbench</span><a class="headerlink" href="#id6" title="Link to this code"></a></div>
<div class="highlight-v notranslate"><div class="highlight"><pre><span></span><span class="hll"><span class="linenos"> 1</span><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="o">/</span><span class="mh">1</span><span class="n">ps</span>
</span><span class="linenos"> 2</span><span class="k">module</span><span class="w"> </span><span class="n">ref_tb</span><span class="w"> </span><span class="p">();</span>
<span class="linenos"> 3</span><span class="w">   </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">in</span><span class="p">;</span>
<span class="linenos"> 4</span><span class="w">   </span><span class="kt">wire</span><span class="w"> </span><span class="n">sum</span><span class="p">,</span><span class="w"> </span><span class="n">cout</span><span class="p">;</span>
<span class="linenos"> 5</span>
<span class="hll"><span class="linenos"> 6</span><span class="w">   </span><span class="n">ref_fa</span><span class="w"> </span><span class="n">u_ref_fa</span><span class="w"> </span><span class="p">(</span>
</span><span class="hll"><span class="linenos"> 7</span><span class="w">       </span><span class="p">.</span><span class="n">a</span><span class="w">       </span><span class="p">(</span><span class="n">in</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span><span class="w"> </span><span class="c1">// &lt;&lt;i&lt;&lt;</span>
</span><span class="hll"><span class="linenos"> 8</span><span class="w">      </span><span class="p">,.</span><span class="n">b</span><span class="w">       </span><span class="p">(</span><span class="n">in</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span><span class="w"> </span><span class="c1">// &lt;&lt;i&lt;&lt;</span>
</span><span class="hll"><span class="linenos"> 9</span><span class="w">      </span><span class="p">,.</span><span class="n">cin</span><span class="w">     </span><span class="p">(</span><span class="n">in</span><span class="p">[</span><span class="mh">2</span><span class="p">])</span><span class="w"> </span><span class="c1">// &lt;&lt;i&lt;&lt;</span>
</span><span class="hll"><span class="linenos">10</span><span class="w">      </span><span class="p">,.</span><span class="n">sum</span><span class="w">     </span><span class="p">(</span><span class="n">sum</span><span class="p">)</span><span class="w">   </span><span class="c1">// &gt;&gt;o&gt;&gt;</span>
</span><span class="hll"><span class="linenos">11</span><span class="w">      </span><span class="p">,.</span><span class="n">cout</span><span class="w">    </span><span class="p">(</span><span class="n">cout</span><span class="p">)</span><span class="w">  </span><span class="c1">// &gt;&gt;o&gt;&gt;</span>
</span><span class="hll"><span class="linenos">12</span><span class="w">   </span><span class="p">);</span>
</span><span class="linenos">13</span>
<span class="linenos">14</span><span class="w">   </span><span class="k">initial</span><span class="w">  </span><span class="k">begin</span>
<span class="linenos">15</span><span class="w">      </span><span class="n">in</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">3</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="linenos">16</span><span class="w">      </span><span class="p">#</span><span class="mh">100</span><span class="p">;</span>
<span class="linenos">17</span><span class="w">      </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="k">integer</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mh">8</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span><span class="w">  </span><span class="k">begin</span>
<span class="linenos">18</span><span class="w">         </span><span class="n">in</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">19</span><span class="w">         </span><span class="p">#</span><span class="mh">100</span><span class="p">;</span>
<span class="linenos">20</span><span class="w">      </span><span class="k">end</span>
<span class="hll"><span class="linenos">21</span><span class="w">      </span><span class="nb">$stop</span><span class="p">;</span>
</span><span class="linenos">22</span><span class="w">   </span><span class="k">end</span>
<span class="linenos">23</span>
<span class="linenos">24</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
<p>相信你理解这个程序并不会感到困难，在 Logisim 中，你可以把一个画布中的电路引出输入输出口，封装成模块，然后在另一个画布中放置这个模块。
其中高亮的一大段，代表对 <code class="docutils literal notranslate"><span class="pre">ref_fa</span></code> 进行实例化，即在另一个模块中使用这个模块，然后将这个模块的信号与
对应的信号相连。 <code class="docutils literal notranslate"><span class="pre">.a</span></code> 代表 ref_fa 中的 a 端口，后面括号中的 in[0] 是 ref_tb 中的信号，这样就完成了相连的操作。</p>
<p>然后我们对 in[2:0] 信号进行驱动，也就是对它进行赋值操作，我们直接使用 for 循环进行遍历所有的输入情况，然后你可以对比
所有的输入是否会得到正确的输出，即可完成 Testbench 仿真测试。</p>
</section>
<section id="id3">
<h3>Vivado 功能仿真验证<a class="headerlink" href="#id3" title="Link to this heading"></a></h3>
<p>完成了加法器和 Testbench 程序的编写，我们就可以进行仿真验证了。</p>
<p>首先需要将编写好的源代码添加到工程中，我们可以通过这两个地方添加源文件。</p>
<figure class="align-center">
<img alt="add_source" src="../_images/add_source.png" />
</figure>
<p>有三种类型的源文件，如下图所示，有 <code class="docutils literal notranslate"><span class="pre">design</span> <span class="pre">source</span></code> 设计文件、 <code class="docutils literal notranslate"><span class="pre">simulation</span> <span class="pre">source</span></code> 仿真文件和 <code class="docutils literal notranslate"><span class="pre">constraints</span></code> 约束文件。
设计文件就是我们描述的电路，仿真文件就是 Testbench，约束文件下一次课才会使用。</p>
<figure class="align-center">
<img alt="source_type" src="../_images/source_type.png" />
</figure>
<p>依次添加设计文件和约束文件，添加完成之后，会自动更新源代码的结构，如下图所示。</p>
<figure class="align-center">
<img alt="source_struct" src="../_images/source_struct.png" />
</figure>
<p>源文件自动更新了顶层文件，如果你想修改顶层文件，可以对源文件右键 <code class="docutils literal notranslate"><span class="pre">Set</span> <span class="pre">as</span> <span class="pre">Top</span></code> 修改为顶层文件。点击行为仿真，即可进行仿真操作。</p>
<figure class="align-center">
<img alt="behavioral_simulation" src="../_images/behavioral_simulation.png" />
</figure>
<p>打开仿真界面后，我们可以看到仿真产生的信号波形，如下图所示。</p>
<p>序号1的播放键按钮用于运行仿真，序号2的按钮用于重启仿真。</p>
<p>序号3的方框可以选择模块，序号4的方框可以添加模块中的信号显示波形。</p>
<p>序号5的方框用以显示信号波形，序号6的两个放大镜按钮可以放大和缩小波形显示范围，序号7的按钮将显示完整的仿真波形信号。</p>
<figure class="align-center">
<img alt="vcd" src="../_images/vcd.png" />
</figure>
<p>观察波形，每个输入信号是否都对应着正确的输出信号。</p>
</section>
</section>
<section id="carry-look-ahead">
<h2>Carry-look-ahead 超前进位加法器<a class="headerlink" href="#carry-look-ahead" title="Link to this heading"></a></h2>
<p>超前进位加法器是一种进位链延迟更短的加法器，我们已经在理论课上学习了4位超前进位加法器的原理。</p>
<section id="id4">
<h3>4位超前进位加法器<a class="headerlink" href="#id4" title="Link to this heading"></a></h3>
<div class="admonition mytodo">
   <p class="admonition-title">4位超前进位加法器的实现</p >
   <p>按照逻辑公式或者电路，完成4位超前进位加法器的代码实现。
   下面给出了代码框架，在代码框架的基础上完成代码的编写。</p>
</div><div class="literal-block-wrapper docutils container" id="id7">
<div class="code-block-caption"><span class="caption-text">4位超前进位加法器代码框架</span><a class="headerlink" href="#id7" title="Link to this code"></a></div>
<div class="highlight-v notranslate"><div class="highlight"><pre><span></span><span class="linenos"> 1</span><span class="k">module</span><span class="w"> </span><span class="n">cla_4bit</span><span class="p">(</span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">cin</span><span class="p">,</span><span class="w"> </span><span class="n">sum</span><span class="p">,</span><span class="w"> </span><span class="n">cout</span><span class="p">);</span>
<span class="linenos"> 2</span>
<span class="linenos"> 3</span><span class="w">   </span><span class="k">input</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">cin</span><span class="p">;</span>
<span class="linenos"> 4</span><span class="w">   </span><span class="k">output</span><span class="w"> </span><span class="n">sum</span><span class="p">,</span><span class="w"> </span><span class="n">cout</span><span class="p">;</span>
<span class="linenos"> 5</span>
<span class="linenos"> 6</span><span class="w">   </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">sum</span><span class="p">;</span>
<span class="linenos"> 7</span><span class="w">   </span><span class="kt">wire</span><span class="w"> </span><span class="n">cin</span><span class="p">,</span><span class="w"> </span><span class="n">cout</span><span class="p">;</span>
<span class="linenos"> 8</span>
<span class="linenos"> 9</span><span class="w">   </span><span class="c1">// Your codes should start from here.</span>
<span class="linenos">10</span>
<span class="linenos">11</span><span class="w">   </span><span class="c1">// End of your codes.</span>
<span class="linenos">12</span>
<span class="linenos">13</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
<p>全加器你写好了，你很自信，这真的还需要测试吗？4位超前进位加法器你也写好了，这个也不难，只需要非常的细心。
那这个需要写 Testbench 测试吗，你现在有信心认为代码一定是正确的吗？</p>
<p>那该怎么写呢，还是和参考的 Testbench 一样吗，不过这次的信号数量特别多，真值表一共有512列，我需要依次去看
512次的波形，然后检查是否符合预期吗，这看起来很蠢 : (</p>
<div class="admonition myhint">
   <p class="admonition-title">一个 Testbench 测试思路</p >
   <p>我们能否改造一下 ref_fa ，其使用 + 号运算符，看起来会得到正确的结果。那我们能否同时测试我们写的4位超前进位加法器模块
   和改造好的4位 ref_fa 模块，每次对比一下输出的值是否相同。如果不同则说明4位超前进位加法器模块有问题，
   可以打印一句提示信息，这样就不用我们去一个个看波形了。打印信息可以使用 $display() 函数，使用方法很像 printf 函数，具体可以 STFW</p>
</div><div class="admonition mytodo">
   <p class="admonition-title">测试4位超前进位加法器</p >
   <p>你编写的这个4位超前进位加法器后续会用于组成更大位宽的加法器，
   以及之后的实验中，请你好好测试你的代码，不要留下Bug。
   编写一个 Testbench 用于测试你的4位超前进位加法器，
   命名规则最好类似于 tb_cla_4bit ，这样很清晰的能够看得出这是用于测试什么模块的激励文件。</p>
</div></section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="页脚">
        <a href="lab1.html" class="btn btn-neutral float-left" title="实验一 异或门" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> 上一页</a>
        <a href="../extra/extra1.html" class="btn btn-neutral float-right" title="番外一 EDA发展史" accesskey="n" rel="next">下一页 <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; 版权所有 2025, 深圳理工大学。</p>
  </div>

  利用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 构建，使用的 
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">主题</a>
    由 <a href="https://readthedocs.org">Read the Docs</a> 开发.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>