<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="datasheet.xsl"?>
<datasheet>
  <header>Core8051s_ExtSRAM_BRT</header>
  <project-settings>
    <fam>Fusion</fam>
    <die>M1AFS1500</die>
    <package>484 FBGA</package>
    <speed-grade>STD</speed-grade>
    <voltage>1.5</voltage>
    <hdl-type>VHDL</hdl-type>
    <project-description>
    </project-description>
    <location>C:/proj/dev-kits/m1afs-adv-dev-kit/Core8051s-Core1553RT/Core8051s_ExtSRAM_BRT_V2/component/work/Core8051s_ExtSRAM_BRT</location>
    <state>GENERATED ( Tue May 03 12:13:13 2016 )</state>
    <swide-toolchain>SoftConsole workspace has not been generated</swide-toolchain>
  </project-settings>
  <site-map>
  </site-map>
  <fileset>
    <name>HDL File(s)</name>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\amba\components.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\amba\Core1553BRT_apb.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\amba\ram2k16_fusion.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\backend.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\cwlegality.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\decoder.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\encoder.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\RT1553B.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\rtcomps.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\alu.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\clkctrl.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s_globs_fusion.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s_utility.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\cpu.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\debug.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\instrdec.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\intctrl.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\isr.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtag.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtagdef.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtagu_fusion.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\main8051.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\memctrl.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\oci.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ocia51.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\pmu.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x20_fusion.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_block_ram.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_fusion.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_registers.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ramsfrctrl.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\rstctrl.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\trace.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\trigger.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\core\components.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\core\coreapbsram.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\core\corecomps.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\core\sram_512to8192x8_fusion.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\components.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio_pkg.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer_pkg.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\Actel\DirectCore\CoreWatchdog\1.1.101\rtl\vhdl\u\CoreWatchdog.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\work\BRT_0\BRT_0.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\work\Core8051s_ExtSRAM_BRT\Core8051s_ExtSRAM_BRT.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Clock_gen.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\components.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\coreuart_pkg.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\fifo_256x8_fusion.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\component\work\sys\sys.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\hdl\memory_mux.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\smartgen\RAM4Kx8\RAM4Kx8.vhd</file>
    <file>C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2\smartgen\rc_osc\rc_osc.vhd</file>
  </fileset>
  <io>
    <port-name>BUSAINEN</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_DATA[7]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SWITCH[5]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[5]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[9]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_DATA[6]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SRAM_CEn1</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>DebugIf_TDO</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[23]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SRAM_WEn</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>BUSBINN</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SWITCH[1]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SRAM_BLEn1</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>DebugIf_TMS</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_DATA[0]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>FLASH_WEn</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>LED[4]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[16]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SWITCH[7]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[11]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SWITCH[6]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[10]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[18]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>LED[7]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SRAM_OEn</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>FLASH_BYTEn</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>BUSAOUTP</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_DATA[1]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>LED[0]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[12]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_DATA[3]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>FLASH_CEn</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[6]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>BUSAINN</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[1]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[0]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>DebugIf_TDI</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>DebugIf_TRSTN</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>BUSBINEN</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>BUSBOUTIN</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>BUSAINP</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SWITCH[3]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[7]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[19]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SWITCH[2]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[2]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>BUSBOUTN</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_DATA[4]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>LED[1]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[13]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>BUSBINP</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SRAM_CE2</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SRAM_BLEn0</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SRAM_BHEn1</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>LED[2]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[14]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_DATA[2]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[21]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[20]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>LED[5]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>UART_RX</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SRAM_BHEn0</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>BUSBOUTP</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SWITCH[4]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[8]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[22]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>LED[3]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[15]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[3]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_DATA[5]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>FLASH_OEn</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>BUSAOUTN</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>NSYSRESET</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>FLASH_VPEN</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[4]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>UART_TX</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>DebugIf_TCK</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>FLASH_RPn</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>LED[6]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>BUSAOUTIN</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>MEM_ADDR[17]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>SWITCH[0]</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>memory_mux</core-exttype>
    <core-location>hdl\memory_mux.vhd</core-location>
    <core-name>memory_mux_0</core-name>
  </core>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartGen</core-exttype>
    <core-location>C:/proj/dev-kits/m1afs-adv-dev-kit/Core8051s-Core1553RT/Core8051s_ExtSRAM_BRT_V2/smartgen/PLL_50Mh_6Mh</core-location>
    <core-name>PLL_50Mh_6Mh_0</core-name>
  </core>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartGen</core-exttype>
    <core-location>C:/proj/dev-kits/m1afs-adv-dev-kit/Core8051s-Core1553RT/Core8051s_ExtSRAM_BRT_V2/smartgen/rc_osc</core-location>
    <core-name>rc_osc_0</core-name>
  </core>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartDesign</core-exttype>
    <core-location>C:/proj/dev-kits/m1afs-adv-dev-kit/Core8051s-Core1553RT/Core8051s_ExtSRAM_BRT_V2/component/work/sys</core-location>
    <core-name>sys_0</core-name>
  </core>
  <firmware_core type="FirmWareModule">
    <core-exttype>IP</core-exttype>
    <core-type>FirmWareModule</core-type>
    <core-vendor>Actel</core-vendor>
    <core-lib>Firmware</core-lib>
    <core-intname>CoreGPIO_Driver</core-intname>
    <core-ver>3.1.100</core-ver>
    <core-desc>Bare metal software driver for CoreGPIO.</core-desc>
    <core-name>CoreGPIO_Driver_0</core-name>
  </firmware_core>
  <firmware_core type="FirmWareModule">
    <core-exttype>IP</core-exttype>
    <core-type>FirmWareModule</core-type>
    <core-vendor>Actel</core-vendor>
    <core-lib>Firmware</core-lib>
    <core-intname>CoreTimer_Driver</core-intname>
    <core-ver>2.2.100</core-ver>
    <core-desc>Bare metal software driver for CoreTimer.</core-desc>
    <core-name>CoreTimer_Driver_0</core-name>
  </firmware_core>
  <firmware_core type="FirmWareModule">
    <core-exttype>IP</core-exttype>
    <core-type>FirmWareModule</core-type>
    <core-vendor>Actel</core-vendor>
    <core-lib>Firmware</core-lib>
    <core-intname>CoreUARTapb_Driver</core-intname>
    <core-ver>3.1.100</core-ver>
    <core-desc>Bare metal software driver for CoreUARTapb IP.
</core-desc>
    <core-name>CoreUARTapb_Driver_0</core-name>
  </firmware_core>
  <firmware_core type="FirmWareModule">
    <core-exttype>IP</core-exttype>
    <core-type>FirmWareModule</core-type>
    <core-vendor>Actel</core-vendor>
    <core-lib>Firmware</core-lib>
    <core-intname>CoreWatchdog_Driver</core-intname>
    <core-ver>2.2.100</core-ver>
    <core-desc>Bare metal software driver for CoreWatchdog.</core-desc>
    <core-name>CoreWatchdog_Driver_0</core-name>
  </firmware_core>
  <firmware_core type="FirmWareModule">
    <core-exttype>IP</core-exttype>
    <core-type>FirmWareModule</core-type>
    <core-vendor>Actel</core-vendor>
    <core-lib>Firmware</core-lib>
    <core-intname>HAL</core-intname>
    <core-ver>2.3.102</core-ver>
    <core-desc>The Hardware Abstraction Layer is used by drivers to access the hardware. It also allows the control of interrupts. The HAL is normally required when using bare metal drivers as part of your application.</core-desc>
    <core-param>
      <param-name>Memory Model:</param-name>
      <param-value>Small</param-value>
      <param-hdlname>MemoryModel</param-hdlname>
      <param-hdlvalue>Small</param-hdlvalue>
      <param-tag>actel-cc:variantParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Processor:</param-name>
      <param-value>Core8051s</param-value>
      <param-hdlname>Processor</param-hdlname>
      <param-hdlvalue>Core8051s</param-hdlvalue>
      <param-tag>actel-cc:variantParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Software Tool Chain:</param-name>
      <param-value>SoftConsole</param-value>
      <param-hdlname>ToolChain</param-hdlname>
      <param-hdlvalue>SoftConsole</param-hdlvalue>
      <param-tag>actel-cc:variantParameter</param-tag>
    </core-param>
    <core-name>HAL_0</core-name>
  </firmware_core>
  <memorysystem>
    <title>Memory Map for Core8051s_ExtSRAM_BRT</title>
    <description>The project contains the following subsystems:</description>
    <subsystems>
      <subsystem>
        <name>CORE8051S_0</name>
        <master>CORE8051S_0</master>
        <addressNames>
          <count>1</count>
          <name>
          </name>
        </addressNames>
        <slave>
          <name>CoreUARTapb_0</name>
          <fullPinName>CoreUARTapb_0:APB_bif</fullPinName>
          <remapAddress>0x00000000</remapAddress>
          <fullAddressSpace>0x00000000 - 0x000000FF</fullAddressSpace>
          <range>0x00000100</range>
        </slave>
        <slave>
          <name>CoreGPIO_0</name>
          <fullPinName>CoreGPIO_0:APB_bif</fullPinName>
          <remapAddress>0x00000100</remapAddress>
          <fullAddressSpace>0x00000100 - 0x000001FF</fullAddressSpace>
          <range>0x00000100</range>
        </slave>
        <slave>
          <name>CoreTimer_0</name>
          <fullPinName>CoreTimer_0:APBslave</fullPinName>
          <remapAddress>0x00000200</remapAddress>
          <fullAddressSpace>0x00000200 - 0x000002FF</fullAddressSpace>
          <range>0x00000100</range>
          <memoryMap>
            <name>RegisterMap</name>
            <addressBlock>
              <baseAddress>0x0</baseAddress>
              <range format="long">0x1000</range>
              <width format="long" id="width">32</width>
              <register>
                <name>TimerLoad</name>
                <addressOffset>0x00</addressOffset>
                <absoluteAddress>0x00000200</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x00000000</resetValue>
                <field>
                  <name>LoadValue</name>
                  <bitNumber>31:0</bitNumber>
                  <access>R/W</access>
                  <description>Load value for counter</description>
                </field>
              </register>
              <register>
                <name>TimerValue</name>
                <addressOffset>0x04</addressOffset>
                <absoluteAddress>0x00000204</absoluteAddress>
                <size>32</size>
                <access>R</access>
                <resetValue>0xFFFFFFFF</resetValue>
                <field>
                  <name>CurrentValue</name>
                  <bitNumber>31:0</bitNumber>
                  <access>R</access>
                  <description>Current value of counter</description>
                </field>
              </register>
              <register>
                <name>TimerControl</name>
                <addressOffset>0x08</addressOffset>
                <absoluteAddress>0x00000208</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x00</resetValue>
                <field>
                  <name>TimerEnable</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>Enable bit for timer</description>
                </field>
                <field>
                  <name>InterruptEnable</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>Interrupt enable bit for timer</description>
                </field>
                <field>
                  <name>TimerMode</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>Selects continuous or one-shot operation</description>
                </field>
              </register>
              <register>
                <name>TimerPrescale</name>
                <addressOffset>0x0C</addressOffset>
                <absoluteAddress>0x0000020C</absoluteAddress>
                <size>32</size>
                <access>W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>Prescale</name>
                  <bitNumber>3:0</bitNumber>
                  <access>W</access>
                  <description>Determines effective clock rate for counter relative to PCLK</description>
                </field>
              </register>
              <register>
                <name>TimerIntClr</name>
                <addressOffset>0x10</addressOffset>
                <absoluteAddress>0x00000210</absoluteAddress>
                <size>32</size>
                <access>W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>TimerIntClr</name>
                  <bitNumber>31:0</bitNumber>
                  <access>W</access>
                  <description>Any write to this location will clear the interrupt</description>
                </field>
              </register>
              <register>
                <name>TimerRIS</name>
                <addressOffset>0x14</addressOffset>
                <absoluteAddress>0x00000214</absoluteAddress>
                <size>32</size>
                <access>R</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>RawTimerInterrupt</name>
                  <bitNumber>0</bitNumber>
                  <access>R</access>
                  <description>Raw timer interrupt status, active high</description>
                </field>
              </register>
              <register>
                <name>TimerMIS</name>
                <addressOffset>0x18</addressOffset>
                <absoluteAddress>0x00000218</absoluteAddress>
                <size>32</size>
                <access>R</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>TimerInterrupt</name>
                  <bitNumber>0</bitNumber>
                  <access>R</access>
                  <description>Timer interrupt status, active high</description>
                </field>
              </register>
            </addressBlock>
          </memoryMap>
        </slave>
        <slave>
          <name>CoreWatchdog_0</name>
          <fullPinName>CoreWatchdog_0:APBslave</fullPinName>
          <remapAddress>0x00000300</remapAddress>
          <fullAddressSpace>0x00000300 - 0x000003FF</fullAddressSpace>
          <range>0x00000100</range>
          <memoryMap>
            <name>RegisterMap</name>
            <addressBlock>
              <baseAddress>0x0</baseAddress>
              <range format="long">0x1000</range>
              <width format="long" id="width">32</width>
              <register>
                <name>WdogLoad</name>
                <addressOffset>0x00</addressOffset>
                <absoluteAddress>0x00000300</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x00000000</resetValue>
                <field>
                  <name>WdogLoad</name>
                  <bitNumber>31:0</bitNumber>
                  <access>R/W</access>
                  <description>WdogLoad field of WdogLoad register</description>
                </field>
              </register>
              <register>
                <name>WdogValue</name>
                <addressOffset>0x04</addressOffset>
                <absoluteAddress>0x00000304</absoluteAddress>
                <size>32</size>
                <access>R</access>
                <resetValue>0xFFFFFFFF</resetValue>
                <field>
                  <name>WdogValue</name>
                  <bitNumber>31:0</bitNumber>
                  <access>R</access>
                  <description>WdogValue field of WdogValue register</description>
                </field>
              </register>
              <register>
                <name>WdogControl</name>
                <addressOffset>0x08</addressOffset>
                <absoluteAddress>0x00000308</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x00</resetValue>
                <field>
                  <name>WdogControl</name>
                  <bitNumber>3:0</bitNumber>
                  <access>R/W</access>
                  <description>WdogControl field of WdogControl register</description>
                </field>
              </register>
              <register>
                <name>WdogRefresh</name>
                <addressOffset>0x0C</addressOffset>
                <absoluteAddress>0x0000030C</absoluteAddress>
                <size>32</size>
                <access>W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>WdogRefresh</name>
                  <bitNumber>0</bitNumber>
                  <access>W</access>
                  <description>WdogRefresh field of WdogRefresh register</description>
                </field>
              </register>
            </addressBlock>
          </memoryMap>
        </slave>
        <slave>
          <name>COREAPBSRAM_0</name>
          <fullPinName>COREAPBSRAM_0:APBslave</fullPinName>
          <remapAddress>0x00000500</remapAddress>
          <fullAddressSpace>0x00000500 - 0x000005FF</fullAddressSpace>
          <range>0x00000100</range>
          <memoryMap>
            <name>APB_SRAM</name>
            <addressBlock>
              <baseAddress>0x0</baseAddress>
              <range format="long">0x20000</range>
              <width format="long" id="width">32</width>
            </addressBlock>
          </memoryMap>
        </slave>
        <slave>
          <name>CORE1553BRT_APB_0</name>
          <fullPinName>BRT_0_0:APBslave</fullPinName>
          <remapAddress>0x00000800</remapAddress>
          <combinedAddressSpace>0x00000800 - 0x000008FF</combinedAddressSpace>
          <remapAddress>0x00000900</remapAddress>
          <combinedAddressSpace>0x00000900 - 0x000009FF</combinedAddressSpace>
          <remapAddress>0x00000A00</remapAddress>
          <combinedAddressSpace>0x00000A00 - 0x00000AFF</combinedAddressSpace>
          <remapAddress>0x00000B00</remapAddress>
          <combinedAddressSpace>0x00000B00 - 0x00000BFF</combinedAddressSpace>
          <remapAddress>0x00000C00</remapAddress>
          <combinedAddressSpace>0x00000C00 - 0x00000CFF</combinedAddressSpace>
          <remapAddress>0x00000D00</remapAddress>
          <combinedAddressSpace>0x00000D00 - 0x00000DFF</combinedAddressSpace>
          <remapAddress>0x00000E00</remapAddress>
          <combinedAddressSpace>0x00000E00 - 0x00000EFF</combinedAddressSpace>
          <remapAddress>0x00000F00</remapAddress>
          <combinedAddressSpace>0x00000F00 - 0x00000FFF</combinedAddressSpace>
          <range>0x00000800</range>
          <memoryMap>
            <name>RegisterMap</name>
            <addressBlock>
              <baseAddress>0x0</baseAddress>
              <range format="long">0x2000</range>
              <width format="long" id="width">16</width>
              <register>
                <name>CONTROL</name>
                <addressOffset>0x1F80</addressOffset>
                <absoluteAddress>0x00002E80</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x8000</resetValue>
                <field>
                  <name>SREQUEST</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>Set 1553B Status Word Service Request Bit</description>
                </field>
                <field>
                  <name>RTBUSY</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>Set 1553B Status Word Busy Bit</description>
                </field>
                <field>
                  <name>SSFLAG</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>Set 1553B Status Sub System Flag Bit</description>
                </field>
                <field>
                  <name>TFLAG</name>
                  <bitNumber>3</bitNumber>
                  <access>R/W</access>
                  <description>Set 1553B Terminal Flag Bit</description>
                </field>
                <field>
                  <name>TESTORUN</name>
                  <bitNumber>4</bitNumber>
                  <access>R/W</access>
                  <description>Cause a Transmission Overrun</description>
                </field>
                <field>
                  <name>RESERVED</name>
                  <bitNumber>6:5</bitNumber>
                  <access>R</access>
                  <description>Reserved Bits</description>
                </field>
                <field>
                  <name>BUSY</name>
                  <bitNumber>7</bitNumber>
                  <access>R</access>
                  <description>RT is Busy processing a message</description>
                </field>
                <field>
                  <name>RTADDR</name>
                  <bitNumber>8</bitNumber>
                  <access>R/W</access>
                  <description>Sets the RT Address</description>
                </field>
                <field>
                  <name>RTPARITY</name>
                  <bitNumber>13</bitNumber>
                  <access>R/W</access>
                  <description>Sets the RT Address Parity</description>
                </field>
                <field>
                  <name>RTADERR</name>
                  <bitNumber>14</bitNumber>
                  <access>R</access>
                  <description>RT Address Parity Error</description>
                </field>
                <field>
                  <name>LOCK</name>
                  <bitNumber>15</bitNumber>
                  <access>R/W</access>
                  <description>When set RT address is set by external input</description>
                </field>
              </register>
              <register>
                <name>INTERRUPT</name>
                <addressOffset>0x1F84</addressOffset>
                <absoluteAddress>0x00002E84</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
                <field>
                  <name>INTVECT</name>
                  <bitNumber>6:0</bitNumber>
                  <access>R/W</access>
                  <description>Interrupt Vector</description>
                </field>
                <field>
                  <name>INTACT</name>
                  <bitNumber>7</bitNumber>
                  <access>R</access>
                  <description>Interrupt Active</description>
                </field>
                <field>
                  <name>INTEN</name>
                  <bitNumber>8</bitNumber>
                  <access>R/W</access>
                  <description>Interrupt Enable</description>
                </field>
                <field>
                  <name>INTORUN</name>
                  <bitNumber>9</bitNumber>
                  <access>R/W</access>
                  <description>Interrupt Overrun</description>
                </field>
                <field>
                  <name>CLRERR</name>
                  <bitNumber>10</bitNumber>
                  <access>R/W</access>
                  <description>Clear Error Conditions</description>
                </field>
                <field>
                  <name>Version</name>
                  <bitNumber>15:11</bitNumber>
                  <access>R</access>
                  <description>Core Version</description>
                </field>
              </register>
              <register>
                <name>VWORD</name>
                <addressOffset>0x1F88</addressOffset>
                <absoluteAddress>0x00002E88</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
                <field>
                  <name>VWORD</name>
                  <bitNumber>15:0</bitNumber>
                  <access>R/W</access>
                  <description>Sets the 1553B Vector Word</description>
                </field>
              </register>
              <register>
                <name>LEGAL0</name>
                <addressOffset>0x1FC0</addressOffset>
                <absoluteAddress>0x00002EC0</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>LEGAL1</name>
                <addressOffset>0x1FC4</addressOffset>
                <absoluteAddress>0x00002EC4</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>LEGAL2</name>
                <addressOffset>0x1FC8</addressOffset>
                <absoluteAddress>0x00002EC8</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>LEGAL3</name>
                <addressOffset>0x1FCC</addressOffset>
                <absoluteAddress>0x00002ECC</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>LEGAL4</name>
                <addressOffset>0x1FD0</addressOffset>
                <absoluteAddress>0x00002ED0</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>LEGAL5</name>
                <addressOffset>0x1FD4</addressOffset>
                <absoluteAddress>0x00002ED4</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>LEGAL6</name>
                <addressOffset>0x1FD8</addressOffset>
                <absoluteAddress>0x00002ED8</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0xFFFF</resetValue>
              </register>
              <register>
                <name>LEGAL7</name>
                <addressOffset>0x1FDC</addressOffset>
                <absoluteAddress>0x00002EDC</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0xFFFF</resetValue>
              </register>
              <register>
                <name>LEGAL8</name>
                <addressOffset>0x1FE0</addressOffset>
                <absoluteAddress>0x00002EE0</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0xFFFF</resetValue>
              </register>
              <register>
                <name>LEGAL9</name>
                <addressOffset>0x1FE4</addressOffset>
                <absoluteAddress>0x00002EE4</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0xFFFD</resetValue>
              </register>
              <register>
                <name>LEGAL10</name>
                <addressOffset>0x1FE8</addressOffset>
                <absoluteAddress>0x00002EE8</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0xFE01</resetValue>
              </register>
              <register>
                <name>LEGAL11</name>
                <addressOffset>0x1FEC</addressOffset>
                <absoluteAddress>0x00002EEC</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0xFFF2</resetValue>
              </register>
              <register>
                <name>LEGAL12</name>
                <addressOffset>0x1FF0</addressOffset>
                <absoluteAddress>0x00002EF0</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0xFFFF</resetValue>
              </register>
              <register>
                <name>LEGAL13</name>
                <addressOffset>0x1FF4</addressOffset>
                <absoluteAddress>0x00002EF4</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0xFFFD</resetValue>
              </register>
              <register>
                <name>LEGAL14</name>
                <addressOffset>0x1FF8</addressOffset>
                <absoluteAddress>0x00002EF8</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0xFE05</resetValue>
              </register>
              <register>
                <name>LEGAL15</name>
                <addressOffset>0x1FFC</addressOffset>
                <absoluteAddress>0x00002EFC</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0xFFFF</resetValue>
              </register>
              <register>
                <name>RXSTATUS0</name>
                <addressOffset>0x0000</addressOffset>
                <absoluteAddress>0x00000F00</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS1</name>
                <addressOffset>0x0004</addressOffset>
                <absoluteAddress>0x00000F04</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS2</name>
                <addressOffset>0x0008</addressOffset>
                <absoluteAddress>0x00000F08</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS3</name>
                <addressOffset>0x000C</addressOffset>
                <absoluteAddress>0x00000F0C</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS4</name>
                <addressOffset>0x0010</addressOffset>
                <absoluteAddress>0x00000F10</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS5</name>
                <addressOffset>0x0014</addressOffset>
                <absoluteAddress>0x00000F14</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS6</name>
                <addressOffset>0x0018</addressOffset>
                <absoluteAddress>0x00000F18</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS7</name>
                <addressOffset>0x001C</addressOffset>
                <absoluteAddress>0x00000F1C</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS8</name>
                <addressOffset>0x0020</addressOffset>
                <absoluteAddress>0x00000F20</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS9</name>
                <addressOffset>0x0024</addressOffset>
                <absoluteAddress>0x00000F24</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS10</name>
                <addressOffset>0x0028</addressOffset>
                <absoluteAddress>0x00000F28</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS11</name>
                <addressOffset>0x002C</addressOffset>
                <absoluteAddress>0x00000F2C</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS12</name>
                <addressOffset>0x0030</addressOffset>
                <absoluteAddress>0x00000F30</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS13</name>
                <addressOffset>0x0034</addressOffset>
                <absoluteAddress>0x00000F34</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS14</name>
                <addressOffset>0x0038</addressOffset>
                <absoluteAddress>0x00000F38</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS15</name>
                <addressOffset>0x003C</addressOffset>
                <absoluteAddress>0x00000F3C</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS16</name>
                <addressOffset>0x0040</addressOffset>
                <absoluteAddress>0x00000F40</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS17</name>
                <addressOffset>0x0044</addressOffset>
                <absoluteAddress>0x00000F44</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS18</name>
                <addressOffset>0x0048</addressOffset>
                <absoluteAddress>0x00000F48</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS19</name>
                <addressOffset>0x004C</addressOffset>
                <absoluteAddress>0x00000F4C</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS20</name>
                <addressOffset>0x0050</addressOffset>
                <absoluteAddress>0x00000F50</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS21</name>
                <addressOffset>0x0054</addressOffset>
                <absoluteAddress>0x00000F54</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS22</name>
                <addressOffset>0x0058</addressOffset>
                <absoluteAddress>0x00000F58</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS23</name>
                <addressOffset>0x005C</addressOffset>
                <absoluteAddress>0x00000F5C</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS24</name>
                <addressOffset>0x0060</addressOffset>
                <absoluteAddress>0x00000F60</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS25</name>
                <addressOffset>0x0064</addressOffset>
                <absoluteAddress>0x00000F64</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS26</name>
                <addressOffset>0x0068</addressOffset>
                <absoluteAddress>0x00000F68</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS27</name>
                <addressOffset>0x006C</addressOffset>
                <absoluteAddress>0x00000F6C</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS28</name>
                <addressOffset>0x0070</addressOffset>
                <absoluteAddress>0x00000F70</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS29</name>
                <addressOffset>0x0074</addressOffset>
                <absoluteAddress>0x00000F74</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS30</name>
                <addressOffset>0x0078</addressOffset>
                <absoluteAddress>0x00000F78</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXSTATUS31</name>
                <addressOffset>0x007C</addressOffset>
                <absoluteAddress>0x00000F7C</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS0</name>
                <addressOffset>0x0F80</addressOffset>
                <absoluteAddress>0x00001E80</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS1</name>
                <addressOffset>0x0F84</addressOffset>
                <absoluteAddress>0x00001E84</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS2</name>
                <addressOffset>0x0F88</addressOffset>
                <absoluteAddress>0x00001E88</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS3</name>
                <addressOffset>0x0F8C</addressOffset>
                <absoluteAddress>0x00001E8C</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS4</name>
                <addressOffset>0x0F90</addressOffset>
                <absoluteAddress>0x00001E90</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS5</name>
                <addressOffset>0x0F94</addressOffset>
                <absoluteAddress>0x00001E94</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS6</name>
                <addressOffset>0x0F98</addressOffset>
                <absoluteAddress>0x00001E98</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS7</name>
                <addressOffset>0x0F9C</addressOffset>
                <absoluteAddress>0x00001E9C</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS8</name>
                <addressOffset>0x0FA0</addressOffset>
                <absoluteAddress>0x00001EA0</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS9</name>
                <addressOffset>0x0FA4</addressOffset>
                <absoluteAddress>0x00001EA4</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS10</name>
                <addressOffset>0x0FA8</addressOffset>
                <absoluteAddress>0x00001EA8</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS11</name>
                <addressOffset>0x0FAC</addressOffset>
                <absoluteAddress>0x00001EAC</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS12</name>
                <addressOffset>0x0FB0</addressOffset>
                <absoluteAddress>0x00001EB0</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS13</name>
                <addressOffset>0x0FB4</addressOffset>
                <absoluteAddress>0x00001EB4</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS14</name>
                <addressOffset>0x0FB8</addressOffset>
                <absoluteAddress>0x00001EB8</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS15</name>
                <addressOffset>0x0FBC</addressOffset>
                <absoluteAddress>0x00001EBC</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS16</name>
                <addressOffset>0x0FC0</addressOffset>
                <absoluteAddress>0x00001EC0</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS17</name>
                <addressOffset>0x0FC4</addressOffset>
                <absoluteAddress>0x00001EC4</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS18</name>
                <addressOffset>0x0FC8</addressOffset>
                <absoluteAddress>0x00001EC8</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS19</name>
                <addressOffset>0x0FCC</addressOffset>
                <absoluteAddress>0x00001ECC</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS20</name>
                <addressOffset>0x0FD0</addressOffset>
                <absoluteAddress>0x00001ED0</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS21</name>
                <addressOffset>0x0FD4</addressOffset>
                <absoluteAddress>0x00001ED4</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS22</name>
                <addressOffset>0x0FD8</addressOffset>
                <absoluteAddress>0x00001ED8</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS23</name>
                <addressOffset>0x0FDC</addressOffset>
                <absoluteAddress>0x00001EDC</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS24</name>
                <addressOffset>0x0FE0</addressOffset>
                <absoluteAddress>0x00001EE0</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS25</name>
                <addressOffset>0x0FE4</addressOffset>
                <absoluteAddress>0x00001EE4</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS26</name>
                <addressOffset>0x0FE8</addressOffset>
                <absoluteAddress>0x00001EE8</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS27</name>
                <addressOffset>0x0FEC</addressOffset>
                <absoluteAddress>0x00001EEC</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS28</name>
                <addressOffset>0x0FF0</addressOffset>
                <absoluteAddress>0x00001EF0</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS29</name>
                <addressOffset>0x0FF4</addressOffset>
                <absoluteAddress>0x00001EF4</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS30</name>
                <addressOffset>0x0FF8</addressOffset>
                <absoluteAddress>0x00001EF8</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXSTATUS31</name>
                <addressOffset>0x0FFC</addressOffset>
                <absoluteAddress>0x00001EFC</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA1</name>
                <addressOffset>0x0080</addressOffset>
                <absoluteAddress>0x00000F80</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA2</name>
                <addressOffset>0x0100</addressOffset>
                <absoluteAddress>0x00001000</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA3</name>
                <addressOffset>0x0180</addressOffset>
                <absoluteAddress>0x00001080</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA4</name>
                <addressOffset>0x0200</addressOffset>
                <absoluteAddress>0x00001100</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA5</name>
                <addressOffset>0x0280</addressOffset>
                <absoluteAddress>0x00001180</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA6</name>
                <addressOffset>0x0300</addressOffset>
                <absoluteAddress>0x00001200</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA7</name>
                <addressOffset>0x0380</addressOffset>
                <absoluteAddress>0x00001280</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA8</name>
                <addressOffset>0x0400</addressOffset>
                <absoluteAddress>0x00001300</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA9</name>
                <addressOffset>0x0480</addressOffset>
                <absoluteAddress>0x00001380</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA10</name>
                <addressOffset>0x0500</addressOffset>
                <absoluteAddress>0x00001400</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA11</name>
                <addressOffset>0x0580</addressOffset>
                <absoluteAddress>0x00001480</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA12</name>
                <addressOffset>0x0600</addressOffset>
                <absoluteAddress>0x00001500</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA13</name>
                <addressOffset>0x0680</addressOffset>
                <absoluteAddress>0x00001580</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA14</name>
                <addressOffset>0x0700</addressOffset>
                <absoluteAddress>0x00001600</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA15</name>
                <addressOffset>0x0780</addressOffset>
                <absoluteAddress>0x00001680</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA16</name>
                <addressOffset>0x0800</addressOffset>
                <absoluteAddress>0x00001700</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA17</name>
                <addressOffset>0x0880</addressOffset>
                <absoluteAddress>0x00001780</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA18</name>
                <addressOffset>0x0900</addressOffset>
                <absoluteAddress>0x00001800</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA19</name>
                <addressOffset>0x0980</addressOffset>
                <absoluteAddress>0x00001880</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA20</name>
                <addressOffset>0x0A00</addressOffset>
                <absoluteAddress>0x00001900</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA21</name>
                <addressOffset>0x0A80</addressOffset>
                <absoluteAddress>0x00001980</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA22</name>
                <addressOffset>0x0B00</addressOffset>
                <absoluteAddress>0x00001A00</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA23</name>
                <addressOffset>0x0B80</addressOffset>
                <absoluteAddress>0x00001A80</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA24</name>
                <addressOffset>0x0C00</addressOffset>
                <absoluteAddress>0x00001B00</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA25</name>
                <addressOffset>0x0C80</addressOffset>
                <absoluteAddress>0x00001B80</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA26</name>
                <addressOffset>0x0D00</addressOffset>
                <absoluteAddress>0x00001C00</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA27</name>
                <addressOffset>0x0D80</addressOffset>
                <absoluteAddress>0x00001C80</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA28</name>
                <addressOffset>0x0E00</addressOffset>
                <absoluteAddress>0x00001D00</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA29</name>
                <addressOffset>0x0E80</addressOffset>
                <absoluteAddress>0x00001D80</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>RXDATASA30</name>
                <addressOffset>0x0F00</addressOffset>
                <absoluteAddress>0x00001E00</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA1</name>
                <addressOffset>0x1080</addressOffset>
                <absoluteAddress>0x00001F80</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA2</name>
                <addressOffset>0x1100</addressOffset>
                <absoluteAddress>0x00002000</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA3</name>
                <addressOffset>0x1180</addressOffset>
                <absoluteAddress>0x00002080</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA4</name>
                <addressOffset>0x1200</addressOffset>
                <absoluteAddress>0x00002100</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA5</name>
                <addressOffset>0x1280</addressOffset>
                <absoluteAddress>0x00002180</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA6</name>
                <addressOffset>0x1300</addressOffset>
                <absoluteAddress>0x00002200</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA7</name>
                <addressOffset>0x1380</addressOffset>
                <absoluteAddress>0x00002280</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA8</name>
                <addressOffset>0x1400</addressOffset>
                <absoluteAddress>0x00002300</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA9</name>
                <addressOffset>0x1480</addressOffset>
                <absoluteAddress>0x00002380</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA10</name>
                <addressOffset>0x1500</addressOffset>
                <absoluteAddress>0x00002400</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA11</name>
                <addressOffset>0x1580</addressOffset>
                <absoluteAddress>0x00002480</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA12</name>
                <addressOffset>0x1600</addressOffset>
                <absoluteAddress>0x00002500</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA13</name>
                <addressOffset>0x1680</addressOffset>
                <absoluteAddress>0x00002580</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA14</name>
                <addressOffset>0x1700</addressOffset>
                <absoluteAddress>0x00002600</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA15</name>
                <addressOffset>0x1780</addressOffset>
                <absoluteAddress>0x00002680</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA16</name>
                <addressOffset>0x1800</addressOffset>
                <absoluteAddress>0x00002700</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA17</name>
                <addressOffset>0x1880</addressOffset>
                <absoluteAddress>0x00002780</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA18</name>
                <addressOffset>0x1900</addressOffset>
                <absoluteAddress>0x00002800</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA19</name>
                <addressOffset>0x1980</addressOffset>
                <absoluteAddress>0x00002880</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA20</name>
                <addressOffset>0x1A00</addressOffset>
                <absoluteAddress>0x00002900</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA21</name>
                <addressOffset>0x1A80</addressOffset>
                <absoluteAddress>0x00002980</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA22</name>
                <addressOffset>0x1B00</addressOffset>
                <absoluteAddress>0x00002A00</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA23</name>
                <addressOffset>0x1B80</addressOffset>
                <absoluteAddress>0x00002A80</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA24</name>
                <addressOffset>0x1C00</addressOffset>
                <absoluteAddress>0x00002B00</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA25</name>
                <addressOffset>0x1C80</addressOffset>
                <absoluteAddress>0x00002B80</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA26</name>
                <addressOffset>0x1D00</addressOffset>
                <absoluteAddress>0x00002C00</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA27</name>
                <addressOffset>0x1D80</addressOffset>
                <absoluteAddress>0x00002C80</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA28</name>
                <addressOffset>0x1E00</addressOffset>
                <absoluteAddress>0x00002D00</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA29</name>
                <addressOffset>0x1E80</addressOffset>
                <absoluteAddress>0x00002D80</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
              <register>
                <name>TXDATASA30</name>
                <addressOffset>0x1F00</addressOffset>
                <absoluteAddress>0x00002E00</absoluteAddress>
                <size>16</size>
                <access>R/W</access>
                <resetValue>0x0000</resetValue>
              </register>
            </addressBlock>
          </memoryMap>
        </slave>
      </subsystem>
    </subsystems>
  </memorysystem>
</datasheet>
