$date
	Sun Oct 23 05:27:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#951135
b10101 !
1"
#951138
b10101 &
b10101 %
1$
#951139
0"
#951142
b1000000 &
b1000000 %
#951146
b100000 &
b100000 %
#951150
b10000 &
b10000 %
#951154
b1000 &
b1000 %
#951158
b100 &
b100 %
#951162
b10 &
b10 %
#951166
b1 &
1#
b1 %
#951170
b0 &
b0 %
0#
0$
#1898446
b1011 &
b1011 %
1$
b1011 !
1"
#1898447
0"
#1898450
b100010 &
b100010 %
#1898454
b10001 &
b10001 %
#1898458
b110100 &
b110100 %
#1898462
b11010 &
b11010 %
#1898466
b1101 &
b1101 %
#1898470
b101000 &
b101000 %
#1898474
b10100 &
b10100 %
#1898478
b1010 &
b1010 %
#1898482
b101 &
b101 %
#1898486
b10000 &
b10000 %
#1898490
b1000 &
b1000 %
#1898494
b100 &
b100 %
#1898498
b10 &
b10 %
#1898502
b1 &
1#
b1 %
#1898506
b0 &
b0 %
0#
0$
#2977390
b10100 &
b10100 %
1$
b10100 !
1"
#2977391
0"
#2977394
b1010 &
b1010 %
#2977398
b101 &
b101 %
#2977402
b10000 &
b10000 %
#2977406
b1000 &
b1000 %
#2977410
b100 &
b100 %
#2977414
b10 &
b10 %
#2977418
b1 &
b1 %
1#
#2977422
b0 &
0#
b0 %
0$
#4500012
