--------------------------------------------------------------------------------
Release 12.4 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf
-ucf toplevel.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 30 ns HIGH 50%;

 14821217 paths analyzed, 4056 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.413ns.
--------------------------------------------------------------------------------

Paths for end point MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3 (DSP48_X0Y6.C23), 181491 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3 (RAM)
  Destination:          MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3 (DSP)
  Requirement:          30.000ns
  Data Path Delay:      21.339ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.320 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3 to MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y8.DOADO1    Trcko_DOA             2.950   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3
                                                       MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3
    DSP48_X0Y3.B1        net (fanout=1)        1.632   MIPS_SC_PROCESSOR/IDEXs<196>
    DSP48_X0Y3.P30       Tdspdo_B_P            5.167   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result
    DSP48_X0Y4.C13       net (fanout=1)        1.604   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result_P30_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
    DSP48_X0Y4.PCOUT0    Tdspdo_C_PCOUT        3.225   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
    DSP48_X0Y5.PCIN0     net (fanout=1)        0.002   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2_PCIN_0
    DSP48_X0Y5.P40       Tdspdo_PCIN_P         2.772   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2
    DSP48_X0Y6.C23       net (fanout=1)        1.689   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2_P40_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    DSP48_X0Y6.CLK       Tdspdck_C_PREG        2.298   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    -------------------------------------------------  ---------------------------
    Total                                     21.339ns (16.412ns logic, 4.927ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3 (RAM)
  Destination:          MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3 (DSP)
  Requirement:          30.000ns
  Data Path Delay:      21.339ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.320 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3 to MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y8.DOADO1    Trcko_DOA             2.950   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3
                                                       MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3
    DSP48_X0Y3.B1        net (fanout=1)        1.632   MIPS_SC_PROCESSOR/IDEXs<196>
    DSP48_X0Y3.P30       Tdspdo_B_P            5.167   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result
    DSP48_X0Y4.C13       net (fanout=1)        1.604   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result_P30_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
    DSP48_X0Y4.PCOUT9    Tdspdo_C_PCOUT        3.225   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
    DSP48_X0Y5.PCIN9     net (fanout=1)        0.002   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2_PCIN_9
    DSP48_X0Y5.P40       Tdspdo_PCIN_P         2.772   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2
    DSP48_X0Y6.C23       net (fanout=1)        1.689   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2_P40_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    DSP48_X0Y6.CLK       Tdspdck_C_PREG        2.298   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    -------------------------------------------------  ---------------------------
    Total                                     21.339ns (16.412ns logic, 4.927ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3 (RAM)
  Destination:          MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3 (DSP)
  Requirement:          30.000ns
  Data Path Delay:      21.339ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.320 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3 to MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y8.DOADO1    Trcko_DOA             2.950   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3
                                                       MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3
    DSP48_X0Y3.B1        net (fanout=1)        1.632   MIPS_SC_PROCESSOR/IDEXs<196>
    DSP48_X0Y3.P30       Tdspdo_B_P            5.167   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result
    DSP48_X0Y4.C13       net (fanout=1)        1.604   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result_P30_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
    DSP48_X0Y4.PCOUT1    Tdspdo_C_PCOUT        3.225   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
    DSP48_X0Y5.PCIN1     net (fanout=1)        0.002   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2_PCIN_1
    DSP48_X0Y5.P40       Tdspdo_PCIN_P         2.772   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2
    DSP48_X0Y6.C23       net (fanout=1)        1.689   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2_P40_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    DSP48_X0Y6.CLK       Tdspdck_C_PREG        2.298   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    -------------------------------------------------  ---------------------------
    Total                                     21.339ns (16.412ns logic, 4.927ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------

Paths for end point MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3 (DSP48_X0Y6.C14), 181491 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3 (RAM)
  Destination:          MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3 (DSP)
  Requirement:          30.000ns
  Data Path Delay:      21.157ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.320 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3 to MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y8.DOADO1    Trcko_DOA             2.950   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3
                                                       MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3
    DSP48_X0Y3.B1        net (fanout=1)        1.632   MIPS_SC_PROCESSOR/IDEXs<196>
    DSP48_X0Y3.P30       Tdspdo_B_P            5.167   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result
    DSP48_X0Y4.C13       net (fanout=1)        1.604   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result_P30_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
    DSP48_X0Y4.PCOUT0    Tdspdo_C_PCOUT        3.225   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
    DSP48_X0Y5.PCIN0     net (fanout=1)        0.002   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2_PCIN_0
    DSP48_X0Y5.P31       Tdspdo_PCIN_P         2.772   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2
    DSP48_X0Y6.C14       net (fanout=1)        1.507   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2_P31_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    DSP48_X0Y6.CLK       Tdspdck_C_PREG        2.298   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    -------------------------------------------------  ---------------------------
    Total                                     21.157ns (16.412ns logic, 4.745ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3 (RAM)
  Destination:          MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3 (DSP)
  Requirement:          30.000ns
  Data Path Delay:      21.157ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.320 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3 to MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y8.DOADO1    Trcko_DOA             2.950   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3
                                                       MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3
    DSP48_X0Y3.B1        net (fanout=1)        1.632   MIPS_SC_PROCESSOR/IDEXs<196>
    DSP48_X0Y3.P30       Tdspdo_B_P            5.167   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result
    DSP48_X0Y4.C13       net (fanout=1)        1.604   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result_P30_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
    DSP48_X0Y4.PCOUT9    Tdspdo_C_PCOUT        3.225   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
    DSP48_X0Y5.PCIN9     net (fanout=1)        0.002   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2_PCIN_9
    DSP48_X0Y5.P31       Tdspdo_PCIN_P         2.772   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2
    DSP48_X0Y6.C14       net (fanout=1)        1.507   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2_P31_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    DSP48_X0Y6.CLK       Tdspdck_C_PREG        2.298   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    -------------------------------------------------  ---------------------------
    Total                                     21.157ns (16.412ns logic, 4.745ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3 (RAM)
  Destination:          MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3 (DSP)
  Requirement:          30.000ns
  Data Path Delay:      21.157ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.320 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3 to MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y8.DOADO1    Trcko_DOA             2.950   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3
                                                       MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3
    DSP48_X0Y3.B1        net (fanout=1)        1.632   MIPS_SC_PROCESSOR/IDEXs<196>
    DSP48_X0Y3.P30       Tdspdo_B_P            5.167   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result
    DSP48_X0Y4.C13       net (fanout=1)        1.604   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result_P30_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
    DSP48_X0Y4.PCOUT1    Tdspdo_C_PCOUT        3.225   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
    DSP48_X0Y5.PCIN1     net (fanout=1)        0.002   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2_PCIN_1
    DSP48_X0Y5.P31       Tdspdo_PCIN_P         2.772   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2
    DSP48_X0Y6.C14       net (fanout=1)        1.507   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2_P31_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    DSP48_X0Y6.CLK       Tdspdck_C_PREG        2.298   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    -------------------------------------------------  ---------------------------
    Total                                     21.157ns (16.412ns logic, 4.745ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

Paths for end point MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3 (DSP48_X0Y6.C36), 181491 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3 (RAM)
  Destination:          MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3 (DSP)
  Requirement:          30.000ns
  Data Path Delay:      21.147ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.320 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3 to MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y8.DOADO1    Trcko_DOA             2.950   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3
                                                       MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3
    DSP48_X0Y3.B1        net (fanout=1)        1.632   MIPS_SC_PROCESSOR/IDEXs<196>
    DSP48_X0Y3.P30       Tdspdo_B_P            5.167   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result
    DSP48_X0Y4.C13       net (fanout=1)        1.604   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result_P30_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
    DSP48_X0Y4.PCOUT0    Tdspdo_C_PCOUT        3.225   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
    DSP48_X0Y5.PCIN0     net (fanout=1)        0.002   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2_PCIN_0
    DSP48_X0Y5.P47       Tdspdo_PCIN_P         2.772   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2
    DSP48_X0Y6.C36       net (fanout=18)       1.497   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2_P47_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    DSP48_X0Y6.CLK       Tdspdck_C_PREG        2.298   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    -------------------------------------------------  ---------------------------
    Total                                     21.147ns (16.412ns logic, 4.735ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3 (RAM)
  Destination:          MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3 (DSP)
  Requirement:          30.000ns
  Data Path Delay:      21.147ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.320 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3 to MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y8.DOADO1    Trcko_DOA             2.950   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3
                                                       MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3
    DSP48_X0Y3.B1        net (fanout=1)        1.632   MIPS_SC_PROCESSOR/IDEXs<196>
    DSP48_X0Y3.P30       Tdspdo_B_P            5.167   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result
    DSP48_X0Y4.C13       net (fanout=1)        1.604   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result_P30_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
    DSP48_X0Y4.PCOUT9    Tdspdo_C_PCOUT        3.225   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
    DSP48_X0Y5.PCIN9     net (fanout=1)        0.002   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2_PCIN_9
    DSP48_X0Y5.P47       Tdspdo_PCIN_P         2.772   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2
    DSP48_X0Y6.C36       net (fanout=18)       1.497   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2_P47_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    DSP48_X0Y6.CLK       Tdspdck_C_PREG        2.298   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    -------------------------------------------------  ---------------------------
    Total                                     21.147ns (16.412ns logic, 4.735ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3 (RAM)
  Destination:          MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3 (DSP)
  Requirement:          30.000ns
  Data Path Delay:      21.147ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.320 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3 to MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y8.DOADO1    Trcko_DOA             2.950   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3
                                                       MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3
    DSP48_X0Y3.B1        net (fanout=1)        1.632   MIPS_SC_PROCESSOR/IDEXs<196>
    DSP48_X0Y3.P30       Tdspdo_B_P            5.167   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result
    DSP48_X0Y4.C13       net (fanout=1)        1.604   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result_P30_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
    DSP48_X0Y4.PCOUT1    Tdspdo_C_PCOUT        3.225   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1
    DSP48_X0Y5.PCIN1     net (fanout=1)        0.002   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result1_PCOUT_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2_PCIN_1
    DSP48_X0Y5.P47       Tdspdo_PCIN_P         2.772   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2
    DSP48_X0Y6.C36       net (fanout=18)       1.497   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result2_P47_to_MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    DSP48_X0Y6.CLK       Tdspdck_C_PREG        2.298   MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
                                                       MIPS_SC_PROCESSOR/PATH2_ALU/Mmult_result3
    -------------------------------------------------  ---------------------------
    Total                                     21.147ns (16.412ns logic, 4.735ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point MIPS_SC_PROCESSOR/HI/data_15 (SLICE_X14Y21.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS_SC_PROCESSOR/EXMEM/data_172 (FF)
  Destination:          MIPS_SC_PROCESSOR/HI/data_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.238ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.037 - 0.038)
  Source Clock:         clk_BUFGP rising at 30.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS_SC_PROCESSOR/EXMEM/data_172 to MIPS_SC_PROCESSOR/HI/data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.DQ      Tcko                  0.198   MIPS_SC_PROCESSOR/EXMEM/data<172>
                                                       MIPS_SC_PROCESSOR/EXMEM/data_172
    SLICE_X14Y21.CE      net (fanout=5)        0.148   MIPS_SC_PROCESSOR/EXMEM/data<172>
    SLICE_X14Y21.CLK     Tckce       (-Th)     0.108   MIPS_SC_PROCESSOR/HI/data<15>
                                                       MIPS_SC_PROCESSOR/HI/data_15
    -------------------------------------------------  ---------------------------
    Total                                      0.238ns (0.090ns logic, 0.148ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point MIPS_SC_PROCESSOR/HI/data_14 (SLICE_X14Y21.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS_SC_PROCESSOR/EXMEM/data_172 (FF)
  Destination:          MIPS_SC_PROCESSOR/HI/data_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.242ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.037 - 0.038)
  Source Clock:         clk_BUFGP rising at 30.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS_SC_PROCESSOR/EXMEM/data_172 to MIPS_SC_PROCESSOR/HI/data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.DQ      Tcko                  0.198   MIPS_SC_PROCESSOR/EXMEM/data<172>
                                                       MIPS_SC_PROCESSOR/EXMEM/data_172
    SLICE_X14Y21.CE      net (fanout=5)        0.148   MIPS_SC_PROCESSOR/EXMEM/data<172>
    SLICE_X14Y21.CLK     Tckce       (-Th)     0.104   MIPS_SC_PROCESSOR/HI/data<15>
                                                       MIPS_SC_PROCESSOR/HI/data_14
    -------------------------------------------------  ---------------------------
    Total                                      0.242ns (0.094ns logic, 0.148ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point MIPS_SC_PROCESSOR/HI/data_13 (SLICE_X14Y21.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.245ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS_SC_PROCESSOR/EXMEM/data_172 (FF)
  Destination:          MIPS_SC_PROCESSOR/HI/data_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.244ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.037 - 0.038)
  Source Clock:         clk_BUFGP rising at 30.000ns
  Destination Clock:    clk_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS_SC_PROCESSOR/EXMEM/data_172 to MIPS_SC_PROCESSOR/HI/data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.DQ      Tcko                  0.198   MIPS_SC_PROCESSOR/EXMEM/data<172>
                                                       MIPS_SC_PROCESSOR/EXMEM/data_172
    SLICE_X14Y21.CE      net (fanout=5)        0.148   MIPS_SC_PROCESSOR/EXMEM/data<172>
    SLICE_X14Y21.CLK     Tckce       (-Th)     0.102   MIPS_SC_PROCESSOR/HI/data<15>
                                                       MIPS_SC_PROCESSOR/HI/data_13
    -------------------------------------------------  ---------------------------
    Total                                      0.244ns (0.096ns logic, 0.148ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.155ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1/CLKAWRCLK
  Logical resource: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1/CLKAWRCLK
  Location pin: RAMB8_X1Y9.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 26.155ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKB(Fmax))
  Physical resource: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1/CLKBRDCLK
  Logical resource: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1/CLKBRDCLK
  Location pin: RAMB8_X1Y9.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 26.155ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS2/CLKAWRCLK
  Logical resource: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS2/CLKAWRCLK
  Location pin: RAMB8_X0Y9.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   21.413|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14821217 paths, 0 nets, and 5736 connections

Design statistics:
   Minimum period:  21.413ns{1}   (Maximum frequency:  46.701MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 12 20:37:23 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 241 MB



