<stg><name>load_vec.9</name>


<trans_list>

<trans id="198" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:63 %i_vec_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_0_val

]]></Node>
<StgValue><ssdm name="i_vec_0_val_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
entry:68 %bitcast_ln14 = bitcast i32 %i_vec_0_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32">
<![CDATA[
entry:69 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:70 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62 %i_vec_1_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_1_val

]]></Node>
<StgValue><ssdm name="i_vec_1_val_read"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
entry:71 %bitcast_ln14_1 = bitcast i32 %i_vec_1_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32">
<![CDATA[
entry:72 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_1

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:73 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_1

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61 %i_vec_2_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_2_val

]]></Node>
<StgValue><ssdm name="i_vec_2_val_read"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
entry:74 %bitcast_ln14_2 = bitcast i32 %i_vec_2_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32">
<![CDATA[
entry:75 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_2

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:76 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_2

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60 %i_vec_3_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_3_val

]]></Node>
<StgValue><ssdm name="i_vec_3_val_read"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
entry:77 %bitcast_ln14_3 = bitcast i32 %i_vec_3_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_3"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32">
<![CDATA[
entry:78 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_3

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:79 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_3

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59 %i_vec_4_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_4_val

]]></Node>
<StgValue><ssdm name="i_vec_4_val_read"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
entry:80 %bitcast_ln14_4 = bitcast i32 %i_vec_4_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_4"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32">
<![CDATA[
entry:81 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_4

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:82 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_4

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58 %i_vec_5_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_5_val

]]></Node>
<StgValue><ssdm name="i_vec_5_val_read"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
entry:83 %bitcast_ln14_5 = bitcast i32 %i_vec_5_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_5"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32">
<![CDATA[
entry:84 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_5

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:85 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_5

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57 %i_vec_6_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_6_val

]]></Node>
<StgValue><ssdm name="i_vec_6_val_read"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
entry:86 %bitcast_ln14_6 = bitcast i32 %i_vec_6_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_6"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32">
<![CDATA[
entry:87 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_6

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:88 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_6

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:56 %i_vec_7_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_7_val

]]></Node>
<StgValue><ssdm name="i_vec_7_val_read"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
entry:89 %bitcast_ln14_7 = bitcast i32 %i_vec_7_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_7"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32">
<![CDATA[
entry:90 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_7

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:91 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_7

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55 %i_vec_8_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_8_val

]]></Node>
<StgValue><ssdm name="i_vec_8_val_read"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
entry:92 %bitcast_ln14_8 = bitcast i32 %i_vec_8_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_8"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32">
<![CDATA[
entry:93 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_8

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:94 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_8

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:54 %i_vec_9_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_9_val

]]></Node>
<StgValue><ssdm name="i_vec_9_val_read"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
entry:95 %bitcast_ln14_9 = bitcast i32 %i_vec_9_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_9"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32">
<![CDATA[
entry:96 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_9

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:97 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_9

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:53 %i_vec_10_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_10_val

]]></Node>
<StgValue><ssdm name="i_vec_10_val_read"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
entry:98 %bitcast_ln14_10 = bitcast i32 %i_vec_10_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_10"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32">
<![CDATA[
entry:99 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_10

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:100 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_10

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %i_vec_11_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_11_val

]]></Node>
<StgValue><ssdm name="i_vec_11_val_read"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
entry:101 %bitcast_ln14_11 = bitcast i32 %i_vec_11_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_11"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32">
<![CDATA[
entry:102 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_11

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:103 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_11

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="81" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51 %i_vec_12_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_12_val

]]></Node>
<StgValue><ssdm name="i_vec_12_val_read"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
entry:104 %bitcast_ln14_12 = bitcast i32 %i_vec_12_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_12"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32">
<![CDATA[
entry:105 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_12

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:106 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_12

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="85" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50 %i_vec_13_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_13_val

]]></Node>
<StgValue><ssdm name="i_vec_13_val_read"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
entry:107 %bitcast_ln14_13 = bitcast i32 %i_vec_13_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_13"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32">
<![CDATA[
entry:108 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_13

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:109 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_13

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="89" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49 %i_vec_14_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_14_val

]]></Node>
<StgValue><ssdm name="i_vec_14_val_read"/></StgValue>
</operation>

<operation id="90" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
entry:110 %bitcast_ln14_14 = bitcast i32 %i_vec_14_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_14"/></StgValue>
</operation>

<operation id="91" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32">
<![CDATA[
entry:111 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_14

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:112 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_14

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="93" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %i_vec_15_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_15_val

]]></Node>
<StgValue><ssdm name="i_vec_15_val_read"/></StgValue>
</operation>

<operation id="94" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
entry:113 %bitcast_ln14_15 = bitcast i32 %i_vec_15_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_15"/></StgValue>
</operation>

<operation id="95" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32">
<![CDATA[
entry:114 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_15

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:115 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_15

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="97" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47 %i_vec_16_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_16_val

]]></Node>
<StgValue><ssdm name="i_vec_16_val_read"/></StgValue>
</operation>

<operation id="98" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
entry:116 %bitcast_ln14_16 = bitcast i32 %i_vec_16_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_16"/></StgValue>
</operation>

<operation id="99" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32">
<![CDATA[
entry:117 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_16

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="100" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:118 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_16

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="101" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %i_vec_17_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_17_val

]]></Node>
<StgValue><ssdm name="i_vec_17_val_read"/></StgValue>
</operation>

<operation id="102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
entry:119 %bitcast_ln14_17 = bitcast i32 %i_vec_17_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_17"/></StgValue>
</operation>

<operation id="103" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32">
<![CDATA[
entry:120 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_17

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="104" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:121 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_17

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="105" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %i_vec_18_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_18_val

]]></Node>
<StgValue><ssdm name="i_vec_18_val_read"/></StgValue>
</operation>

<operation id="106" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
entry:122 %bitcast_ln14_18 = bitcast i32 %i_vec_18_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_18"/></StgValue>
</operation>

<operation id="107" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32">
<![CDATA[
entry:123 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_18

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="108" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:124 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_18

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="109" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:44 %i_vec_19_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_19_val

]]></Node>
<StgValue><ssdm name="i_vec_19_val_read"/></StgValue>
</operation>

<operation id="110" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
entry:125 %bitcast_ln14_19 = bitcast i32 %i_vec_19_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_19"/></StgValue>
</operation>

<operation id="111" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32">
<![CDATA[
entry:126 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_19

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="112" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:127 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_19

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="113" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43 %i_vec_20_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_20_val

]]></Node>
<StgValue><ssdm name="i_vec_20_val_read"/></StgValue>
</operation>

<operation id="114" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
entry:128 %bitcast_ln14_20 = bitcast i32 %i_vec_20_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_20"/></StgValue>
</operation>

<operation id="115" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32">
<![CDATA[
entry:129 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_20

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="116" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:130 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_20

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="117" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:42 %i_vec_21_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_21_val

]]></Node>
<StgValue><ssdm name="i_vec_21_val_read"/></StgValue>
</operation>

<operation id="118" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
entry:131 %bitcast_ln14_21 = bitcast i32 %i_vec_21_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_21"/></StgValue>
</operation>

<operation id="119" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32">
<![CDATA[
entry:132 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_21

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="120" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:133 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_21

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="121" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %i_vec_22_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_22_val

]]></Node>
<StgValue><ssdm name="i_vec_22_val_read"/></StgValue>
</operation>

<operation id="122" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
entry:134 %bitcast_ln14_22 = bitcast i32 %i_vec_22_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_22"/></StgValue>
</operation>

<operation id="123" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32">
<![CDATA[
entry:135 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_22

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="124" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:136 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_22

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="125" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:40 %i_vec_23_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_23_val

]]></Node>
<StgValue><ssdm name="i_vec_23_val_read"/></StgValue>
</operation>

<operation id="126" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
entry:137 %bitcast_ln14_23 = bitcast i32 %i_vec_23_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_23"/></StgValue>
</operation>

<operation id="127" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32">
<![CDATA[
entry:138 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_23

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="128" st_id="24" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:139 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_23

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="129" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %i_vec_24_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_24_val

]]></Node>
<StgValue><ssdm name="i_vec_24_val_read"/></StgValue>
</operation>

<operation id="130" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
entry:140 %bitcast_ln14_24 = bitcast i32 %i_vec_24_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_24"/></StgValue>
</operation>

<operation id="131" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32">
<![CDATA[
entry:141 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_24

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="132" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:142 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_24

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="133" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38 %i_vec_25_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_25_val

]]></Node>
<StgValue><ssdm name="i_vec_25_val_read"/></StgValue>
</operation>

<operation id="134" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
entry:143 %bitcast_ln14_25 = bitcast i32 %i_vec_25_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_25"/></StgValue>
</operation>

<operation id="135" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32">
<![CDATA[
entry:144 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_25

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="136" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:145 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_25

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="137" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37 %i_vec_26_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_26_val

]]></Node>
<StgValue><ssdm name="i_vec_26_val_read"/></StgValue>
</operation>

<operation id="138" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
entry:146 %bitcast_ln14_26 = bitcast i32 %i_vec_26_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_26"/></StgValue>
</operation>

<operation id="139" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32">
<![CDATA[
entry:147 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_26

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="140" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:148 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_26

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="141" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %i_vec_27_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_27_val

]]></Node>
<StgValue><ssdm name="i_vec_27_val_read"/></StgValue>
</operation>

<operation id="142" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
entry:149 %bitcast_ln14_27 = bitcast i32 %i_vec_27_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_27"/></StgValue>
</operation>

<operation id="143" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32">
<![CDATA[
entry:150 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_27

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="144" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:151 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_27

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="145" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %i_vec_28_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_28_val

]]></Node>
<StgValue><ssdm name="i_vec_28_val_read"/></StgValue>
</operation>

<operation id="146" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
entry:152 %bitcast_ln14_28 = bitcast i32 %i_vec_28_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_28"/></StgValue>
</operation>

<operation id="147" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32">
<![CDATA[
entry:153 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_28

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="148" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:154 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_28

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="149" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:34 %i_vec_29_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_29_val

]]></Node>
<StgValue><ssdm name="i_vec_29_val_read"/></StgValue>
</operation>

<operation id="150" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
entry:155 %bitcast_ln14_29 = bitcast i32 %i_vec_29_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_29"/></StgValue>
</operation>

<operation id="151" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32">
<![CDATA[
entry:156 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_29

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="152" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:157 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_29

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="153" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33 %i_vec_30_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_30_val

]]></Node>
<StgValue><ssdm name="i_vec_30_val_read"/></StgValue>
</operation>

<operation id="154" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
entry:158 %bitcast_ln14_30 = bitcast i32 %i_vec_30_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_30"/></StgValue>
</operation>

<operation id="155" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32">
<![CDATA[
entry:159 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_30

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="156" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:160 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_30

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="157" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:0 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_31_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="158" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:1 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_30_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="159" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:2 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_29_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="160" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:3 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_28_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="161" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:4 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_27_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="162" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:5 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_26_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="163" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:6 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_25_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="164" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:7 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_24_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="165" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:8 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_23_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="166" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:9 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_22_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="167" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:10 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_21_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="168" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:11 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_20_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="169" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:12 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_19_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="170" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:13 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_18_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="171" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:14 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_17_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="172" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:15 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_16_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="173" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:16 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_15_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="174" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:17 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_14_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="175" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:18 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_13_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="176" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:19 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_12_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="177" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:20 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_11_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="178" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:21 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_10_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="179" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:22 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_9_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="180" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:23 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_8_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="181" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:24 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_7_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="182" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:25 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_6_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="183" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:26 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_5_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="184" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:27 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_4_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="185" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:28 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_3_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="186" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:29 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_2_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="187" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:30 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_1_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="188" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
entry:31 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %i_vec_0_val, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="189" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:32 %i_vec_31_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %i_vec_31_val

]]></Node>
<StgValue><ssdm name="i_vec_31_val_read"/></StgValue>
</operation>

<operation id="190" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sin_input_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="191" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sin_input_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="192" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sin_input_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="193" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sin_input_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="194" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
entry:161 %bitcast_ln14_31 = bitcast i32 %i_vec_31_val_read

]]></Node>
<StgValue><ssdm name="bitcast_ln14_31"/></StgValue>
</operation>

<operation id="195" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32">
<![CDATA[
entry:162 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14_31

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="196" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:163 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sin_input_stream, i32 %bitcast_ln14_31

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>

<operation id="197" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0">
<![CDATA[
entry:164 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
