<stg><name>B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V</name>


<trans_list>

<trans id="116" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="c7"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %c6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="c6"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %c5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="c5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten35 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten35"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_B_PE_0_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_B, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_B_PE_0_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i10 0, i10 %indvar_flatten35

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i4 0, i4 %c5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i8 0, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i4 0, i4 %c6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i4 0, i4 %c7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:1 %c5_4 = load i4 %c5

]]></Node>
<StgValue><ssdm name="c5_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc:2 %indvar_flatten35_load = load i10 %indvar_flatten35

]]></Node>
<StgValue><ssdm name="indvar_flatten35_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c5_4, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="4">
<![CDATA[
for.inc:5 %empty = trunc i4 %c5_4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:20 %icmp_ln407 = icmp_eq  i10 %indvar_flatten35_load, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln407"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:21 %add_ln407_1 = add i10 %indvar_flatten35_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln407_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:22 %br_ln407 = br i1 %icmp_ln407, void %for.inc33, void %cleanup.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln407"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc33:0 %c7_load = load i4 %c7

]]></Node>
<StgValue><ssdm name="c7_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc33:1 %indvar_flatten_load = load i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc33:2 %add_ln407 = add i4 %c5_4, i4 1

]]></Node>
<StgValue><ssdm name="add_ln407"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc33:5 %icmp_ln409 = icmp_eq  i8 %indvar_flatten_load, i8 64

]]></Node>
<StgValue><ssdm name="icmp_ln409"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc33:7 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %add_ln407, i32 3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="4">
<![CDATA[
for.inc33:11 %empty_142 = trunc i4 %add_ln407

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc33:12 %select_ln407_2 = select i1 %icmp_ln409, i3 %empty_142, i3 %empty

]]></Node>
<StgValue><ssdm name="select_ln407_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc33:25 %xor_ln407 = xor i1 %icmp_ln409, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln407"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc33:26 %icmp_ln411 = icmp_eq  i4 %c7_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln411"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc33:27 %and_ln407 = and i1 %icmp_ln411, i1 %xor_ln407

]]></Node>
<StgValue><ssdm name="and_ln407"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc33:28 %select_ln407_4 = select i1 %icmp_ln409, i4 %add_ln407, i4 %c5_4

]]></Node>
<StgValue><ssdm name="select_ln407_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc33:50 %add_ln411 = add i4 %c7_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln411"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc33:51 %or_ln411 = or i1 %and_ln407, i1 %icmp_ln409

]]></Node>
<StgValue><ssdm name="or_ln411"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc33:52 %c7_1 = select i1 %or_ln411, i4 1, i4 %add_ln411

]]></Node>
<StgValue><ssdm name="c7_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc33:53 %add_ln409_1 = add i8 %indvar_flatten_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln409_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc33:54 %select_ln409_2 = select i1 %icmp_ln409, i8 1, i8 %add_ln409_1

]]></Node>
<StgValue><ssdm name="select_ln409_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc33:55 %store_ln411 = store i10 %add_ln407_1, i10 %indvar_flatten35

]]></Node>
<StgValue><ssdm name="store_ln411"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc33:56 %store_ln411 = store i4 %select_ln407_4, i4 %c5

]]></Node>
<StgValue><ssdm name="store_ln411"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc33:57 %store_ln411 = store i8 %select_ln409_2, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln411"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc33:59 %store_ln411 = store i4 %c7_1, i4 %c7

]]></Node>
<StgValue><ssdm name="store_ln411"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %c6_1 = load i4 %c6

]]></Node>
<StgValue><ssdm name="c6_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="1">
<![CDATA[
for.inc:4 %div_i_i_cast = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="div_i_i_cast"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="4">
<![CDATA[
for.inc:6 %empty_140 = trunc i4 %c6_1

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:7 %empty_141 = add i3 %empty_140, i3 %div_i_i_cast

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="3">
<![CDATA[
for.inc:8 %p_cast = zext i3 %empty_141

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:9 %local_B_addr = getelementptr i512 %local_B, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="local_B_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="0"/>
<literal name="icmp_ln409" val="0"/>
<literal name="empty" val="-1"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="0"/>
<literal name="icmp_ln409" val="0"/>
<literal name="empty" val="-2"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="0"/>
<literal name="icmp_ln409" val="0"/>
<literal name="empty" val="-3"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="0"/>
<literal name="icmp_ln409" val="0"/>
<literal name="empty" val="-4"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="0"/>
<literal name="icmp_ln409" val="0"/>
<literal name="empty" val="3"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="0"/>
<literal name="icmp_ln409" val="0"/>
<literal name="empty" val="2"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="0"/>
<literal name="icmp_ln409" val="0"/>
<literal name="empty" val="1"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="0"/>
<literal name="icmp_ln409" val="0"/>
<literal name="empty" val="0"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="512" op_0_bw="3">
<![CDATA[
for.inc:10 %in_data = load i3 %local_B_addr

]]></Node>
<StgValue><ssdm name="in_data"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc33:6 %select_ln407 = select i1 %icmp_ln409, i4 0, i4 %c6_1

]]></Node>
<StgValue><ssdm name="select_ln407"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="1">
<![CDATA[
for.inc33:8 %conv_i52_mid1 = zext i1 %tmp_4

]]></Node>
<StgValue><ssdm name="conv_i52_mid1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="and_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc33:9 %select_ln407_1 = select i1 %icmp_ln409, i1 %tmp_4, i1 %tmp

]]></Node>
<StgValue><ssdm name="select_ln407_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="and_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="1">
<![CDATA[
for.inc33:10 %select_ln407_1_cast = zext i1 %select_ln407_1

]]></Node>
<StgValue><ssdm name="select_ln407_1_cast"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33:13 %local_B_addr_1 = getelementptr i512 %local_B, i64 0, i64 %conv_i52_mid1

]]></Node>
<StgValue><ssdm name="local_B_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="empty_142" val="-1"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="empty_142" val="-2"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="empty_142" val="-3"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="empty_142" val="-4"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="empty_142" val="3"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="empty_142" val="2"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="empty_142" val="1"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="empty_142" val="0"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="512" op_0_bw="3">
<![CDATA[
for.inc33:14 %local_B_load_1 = load i3 %local_B_addr_1

]]></Node>
<StgValue><ssdm name="local_B_load_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc33:29 %add_ln409 = add i4 %select_ln407, i4 1

]]></Node>
<StgValue><ssdm name="add_ln409"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="and_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="4">
<![CDATA[
for.inc33:31 %empty_143 = trunc i4 %add_ln409

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="and_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc33:32 %empty_144 = add i3 %empty_143, i3 %select_ln407_1_cast

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="and_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="3">
<![CDATA[
for.inc33:33 %p_cast1 = zext i3 %empty_144

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="and_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33:34 %local_B_addr_2 = getelementptr i512 %local_B, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="local_B_addr_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln409" val="0"/>
<literal name="select_ln407_2" val="-1"/>
<literal name="and_ln407" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln409" val="0"/>
<literal name="select_ln407_2" val="-2"/>
<literal name="and_ln407" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln409" val="0"/>
<literal name="select_ln407_2" val="-3"/>
<literal name="and_ln407" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln409" val="0"/>
<literal name="select_ln407_2" val="-4"/>
<literal name="and_ln407" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln409" val="0"/>
<literal name="select_ln407_2" val="3"/>
<literal name="and_ln407" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln409" val="0"/>
<literal name="select_ln407_2" val="2"/>
<literal name="and_ln407" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln409" val="0"/>
<literal name="select_ln407_2" val="1"/>
<literal name="and_ln407" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln409" val="0"/>
<literal name="select_ln407_2" val="0"/>
<literal name="and_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="512" op_0_bw="3">
<![CDATA[
for.inc33:35 %local_B_load_2 = load i3 %local_B_addr_2

]]></Node>
<StgValue><ssdm name="local_B_load_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc33:46 %select_ln409_1 = select i1 %and_ln407, i4 %add_ln409, i4 %select_ln407

]]></Node>
<StgValue><ssdm name="select_ln409_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc33:58 %store_ln411 = store i4 %select_ln409_1, i4 %c6

]]></Node>
<StgValue><ssdm name="store_ln411"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="68" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="0"/>
<literal name="icmp_ln409" val="0"/>
<literal name="empty" val="-1"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="0"/>
<literal name="icmp_ln409" val="0"/>
<literal name="empty" val="-2"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="0"/>
<literal name="icmp_ln409" val="0"/>
<literal name="empty" val="-3"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="0"/>
<literal name="icmp_ln409" val="0"/>
<literal name="empty" val="-4"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="0"/>
<literal name="icmp_ln409" val="0"/>
<literal name="empty" val="3"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="0"/>
<literal name="icmp_ln409" val="0"/>
<literal name="empty" val="2"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="0"/>
<literal name="icmp_ln409" val="0"/>
<literal name="empty" val="1"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="0"/>
<literal name="icmp_ln409" val="0"/>
<literal name="empty" val="0"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="512" op_0_bw="3">
<![CDATA[
for.inc:10 %in_data = load i3 %local_B_addr

]]></Node>
<StgValue><ssdm name="in_data"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="512">
<![CDATA[
for.inc:11 %data_split = trunc i512 %in_data

]]></Node>
<StgValue><ssdm name="data_split"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:12 %data_split_16 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="data_split_16"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:13 %data_split_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="data_split_4"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:14 %data_split_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="data_split_5"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:15 %data_split_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="data_split_6"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:16 %data_split_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="data_split_7"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:17 %data_split_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="data_split_8"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:18 %data_split_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="data_split_9"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="3">
<![CDATA[
for.inc:19 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.8i64.i3, i64 %data_split, i64 %data_split_16, i64 %data_split_4, i64 %data_split_5, i64 %data_split_6, i64 %data_split_7, i64 %data_split_8, i64 %data_split_9, i3 %empty

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc33:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc33:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="empty_142" val="-1"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="empty_142" val="-2"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="empty_142" val="-3"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="empty_142" val="-4"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="empty_142" val="3"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="empty_142" val="2"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="empty_142" val="1"/>
<literal name="and_ln407" val="0"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="empty_142" val="0"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="512" op_0_bw="3">
<![CDATA[
for.inc33:14 %local_B_load_1 = load i3 %local_B_addr_1

]]></Node>
<StgValue><ssdm name="local_B_load_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="512">
<![CDATA[
for.inc33:15 %trunc_ln420_1 = trunc i512 %local_B_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln420_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc33:16 %data_split_22_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="data_split_22_mid"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc33:17 %data_split_4_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="data_split_4_mid"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc33:18 %data_split_5_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="data_split_5_mid"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc33:19 %data_split_6_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="data_split_6_mid"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc33:20 %data_split_7_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="data_split_7_mid"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc33:21 %data_split_8_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="data_split_8_mid"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc33:22 %data_split_9_mid = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_1, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="data_split_9_mid"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln409" val="1"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="3">
<![CDATA[
for.inc33:23 %tmp_mid = mux i64 @_ssdm_op_Mux.ap_auto.8i64.i3, i64 %trunc_ln420_1, i64 %data_split_22_mid, i64 %data_split_4_mid, i64 %data_split_5_mid, i64 %data_split_6_mid, i64 %data_split_7_mid, i64 %data_split_8_mid, i64 %data_split_9_mid, i3 %empty_142

]]></Node>
<StgValue><ssdm name="tmp_mid"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="and_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33:24 %select_ln407_3 = select i1 %icmp_ln409, i64 %tmp_mid, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln407_3"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc33:30 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_409_2_VITIS_LOOP_411_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln409" val="0"/>
<literal name="select_ln407_2" val="-1"/>
<literal name="and_ln407" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln409" val="0"/>
<literal name="select_ln407_2" val="-2"/>
<literal name="and_ln407" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln409" val="0"/>
<literal name="select_ln407_2" val="-3"/>
<literal name="and_ln407" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln409" val="0"/>
<literal name="select_ln407_2" val="-4"/>
<literal name="and_ln407" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln409" val="0"/>
<literal name="select_ln407_2" val="3"/>
<literal name="and_ln407" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln409" val="0"/>
<literal name="select_ln407_2" val="2"/>
<literal name="and_ln407" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln409" val="0"/>
<literal name="select_ln407_2" val="1"/>
<literal name="and_ln407" val="1"/>
</and_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="icmp_ln411" val="1"/>
<literal name="icmp_ln409" val="0"/>
<literal name="select_ln407_2" val="0"/>
<literal name="and_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="512" op_0_bw="3">
<![CDATA[
for.inc33:35 %local_B_load_2 = load i3 %local_B_addr_2

]]></Node>
<StgValue><ssdm name="local_B_load_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="and_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="512">
<![CDATA[
for.inc33:36 %trunc_ln420_2 = trunc i512 %local_B_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln420_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="and_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc33:37 %data_split_22_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="data_split_22_mid1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="and_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc33:38 %data_split_4_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="data_split_4_mid1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="and_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc33:39 %data_split_5_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="data_split_5_mid1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="and_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc33:40 %data_split_6_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="data_split_6_mid1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="and_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc33:41 %data_split_7_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="data_split_7_mid1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="and_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc33:42 %data_split_8_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="data_split_8_mid1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="and_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc33:43 %data_split_9_mid1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %local_B_load_2, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="data_split_9_mid1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
<literal name="and_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="3">
<![CDATA[
for.inc33:44 %tmp_mid1 = mux i64 @_ssdm_op_Mux.ap_auto.8i64.i3, i64 %trunc_ln420_2, i64 %data_split_22_mid1, i64 %data_split_4_mid1, i64 %data_split_5_mid1, i64 %data_split_6_mid1, i64 %data_split_7_mid1, i64 %data_split_8_mid1, i64 %data_split_9_mid1, i3 %select_ln407_2

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33:45 %select_ln409 = select i1 %and_ln407, i64 %tmp_mid1, i64 %select_ln407_3

]]></Node>
<StgValue><ssdm name="select_ln409"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc33:47 %specpipeline_ln412 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln412"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc33:48 %specloopname_ln411 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln411"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33:49 %write_ln425 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_B_PE_0_1, i64 %select_ln409

]]></Node>
<StgValue><ssdm name="write_ln425"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
for.inc33:60 %br_ln411 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
cleanup.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
