<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>10.Verilog HDL组合电路之数据选择器 | 原码纪事</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="icon" href="https://cdn.jsdelivr.net/gh/eryajf/tu/img/image_20220720_132133.ico">
    <script language="javascript" type="text/javascript" src="/js/pgmanor-self.js"></script>
    <script async="true" src="https://www.googletagmanager.com/gtag/js?id=G-LPRG9SPLFF"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());
      gtag('config', 'G-LPRG9SPLFF');
    </script>
    <meta name="description" content="vdoing博客主题模板">
    <meta name="keywords" content="猎户f,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/assets/css/0.styles.eaba9376.css" as="style"><link rel="preload" href="/assets/js/app.0a6d927e.js" as="script"><link rel="preload" href="/assets/js/2.2ada9c0c.js" as="script"><link rel="preload" href="/assets/js/18.c133b781.js" as="script"><link rel="prefetch" href="/assets/js/10.055e4245.js"><link rel="prefetch" href="/assets/js/11.96af4f97.js"><link rel="prefetch" href="/assets/js/12.b3a07a69.js"><link rel="prefetch" href="/assets/js/13.65f5c42b.js"><link rel="prefetch" href="/assets/js/14.c0198b7c.js"><link rel="prefetch" href="/assets/js/15.0901edc5.js"><link rel="prefetch" href="/assets/js/16.dd3bc079.js"><link rel="prefetch" href="/assets/js/17.ba75470e.js"><link rel="prefetch" href="/assets/js/19.19f6aa69.js"><link rel="prefetch" href="/assets/js/20.a131936b.js"><link rel="prefetch" href="/assets/js/21.8d46f939.js"><link rel="prefetch" href="/assets/js/22.a36b3bf6.js"><link rel="prefetch" href="/assets/js/23.faee2b31.js"><link rel="prefetch" href="/assets/js/24.a8a89e8a.js"><link rel="prefetch" href="/assets/js/25.fa734a9b.js"><link rel="prefetch" href="/assets/js/26.d91ff025.js"><link rel="prefetch" href="/assets/js/27.e8495c95.js"><link rel="prefetch" href="/assets/js/28.f255671f.js"><link rel="prefetch" href="/assets/js/29.67fc3129.js"><link rel="prefetch" href="/assets/js/3.56f862c8.js"><link rel="prefetch" href="/assets/js/30.af7af780.js"><link rel="prefetch" href="/assets/js/31.440425c0.js"><link rel="prefetch" href="/assets/js/32.99fde89f.js"><link rel="prefetch" href="/assets/js/33.c79d9859.js"><link rel="prefetch" href="/assets/js/34.51080c72.js"><link rel="prefetch" href="/assets/js/35.b0c928f1.js"><link rel="prefetch" href="/assets/js/36.eff1a36b.js"><link rel="prefetch" href="/assets/js/37.e9993411.js"><link rel="prefetch" href="/assets/js/38.d9eb6b73.js"><link rel="prefetch" href="/assets/js/39.f9a4949a.js"><link rel="prefetch" href="/assets/js/4.b5718ca9.js"><link rel="prefetch" href="/assets/js/40.ebb9f8ff.js"><link rel="prefetch" href="/assets/js/41.78757cfc.js"><link rel="prefetch" href="/assets/js/42.2e1f8942.js"><link rel="prefetch" href="/assets/js/43.22dccf10.js"><link rel="prefetch" href="/assets/js/5.f1f1ac7f.js"><link rel="prefetch" href="/assets/js/6.a75df957.js"><link rel="prefetch" href="/assets/js/7.6bd1c705.js"><link rel="prefetch" href="/assets/js/8.7d4da518.js"><link rel="prefetch" href="/assets/js/9.2a0f93e6.js">
    <link rel="stylesheet" href="/assets/css/0.styles.eaba9376.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="目录" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/" class="home-link router-link-active"><img src="/img/bar.png" alt="原码纪事" class="logo"> <span class="site-name can-hide">原码纪事</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/pages/Embedded/" class="nav-link">单片机</a></div><div class="nav-item"><a href="/pages/Rust/" class="nav-link">Rust</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://github.com/liehuf/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/liehuf/liehuf-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/pages/Embedded/" class="nav-link">单片机</a></div><div class="nav-item"><a href="/pages/Rust/" class="nav-link">Rust</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://github.com/liehuf/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/liehuf/liehuf-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav>  <ul class="sidebar-links"><li><a href="/pages/Verilog_01/" class="sidebar-link">01.Verilog HDL语言基本要素</a></li><li><a href="/pages/Verilog_02/" class="sidebar-link">02.Verilog HDL基本数据类型</a></li><li><a href="/pages/Verilog_03/" class="sidebar-link">03.Verilog HDL运算符和表达式</a></li><li><a href="/pages/Verilog_04/" class="sidebar-link">04.Verilog HDL模块</a></li><li><a href="/pages/Verilog_05/" class="sidebar-link">05.Verilog HDL程序设计和描述方式</a></li><li><a href="/pages/Verilog_06/" class="sidebar-link">06.Verilog HDL程序设计思想概览</a></li><li><a href="/pages/Verilog_07/" class="sidebar-link">07.Verilog HDL组合电路设计的方法</a></li><li><a href="/pages/Verilog_08/" class="sidebar-link">08.verilog HDL组合电路之数字加法器</a></li><li><a href="/pages/Verilog_09/" class="sidebar-link">09.Verilog HDL组合电路之数据比较器</a></li><li><a href="/pages/Verilog_10/" aria-current="page" class="active sidebar-link">10.Verilog HDL组合电路之数据选择器</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level2"><a href="/pages/Verilog_10/#_1-原理简介" class="sidebar-link">1. 原理简介</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_10/#_2-示例一-2选1选择器-使用条件运算符" class="sidebar-link">2. 示例一：2选1选择器（使用条件运算符 `?:`）</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_10/#结构说明" class="sidebar-link">结构说明</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_10/#完整的verilog代码" class="sidebar-link">完整的Verilog代码</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_10/#说明" class="sidebar-link">说明</a></li></ul></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_10/#_3-示例二-4选1选择器-使用-case-语句" class="sidebar-link">3. 示例二：4选1选择器（使用 case 语句）</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_10/#结构说明-2" class="sidebar-link">结构说明</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_10/#verilog代码" class="sidebar-link">Verilog代码</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_10/#说明-2" class="sidebar-link">说明</a></li></ul></li></ul></li><li><a href="/pages/Verilog_11/" class="sidebar-link">11.verilog HDL组合电路之数字编码器</a></li><li><a href="/pages/Verilog_12/" class="sidebar-link">12.verilog HDL组合电路之数字译码器</a></li><li><a href="/pages/Verilog_13/" class="sidebar-link">13.verilog HDL组合电路之奇偶校验器</a></li><li><a href="/pages/Verilog_14/" class="sidebar-link">14.Verilog HDL时序电路设计基础</a></li><li><a href="/pages/Verilog_15/" class="sidebar-link">15.Verilog HDL触发器设计</a></li><li><a href="/pages/Verilog_16/" class="sidebar-link">16.Verilog HDL计数器设计</a></li><li><a href="/pages/Verilog_17/" class="sidebar-link">17.Verilog HDL移位寄存器</a></li><li><a href="/pages/Verilog_18/" class="sidebar-link">18.Verilog HDL序列信号发生器</a></li><li><a href="/pages/Verilog_19/" class="sidebar-link">19.Verilog HDL有限状态机（FSM）设计基础</a></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper "><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/" title="首页" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><span data-v-06225672>Verilog</span></li></ul> <div class="info" data-v-06225672><div title="作者" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/liehuf/" target="_blank" title="作者" class="beLink" data-v-06225672>猎户f</a></div> <div title="创建时间" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2025-08-07</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">目录</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABGpJREFUSA3tVVtoXFUU3fvOI53UlmCaKIFmwEhsE7QK0ipFEdHEKpXaZGrp15SINsXUWvBDpBgQRKi0+KKoFeJHfZA+ED9KKoIU2gYD9UejTW4rVIzm0VSTziPzuNu1z507dibTTjL4U/DAzLn3nL3X2o91ziX6f9wMFdh6Jvbm9nNSV0msViVO6tN1Rm7NMu2OpeJ9lWBUTDxrJbYTS0hInuwciu9eLHlFxCLCZEk3MegsJmZ5K/JD6t7FkFdEvGUo1g7qJoG3MHImqRIn8/nzY1K9UPKKiJmtnUqHVE3Gbuay6vJE/N2FEmuxFjW2nUuE0yQXRRxLiTUAzs36zhZvOXJPdX850EVnnLZkB8prodQoM5JGj7Xk2mvC7JB8tG04Ef5PiXtG0UtxupRQSfTnBoCy554x18yJHI6I+G5Eru4LHmPJZEQsrvPUbMiA8G/WgMK7w7I+ez7++o2ANfbrjvaOl1tFMs+htG3IrZH9/hDX1Pr8Tc0UvH8tcX29KzAgIGcEkINyW5BF9x891hw6VYqgJHEk0huccS7vh3C6gTiODL+26huuBtbct8eZnqLML8PkxGYpuPZBqtqwkSjgc4mB5gbgig5i+y0UDK35LMxXisn9xQtK+nd26gTIHsHe/oblK/b29fUmN/8Y+9jAQrnBp56m1LcDlDp9irKTExSKduXJVWSqdBMA08pEJnEIOB3FPPMybu/oeV8zFeYN3xx576Q6RH+VmplE4ncQV5v+5rzSoyOU7PuEAg8g803PwBJ0CExno/jcMbN8tONYeOmHiuUNryvm3fRUy4tMPVLdAGkUhNWuggGrJcXPv+ouCjz0MKUHz1J2/E8IC9nqTabcxgaBYM0hPhD5Y65FsbxRQKxCQrDjDctW7PUM3HuZunFyifSAqEfuzCp48Il24luWUWZoyJCaPR82jE0+kFA643wRFVni4RYSq3ohJO2pZ7B5dO4xkDWbEpossJPLSrPjYID8rS2UHTlvyNxqIGsg674XJJ7vnh5L7PNwC4hh2sjCI96mzszOTpxLF0T7l88Yz7lAuK6OnL8gXLOnTvpzSb22YG8W7us3jSebFHeeqnXRG1vt+MoUM84LQIBmMsCTAcOauTh0T0l0neQK7m2bLMt2mGxU3HYssS0J2cdv5wljlPsrIuZLAG/2DOZIXgCYT8uMGZN+e2kSirfxZOPCsC0f24nTZzspnVn9VePS1Z5vubmAGGXG8ZFno9Hel0yfA5ZPhF7Dh972BQJ2qCpgH67lmWtBYbvk6sz02wjky2vXyz0XErP/kFB619js1BtwfOV4OPRqOQBjy3Qbk18vigUPPSD5ceHnwck7W9bhAqZdd7SuG7w4/P2F/GaJh8c7e9qgow+Q7cGBo+98WsLkuktFqiZabtXuQTu/Y5ETbR0v7tNSFnvrmu6pjdoan2KjMu8q/Hmj1EfCO2ZGfEIbIXKUlw8qaX9/b2oeSJmFksSeT/Fn0V3nSypChh4Gjh74ybO9aeZ/AN2dwciu2/MhAAAAAElFTkSuQmCC">10.Verilog HDL组合电路之数据选择器<!----></h1> <!----> <div class="theme-vdoing-content content__default"><hr> <h1 id="数据选择器-多路选择器-multiplexer"><a href="#数据选择器-多路选择器-multiplexer" class="header-anchor">#</a> <strong>数据选择器：多路选择器（Multiplexer）</strong></h1> <h2 id="_1-原理简介"><a href="#_1-原理简介" class="header-anchor">#</a> <strong>1. 原理简介</strong></h2> <p><strong>功能</strong>：从多个输入信号中，根据选择信号的值，输出其中一个。<br>
在数字电路中，数据选择器常用于<strong>数据通路控制</strong>，像个“电子开关”。</p> <p>最常见的多路选择器有：</p> <ul><li><strong>2选1</strong>：两个输入、一个选择位</li> <li><strong>4选1</strong>：四个输入、两个选择位</li></ul> <p>它的工作原理就是：</p> <blockquote><p><strong>选择线控制“哪个输入”可以通过，输出到Y端口。</strong></p></blockquote> <p>形式表达式一般如下：</p> <p><strong>Y = I[sel]</strong></p> <p>当然 Verilog 不支持数组直接这么写组合逻辑，我们会用 <code>?:</code>、<code>case</code> 等手段实现。</p> <hr> <h2 id="_2-示例一-2选1选择器-使用条件运算符"><a href="#_2-示例一-2选1选择器-使用条件运算符" class="header-anchor">#</a> <strong>2. 示例一：2选1选择器（使用条件运算符 <code>?:</code>）</strong></h2> <h3 id="结构说明"><a href="#结构说明" class="header-anchor">#</a> <strong>结构说明</strong></h3> <ul><li>输入信号：<code>A</code>, <code>B</code></li> <li>选择信号：<code>sel</code>（1位）</li> <li>输出信号：<code>Y</code></li></ul> <p>当 <code>sel=0</code>，输出为 <code>A</code>；<br>
当 <code>sel=1</code>，输出为 <code>B</code>。</p> <p>就像：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code>Y <span class="token operator">=</span> <span class="token punctuation">(</span>sel <span class="token operator">==</span> <span class="token number">0</span><span class="token punctuation">)</span> <span class="token operator">?</span> A <span class="token punctuation">:</span> B<span class="token punctuation">;</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div><h3 id="完整的verilog代码"><a href="#完整的verilog代码" class="header-anchor">#</a> <strong>完整的Verilog代码</strong></h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> mux2to1 <span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> A<span class="token punctuation">,</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> B<span class="token punctuation">,</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> sel<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">wire</span> Y
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> Y <span class="token operator">=</span> sel <span class="token operator">?</span> B <span class="token punctuation">:</span> A<span class="token punctuation">;</span> <span class="token comment">// sel=1输出B，sel=0输出A</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br></div></div><h3 id="说明"><a href="#说明" class="header-anchor">#</a> <strong>说明</strong></h3> <ul><li><code>?:</code> 是三目运算符，也叫条件运算符，是写组合逻辑非常常见的一种方式。</li> <li>它简洁、直观，适合 2选1 或多个嵌套判断的场景。</li></ul> <h2 id="_3-示例二-4选1选择器-使用-case-语句"><a href="#_3-示例二-4选1选择器-使用-case-语句" class="header-anchor">#</a> <strong>3. 示例二：4选1选择器（使用 case 语句）</strong></h2> <h3 id="结构说明-2"><a href="#结构说明-2" class="header-anchor">#</a> <strong>结构说明</strong></h3> <ul><li>输入信号：<code>I0, I1, I2, I3</code>（可以打包成一个 4 位向量）</li> <li>选择信号：<code>sel[1:0]</code>（2位）</li> <li>输出信号：<code>Y</code></li></ul> <p>选择信号 <code>sel</code> 决定输出哪一路：</p> <table><thead><tr><th>sel</th> <th>Y输出</th></tr></thead> <tbody><tr><td>00</td> <td>I0</td></tr> <tr><td>01</td> <td>I1</td></tr> <tr><td>10</td> <td>I2</td></tr> <tr><td>11</td> <td>I3</td></tr></tbody></table> <h3 id="verilog代码"><a href="#verilog代码" class="header-anchor">#</a> <strong>Verilog代码</strong></h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> mux4to1 <span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> I<span class="token punctuation">,</span>       <span class="token comment">// 四个输入 I[3:0]</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sel<span class="token punctuation">,</span>     <span class="token comment">// 2位选择信号</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> Y              <span class="token comment">// 用 reg，因为在 always 块中赋值</span>
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">case</span> <span class="token punctuation">(</span>sel<span class="token punctuation">)</span>
            <span class="token number">2'b00</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> I<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
            <span class="token number">2'b01</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> I<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
            <span class="token number">2'b10</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> I<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
            <span class="token number">2'b11</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> I<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
            <span class="token keyword">default</span><span class="token punctuation">:</span> Y <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span> <span class="token comment">// 默认值防止综合警告</span>
        <span class="token keyword">endcase</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br></div></div><h3 id="说明-2"><a href="#说明-2" class="header-anchor">#</a> <strong>说明</strong></h3> <ul><li><code>case</code> 语句适用于选择分支比较多的场景。</li> <li>记得给 <code>Y</code> 写默认值，避免综合时 latch 错误。</li> <li>这种写法比条件运算符更直观清晰，适合复杂选择器。</li></ul></div></div> <!----> <div class="page-edit"><div class="edit-link"><a href="https://github.com/liehuf/liehuf-notes/edit/main/docs/01.Verilog/10.Verilog HDL组合电路之数据选择器.md" target="_blank" rel="noopener noreferrer">帮助我们改善此页面</a> <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></div> <!----> <div class="last-updated"><span class="prefix">上次更新:</span> <span class="time">2025/08/24, 06:53:20</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><a href="/pages/Verilog_09/" class="page-nav-centre page-nav-centre-prev"><div class="tooltip">09.Verilog HDL组合电路之数据比较器</div></a> <a href="/pages/Verilog_11/" class="page-nav-centre page-nav-centre-next"><div class="tooltip">11.verilog HDL组合电路之数字编码器</div></a></div> <div class="page-nav"><p class="inner"><span class="prev">
        ←
        <a href="/pages/Verilog_09/" class="prev">09.Verilog HDL组合电路之数据比较器</a></span> <span class="next"><a href="/pages/Verilog_11/">11.verilog HDL组合电路之数字编码器</a>→
      </span></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/liehuf" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:17715076182@163.com" title="发邮件" target="_blank" class="iconfont icon-youjian"></a><a href="https://blog.csdn.net/liehuf" title="CSDN" target="_blank" class="iconfont icon-csdn"></a><a href="https://www.zhihu.com/people/44-97-46-49" title="知乎" target="_blank" class="iconfont icon-zhihu"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="本站主题">Vdoing</a> 
    | Copyright © 2025-2025
    <span>liehuf | <a href="https://github.com/liehuf/liehuf-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="返回顶部" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="去评论" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="主题模式" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          跟随系统
        </li><li class="iconfont icon-rijianmoshi">
          浅色模式
        </li><li class="iconfont icon-yejianmoshi">
          深色模式
        </li><li class="iconfont icon-yuedu">
          阅读模式
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"></div></div>
    <script src="/assets/js/app.0a6d927e.js" defer></script><script src="/assets/js/2.2ada9c0c.js" defer></script><script src="/assets/js/18.c133b781.js" defer></script>
  </body>
</html>
