xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s50-pq208-5 FPGA.ngc FPGA.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o FPGA_map.ncd FPGA.ngd FPGA.pcf 
par -w -intstyle ise -ol high -t 1 FPGA_map.ncd FPGA.ncd FPGA.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml FPGA.twx FPGA.ncd -o FPGA.twr FPGA.pcf 
bitgen -intstyle ise -f FPGA.ut FPGA.ncd 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc constraints.ucf -p xc3s50-pq208-5 FPGA.ngc FPGA.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s50-pq208-5 FPGA.ngc FPGA.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o FPGA_map.ncd FPGA.ngd FPGA.pcf 
par -w -intstyle ise -ol high -t 1 FPGA_map.ncd FPGA.ncd FPGA.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml FPGA.twx FPGA.ncd -o FPGA.twr FPGA.pcf 
bitgen -intstyle ise -f FPGA.ut FPGA.ncd 
netgen -intstyle ise -s 5  -pcf FPGA.pcf -sdf_anno true -sdf_path "netgen/par" -insert_glbl true -insert_pp_buffers true -w -dir netgen/par -ofmt verilog -sim FPGA.ncd FPGA_timesim.v 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc constraints.ucf -p xc3s50-pq208-5 FPGA.ngc FPGA.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o FPGA_map.ncd FPGA.ngd FPGA.pcf 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc constraints.ucf -p xc3s50-pq208-5 FPGA.ngc FPGA.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o FPGA_map.ncd FPGA.ngd FPGA.pcf 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc constraints.ucf -p xc3s50-pq208-5 FPGA.ngc FPGA.ngd  
map -intstyle ise -p xc3s50-pq208-5 -cm area -ir off -pr off -c 100 -o FPGA_map.ncd FPGA.ngd FPGA.pcf 
netgen -intstyle ise -insert_glbl true -w -dir netgen/translate -ofmt verilog -sim FPGA.ngd FPGA_translate.v 
xst -intstyle ise -ifn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.xst" -ofn "C:/Users/Frostjaw/bsuir-14-15-labs/APVMIS/Lab4/FPGA.syr" 
