<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Sharksky Flightcontroller: Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Sharksky Flightcontroller
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Sharksky Flightcontroller a flightcontroller for the matura work.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32f7xx__hal__rcc_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f7xx_hal_rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__hal__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#ifndef __STM32F7xx_HAL_RCC_H</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define __STM32F7xx_HAL_RCC_H</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx__hal__def_8h.html">stm32f7xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;   </div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* Include RCC HAL Extended module */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/* (include on top of file since RCC structures are defined in extended file) */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx__hal__rcc__ex_8h.html">stm32f7xx_hal_rcc_ex.h</a>&quot;</span>   </div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span> </div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html">   52</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;{</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#af9e7bc89cab81c1705d94c74c7a81088">   54</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#af9e7bc89cab81c1705d94c74c7a81088">OscillatorType</a>;       </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a7e05d6eec98ed8cdaba00ca3d167ff72">   57</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a7e05d6eec98ed8cdaba00ca3d167ff72">HSEState</a>;             </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a7c1294e9407e69e80fe034caf35fe7ea">   60</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a7c1294e9407e69e80fe034caf35fe7ea">LSEState</a>;             </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a39b62cae65fe7a251000354e5bba8cb6">   63</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a39b62cae65fe7a251000354e5bba8cb6">HSIState</a>;             </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a9b2e48e452d0c334f2b9473216064560">   66</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a9b2e48e452d0c334f2b9473216064560">HSICalibrationValue</a>;   </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a955de90db8882fde02c4fb59c7c000f0">   69</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a955de90db8882fde02c4fb59c7c000f0">LSIState</a>;             </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#af76de5ee86798f0c3a4c83c84dfa58be">   72</a></span>&#160;  <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a> <a class="code" href="struct_r_c_c___osc_init_type_def.html#af76de5ee86798f0c3a4c83c84dfa58be">PLL</a>;        </div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}<a class="code" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html">   79</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;{</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a93a53676a1cfc5b55b8b990e7ff4dac5">   81</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#a93a53676a1cfc5b55b8b990e7ff4dac5">ClockType</a>;             </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a4ceff1fdbf423e347c63052ca2c1d7e1">   84</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#a4ceff1fdbf423e347c63052ca2c1d7e1">SYSCLKSource</a>;          </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#abd9bcaa8dcf4b816462ee2930ab3e993">   87</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#abd9bcaa8dcf4b816462ee2930ab3e993">AHBCLKDivider</a>;         </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a21ceb024102adc3c4dc7eb270cf02ebd">   90</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#a21ceb024102adc3c4dc7eb270cf02ebd">APB1CLKDivider</a>;        </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#aa75c110cd93855d49249f38da8cf94f7">   93</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#aa75c110cd93855d49249f38da8cf94f7">APB2CLKDivider</a>;        </div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;}<a class="code" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_NONE            ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_HSE             ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_HSI             ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_LSE             ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_LSI             ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define RCC_HSE_OFF                      ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define RCC_HSE_ON                       RCC_CR_HSEON</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define RCC_HSE_BYPASS                   ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON))</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define RCC_LSE_OFF                    ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define RCC_LSE_ON                     RCC_BDCR_LSEON</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define RCC_LSE_BYPASS                 ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON))</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define RCC_HSI_OFF                    ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define RCC_HSI_ON                     RCC_CR_HSION</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define RCC_HSICALIBRATION_DEFAULT     ((uint32_t)0x10U)         </span><span class="comment">/* Default HSI calibration trimming value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define RCC_LSI_OFF                    ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define RCC_LSI_ON                     RCC_CSR_LSION</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define RCC_PLL_NONE                   ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define RCC_PLL_OFF                    ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define RCC_PLL_ON                     ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define RCC_PLLP_DIV2                  ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define RCC_PLLP_DIV4                  ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define RCC_PLLP_DIV6                  ((uint32_t)0x00000006U)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define RCC_PLLP_DIV8                  ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define RCC_PLLSOURCE_HSI                RCC_PLLCFGR_PLLSRC_HSI</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define RCC_PLLSOURCE_HSE                RCC_PLLCFGR_PLLSRC_HSE</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_SYSCLK             ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_HCLK               ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_PCLK1              ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_PCLK2              ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_HSI             RCC_CFGR_SW_HSI</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_HSE             RCC_CFGR_SW_HSE</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_PLLCLK          RCC_CFGR_SW_PLL</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">  214</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSI      RCC_CFGR_SWS_HSI   </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">  215</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSE      RCC_CFGR_SWS_HSE   </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">  216</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_PLLCLK   RCC_CFGR_SWS_PLL   </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV1                  RCC_CFGR_HPRE_DIV1</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV2                  RCC_CFGR_HPRE_DIV2</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV4                  RCC_CFGR_HPRE_DIV4</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV8                  RCC_CFGR_HPRE_DIV8</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV16                 RCC_CFGR_HPRE_DIV16</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV64                 RCC_CFGR_HPRE_DIV64</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV128                RCC_CFGR_HPRE_DIV128</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV256                RCC_CFGR_HPRE_DIV256</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV512                RCC_CFGR_HPRE_DIV512</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV1                    RCC_CFGR_PPRE1_DIV1</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV2                    RCC_CFGR_PPRE1_DIV2</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV4                    RCC_CFGR_PPRE1_DIV4</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV8                    RCC_CFGR_PPRE1_DIV8</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV16                   RCC_CFGR_PPRE1_DIV16</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_NO_CLK          ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_LSE             ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_LSI             ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIVX        ((uint32_t)0x00000300U)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV2        ((uint32_t)0x00020300U)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV3        ((uint32_t)0x00030300U)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV4        ((uint32_t)0x00040300U)</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV5        ((uint32_t)0x00050300U)</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV6        ((uint32_t)0x00060300U)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV7        ((uint32_t)0x00070300U)</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV8        ((uint32_t)0x00080300U)</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV9        ((uint32_t)0x00090300U)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV10       ((uint32_t)0x000A0300U)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV11       ((uint32_t)0x000B0300U)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV12       ((uint32_t)0x000C0300U)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV13       ((uint32_t)0x000D0300U)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV14       ((uint32_t)0x000E0300U)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV15       ((uint32_t)0x000F0300U)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV16       ((uint32_t)0x00100300U)</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV17       ((uint32_t)0x00110300U)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV18       ((uint32_t)0x00120300U)</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV19       ((uint32_t)0x00130300U)</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV20       ((uint32_t)0x00140300U)</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV21       ((uint32_t)0x00150300U)</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV22       ((uint32_t)0x00160300U)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV23       ((uint32_t)0x00170300U)</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV24       ((uint32_t)0x00180300U)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV25       ((uint32_t)0x00190300U)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV26       ((uint32_t)0x001A0300U)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV27       ((uint32_t)0x001B0300U)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV28       ((uint32_t)0x001C0300U)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV29       ((uint32_t)0x001D0300U)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV30       ((uint32_t)0x001E0300U)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV31       ((uint32_t)0x001F0300U)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define RCC_MCO1                         ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define RCC_MCO2                         ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_HSI               ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_LSE               RCC_CFGR_MCO1_0</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_HSE               RCC_CFGR_MCO1_1</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_PLLCLK            RCC_CFGR_MCO1</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_SYSCLK            ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_PLLI2SCLK         RCC_CFGR_MCO2_0</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_HSE               RCC_CFGR_MCO2_1</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_PLLCLK            RCC_CFGR_MCO2</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define RCC_MCODIV_1                    ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define RCC_MCODIV_2                    RCC_CFGR_MCO1PRE_2</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define RCC_MCODIV_3                    ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_2)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define RCC_MCODIV_4                    ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2)</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define RCC_MCODIV_5                    RCC_CFGR_MCO1PRE</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define RCC_IT_LSIRDY                    ((uint8_t)0x01U)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define RCC_IT_LSERDY                    ((uint8_t)0x02U)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define RCC_IT_HSIRDY                    ((uint8_t)0x04U)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define RCC_IT_HSERDY                    ((uint8_t)0x08U)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define RCC_IT_PLLRDY                    ((uint8_t)0x10U)</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define RCC_IT_PLLI2SRDY                 ((uint8_t)0x20U)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define RCC_IT_PLLSAIRDY                 ((uint8_t)0x40U)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define RCC_IT_CSS                       ((uint8_t)0x80U)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/* Flags in the CR register */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define RCC_FLAG_HSIRDY                  ((uint8_t)0x21U)</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define RCC_FLAG_HSERDY                  ((uint8_t)0x31U)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define RCC_FLAG_PLLRDY                  ((uint8_t)0x39U)</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define RCC_FLAG_PLLI2SRDY               ((uint8_t)0x3BU)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define RCC_FLAG_PLLSAIRDY               ((uint8_t)0x3CU)</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* Flags in the BDCR register */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define RCC_FLAG_LSERDY                  ((uint8_t)0x41U)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/* Flags in the CSR register */</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define RCC_FLAG_LSIRDY                  ((uint8_t)0x61U)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define RCC_FLAG_BORRST                  ((uint8_t)0x79U)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define RCC_FLAG_PINRST                  ((uint8_t)0x7AU)</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define RCC_FLAG_PORRST                  ((uint8_t)0x7BU)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define RCC_FLAG_SFTRST                  ((uint8_t)0x7CU)</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define RCC_FLAG_IWDGRST                 ((uint8_t)0x7DU)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define RCC_FLAG_WWDGRST                 ((uint8_t)0x7EU)</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define RCC_FLAG_LPWRRST                 ((uint8_t)0x7FU)</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define RCC_LSEDRIVE_LOW                 ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define RCC_LSEDRIVE_MEDIUMLOW           RCC_BDCR_LSEDRV_1</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define RCC_LSEDRIVE_MEDIUMHIGH          RCC_BDCR_LSEDRV_0</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define RCC_LSEDRIVE_HIGH                RCC_BDCR_LSEDRV</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                                      </div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA1EN);\</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA1EN);\</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()          (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_DISABLE()         (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_DMA1EN))</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                                      </div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">                                      } while(0)                                      </span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_WWDGEN))</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_PWREN)) </span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN);\</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN);\</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                                      </div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SYSCFGEN))</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()         ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) != RESET)  </span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DMA1EN)) != RESET)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) == RESET)</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_DISABLED()       ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DMA1EN)) == RESET)</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_ENABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN)) != RESET)</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_ENABLED()         ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN)) != RESET)</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_DISABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN)) == RESET)</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_DISABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN)) == RESET)</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SYSCFGEN)) != RESET)</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SYSCFGEN)) == RESET)</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB1_FORCE_RESET()    (RCC-&gt;AHB1RSTR = 0xFFFFFFFFU)</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()     (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_DMA1RST))</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB1_RELEASE_RESET()  (RCC-&gt;AHB1RSTR = 0x00U)</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()   (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_DMA1RST))</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB1_FORCE_RESET()     (RCC-&gt;APB1RSTR = 0xFFFFFFFFU)  </span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_WWDGRST))</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_PWRRST))</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB1_RELEASE_RESET()   (RCC-&gt;APB1RSTR = 0x00U) </span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_WWDGRST))</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_PWRRST))</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB2_FORCE_RESET()     (RCC-&gt;APB2RSTR = 0xFFFFFFFFU)  </span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SYSCFGRST))</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB2_RELEASE_RESET()   (RCC-&gt;APB2RSTR = 0x00U)</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SYSCFGRST))</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE()     (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN))</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE()    (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_DMA1LPEN))</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gaa3978a2e193b921dc24976880dce7a26">  590</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_WWDGLPEN))</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_PWRLPEN))</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_WWDGLPEN))</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_PWRLPEN))</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga6e3a8ca9e554e3aa7aba57d034725655">  602</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SYSCFGLPEN))</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SYSCFGLPEN))</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_CRCLPEN)) != RESET)</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_DMA1LPEN)) != RESET)</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED()    ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_CRCLPEN)) == RESET)</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_DMA1LPEN)) == RESET)</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_WWDGLPEN)) != RESET)</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED()       ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_PWRLPEN)) != RESET)</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_WWDGLPEN)) == RESET)</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED()      ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_PWRLPEN)) == RESET)</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SYSCFGLPEN)) != RESET)</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SYSCFGLPEN)) == RESET)</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">  675</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_ENABLE() (RCC-&gt;CR |= (RCC_CR_HSION))</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_DISABLE() (RCC-&gt;CR &amp;= ~(RCC_CR_HSION))</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#ga74c3b20fdb9a7672c50aa97bb46537b1">  684</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICALIBRATIONVALUE__) (MODIFY_REG(RCC-&gt;CR,\</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">        RCC_CR_HSITRIM, (uint32_t)(__HSICALIBRATIONVALUE__) &lt;&lt; RCC_CR_HSITRIM_Pos))</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b">  702</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSI_ENABLE()  (RCC-&gt;CSR |= (RCC_CSR_LSION))</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define __HAL_RCC_LSI_DISABLE() (RCC-&gt;CSR &amp;= ~(RCC_CSR_LSION))</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">  733</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSE_CONFIG(__STATE__)                         \</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">                    do {                                        \</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">                      if ((__STATE__) == RCC_HSE_ON)            \</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">                      {                                         \</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);         \</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">                      }                                         \</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">                      else if ((__STATE__) == RCC_HSE_OFF)      \</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">                      {                                         \</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);       \</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);      \</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">                      }                                         \</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">                      else if ((__STATE__) == RCC_HSE_BYPASS)   \</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">                      {                                         \</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);        \</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);         \</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">                      }                                         \</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">                      else                                      \</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">                      {                                         \</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);       \</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);      \</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">                      }                                         \</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">  781</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSE_CONFIG(__STATE__) \</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">                    do {                                       \</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">                      if((__STATE__) == RCC_LSE_ON)            \</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">                      {                                        \</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);    \</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">                      }                                        \</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">                      else if((__STATE__) == RCC_LSE_OFF)      \</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">                      {                                        \</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);  \</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP); \</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">                      }                                        \</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">                      else if((__STATE__) == RCC_LSE_BYPASS)   \</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">                      {                                        \</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);   \</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);    \</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">                      }                                        \</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">                      else                                     \</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">                      {                                        \</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);  \</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP); \</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">                      }                                        \</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">  814</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_ENABLE()  (RCC-&gt;BDCR |= (RCC_BDCR_RTCEN))</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_DISABLE() (RCC-&gt;BDCR &amp;= ~(RCC_BDCR_RTCEN))</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga7e10e306e7d9f3cd59d30dcb2c9cf61d">  839</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__) (((__RTCCLKSource__) &amp; RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ?    \</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">                                                     MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_RTCPRE, ((__RTCCLKSource__) &amp; 0xFFFFCFF)) : CLEAR_BIT(RCC-&gt;CFGR, RCC_CFGR_RTCPRE)</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                                                   </div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_CONFIG(__RTCCLKSource__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__);    \</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">                                                    RCC-&gt;BDCR |= ((__RTCCLKSource__) &amp; 0x00000FFF);  \</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">                                                  } while (0)</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44">  853</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCSEL))</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga85dc62f0fcb14981c47d7f7da25e26d6">  861</a></span>&#160;<span class="preprocessor">#define  __HAL_RCC_GET_RTC_HSE_PRESCALER() (READ_BIT(RCC-&gt;CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL)</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0">  868</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BACKUPRESET_FORCE()   (RCC-&gt;BDCR |= (RCC_BDCR_BDRST))</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define __HAL_RCC_BACKUPRESET_RELEASE() (RCC-&gt;BDCR &amp;= ~(RCC_BDCR_BDRST))</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">  885</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_ENABLE() SET_BIT(RCC-&gt;CR, RCC_CR_PLLON)</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_DISABLE() CLEAR_BIT(RCC-&gt;CR, RCC_CR_PLLON)</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;                            </div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gaf9a8466f991888332ec978dc92c62d7d">  896</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__))</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gabca62f581e6c2553cca7ef0d7a2a4b7f">  907</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_PLLM_CONFIG(__PLLM__) MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__))</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___i2_s___configuration.html#ga3927ddd738bac3fe4d99a277e1d5830f">  924</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2S_CONFIG(__SOURCE__) do {RCC-&gt;CFGR &amp;= ~(RCC_CFGR_I2SSRC); \</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">                                             RCC-&gt;CFGR |= (__SOURCE__);       \</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">                                            }while(0)</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___i2_s___configuration.html#ga397893a952906f8caa8579a56c3a17a6">  931</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_ENABLE() (RCC-&gt;CR |= (RCC_CR_PLLI2SON))</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_DISABLE() (RCC-&gt;CR &amp;= ~(RCC_CR_PLLI2SON))</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#ga32f72b8c5b7e97b415867c57f9fafed6">  948</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__) MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_SW, (__RCC_SYSCLKSOURCE__))</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">  957</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SYSCLK_SOURCE() (RCC-&gt;CFGR &amp; RCC_CFGR_SWS)</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#ga9e21c193560567cfc3f908d733d9b19b">  973</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSEDRIVE_CONFIG(__RCC_LSEDRIVE__) \</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">                  (MODIFY_REG(RCC-&gt;BDCR, RCC_BDCR_LSEDRV, (uint32_t)(__RCC_LSEDRIVE__) ))</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#ga3ea1390f8124e2b3b8d53e95541d6e53">  982</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLSRC))</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e"> 1007</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">        MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), ((__MCOCLKSOURCE__) | (__MCODIV__)))</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;                </div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___m_c_ox___clock___config.html#gabb7360422910dd65312786fc49722d25"> 1026</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">        MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | ((__MCODIV__) &lt;&lt; 3)));</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405"> 1048</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50"> 1061</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &amp;= (uint8_t)(~(__INTERRUPT__)))</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139"> 1075</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d"> 1089</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;</div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0"> 1094</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CLEAR_RESET_FLAGS() (RCC-&gt;CSR |= RCC_CSR_RMVF)</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga80017c6bf8a5c6f53a1a21bb8db93a82"> 1114</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_MASK  ((uint8_t)0x1F)</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) &gt;&gt; 5) == 1)? RCC-&gt;CR :((((__FLAG__) &gt;&gt; 5) == 2) ? RCC-&gt;BDCR :((((__FLAG__) &gt;&gt; 5) == 3)? RCC-&gt;CSR :RCC-&gt;CIR))) &amp; ((uint32_t)1 &lt;&lt; ((__FLAG__) &amp; RCC_FLAG_MASK)))!= 0)? 1 : 0)</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">/* Include RCC HAL Extension module */</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx__hal__rcc__ex_8h.html">stm32f7xx_hal_rcc_ex.h</a>&quot;</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">/* Initialization and de-initialization functions  ******************************/</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCC_DeInit(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCC_OscConfig(<a class="code" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct);</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCC_ClockConfig(<a class="code" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t FLatency);</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">/* Peripheral Control functions  ************************************************/</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="keywordtype">void</span>     HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv);</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="keywordtype">void</span>     HAL_RCC_EnableCSS(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="keywordtype">void</span>     HAL_RCC_DisableCSS(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;uint32_t HAL_RCC_GetSysClockFreq(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;uint32_t HAL_RCC_GetHCLKFreq(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;uint32_t HAL_RCC_GetPCLK1Freq(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;uint32_t HAL_RCC_GetPCLK2Freq(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="keywordtype">void</span>     HAL_RCC_GetOscConfig(<a class="code" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct);</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="keywordtype">void</span>     HAL_RCC_GetClockConfig(<a class="code" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t *pFLatency);</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">/* CSS NMI IRQ handler */</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="keywordtype">void</span> HAL_RCC_NMI_IRQHandler(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">/* User Callbacks in non blocking mode (IT mode) */</span> </div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="keywordtype">void</span> HAL_RCC_CSSCallback(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define HSI_TIMEOUT_VALUE          ((uint32_t)2)    </span><span class="comment">/* 2 ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define LSI_TIMEOUT_VALUE          ((uint32_t)2)    </span><span class="comment">/* 2 ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define PLL_TIMEOUT_VALUE          ((uint32_t)2)    </span><span class="comment">/* 2 ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define CLOCKSWITCH_TIMEOUT_VALUE  ((uint32_t)5000) </span><span class="comment">/* 5 s */</span><span class="preprocessor"></span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define PLLI2S_TIMEOUT_VALUE       100U             </span><span class="comment">/* Timeout value fixed to 100 ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define PLLSAI_TIMEOUT_VALUE       100U             </span><span class="comment">/* Timeout value fixed to 100 ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">/* CIR register byte 2 (Bits[15:8]) base address */</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define RCC_CIR_BYTE1_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">/* CIR register byte 3 (Bits[23:16]) base address */</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define RCC_CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define RCC_DBP_TIMEOUT_VALUE      ((uint32_t)100)</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define RCC_LSE_TIMEOUT_VALUE      LSE_STARTUP_TIMEOUT</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define IS_RCC_OSCILLATORTYPE(OSCILLATOR) ((OSCILLATOR) &lt;= 15)</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">                         ((HSE) == RCC_HSE_BYPASS))</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">                         ((LSE) == RCC_LSE_BYPASS))</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define IS_RCC_HSI(HSI) (((HSI) == RCC_HSI_OFF) || ((HSI) == RCC_HSI_ON))</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define IS_RCC_LSI(LSI) (((LSI) == RCC_LSI_OFF) || ((LSI) == RCC_LSI_ON))</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define IS_RCC_PLL(PLL) (((PLL) == RCC_PLL_NONE) ||((PLL) == RCC_PLL_OFF) || ((PLL) == RCC_PLL_ON))</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSOURCE(SOURCE) (((SOURCE) == RCC_PLLSOURCE_HSI) || \</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">                                  ((SOURCE) == RCC_PLLSOURCE_HSE))</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define IS_RCC_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSOURCE_HSI) || \</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_SYSCLKSOURCE_HSE) || \</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_SYSCLKSOURCE_PLLCLK))</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define IS_RCC_PLLM_VALUE(VALUE) ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 63))</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define IS_RCC_PLLN_VALUE(VALUE) ((50 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == RCC_PLLP_DIV2) || ((VALUE) == RCC_PLLP_DIV4) || \</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">                                  ((VALUE) == RCC_PLLP_DIV6) || ((VALUE) == RCC_PLLP_DIV8))</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define IS_RCC_PLLQ_VALUE(VALUE) ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15))</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_DIV1)   || ((HCLK) == RCC_SYSCLK_DIV2)   || \</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_DIV4)   || ((HCLK) == RCC_SYSCLK_DIV8)   || \</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_DIV16)  || ((HCLK) == RCC_SYSCLK_DIV64)  || \</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_DIV128) || ((HCLK) == RCC_SYSCLK_DIV256) || \</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_DIV512))</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define IS_RCC_CLOCKTYPE(CLK) ((1 &lt;= (CLK)) &amp;&amp; ((CLK) &lt;= 15))</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_DIV1) || ((PCLK) == RCC_HCLK_DIV2) || \</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">                           ((PCLK) == RCC_HCLK_DIV4) || ((PCLK) == RCC_HCLK_DIV8) || \</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">                           ((PCLK) == RCC_HCLK_DIV16))</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define IS_RCC_MCO(MCOX) (((MCOX) == RCC_MCO1) || ((MCOX) == RCC_MCO2))</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) || \</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLLCLK))</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_PLLI2SCLK)|| \</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO2SOURCE_HSE)    || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK))</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1)  || ((DIV) == RCC_MCODIV_2) || \</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">                             ((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) || \</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">                             ((DIV) == RCC_MCODIV_5)) </span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) &lt;= 0x1F)</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define IS_RCC_RTCCLKSOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSOURCE_LSE) || ((SOURCE) == RCC_RTCCLKSOURCE_LSI) || \</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV2) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV3) || \</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV4) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV5) || \</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV6) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV7) || \</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV8) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV9) || \</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV10) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV11) || \</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV12) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV13) || \</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV14) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV15) || \</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV16) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV17) || \</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV18) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV19) || \</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV20) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV21) || \</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV22) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV23) || \</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV24) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV25) || \</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV26) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV27) || \</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV28) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV29) || \</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV30) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV31))</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define IS_RCC_LSE_DRIVE(DRIVE) (((DRIVE) == RCC_LSEDRIVE_LOW)        || \</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">                                 ((DRIVE) == RCC_LSEDRIVE_MEDIUMLOW)  || \</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">                                 ((DRIVE) == RCC_LSEDRIVE_MEDIUMHIGH) || \</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">                                 ((DRIVE) == RCC_LSEDRIVE_HIGH))</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;}</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F7xx_HAL_RCC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_r_c_c___osc_init_type_def_html_af76de5ee86798f0c3a4c83c84dfa58be"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#af76de5ee86798f0c3a4c83c84dfa58be">RCC_OscInitTypeDef::PLL</a></div><div class="ttdeci">RCC_PLLInitTypeDef PLL</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:72</div></div>
<div class="ttc" id="stm32f7xx__hal__rcc__ex_8h_html"><div class="ttname"><a href="stm32f7xx__hal__rcc__ex_8h.html">stm32f7xx_hal_rcc_ex.h</a></div><div class="ttdoc">Header file of RCC HAL Extension module.</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></div><div class="ttdoc">RCC System, AHB and APB busses clock configuration structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:79</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a7c1294e9407e69e80fe034caf35fe7ea"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a7c1294e9407e69e80fe034caf35fe7ea">RCC_OscInitTypeDef::LSEState</a></div><div class="ttdeci">uint32_t LSEState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:60</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_abd9bcaa8dcf4b816462ee2930ab3e993"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#abd9bcaa8dcf4b816462ee2930ab3e993">RCC_ClkInitTypeDef::AHBCLKDivider</a></div><div class="ttdeci">uint32_t AHBCLKDivider</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:87</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_a93a53676a1cfc5b55b8b990e7ff4dac5"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a93a53676a1cfc5b55b8b990e7ff4dac5">RCC_ClkInitTypeDef::ClockType</a></div><div class="ttdeci">uint32_t ClockType</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:81</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></div><div class="ttdoc">RCC PLL configuration structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:47</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_af9e7bc89cab81c1705d94c74c7a81088"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#af9e7bc89cab81c1705d94c74c7a81088">RCC_OscInitTypeDef::OscillatorType</a></div><div class="ttdeci">uint32_t OscillatorType</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:54</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_aa75c110cd93855d49249f38da8cf94f7"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#aa75c110cd93855d49249f38da8cf94f7">RCC_ClkInitTypeDef::APB2CLKDivider</a></div><div class="ttdeci">uint32_t APB2CLKDivider</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:93</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_a4ceff1fdbf423e347c63052ca2c1d7e1"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a4ceff1fdbf423e347c63052ca2c1d7e1">RCC_ClkInitTypeDef::SYSCLKSource</a></div><div class="ttdeci">uint32_t SYSCLKSource</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:84</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a9b2e48e452d0c334f2b9473216064560"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a9b2e48e452d0c334f2b9473216064560">RCC_OscInitTypeDef::HSICalibrationValue</a></div><div class="ttdeci">uint32_t HSICalibrationValue</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:66</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a955de90db8882fde02c4fb59c7c000f0"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a955de90db8882fde02c4fb59c7c000f0">RCC_OscInitTypeDef::LSIState</a></div><div class="ttdeci">uint32_t LSIState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:69</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></div><div class="ttdoc">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:52</div></div>
<div class="ttc" id="stm32f7xx__hal__def_8h_html"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html">stm32f7xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions.</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a39b62cae65fe7a251000354e5bba8cb6"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a39b62cae65fe7a251000354e5bba8cb6">RCC_OscInitTypeDef::HSIState</a></div><div class="ttdeci">uint32_t HSIState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:63</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_a21ceb024102adc3c4dc7eb270cf02ebd"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a21ceb024102adc3c4dc7eb270cf02ebd">RCC_ClkInitTypeDef::APB1CLKDivider</a></div><div class="ttdeci">uint32_t APB1CLKDivider</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:90</div></div>
<div class="ttc" id="stm32f7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_def.h:39</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a7e05d6eec98ed8cdaba00ca3d167ff72"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a7e05d6eec98ed8cdaba00ca3d167ff72">RCC_OscInitTypeDef::HSEState</a></div><div class="ttdeci">uint32_t HSEState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:57</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_7fa0798ce446ea982b63045445b7ab90.html">STM32F7xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_6c6bdc422c144b2667a0314b64db47af.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__hal__rcc_8h.html">stm32f7xx_hal_rcc.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
