WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2580038 heartbeat IPC: 3.876 cumulative IPC: 3.876 (Simulation time: 00 hr 02 min 07 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2580039 cumulative IPC: 3.876 (Simulation time: 00 hr 02 min 07 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2580039 cumulative IPC: 3.876 (Simulation time: 00 hr 02 min 07 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 27491951 heartbeat IPC: 0.4014 cumulative IPC: 0.4014 (Simulation time: 00 hr 07 min 11 sec)
Simulation finished CPU 0 instructions: 10000000 cycles: 24911913 cumulative IPC: 0.4014 (Simulation time: 00 hr 07 min 11 sec)
Simulation complete CPU 0 instructions: 10000000 cycles: 24911913 cumulative IPC: 0.4014 (Simulation time: 00 hr 07 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/bwaves_1609B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.4014 instructions: 10000000 cycles: 24911913
CPU 0 Branch Prediction Accuracy: 99.95% MPKI: 0.0148 Average ROB Occupancy at Mispredict: 347.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0148
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     233645 HIT:       5933 MISS:     227712
LLC LOAD         ACCESS:     221833 HIT:          4 MISS:     221829
LLC RFO          ACCESS:       5838 HIT:          0 MISS:       5838
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       5946 HIT:       5918 MISS:         28
LLC TRANSLATION  ACCESS:         28 HIT:         11 MISS:         17
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1034 cycles
cpu0_DTLB TOTAL        ACCESS:    2775652 HIT:    2760446 MISS:      15206
cpu0_DTLB LOAD         ACCESS:    2775652 HIT:    2760446 MISS:      15206
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 46.69 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3220755 HIT:    2747922 MISS:     472833
cpu0_L1D LOAD         ACCESS:    2942446 HIT:    2487012 MISS:     455434
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     274851 HIT:     260899 MISS:      13952
cpu0_L1D TRANSLATION  ACCESS:       3458 HIT:         11 MISS:       3447
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 328.8 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     252034 HIT:      24249 MISS:     227785
cpu0_L2C LOAD         ACCESS:     236118 HIT:      14280 MISS:     221838
cpu0_L2C RFO          ACCESS:       5962 HIT:        124 MISS:       5838
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       6507 HIT:       6426 MISS:         81
cpu0_L2C TRANSLATION  ACCESS:       3447 HIT:       3419 MISS:         28
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1054 cycles
cpu0_STLB TOTAL        ACCESS:       8980 HIT:       5527 MISS:       3453
cpu0_STLB LOAD         ACCESS:       8980 HIT:       5527 MISS:       3453
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 269.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     166090
  ROW_BUFFER_MISS:      61594
 AVG DBUS CONGESTED CYCLE: 3.667
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3536
  FULL:       2334
