Running: /afs/ict.kth.se/pkg/designkits/ekt/cdc/installs/PVE121/tools.lnx86/pvs/bin/64bit/pvsvirt \
  -mode erc \
  -global_log_file /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/pvsuierc.log \
  -control /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/pvsercctl \
  -ai \
  -spice /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/basic_resistor.spi \
  -layLibName AMPLIFIERS \
  -layCellName basic_resistor \
  -layViewName layout \
  -igds /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/basic_resistor.gds \
  -layScale 0.0005 \
  -layTechLib GPDK_1UM \
  -convertPin geometry \
  -layHierDepth 32 \
  -layMaxVertices 2048 \
  -rulesFile /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/.technology.rul \
  -df2_version 6.1.5.16 \
  -run_dir /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC \
  -no_rules_check

Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.11s.
********************************************************************************
Product   : Virtuoso(R) XStream Out
Program   : @(#)$CDS: strmout version 6.1.5-64b 03/11/2013 23:45 (sjfdl074) $
          : sub-version  IC6.1.5-64b.500.16.2 
Started at: 28-Aug-2013  17:41:07
User Name : saul
Host Name : atlantis.it.kth.se
Directory : /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE
CADENCE Design Systems, Inc.
********************************************************************************
Info: Cellview Rev Num:99,  Tech Rev Num:59

libInit.il file is loaded
INFO (XSTRM-288): The automatic layer mapping is done by StreamOut and the xStrmOut_layerMap.txt file is generated. This is because either the layer mapping is not provided or the XST_AUTO_LM value is used with the -layerMap option.

Summary of Options :
library                                 AMPLIFIERS
strmFile                                /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/basic_resistor.gds
topCell                                 basic_resistor
view                                    layout
runDir                                  /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC
logFile                                 /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/PIPO1.LOG
techLib                                 GPDK_1UM
hierDepth                               32
maxVertices                             2048
userSkillFile                           /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/strmout.il
labelDepth                              32
case                                    Preserve
convertDot                              node

INFO (XSTRM-223): 1. Translating cellView AMPLIFIERS/basic_resistor/layout as STRUCTURE basic_resistor
INFO (XSTRM-180): You have not used the objectMap option. The design has instance(s) of at least one of following OpenAccess objects: oaBlockage, oaBoundary, oaRow, and oaMarker. Any information about these objects will not be translated into the generated stream file. Use the objectMap option to translate/preserve these objects using XStream. For details on the objectMap option, refer to the "Design Data Translator's Reference" guide for XStream.

Summary of Objects Translated:
	Scalar Instances:                       0
	Array Instances:                        0
	Polygons:                               0
	Paths:                                  0
	Rectangles:                             6
	Lines:                                  0
	Arcs:                                   0
	Donuts:                                 0
	Dots:                                   0
	Ellipses:                               0
	Boundaries:                             0
	Area Blockages:                         0
	Layer Blockages:                        0
	Area Halos:                             0
	Markers:                                0
	Rows:                                   0
	Standard Vias                           0
	Custom Vias:                            0
	Pathsegs:                               0
	Text:                                   0
	Cells:                                  1

Elapsed Time: 0.6s   User Time: 0.4s   CPU Time: 0.2s   Peak VM: 330KB
INFO (XSTRM-234): Translation completed. '0' error(s) and '0' warning(s) found.


********************************************************************************
pvs 12.1.1-p076 64 bit (Wed May  1 11:22:57 PDT 2013)
Build Ref No.: 076 (05-01-2013)

Copyright 2013 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 2.6.18-194.el5
Executed on:     atlantis.it.kth.se (Linux x86_64 2.6.18-348.4.1.el5)
Starting Time:   Wed Aug 28 17:41:08 2013 (Wed Aug 28 15:41:08 2013 GMT)
With parameters: -erc -top_cell basic_resistor -ui_data -spice /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/basic_resistor.spi -control /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/pvsercctl -gds /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/basic_resistor.gds -ai /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/.technology.rul 
********************************************************************************


########################################################################
Get host info ...
########################################################################
CPU info:
    model name      :  AMD Opteron(tm) Processor 6172
    cpu MHz         :  2100.042
    cache size      :  512 KB
    physical cores  :  24
    logical cores   :  24

Memory info:
    64452M physical memory installed.

    MemTotal:     66001100 kB
    MemFree:       8582708 kB
    Buffers:       7323128 kB
    Cached:       28584244 kB
    SwapCached:         12 kB
    Active:       21687748 kB
    Inactive:     20161092 kB
    HighTotal:           0 kB
    HighFree:            0 kB
    LowTotal:     66001100 kB
    LowFree:       8582708 kB
    SwapTotal:    32764556 kB
    SwapFree:     32764544 kB
    Dirty:           68708 kB
    Writeback:           0 kB
    AnonPages:     5937268 kB
    Mapped:         319868 kB
    Slab:         15447576 kB
    PageTables:      32772 kB
    NFS_Unstable:        0 kB
    Bounce:              0 kB
    CommitLimit:  65765104 kB
    Committed_AS:  8438684 kB
    VmallocTotal: 34359738367 kB
    VmallocUsed:    296260 kB
    VmallocChunk: 34359438003 kB
    HugePages_Total:     0
    HugePages_Free:      0
    HugePages_Rsvd:      0
    Hugepagesize:     2048 kB


########################################################################
Parsing Control File /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/pvsercctl ...
########################################################################
TEXT_DEPTH -primary;
VIRTUAL_CONNECT -colon no;
VIRTUAL_CONNECT -semicolon yes;
VIRTUAL_CONNECT -report no;
LVS_ABORT -softchk no;
LVS_FIND_SHORTS no;
SCONNECT_UPPER_SHAPE_COUNT no;
REPORT_SUMMARY -erc "basic_resistor.sum" -replace;
MAX_RESULTS -erc 1000;
RESULTS_DB -erc "/afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/basic_resistor.erc_errors.ascii" -ascii;
LVS_REPORT_OPT -none;
ABORT_ON_LAYOUT_ERROR yes;

########################################################################
Parsing Rule File /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/.technology.rul ...
########################################################################
TECHNOLOGY GPDK_1UM -ruleSet default -techLib /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/GPDK_1UM/pvtech.lib;
[INFO]: TECHNOLOGY: Rules file /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/GPDK_1UM/pv_files/./pvlLVS.rul will be included after the remainder of the current rules are processed.
[INFO]: TECHNOLOGY GPDK_1UM -techLib /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/GPDK_1UM/pvtech.lib: End of additions.
INPUT_SCALE 2000;
GRID 5;
UNIT -length u;
LAYOUT_PRESERVE_CASE -property yes;
LAYER_DEF M_SD 1000;
LAYER_MAP 2 -datatype 0 1000;
LAYER_DEF M_TOP 1001;
LAYER_MAP 5 -datatype 0 1001;
LAYER_DEF GRAPH 1003;
LAYER_MAP 3 -datatype 0 1003;
LAYER_DEF TOX_N 1004;
LAYER_MAP 4 -datatype 0 1004;
LAYER_DEF M_SD_pin 1005;
LAYER_MAP 2 -texttype 251 1005;
TEXT_LAYER M_SD_pin;
PORT -text_layer M_SD_pin;
LAYER_DEF M_TOP_pin 1006;
LAYER_MAP 5 -texttype 251 1006;
TEXT_LAYER M_TOP_pin;
PORT -text_layer M_TOP_pin;
LAYER_DEF MIM_CAP 1007;
LAYER_MAP 25 -datatype 0 1007;
LAYER_DEF IND 1008;
LAYER_MAP 26 -datatype 0 1008;
LAYER_DEF IND_P1 1009;
LAYER_MAP 27 -datatype 0 1009;
LAYER_DEF IND_P2 1010;
LAYER_MAP 28 -datatype 0 1010;
LAYER_DEF IND_P3 1011;
LAYER_MAP 29 -datatype 0 1011;
LAYER_DEF IND_P4 1012;
LAYER_MAP 30 -datatype 0 1012;
LAYER_DEF RES_GRAPH 1013;
LAYER_MAP 31 -datatype 0 1013;
NOT M_TOP IND M_TOP_conn;
NOT GRAPH RES_GRAPH GRAPH_aux;
NOT M_TOP_conn M_SD M_TOP_gate;
AND M_TOP_gate GRAPH_aux PGATE;
NOT GRAPH_aux PGATE PSD;
AND M_TOP_conn MIM_CAP M_CAP1;
AND M_SD MIM_CAP M_CAP2;
AND M_CAP1 M_CAP2 M_CAP;
AND IND M_TOP IND_TOP;
AND IND M_SD IND_SD;
OR IND_TOP IND_SD IND_SEL;
AND IND_SEL IND_P1 LAUX1;
NOT LAUX1 IND_P2 LAUX2;
NOT LAUX2 IND_P3 LAUX3;
NOT LAUX3 IND_P4 IND_1;
AND IND_SEL IND_P2 LAUX4;
NOT LAUX4 IND_P1 LAUX5;
NOT LAUX5 IND_P3 LAUX6;
NOT LAUX6 IND_P4 IND_2;
AND LAUX1 LAUX4 LAUX7;
NOT LAUX7 IND_P3 LAUX8;
NOT LAUX8 IND_P4 IND_3;
AND IND_SEL IND_P3 LAUX9;
NOT LAUX9 IND_P1 LAUX10;
NOT LAUX10 IND_P2 LAUX11;
NOT LAUX11 IND_P4 IND_4;

RULE IND_SEL {
    COPY IND_SEL;
}

RULE IND_1 {
    COPY IND_1;
}
AND RES_GRAPH GRAPH RES_1;
NOT RES_1 M_SD RES;
AND RES_1 M_SD RES_TER;
CONNECT M_SD M_TOP_conn -by TOX_N;
CONNECT M_SD PSD -by M_SD;
CONNECT M_TOP_gate M_TOP_conn -by M_TOP_conn;
CONNECT M_CAP1 M_TOP_conn -by M_TOP_conn;
CONNECT M_CAP2 M_SD -by M_SD;
CONNECT IND_1 M_TOP_conn -by M_TOP_conn;
CONNECT IND_2 M_TOP_conn -by M_TOP_conn;
CONNECT IND_3 M_TOP_conn -by M_TOP_conn;
CONNECT IND_4 M_TOP_conn -by M_TOP_conn;
CONNECT RES_TER M_SD -by M_SD;
ATTACH M_SD_pin M_SD;
ATTACH M_TOP_pin M_TOP_conn;
DEVICE M ( gfet ) PGATE M_TOP_gate ( G ) PSD ( D ) PSD ( S ) [ 
 property W , L 
 W = perimeter_co_out ( PGATE , PSD ) *0.5 
 L = perimeter_inside ( PGATE , M_TOP_gate ) *0.5 
 ];
LVS_CHECK_PROPERTY M ( gfet ) W W -tolerance 3;
LVS_CHECK_PROPERTY M ( gfet ) L L -tolerance 3;
DEVICE C ( mim_cap ) M_CAP M_CAP1 ( PLUS ) M_CAP2 ( MINUS ) [ 
 property W , L , c , Er , TOX 
 W = 1e-05 
 L = 1e-05 
 Er = 9.1 
 TOX = 2.5e-08 
 c = area ( M_CAP ) *Er*8.854e-12 / TOX 
 ];
LVS_CHECK_PROPERTY C ( mim_cap ) c c -tolerance 3;
DEVICE L ( ind_0n4 ) IND_SEL IND_1 ( PLUS ) IND_1 ( MINUS ) [ 
 property L 
 L = 4e-10 
 ];
DEVICE L ( ind_1n5 ) IND_SEL IND_2 ( PLUS ) IND_2 ( MINUS ) [ 
 property L 
 L = 1.5e-09 
 ];
DEVICE L ( ind_2n0 ) IND_SEL IND_3 ( PLUS ) IND_3 ( MINUS ) [ 
 property L 
 L = 2e-09 
 ];
DEVICE L ( ind_2n8 ) IND_SEL IND_4 ( PLUS ) IND_4 ( MINUS ) [ 
 property L 
 L = 2.8e-09 
 ];
DEVICE R ( graph_res ) RES RES_TER ( PLUS ) RES_TER ( MINUS ) [ 
 property r , W , L , R_sheet 
 R_sheet = 1000 
 L = perimeter_outside ( RES , RES_TER ) / 2 
 W = area ( RES ) / L 
 r = R_sheet*L / W 
 ];
LVS_CHECK_PROPERTY R ( graph_res ) r r -tolerance 3;

########################################################################
checkout PVS license ...
########################################################################
This mode requires 1 primary license.
Checking out SoftShare license Phys_Ver_Sys_LVS_XL 12.1 ... succeeded.



########################################################################
Optimizing Rules ...
########################################################################
[WARN] Neither hcell nor -automatch option is specified.
Operation 'COPY' at line 115 in file pvlLVS.rul is not selected for executing, remove it.

Time: cpu=0.01/0.01  real=0.21/0.21  Memory: 1.12/1.20/1.20


########################################################################
Loading Layout Data ...
########################################################################
Item with name 'Layout GDSII' and path '/afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/basic_resistor.gds' is already on the list - skip adding
Parsing Layer Mapping File basic_resistor.lmap ...

GDSII Input Summary

Date: Wed Aug 28 17:41:08 2013
GDSII file: /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/basic_resistor.gds
GDSII size: 2048
GDSII version: 5.0
GDSII library name: AMPLIFIERS
Last Modified: 17:40:38 8/28/2013
Last Accessed: 17:41:7 8/28/2013
data base unit in user units    : 0.0005
physical size of data base unit : 5e-10
magnification: 1

loading cell basic_resistor ...

Cell Summary:
----------------------------------------------------------------------------
    CELL              INSTANCE    GEOMETRY      LABELS        HREF        FREF
----------------------------------------------------------------------------
basic_resistor               0           6           0           1           1
----------------------------------------------------------------------------
TOTAL CELL = 1;  INSTANCE = 0;  GEOMETRY = 6;  LABEL = 0

Layer Summary:
----------------------------------------------------------------------------
    LAYER           ID       HPN      HTC        FPN       FTC
----------------------------------------------------------------------------
M_SD              1000         4         0         4         0
M_TOP             1001         0         0         0         0
GRAPH             1003         1         0         1         0
TOX_N             1004         0         0         0         0
M_SD_pin          1005         0         0         0         0
M_TOP_pin         1006         0         0         0         0
MIM_CAP           1007         0         0         0         0
IND               1008         0         0         0         0
IND_P1            1009         0         0         0         0
IND_P2            1010         0         0         0         0
IND_P3            1011         0         0         0         0
IND_P4            1012         0         0         0         0
RES_GRAPH         1013         1         0         1         0
----------------------------------------------------------------------------

CHIP EXTENT: -8000 -8000 284000 48000


Time: cpu=0.02/0.03  real=0.02/0.22  Memory: 3.35/3.46/3.46


########################################################################
Preparing Hierarchical Database ...
########################################################################

Constructing Hierarchical Database ...
========================================================================


Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.35/3.46/3.46


  REORGANIZE HIERARCHIES (1)...


Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.35/3.46/3.46

  REORGANIZE HIERARCHIES (2)...


Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.35/3.46/3.46


Cell Summary:
----------------------------------------------------------------------------
    CELL              INSTANCE    GEOMETRY      LABELS        HREF        FREF
----------------------------------------------------------------------------
basic_resistor               0           6           0           1           1
----------------------------------------------------------------------------
TOTAL CELL = 1;  INSTANCE = 0;  GEOMETRY = 6;  LABEL = 0

Layer Summary:
----------------------------------------------------------------------------
    LAYER           ID       HPN      HTC        FPN       FTC
----------------------------------------------------------------------------
M_SD              1000         4         0         4         0
M_TOP             1001         0         0         0         0
GRAPH             1003         1         0         1         0
TOX_N             1004         0         0         0         0
M_SD_pin          1005         0         0         0         0
M_TOP_pin         1006         0         0         0         0
MIM_CAP           1007         0         0         0         0
IND               1008         0         0         0         0
IND_P1            1009         0         0         0         0
IND_P2            1010         0         0         0         0
IND_P3            1011         0         0         0         0
IND_P4            1012         0         0         0         0
RES_GRAPH         1013         1         0         1         0
----------------------------------------------------------------------------

Layer Summary(Texts For Connectivity):
----------------------------------------------------------------------------
    LAYER           ID       TEXTS
----------------------------------------------------------------------------
----------------------------------------------------------------------------

Layer Summary(Texts For With Text):
----------------------------------------------------------------------------
    LAYER           ID       TEXTS
----------------------------------------------------------------------------
----------------------------------------------------------------------------

Layer Summary(Texts For Expand Text):
----------------------------------------------------------------------------
    LAYER           ID       TEXTS
----------------------------------------------------------------------------
----------------------------------------------------------------------------

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.35/3.46/3.46


Compacting Hierarchy Library ...
========================================================================

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46


Analyzing Cell Overlapings ...
========================================================================

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46


Merge Layers ...
========================================================================
    M_SD, HPN = 4, FPN = 4
    GRAPH, HPN = 1, FPN = 1
    RES_GRAPH, HPN = 1, FPN = 1

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46


Texts For Connectivity ...
========================================================================

Texts For With Text ...
========================================================================

Texts For Expand Text ...
========================================================================

Texts For Device Text Model Layer ...
========================================================================

Texts For Device Text Property Layer ...
========================================================================

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46


########################################################################
Execute Operations ...
########################################################################


operation group: 1/31
    M_TOP_conn = NOT M_TOP IND
========================================================================
    generate layer M_TOP_conn, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46



operation group: 2/31
    GRAPH_aux = NOT GRAPH RES_GRAPH
========================================================================
    generate layer GRAPH_aux, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46



operation group: 3/31
    M_TOP_gate = NOT M_TOP_conn M_SD
========================================================================
    generate layer M_TOP_gate, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46



operation group: 4/31
    PGATE = AND M_TOP_gate GRAPH_aux
========================================================================
    generate layer PGATE, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46



operation group: 5/31
    PSD = NOT GRAPH_aux PGATE
========================================================================
    generate layer PSD, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46

    delete layer GRAPH_aux


operation group: 6/31
    M_CAP1 = AND M_TOP_conn MIM_CAP
========================================================================
    generate layer M_CAP1, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46



operation group: 7/31
    M_CAP2 = AND M_SD MIM_CAP
========================================================================
    generate layer M_CAP2, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46

    delete layer MIM_CAP


operation group: 8/31
    IND_TOP = AND IND M_TOP
========================================================================
    generate layer IND_TOP, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46

    delete layer M_TOP


operation group: 9/31
    IND_SD = AND IND M_SD
========================================================================
    generate layer IND_SD, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46

    delete layer IND


operation group: 10/31
    IND_SEL = OR IND_TOP IND_SD
========================================================================
    generate layer IND_SEL, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46

    delete layer IND_TOP
    delete layer IND_SD


operation group: 11/31
    LAUX1 = AND IND_SEL IND_P1
========================================================================
    generate layer LAUX1, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46



operation group: 12/31
    LAUX2 = NOT LAUX1 IND_P2
========================================================================
    generate layer LAUX2, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46



operation group: 13/31
    LAUX3 = NOT LAUX2 IND_P3
========================================================================
    generate layer LAUX3, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46

    delete layer LAUX2


operation group: 14/31
    IND_1 = NOT LAUX3 IND_P4
========================================================================
    generate layer IND_1, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46

    delete layer LAUX3


operation group: 15/31
    LAUX4 = AND IND_SEL IND_P2
========================================================================
    generate layer LAUX4, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46



operation group: 16/31
    LAUX5 = NOT LAUX4 IND_P1
========================================================================
    generate layer LAUX5, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46



operation group: 17/31
    LAUX6 = NOT LAUX5 IND_P3
========================================================================
    generate layer LAUX6, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46

    delete layer LAUX5


operation group: 18/31
    IND_2 = NOT LAUX6 IND_P4
========================================================================
    generate layer IND_2, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46

    delete layer LAUX6


operation group: 19/31
    LAUX7 = AND LAUX1 LAUX4
========================================================================
    generate layer LAUX7, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46

    delete layer LAUX1
    delete layer LAUX4


operation group: 20/31
    LAUX8 = NOT LAUX7 IND_P3
========================================================================
    generate layer LAUX8, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46

    delete layer LAUX7


operation group: 21/31
    IND_3 = NOT LAUX8 IND_P4
========================================================================
    generate layer IND_3, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46

    delete layer LAUX8


operation group: 22/31
    LAUX9 = AND IND_SEL IND_P3
========================================================================
    generate layer LAUX9, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46

    delete layer IND_P3


operation group: 23/31
    LAUX10 = NOT LAUX9 IND_P1
========================================================================
    generate layer LAUX10, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46

    delete layer LAUX9
    delete layer IND_P1


operation group: 24/31
    LAUX11 = NOT LAUX10 IND_P2
========================================================================
    generate layer LAUX11, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46

    delete layer LAUX10
    delete layer IND_P2


operation group: 25/31
    IND_4 = NOT LAUX11 IND_P4
========================================================================
    generate layer IND_4, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46

    delete layer LAUX11
    delete layer IND_P4


operation group: 26/31
    RES_1 = AND RES_GRAPH GRAPH
========================================================================
    generate layer RES_1, HPN = 1, FPN = 1

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46

    delete layer RES_GRAPH
    delete layer GRAPH


operation group: 27/31
    RES_TER = AND RES_1 M_SD
========================================================================
    generate layer RES_TER, HPN = 4, FPN = 4

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.09/3.20/3.46



operation group: 28/31
    CONNECT M_SD M_TOP_conn -by TOX_N
    CONNECT M_SD PSD -by M_SD
    CONNECT M_TOP_gate M_TOP_conn -by M_TOP_conn
    CONNECT M_CAP1 M_TOP_conn -by M_TOP_conn
    CONNECT M_CAP2 M_SD -by M_SD
    CONNECT IND_1 M_TOP_conn -by M_TOP_conn
    CONNECT IND_2 M_TOP_conn -by M_TOP_conn
    CONNECT IND_3 M_TOP_conn -by M_TOP_conn
    CONNECT IND_4 M_TOP_conn -by M_TOP_conn
    CONNECT RES_TER M_SD -by M_SD
========================================================================

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.11/3.20/3.98

    delete layer TOX_N


operation group: 29/31
    M_CAP = AND M_CAP1 M_CAP2
========================================================================
    generate layer M_CAP, HPN = 0, FPN = 0

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.11/3.20/3.98



operation group: 30/31
    RES = NOT RES_1 M_SD
========================================================================
    generate layer RES, HPN = 3, FPN = 3

Time: cpu=0.00/0.03  real=0.00/0.22  Memory: 3.11/3.20/3.98

    delete layer RES_1
    delete layer M_SD


operation group: 31/31
    DEVICE M( gfet) PGATE M_TOP_gate( G) PSD( S) PSD( D) [
		W = (perim_co_out(PGATE, PSD) * 0.5)
		L = (perim_in(PGATE, M_TOP_gate) * 0.5)
	]

    DEVICE C( mim_cap) M_CAP M_CAP1( PLUS) M_CAP2( MINUS) [
		W = 1e-05
		L = 1e-05
		Er = 9.1
		TOX = 2.5e-08
		c = (((area(M_CAP) * Er) * 8.854e-12) / TOX)
	]

    DEVICE L( ind_0n4) IND_SEL IND_1( PLUS) IND_1( MINUS) [
		L = 4e-10
	]

    DEVICE L( ind_1n5) IND_SEL IND_2( PLUS) IND_2( MINUS) [
		L = 1.5e-09
	]

    DEVICE L( ind_2n0) IND_SEL IND_3( PLUS) IND_3( MINUS) [
		L = 2e-09
	]

    DEVICE L( ind_2n8) IND_SEL IND_4( PLUS) IND_4( MINUS) [
		L = 2.8e-09
	]

    DEVICE R( graph_res) RES RES_TER( PLUS) RES_TER( MINUS) [
		R_sheet = 1000
		L = (perim_out(RES, RES_TER) / 2)
		W = (area(RES) / L)
		r = ((R_sheet * L) / W)
	]

========================================================================


DEVICE RECOGNITION ... 
Write DEVICES ... 


Time: cpu=0.00/0.03  real=0.02/0.24  Memory: 3.11/3.20/3.98

    delete layer PGATE
    delete layer M_CAP
    delete layer IND_SEL
    delete layer RES
    delete layer RES_TER


########################################################################
Outputting Results ...
########################################################################

   ONE LAYER BOOLEAN: Cumulative Time CPU =        0(s) REAL =        0(s)
   TWO LAYER BOOLEAN: Cumulative Time CPU =        0(s) REAL =        0(s)
 POLYGON TOPOLOGICAL: Cumulative Time CPU =        0(s) REAL =        0(s)
 POLYGON MEASUREMENT: Cumulative Time CPU =        0(s) REAL =        0(s)
                SIZE: Cumulative Time CPU =        0(s) REAL =        0(s)
    EDGE TOPOLOGICAL: Cumulative Time CPU =        0(s) REAL =        0(s)
    EDGE MEASUREMENT: Cumulative Time CPU =        0(s) REAL =        0(s)
               STAMP: Cumulative Time CPU =        0(s) REAL =        0(s)
       ONE LAYER DRC: Cumulative Time CPU =        0(s) REAL =        0(s)
       TWO LAYER DRC: Cumulative Time CPU =        0(s) REAL =        0(s)
            NET AREA: Cumulative Time CPU =        0(s) REAL =        0(s)
             DENSITY: Cumulative Time CPU =        0(s) REAL =        0(s)
       MISCELLANEOUS: Cumulative Time CPU =        0(s) REAL =        0(s)
             CONNECT: Cumulative Time CPU =        0(s) REAL =        0(s)
              DEVICE: Cumulative Time CPU =        0(s) REAL =        0(s)
                 ERC: Cumulative Time CPU =        0(s) REAL =        0(s)
       PATTERN_MATCH: Cumulative Time CPU =        0(s) REAL =        0(s)


Total CPU Time                    : 0(s)
Total Real Time                   : 0(s)
Peak Memory Used                  : 4(M)
Total Original Geometry           : 6(6)
Total ERC RuleChecks              : 0
Total ERC Results                 : 0 (0)
Summary can be found in file basic_resistor.sum


Creating extracted connectivity database ...
Legend for cell operations:
   C - Cells
   P - Pins
   N - Net
   D - Device
   I - Insts
   S - Shapes
   X - Delete cell memory
Opening layer file 'basic_resistor_1785.db/__layer'...
Loading layer map file './basic_resistor.gds.map'...
Loading text map file './basic_resistor.ports'...
Opening output file './/.basic_resistor.ecdb'...
Writing db header information...(0s)
Transfering cdl structures to ecdb structures...
Cell(0): L convert...edb data not found...(0s)
Cell(1): basic_resistor convert...Link SIDN...Save IPLNX...Done...(0s)
Cells creation time: (0s)
Erasing cdl subckts...
Write netlist items...(0s)
Saving name table to db...Write calculated header information to the top of file...(0s)
edb created...TOTAL TIME: (0s)
Total CPU Time      : 0(s)
Total Real Time     : 0(s)
Peak Memory Used    : 63.57(M)

edbToEcdb Header Information:
  ECDB file version   : 20
  NameTable offset    : 1398
  Layer Map offset    : 95
  Cell Hdr offset     : 1294
  Scale               : 8000
  File size           : 66934
  Cell count          : 2
  ECDB create time    : 0
  EDB info            : 10
  EDB info (Trans)    : WRITTEN_64 W_NOT_NET_ORDER 

edbToEcdb Sizes written to disk (MB):
  NameTbl             :     0.065536
  Layers              :     0.000195
  Shapes              :     0.000270
  XYTree              :     0.000358
  LookUpTbls          :     0.000162
  Cells               :     0.000112
  Insts               :     0.000150
  Labels              :     0.000000
  Nets                :     0.000052
  Pins                :     0.000004
  Header              :     0.000095
---------------------------------
  Total               :     0.066934

edbToEcdb Done


Creating extraction database (pvsextdb -license_timeout 300 basic_resistor.lvsrpt REPORTDB) ...
********************************************************************************
pvsextdb 12.1.1-p076 64 bit (Wed May  1 11:26:23 PDT 2013)
Build Ref No.: 076 (05-01-2013)

Copyright 2013 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 2.6.18-194.el5
Executed on:     atlantis.it.kth.se (Linux x86_64 2.6.18-348.4.1.el5)
Starting Time:   Wed Aug 28 17:41:09 2013 (Wed Aug 28 15:41:09 2013 GMT)
With parameters: -license_timeout 300 basic_resistor.lvsrpt REPORTDB 
********************************************************************************

Processing file basic_resistor.lvsrpt
Completed creation of REPORTDB
********************************************************************************
pvsnvn 12.1.1-p076 64 bit (Wed May  1 11:25:42 PDT 2013)
Build Ref No.: 076 (05-01-2013)

Copyright 2013 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 2.6.18-194.el5
Executed on:     atlantis.it.kth.se (Linux x86_64 2.6.18-348.4.1.el5)
Starting Time:   Wed Aug 28 17:41:10 2013 (Wed Aug 28 15:41:10 2013 GMT)
With parameters: -ai .technology.rul.rsf 
********************************************************************************

Item with name 'PVS Build Date' is already on the list - ignore
Item with name 'PVS Job Time' is already on the list - ignore
Item with name 'Layout GDSII' and path '/afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/basic_resistor.gds' is already on the list - skip adding
Item with name 'Rule File' and path '/afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/.technology.rul' is already on the list - skip adding
Item with name 'Run Directory' is already on the list - ignore
Item with name 'PVS Build Date' is already on the list - ignore
Item with name 'PVS Job Time' is already on the list - ignore
Reading layout network
 inputting cdl netlist /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/basic_resistor.spi...
 finished loading cdl netlist /afs/ict.kth.se/home/s/a/saul/projects/PDK_GRAPHENE/my_ERC/basic_resistor.spi (0s)
 commit cdl netlist(s)...
 finished committing cdl netlists (0s)
Preprocessing layout network phase 1
Checking in all SoftShare licenses.


Netlist Extraction Finished Normally. Wed Aug 28 17:41:10 2013




Netlist Comparison Finished Normally. Wed Aug 28 17:41:11 2013


