# COMP

This repo is homework for course "computer organization and microprocessor", Zhejiang Univeristy. It includes an implementation of single/multi clock micro cpu.

## Work for lou sir 

I hope i can survive XD :) 

* File <Simulation> is for cpp/python file.
* File <SourceCode> is for code of verilog.
* File <Verilog> is for project of verilog.
