// Seed: 1272865510
module module_0 (
    input supply1 id_0,
    output wand id_1
);
  wire id_3 = id_3;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input wand id_2,
    output logic id_3,
    input wand id_4
);
  module_0(
      id_4, id_0
  );
  initial id_3 = #id_6 1;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_3 = 1'b0 !=? (1);
  wire id_4;
  wire id_5;
  id_6(
      .id_0(1), .id_1(id_3), .id_2(id_3), .id_3(1)
  );
endmodule
module module_3 (
    output supply0 id_0,
    output wire id_1,
    input supply0 id_2,
    output tri0 id_3,
    input tri1 id_4
);
  wand id_6 = 1;
  wire id_7;
  module_2(
      id_7, id_6
  );
endmodule
