2403d18b58b5cd026783ac7c0c883817a266eeb4
0.3-fpga tag source code fixes
diff --git a/src/verilog/rtl/common/encoder.v b/src/verilog/rtl/common/encoder.v
index 0e78c3d..6896422 100644
--- a/src/verilog/rtl/common/encoder.v
+++ b/src/verilog/rtl/common/encoder.v
@@ -41,6 +41,6 @@ assign out =  (in[0]==1'b1)?6'd0:
 			  (in[36]==1'b1)?6'd36:
 			  (in[37]==1'b1)?6'd37:
 			  (in[38]==1'b1)?6'd38:
-			  (in[30]==1'b1)?6'd39:
+			  (in[39]==1'b1)?6'd39:
 			  6'b000000;
 endmodule