Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov 19 14:18:51 2024
| Host         : nicklas-PC running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file u96v2_sbc_mp4d_wrapper_control_sets_placed.rpt
| Design       : u96v2_sbc_mp4d_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   307 |
|    Minimum number of control sets                        |   307 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   436 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   307 |
| >= 0 to < 4        |    93 |
| >= 4 to < 6        |    41 |
| >= 6 to < 8        |    32 |
| >= 8 to < 10       |    25 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    15 |
| >= 14 to < 16      |     5 |
| >= 16              |    88 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             369 |          112 |
| No           | No                    | Yes                    |              42 |           14 |
| No           | Yes                   | No                     |             337 |          154 |
| Yes          | No                    | No                     |            2711 |          418 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1649 |          357 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                                               Enable Signal                                                                                              |                                                                                        Set/Reset Signal                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                            |                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                               |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                          |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                               |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                            | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_1_n_0                                                        |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1039]_i_1__0_n_0                                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                       | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_1_n_0                                      |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                             |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                               |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/skid_buffer[1133]_i_1_n_0                                                           |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                               |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_split/m_ready_d[1]_i_1_n_0                                                                                |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_wsplitter.accum_bresp                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/SR[0]                                           |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/state                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                       | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/state                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/state                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/state                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/state                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/state                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                     | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                  | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i_reg_1[0]                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/state                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.state                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.state                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.state                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |              3 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/fifoaddr[3]_i_1__0_n_0                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                             |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                              |                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                               | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__2_n_0                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1132]_i_1__0_n_0                                                    |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                   | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                             |                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg_0[0]                                                        |                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[2][0]                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1__1_n_0                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1132]_i_1_n_0                                                       |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0                                        | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__2_n_0                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                         | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr[3]_i_1__1_n_0                                             | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                              |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                             |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                            | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |              5 |         1.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/E[0]                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              5 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              5 |         1.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                1 |              5 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              5 |         1.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              5 |         1.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |              5 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |              5 |         1.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |              5 |         1.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                  |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                5 |              6 |         1.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |              6 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                6 |              6 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                6 |              6 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              6 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                        | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                 |                1 |              6 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              6 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                5 |              6 |         1.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                5 |              6 |         1.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |              7 |         1.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                7 |              7 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                     |                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[6].srl_nx1/shift_qual                                                |                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                        |                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                7 |              7 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                    |                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                                            |                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                             |                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |              7 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              7 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              7 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                              |                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                3 |              7 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |              8 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                6 |              8 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              8 |         2.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                       | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[5]                                                                 |                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[13]                                                                |                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[4]                                                                 |                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[6]                                                                 |                                                                                                                                                                                                |                5 |              9 |         1.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[9]                                                                 |                                                                                                                                                                                                |                5 |              9 |         1.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[7]                                                                 |                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[8]                                                                 |                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[10]                                                                |                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[11]                                                                |                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[12]                                                                |                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[14]                                                                |                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[3]                                                                 |                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[2]                                                                 |                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[1]                                                                 |                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[0]                                                                 |                                                                                                                                                                                                |                5 |              9 |         1.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                 |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                5 |              9 |         1.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/state_reg[s_ready_i][0]                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             10 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                          | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                           |                3 |             10 |         3.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                5 |             10 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |             10 |         3.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                8 |             10 |         1.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                |                2 |             11 |         5.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |             11 |         3.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                |                2 |             11 |         5.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                  |                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |         2.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |         2.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_1[0]                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |             13 |         4.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                5 |             13 |         2.60 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                9 |             13 |         1.44 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                5 |             14 |         2.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                5 |             14 |         2.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                1 |             14 |        14.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                |                2 |             15 |         7.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                                |                3 |             15 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                     |                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1039]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                        |                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                     |                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                        |                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             17 |         3.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                    |                                                                                                                                                                                                |                4 |             17 |         4.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                    |                                                                                                                                                                                                |                4 |             17 |         4.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                8 |             17 |         2.12 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                           |                                                                                                                                                                                                |                5 |             17 |         3.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |             18 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                |               11 |             18 |         1.64 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                           |                                                                                                                                                                                                |                3 |             19 |         6.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                |                3 |             19 |         6.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               12 |             20 |         1.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                      |                                                                                                                                                                                                |                5 |             20 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                             |                                                                                                                                                                                                |                3 |             20 |         6.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |             21 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                6 |             22 |         3.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                |                7 |             23 |         3.29 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                          |                                                                                                                                                                                                |                4 |             23 |         5.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             24 |         4.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |             24 |         8.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1132]_0[0]                                                                 |                                                                                                                                                                                                |               11 |             24 |         2.18 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                6 |             24 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                     |                                                                                                                                                                                                |               11 |             27 |         2.45 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |             28 |        14.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                    |                                                                                                                                                                                                |               10 |             28 |         2.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1132]_1[0]                                                                 |                                                                                                                                                                                                |               14 |             29 |         2.07 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                                       |                                                                                                                                                                                                |               16 |             31 |         1.94 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                              | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                8 |             32 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                          |                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                               |                                                                                                                                                                                                |               15 |             32 |         2.13 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                8 |             32 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                           |                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                           |                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                           |                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                            |                                                                                                                                                                                                |                7 |             33 |         4.71 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                |                7 |             33 |         4.71 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |             34 |         8.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                                                                |               11 |             37 |         3.36 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                |               11 |             37 |         3.36 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1__1_n_0                                                              |                                                                                                                                                                                                |               14 |             41 |         2.93 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                      |               14 |             42 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |             42 |         8.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                |                                                                                                                                                                                                |               15 |             45 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                  |                                                                                                                                                                                                |               20 |             47 |         2.35 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__2_n_0                                                              |                                                                                                                                                                                                |               13 |             48 |         3.69 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                    |                                                                                                                                                                                                |               20 |             50 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                |                                                                                                                                                                                                |               12 |             52 |         4.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                                |               20 |             59 |         2.95 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                6 |             59 |         9.83 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                  |                                                                                                                                                                                                |               21 |             59 |         2.81 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                |                4 |             64 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                                |               14 |             64 |         4.57 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                |                4 |             64 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                                |               16 |             64 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                       |                                                                                                                                                                                                |               24 |             80 |         3.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                                |               23 |             80 |         3.48 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                       |                                                                                                                                                                                                |               20 |             85 |         4.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                                |               19 |             85 |         4.47 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                8 |             99 |        12.38 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                9 |            116 |        12.89 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |            122 |        12.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/s_ready_i_reg                                    |                                                                                                                                                                                                |               19 |            130 |         6.84 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1184]_i_1_n_0                                                                                                 |               58 |            130 |         2.24 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]               |                                                                                                                                                                                                |               19 |            130 |         6.84 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                |                                                                                                                                                                                                |               44 |            130 |         2.95 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                             |                                                                                                                                                                                                |               45 |            135 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                |               15 |            135 |         9.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               12 |            141 |        11.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_1[0]                                               |                                                                                                                                                                                                |               20 |            145 |         7.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                |               40 |            145 |         3.62 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                           |                                                                                                                                                                                                |               42 |            145 |         3.45 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/w_payld_push_d_reg                                                  |                                                                                                                                                                                                |               20 |            145 |         7.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                |               65 |            147 |         2.26 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                |               10 |            160 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                |               11 |            176 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                |               11 |            176 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                |               12 |            192 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          |                                                                                                                                                                                                |              113 |            373 |         3.30 |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


