Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Jun 18 12:10:44 2025
| Host         : temp-mati running 64-bit Linux Mint 22.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    58          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (58)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (149)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (58)
-------------------------
 There are 58 register/latch pins with no clock driven by root clock pin: U2/lcd_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (149)
--------------------------------------------------
 There are 149 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.975        0.000                      0                  165        0.171        0.000                      0                  165        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.975        0.000                      0                  165        0.171        0.000                      0                  165        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 2.804ns (55.950%)  route 2.208ns (44.050%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.178    Clock100MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.444    spi_master_inst/counter_reg[3]
    SLICE_X1Y22          LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.568    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.118 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.118    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.232    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.734    spi_master_inst_n_3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.858    counter[0]_i_7_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.390 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.390    counter_reg[0]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.504 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.504    counter_reg[4]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.618    counter_reg[8]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.732 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.741    counter_reg[12]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    counter_reg[16]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.189 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.189    counter_reg[20]_i_1_n_6
    SLICE_X0Y26          FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.062    15.164    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.975    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 2.783ns (55.765%)  route 2.208ns (44.235%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.178    Clock100MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.444    spi_master_inst/counter_reg[3]
    SLICE_X1Y22          LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.568    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.118 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.118    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.232    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.734    spi_master_inst_n_3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.858    counter[0]_i_7_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.390 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.390    counter_reg[0]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.504 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.504    counter_reg[4]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.618    counter_reg[8]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.732 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.741    counter_reg[12]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    counter_reg[16]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.168 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.168    counter_reg[20]_i_1_n_4
    SLICE_X0Y26          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.062    15.164    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 2.709ns (55.099%)  route 2.208ns (44.901%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.178    Clock100MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.444    spi_master_inst/counter_reg[3]
    SLICE_X1Y22          LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.568    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.118 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.118    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.232    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.734    spi_master_inst_n_3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.858    counter[0]_i_7_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.390 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.390    counter_reg[0]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.504 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.504    counter_reg[4]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.618    counter_reg[8]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.732 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.741    counter_reg[12]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    counter_reg[16]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.094 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.094    counter_reg[20]_i_1_n_5
    SLICE_X0Y26          FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.062    15.164    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 2.693ns (54.952%)  route 2.208ns (45.048%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.178    Clock100MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.444    spi_master_inst/counter_reg[3]
    SLICE_X1Y22          LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.568    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.118 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.118    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.232    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.734    spi_master_inst_n_3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.858    counter[0]_i_7_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.390 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.390    counter_reg[0]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.504 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.504    counter_reg[4]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.618    counter_reg[8]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.732 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.741    counter_reg[12]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    counter_reg[16]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.078 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.078    counter_reg[20]_i_1_n_7
    SLICE_X0Y26          FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.062    15.164    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 2.690ns (54.925%)  route 2.208ns (45.075%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.178    Clock100MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.444    spi_master_inst/counter_reg[3]
    SLICE_X1Y22          LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.568    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.118 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.118    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.232    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.734    spi_master_inst_n_3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.858    counter[0]_i_7_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.390 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.390    counter_reg[0]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.504 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.504    counter_reg[4]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.618    counter_reg[8]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.732 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.741    counter_reg[12]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.075 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.075    counter_reg[16]_i_1_n_6
    SLICE_X0Y25          FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505    14.877    Clock100MHz_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.062    15.162    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 2.669ns (54.731%)  route 2.208ns (45.269%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.178    Clock100MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.444    spi_master_inst/counter_reg[3]
    SLICE_X1Y22          LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.568    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.118 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.118    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.232    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.734    spi_master_inst_n_3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.858    counter[0]_i_7_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.390 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.390    counter_reg[0]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.504 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.504    counter_reg[4]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.618    counter_reg[8]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.732 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.741    counter_reg[12]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.054 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.054    counter_reg[16]_i_1_n_4
    SLICE_X0Y25          FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505    14.877    Clock100MHz_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.062    15.162    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 2.595ns (54.033%)  route 2.208ns (45.967%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.178    Clock100MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.444    spi_master_inst/counter_reg[3]
    SLICE_X1Y22          LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.568    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.118 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.118    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.232    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.734    spi_master_inst_n_3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.858    counter[0]_i_7_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.390 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.390    counter_reg[0]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.504 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.504    counter_reg[4]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.618    counter_reg[8]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.732 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.741    counter_reg[12]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.980 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.980    counter_reg[16]_i_1_n_5
    SLICE_X0Y25          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505    14.877    Clock100MHz_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.062    15.162    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 2.579ns (53.880%)  route 2.208ns (46.120%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.178    Clock100MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.444    spi_master_inst/counter_reg[3]
    SLICE_X1Y22          LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.568    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.118 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.118    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.232    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.734    spi_master_inst_n_3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.858    counter[0]_i_7_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.390 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.390    counter_reg[0]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.504 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.504    counter_reg[4]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.618    counter_reg[8]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.732 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.741    counter_reg[12]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.964 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.964    counter_reg[16]_i_1_n_7
    SLICE_X0Y25          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505    14.877    Clock100MHz_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.062    15.162    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 2.576ns (53.952%)  route 2.199ns (46.048%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.178    Clock100MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.444    spi_master_inst/counter_reg[3]
    SLICE_X1Y22          LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.568    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.118 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.118    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.232    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.734    spi_master_inst_n_3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.858    counter[0]_i_7_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.390 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.390    counter_reg[0]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.504 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.504    counter_reg[4]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.618    counter_reg[8]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.952 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.952    counter_reg[12]_i_1_n_6
    SLICE_X0Y24          FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505    14.877    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)        0.062    15.176    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 2.555ns (53.749%)  route 2.199ns (46.251%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.626     5.178    Clock100MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.444    spi_master_inst/counter_reg[3]
    SLICE_X1Y22          LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.568    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.118 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.118    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.232    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.388     8.734    spi_master_inst_n_3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.124     8.858 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.858    counter[0]_i_7_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.390 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.390    counter_reg[0]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.504 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.504    counter_reg[4]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.618 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.618    counter_reg[8]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.931 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.931    counter_reg[12]_i_1_n_4
    SLICE_X0Y24          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505    14.877    Clock100MHz_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)        0.062    15.176    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  5.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.498    Clock100MHz_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  next_state_reg[0]/Q
                         net (fo=2, routed)           0.067     1.729    next_state[0]
    SLICE_X2Y23          FDRE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     2.011    Clock100MHz_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.060     1.558    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.498    Clock100MHz_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  next_state_reg[1]/Q
                         net (fo=2, routed)           0.067     1.729    next_state[1]
    SLICE_X2Y23          FDRE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     2.011    Clock100MHz_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  current_state_reg[1]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.053     1.551    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 lcd_clk_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.841%)  route 0.130ns (41.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.558     1.471    Clock100MHz_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  lcd_clk_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  lcd_clk_cnt_reg[26]/Q
                         net (fo=3, routed)           0.130     1.742    lcd_clk_cnt_reg[26]
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.787 r  lcd_reset_i_1/O
                         net (fo=1, routed)           0.000     1.787    lcd_reset_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  lcd_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.823     1.981    Clock100MHz_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  lcd_reset_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X14Y26         FDRE (Hold_fdre_C_D)         0.120     1.602    lcd_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.590     1.503    spi_master_inst/CLK
    SLICE_X2Y18          FDSE                                         r  spi_master_inst/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDSE (Prop_fdse_C_Q)         0.164     1.667 r  spi_master_inst/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.116     1.784    spi_master_inst/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X3Y18          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.859     2.017    spi_master_inst/CLK
    SLICE_X3Y18          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.070     1.586    spi_master_inst/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.268%)  route 0.130ns (40.732%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.588     1.501    spi_master_inst/CLK
    SLICE_X4Y18          FDRE                                         r  spi_master_inst/clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  spi_master_inst/clk_div_counter_reg[1]/Q
                         net (fo=7, routed)           0.130     1.772    spi_master_inst/clk_div_counter[1]
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.048     1.820 r  spi_master_inst/clk_div_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.820    spi_master_inst/clk_div_counter_0[3]
    SLICE_X5Y18          FDRE                                         r  spi_master_inst/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.857     2.015    spi_master_inst/CLK
    SLICE_X5Y18          FDRE                                         r  spi_master_inst/clk_div_counter_reg[3]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.107     1.621    spi_master_inst/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.590     1.503    spi_master_inst/CLK
    SLICE_X2Y18          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  spi_master_inst/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.110     1.777    spi_master_inst/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X2Y17          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.860     2.018    spi_master_inst/CLK
    SLICE_X2Y17          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.059     1.577    spi_master_inst/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_next_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.575%)  route 0.149ns (44.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.590     1.503    spi_master_inst/CLK
    SLICE_X3Y18          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  spi_master_inst/FSM_onehot_current_state_reg[0]/Q
                         net (fo=10, routed)          0.149     1.793    spi_master_inst/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X2Y18          LUT3 (Prop_lut3_I0_O)        0.045     1.838 r  spi_master_inst/FSM_onehot_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    spi_master_inst/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X2Y18          FDSE                                         r  spi_master_inst/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.859     2.017    spi_master_inst/CLK
    SLICE_X2Y18          FDSE                                         r  spi_master_inst/FSM_onehot_next_state_reg[0]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X2Y18          FDSE (Hold_fdse_C_D)         0.121     1.637    spi_master_inst/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.590     1.503    spi_master_inst/CLK
    SLICE_X2Y18          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  spi_master_inst/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.116     1.784    spi_master_inst/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X3Y18          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.859     2.017    spi_master_inst/CLK
    SLICE_X3Y18          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.066     1.582    spi_master_inst/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/spi_sck_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.504    spi_master_inst/CLK
    SLICE_X2Y17          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  spi_master_inst/FSM_onehot_current_state_reg[2]/Q
                         net (fo=7, routed)           0.106     1.775    spi_master_inst/busy_int
    SLICE_X3Y17          LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  spi_master_inst/spi_sck_int_i_1/O
                         net (fo=1, routed)           0.000     1.820    spi_master_inst/spi_sck_int_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  spi_master_inst/spi_sck_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.860     2.018    spi_master_inst/CLK
    SLICE_X3Y17          FDRE                                         r  spi_master_inst/spi_sck_int_reg/C
                         clock pessimism             -0.501     1.517    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.091     1.608    spi_master_inst/spi_sck_int_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.881%)  route 0.130ns (41.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.588     1.501    spi_master_inst/CLK
    SLICE_X4Y18          FDRE                                         r  spi_master_inst/clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  spi_master_inst/clk_div_counter_reg[1]/Q
                         net (fo=7, routed)           0.130     1.772    spi_master_inst/clk_div_counter[1]
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.045     1.817 r  spi_master_inst/clk_div_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    spi_master_inst/clk_div_counter_0[2]
    SLICE_X5Y18          FDRE                                         r  spi_master_inst/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.857     2.015    spi_master_inst/CLK
    SLICE_X5Y18          FDRE                                         r  spi_master_inst/clk_div_counter_reg[2]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.091     1.605    spi_master_inst/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23     counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23     counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24     counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24     counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24     counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24     counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25     counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25     counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/temperature_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.530ns  (logic 11.392ns (30.354%)  route 26.138ns (69.646%))
  Logic Levels:           43  (CARRY4=25 FDRE=1 LUT2=1 LUT3=4 LUT4=3 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  U2/temperature_int_reg[0]/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  U2/temperature_int_reg[0]/Q
                         net (fo=114, routed)         3.808     4.267    U2/temperature_int_reg[0]
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.124     4.391 r  U2/znak[3]_i_667/O
                         net (fo=2, routed)           0.817     5.208    U2/znak[3]_i_667_n_0
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.124     5.332 r  U2/znak[3]_i_671/O
                         net (fo=1, routed)           0.000     5.332    U2/znak[3]_i_671_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.882 r  U2/znak_reg[3]_i_493/CO[3]
                         net (fo=1, routed)           0.000     5.882    U2/znak_reg[3]_i_493_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  U2/znak_reg[3]_i_308/CO[3]
                         net (fo=1, routed)           0.000     5.996    U2/znak_reg[3]_i_308_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.235 r  U2/znak_reg[3]_i_187/O[2]
                         net (fo=3, routed)           0.946     7.180    U2/znak_reg[3]_i_187_n_5
    SLICE_X12Y38         LUT3 (Prop_lut3_I0_O)        0.302     7.482 r  U2/znak[3]_i_476/O
                         net (fo=2, routed)           1.390     8.873    U2/znak[3]_i_476_n_0
    SLICE_X28Y37         LUT5 (Prop_lut5_I1_O)        0.152     9.025 r  U2/znak[3]_i_295/O
                         net (fo=2, routed)           0.948     9.973    U2/znak[3]_i_295_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.326    10.299 r  U2/znak[3]_i_299/O
                         net (fo=1, routed)           0.000    10.299    U2/znak[3]_i_299_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.679 r  U2/znak_reg[3]_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.679    U2/znak_reg[3]_i_177_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.796 r  U2/znak_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    10.796    U2/znak_reg[3]_i_74_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.111 r  U2/znak_reg[3]_i_40/O[3]
                         net (fo=28, routed)          3.041    14.152    U2/znak_reg[3]_i_40_n_4
    SLICE_X2Y41          LUT4 (Prop_lut4_I1_O)        0.307    14.459 r  U2/znak[3]_i_854/O
                         net (fo=1, routed)           0.000    14.459    U2/znak[3]_i_854_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.992 r  U2/znak_reg[3]_i_792/CO[3]
                         net (fo=1, routed)           0.000    14.992    U2/znak_reg[3]_i_792_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.109 r  U2/znak_reg[3]_i_682/CO[3]
                         net (fo=1, routed)           0.000    15.109    U2/znak_reg[3]_i_682_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.226 r  U2/znak_reg[3]_i_511/CO[3]
                         net (fo=1, routed)           0.000    15.226    U2/znak_reg[3]_i_511_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.343 r  U2/znak_reg[3]_i_331/CO[3]
                         net (fo=1, routed)           0.000    15.343    U2/znak_reg[3]_i_331_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.666 r  U2/znak_reg[3]_i_199/O[1]
                         net (fo=3, routed)           1.101    16.767    U2/znak_reg[3]_i_199_n_6
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.306    17.073 r  U2/znak[3]_i_327/O
                         net (fo=1, routed)           0.000    17.073    U2/znak[3]_i_327_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.474 r  U2/znak_reg[3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    17.474    U2/znak_reg[3]_i_190_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.588 r  U2/znak_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    17.588    U2/znak_reg[3]_i_83_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.702 r  U2/znak_reg[3]_i_41/CO[3]
                         net (fo=41, routed)          1.876    19.578    U2/znak_reg[3]_i_41_n_0
    SLICE_X8Y44          LUT5 (Prop_lut5_I1_O)        0.124    19.702 r  U2/znak[3]_i_607/O
                         net (fo=32, routed)          2.082    21.784    U2/znak50_in__0[5]
    SLICE_X5Y46          LUT6 (Prop_lut6_I3_O)        0.124    21.908 r  U2/znak[3]_i_552/O
                         net (fo=2, routed)           0.693    22.601    U2/znak[3]_i_552_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    23.005 r  U2/znak_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    23.005    U2/znak_reg[3]_i_815_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.122 r  U2/znak_reg[3]_i_717/CO[3]
                         net (fo=1, routed)           0.000    23.122    U2/znak_reg[3]_i_717_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.239 r  U2/znak_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.001    23.240    U2/znak_reg[3]_i_546_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.357 r  U2/znak_reg[3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    23.357    U2/znak_reg[3]_i_363_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.596 r  U2/znak_reg[3]_i_609/O[2]
                         net (fo=4, routed)           1.275    24.870    U2/znak_reg[3]_i_609_n_5
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.301    25.171 r  U2/znak[3]_i_393/O
                         net (fo=1, routed)           0.519    25.690    U2/znak[3]_i_393_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.094 r  U2/znak_reg[3]_i_228/CO[3]
                         net (fo=1, routed)           0.000    26.094    U2/znak_reg[3]_i_228_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.313 r  U2/znak_reg[3]_i_234/O[0]
                         net (fo=3, routed)           0.940    27.254    U2/znak_reg[3]_i_234_n_7
    SLICE_X11Y50         LUT3 (Prop_lut3_I1_O)        0.295    27.549 r  U2/znak[3]_i_225/O
                         net (fo=2, routed)           0.677    28.226    U2/znak[3]_i_225_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.152    28.378 r  U2/znak[3]_i_101/O
                         net (fo=2, routed)           0.786    29.164    U2/znak[3]_i_101_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    29.751 r  U2/znak_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.751    U2/znak_reg[3]_i_45_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.085 r  U2/znak_reg[3]_i_97/O[1]
                         net (fo=2, routed)           0.846    30.931    U2/znak_reg[3]_i_97_n_6
    SLICE_X10Y50         LUT2 (Prop_lut2_I0_O)        0.303    31.234 r  U2/znak[3]_i_99/O
                         net (fo=1, routed)           0.000    31.234    U2/znak[3]_i_99_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.812 r  U2/znak_reg[3]_i_44/O[2]
                         net (fo=1, routed)           1.119    32.931    U2/znak_reg[3]_i_44_n_5
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.301    33.232 r  U2/znak[3]_i_26/O
                         net (fo=1, routed)           0.000    33.232    U2/znak[3]_i_26_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    33.484 r  U2/znak_reg[3]_i_15/O[0]
                         net (fo=3, routed)           0.869    34.353    U2/znak_reg[3]_i_15_n_7
    SLICE_X13Y46         LUT4 (Prop_lut4_I0_O)        0.323    34.676 r  U2/znak[1]_i_4/O
                         net (fo=1, routed)           1.439    36.115    U2/znak4__0[1]
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.326    36.441 r  U2/znak[1]_i_3/O
                         net (fo=1, routed)           0.965    37.406    U2/znak[1]_i_3_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.124    37.530 r  U2/znak[1]_i_1/O
                         net (fo=1, routed)           0.000    37.530    U2/p_1_in[1]
    SLICE_X12Y24         FDCE                                         r  U2/znak_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.096ns  (logic 11.162ns (30.089%)  route 25.934ns (69.911%))
  Logic Levels:           43  (CARRY4=25 FDRE=1 LUT2=1 LUT3=4 LUT4=3 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  U2/temperature_int_reg[0]/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  U2/temperature_int_reg[0]/Q
                         net (fo=114, routed)         3.808     4.267    U2/temperature_int_reg[0]
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.124     4.391 r  U2/znak[3]_i_667/O
                         net (fo=2, routed)           0.817     5.208    U2/znak[3]_i_667_n_0
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.124     5.332 r  U2/znak[3]_i_671/O
                         net (fo=1, routed)           0.000     5.332    U2/znak[3]_i_671_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.882 r  U2/znak_reg[3]_i_493/CO[3]
                         net (fo=1, routed)           0.000     5.882    U2/znak_reg[3]_i_493_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.996 r  U2/znak_reg[3]_i_308/CO[3]
                         net (fo=1, routed)           0.000     5.996    U2/znak_reg[3]_i_308_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.235 r  U2/znak_reg[3]_i_187/O[2]
                         net (fo=3, routed)           0.946     7.180    U2/znak_reg[3]_i_187_n_5
    SLICE_X12Y38         LUT3 (Prop_lut3_I0_O)        0.302     7.482 r  U2/znak[3]_i_476/O
                         net (fo=2, routed)           1.390     8.873    U2/znak[3]_i_476_n_0
    SLICE_X28Y37         LUT5 (Prop_lut5_I1_O)        0.152     9.025 r  U2/znak[3]_i_295/O
                         net (fo=2, routed)           0.948     9.973    U2/znak[3]_i_295_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.326    10.299 r  U2/znak[3]_i_299/O
                         net (fo=1, routed)           0.000    10.299    U2/znak[3]_i_299_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.679 r  U2/znak_reg[3]_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.679    U2/znak_reg[3]_i_177_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.796 r  U2/znak_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    10.796    U2/znak_reg[3]_i_74_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.111 r  U2/znak_reg[3]_i_40/O[3]
                         net (fo=28, routed)          3.041    14.152    U2/znak_reg[3]_i_40_n_4
    SLICE_X2Y41          LUT4 (Prop_lut4_I1_O)        0.307    14.459 r  U2/znak[3]_i_854/O
                         net (fo=1, routed)           0.000    14.459    U2/znak[3]_i_854_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.992 r  U2/znak_reg[3]_i_792/CO[3]
                         net (fo=1, routed)           0.000    14.992    U2/znak_reg[3]_i_792_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.109 r  U2/znak_reg[3]_i_682/CO[3]
                         net (fo=1, routed)           0.000    15.109    U2/znak_reg[3]_i_682_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.226 r  U2/znak_reg[3]_i_511/CO[3]
                         net (fo=1, routed)           0.000    15.226    U2/znak_reg[3]_i_511_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.343 r  U2/znak_reg[3]_i_331/CO[3]
                         net (fo=1, routed)           0.000    15.343    U2/znak_reg[3]_i_331_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.666 r  U2/znak_reg[3]_i_199/O[1]
                         net (fo=3, routed)           1.101    16.767    U2/znak_reg[3]_i_199_n_6
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.306    17.073 r  U2/znak[3]_i_327/O
                         net (fo=1, routed)           0.000    17.073    U2/znak[3]_i_327_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.474 r  U2/znak_reg[3]_i_190/CO[3]
                         net (fo=1, routed)           0.000    17.474    U2/znak_reg[3]_i_190_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.588 r  U2/znak_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    17.588    U2/znak_reg[3]_i_83_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.702 r  U2/znak_reg[3]_i_41/CO[3]
                         net (fo=41, routed)          1.876    19.578    U2/znak_reg[3]_i_41_n_0
    SLICE_X8Y44          LUT5 (Prop_lut5_I1_O)        0.124    19.702 r  U2/znak[3]_i_607/O
                         net (fo=32, routed)          2.082    21.784    U2/znak50_in__0[5]
    SLICE_X5Y46          LUT6 (Prop_lut6_I3_O)        0.124    21.908 r  U2/znak[3]_i_552/O
                         net (fo=2, routed)           0.693    22.601    U2/znak[3]_i_552_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    23.005 r  U2/znak_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    23.005    U2/znak_reg[3]_i_815_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.122 r  U2/znak_reg[3]_i_717/CO[3]
                         net (fo=1, routed)           0.000    23.122    U2/znak_reg[3]_i_717_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.239 r  U2/znak_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.001    23.240    U2/znak_reg[3]_i_546_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.357 r  U2/znak_reg[3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    23.357    U2/znak_reg[3]_i_363_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.596 r  U2/znak_reg[3]_i_609/O[2]
                         net (fo=4, routed)           1.275    24.870    U2/znak_reg[3]_i_609_n_5
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.301    25.171 r  U2/znak[3]_i_393/O
                         net (fo=1, routed)           0.519    25.690    U2/znak[3]_i_393_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.094 r  U2/znak_reg[3]_i_228/CO[3]
                         net (fo=1, routed)           0.000    26.094    U2/znak_reg[3]_i_228_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.313 r  U2/znak_reg[3]_i_234/O[0]
                         net (fo=3, routed)           0.940    27.254    U2/znak_reg[3]_i_234_n_7
    SLICE_X11Y50         LUT3 (Prop_lut3_I1_O)        0.295    27.549 r  U2/znak[3]_i_225/O
                         net (fo=2, routed)           0.677    28.226    U2/znak[3]_i_225_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.152    28.378 r  U2/znak[3]_i_101/O
                         net (fo=2, routed)           0.786    29.164    U2/znak[3]_i_101_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    29.751 r  U2/znak_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.751    U2/znak_reg[3]_i_45_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.085 r  U2/znak_reg[3]_i_97/O[1]
                         net (fo=2, routed)           0.846    30.931    U2/znak_reg[3]_i_97_n_6
    SLICE_X10Y50         LUT2 (Prop_lut2_I0_O)        0.303    31.234 r  U2/znak[3]_i_99/O
                         net (fo=1, routed)           0.000    31.234    U2/znak[3]_i_99_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.812 r  U2/znak_reg[3]_i_44/O[2]
                         net (fo=1, routed)           1.119    32.931    U2/znak_reg[3]_i_44_n_5
    SLICE_X12Y46         LUT6 (Prop_lut6_I5_O)        0.301    33.232 r  U2/znak[3]_i_26/O
                         net (fo=1, routed)           0.000    33.232    U2/znak[3]_i_26_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    33.484 r  U2/znak_reg[3]_i_15/O[0]
                         net (fo=3, routed)           0.871    34.355    U2/znak_reg[3]_i_15_n_7
    SLICE_X13Y46         LUT4 (Prop_lut4_I3_O)        0.295    34.650 r  U2/znak[2]_i_6/O
                         net (fo=1, routed)           1.432    36.081    U2/znak4__0[2]
    SLICE_X13Y27         LUT5 (Prop_lut5_I2_O)        0.124    36.205 r  U2/znak[2]_i_3/O
                         net (fo=1, routed)           0.767    36.972    U2/znak[2]_i_3_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.124    37.096 r  U2/znak[2]_i_1/O
                         net (fo=1, routed)           0.000    37.096    U2/p_1_in[2]
    SLICE_X12Y24         FDCE                                         r  U2/znak_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.021ns  (logic 13.372ns (36.120%)  route 23.649ns (63.880%))
  Logic Levels:           41  (CARRY4=23 FDRE=1 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE                         0.000     0.000 r  U2/temperature_int_reg[5]/C
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  U2/temperature_int_reg[5]/Q
                         net (fo=102, routed)         2.043     2.502    U2/temperature_int_reg[5]
    SLICE_X8Y23          LUT3 (Prop_lut3_I1_O)        0.124     2.626 r  U2/znak[3]_i_262/O
                         net (fo=4, routed)           1.285     3.911    U2/znak[3]_i_262_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.309 r  U2/znak_reg[1]_i_462/CO[3]
                         net (fo=1, routed)           0.000     4.309    U2/znak_reg[1]_i_462_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  U2/znak_reg[1]_i_289/CO[3]
                         net (fo=42, routed)          1.322     5.744    U2/znak_reg[1]_i_289_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.324 r  U2/znak_reg[1]_i_312/CO[3]
                         net (fo=6, routed)           0.795     7.120    U2/znak_reg[1]_i_312_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.718 r  U2/znak_reg[1]_i_313/O[1]
                         net (fo=3, routed)           1.096     8.814    U2/znak_reg[1]_i_313_n_6
    SLICE_X13Y34         LUT4 (Prop_lut4_I1_O)        0.303     9.117 r  U2/znak[3]_i_617/O
                         net (fo=1, routed)           0.000     9.117    U2/znak[3]_i_617_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.649 r  U2/znak_reg[3]_i_432/CO[3]
                         net (fo=1, routed)           0.000     9.649    U2/znak_reg[3]_i_432_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  U2/znak_reg[1]_i_612/CO[3]
                         net (fo=1, routed)           0.000     9.763    U2/znak_reg[1]_i_612_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.877 r  U2/znak_reg[1]_i_506/CO[3]
                         net (fo=1, routed)           0.000     9.877    U2/znak_reg[1]_i_506_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.099 r  U2/znak_reg[1]_i_343/O[0]
                         net (fo=3, routed)           0.582    10.681    U2/znak_reg[1]_i_343_n_7
    SLICE_X11Y37         LUT3 (Prop_lut3_I1_O)        0.293    10.974 r  U2/znak[1]_i_505/O
                         net (fo=2, routed)           0.863    11.837    U2/znak[1]_i_505_n_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I1_O)        0.354    12.191 r  U2/znak[1]_i_335/O
                         net (fo=2, routed)           0.440    12.631    U2/znak[1]_i_335_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.332    12.963 r  U2/znak[1]_i_339/O
                         net (fo=1, routed)           0.000    12.963    U2/znak[1]_i_339_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.339 r  U2/znak_reg[1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    13.339    U2/znak_reg[1]_i_178_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.558 r  U2/znak_reg[1]_i_79/O[0]
                         net (fo=7, routed)           1.172    14.730    U2/znak_reg[1]_i_79_n_7
    SLICE_X8Y39          LUT2 (Prop_lut2_I1_O)        0.295    15.025 r  U2/znak[1]_i_175/O
                         net (fo=1, routed)           0.000    15.025    U2/znak[1]_i_175_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.405 r  U2/znak_reg[1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.405    U2/znak_reg[1]_i_75_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.624 r  U2/znak_reg[1]_i_32/O[0]
                         net (fo=3, routed)           0.871    16.495    U2/znak_reg[1]_i_32_n_7
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.295    16.790 r  U2/znak[1]_i_73/O
                         net (fo=1, routed)           0.000    16.790    U2/znak[1]_i_73_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.340 r  U2/znak_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.340    U2/znak_reg[1]_i_29_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.611 r  U2/znak_reg[1]_i_15/CO[0]
                         net (fo=44, routed)          1.373    18.984    U2/znak_reg[1]_i_15_n_3
    SLICE_X5Y40          LUT3 (Prop_lut3_I0_O)        0.401    19.385 r  U2/znak[1]_i_411/O
                         net (fo=78, routed)          3.306    22.691    U2/znak[1]_i_411_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I2_O)        0.326    23.017 r  U2/znak[1]_i_273/O
                         net (fo=2, routed)           0.419    23.437    U2/znak[1]_i_273_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.963 r  U2/znak_reg[1]_i_375/CO[3]
                         net (fo=1, routed)           0.000    23.963    U2/znak_reg[1]_i_375_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.077 r  U2/znak_reg[1]_i_210/CO[3]
                         net (fo=1, routed)           0.000    24.077    U2/znak_reg[1]_i_210_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.299 r  U2/znak_reg[1]_i_440/O[0]
                         net (fo=3, routed)           0.834    25.132    U2/znak_reg[1]_i_440_n_7
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.299    25.431 r  U2/znak[1]_i_241/O
                         net (fo=1, routed)           0.807    26.238    U2/znak[1]_i_241_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    26.834 r  U2/znak_reg[1]_i_103/O[3]
                         net (fo=3, routed)           1.107    27.941    U2/znak_reg[1]_i_103_n_4
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.306    28.247 r  U2/znak[1]_i_105/O
                         net (fo=2, routed)           0.276    28.523    U2/znak[1]_i_105_n_0
    SLICE_X1Y37          LUT5 (Prop_lut5_I1_O)        0.119    28.642 r  U2/znak[1]_i_40/O
                         net (fo=2, routed)           0.958    29.600    U2/znak[1]_i_40_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.332    29.932 r  U2/znak[1]_i_44/O
                         net (fo=1, routed)           0.000    29.932    U2/znak[1]_i_44_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.312 r  U2/znak_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.312    U2/znak_reg[1]_i_19_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.531 r  U2/znak_reg[1]_i_35/O[0]
                         net (fo=2, routed)           0.476    31.007    U2/znak_reg[1]_i_35_n_7
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    31.726 r  U2/znak_reg[1]_i_18/O[1]
                         net (fo=1, routed)           1.335    33.060    U2/znak_reg[1]_i_18_n_6
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.303    33.363 r  U2/znak[1]_i_10/O
                         net (fo=1, routed)           0.000    33.363    U2/znak[1]_i_10_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.739 r  U2/znak_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.739    U2/znak_reg[1]_i_5_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.958 r  U2/znak_reg[3]_i_16/O[0]
                         net (fo=3, routed)           1.295    35.253    U2/znak_reg[3]_i_16_n_7
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.321    35.574 r  U2/znak[3]_i_8/O
                         net (fo=1, routed)           0.832    36.407    U2/znak[3]_i_8_n_0
    SLICE_X12Y24         LUT5 (Prop_lut5_I3_O)        0.328    36.735 r  U2/znak[3]_i_3/O
                         net (fo=1, routed)           0.162    36.897    U2/znak[3]_i_3_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.124    37.021 r  U2/znak[3]_i_1/O
                         net (fo=1, routed)           0.000    37.021    U2/p_1_in[3]
    SLICE_X12Y24         FDCE                                         r  U2/znak_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.119ns  (logic 8.310ns (34.455%)  route 15.809ns (65.545%))
  Logic Levels:           27  (CARRY4=15 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE                         0.000     0.000 r  U2/temperature_int_reg[5]/C
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  U2/temperature_int_reg[5]/Q
                         net (fo=102, routed)         2.043     2.502    U2/temperature_int_reg[5]
    SLICE_X8Y23          LUT3 (Prop_lut3_I1_O)        0.124     2.626 r  U2/znak[3]_i_262/O
                         net (fo=4, routed)           1.285     3.911    U2/znak[3]_i_262_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.309 r  U2/znak_reg[1]_i_462/CO[3]
                         net (fo=1, routed)           0.000     4.309    U2/znak_reg[1]_i_462_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  U2/znak_reg[1]_i_289/CO[3]
                         net (fo=42, routed)          1.322     5.744    U2/znak_reg[1]_i_289_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.324 r  U2/znak_reg[1]_i_312/CO[3]
                         net (fo=6, routed)           0.795     7.120    U2/znak_reg[1]_i_312_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.718 r  U2/znak_reg[1]_i_313/O[1]
                         net (fo=3, routed)           1.096     8.814    U2/znak_reg[1]_i_313_n_6
    SLICE_X13Y34         LUT4 (Prop_lut4_I1_O)        0.303     9.117 r  U2/znak[3]_i_617/O
                         net (fo=1, routed)           0.000     9.117    U2/znak[3]_i_617_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.649 r  U2/znak_reg[3]_i_432/CO[3]
                         net (fo=1, routed)           0.000     9.649    U2/znak_reg[3]_i_432_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  U2/znak_reg[1]_i_612/CO[3]
                         net (fo=1, routed)           0.000     9.763    U2/znak_reg[1]_i_612_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.877 r  U2/znak_reg[1]_i_506/CO[3]
                         net (fo=1, routed)           0.000     9.877    U2/znak_reg[1]_i_506_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.099 r  U2/znak_reg[1]_i_343/O[0]
                         net (fo=3, routed)           0.582    10.681    U2/znak_reg[1]_i_343_n_7
    SLICE_X11Y37         LUT3 (Prop_lut3_I1_O)        0.293    10.974 r  U2/znak[1]_i_505/O
                         net (fo=2, routed)           0.863    11.837    U2/znak[1]_i_505_n_0
    SLICE_X11Y37         LUT5 (Prop_lut5_I1_O)        0.354    12.191 r  U2/znak[1]_i_335/O
                         net (fo=2, routed)           0.440    12.631    U2/znak[1]_i_335_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.332    12.963 r  U2/znak[1]_i_339/O
                         net (fo=1, routed)           0.000    12.963    U2/znak[1]_i_339_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.339 r  U2/znak_reg[1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    13.339    U2/znak_reg[1]_i_178_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.558 r  U2/znak_reg[1]_i_79/O[0]
                         net (fo=7, routed)           1.172    14.730    U2/znak_reg[1]_i_79_n_7
    SLICE_X8Y39          LUT2 (Prop_lut2_I1_O)        0.295    15.025 r  U2/znak[1]_i_175/O
                         net (fo=1, routed)           0.000    15.025    U2/znak[1]_i_175_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.405 r  U2/znak_reg[1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.405    U2/znak_reg[1]_i_75_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.624 r  U2/znak_reg[1]_i_32/O[0]
                         net (fo=3, routed)           0.871    16.495    U2/znak_reg[1]_i_32_n_7
    SLICE_X9Y40          LUT3 (Prop_lut3_I0_O)        0.295    16.790 r  U2/znak[1]_i_73/O
                         net (fo=1, routed)           0.000    16.790    U2/znak[1]_i_73_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.340 r  U2/znak_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.340    U2/znak_reg[1]_i_29_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.611 r  U2/znak_reg[1]_i_15/CO[0]
                         net (fo=44, routed)          2.634    20.245    U2/znak_reg[1]_i_15_n_3
    SLICE_X6Y30          LUT5 (Prop_lut5_I3_O)        0.373    20.618 r  U2/znak[1]_i_13/O
                         net (fo=1, routed)           0.000    20.618    U2/znak[1]_i_13_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    20.870 r  U2/znak_reg[1]_i_5/O[0]
                         net (fo=1, routed)           1.240    22.110    U2/znak_reg[1]_i_5_n_7
    SLICE_X13Y27         LUT5 (Prop_lut5_I0_O)        0.295    22.405 r  U2/znak[0]_i_3/O
                         net (fo=1, routed)           0.875    23.280    U2/znak[0]_i_3_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124    23.404 r  U2/znak[0]_i_2/O
                         net (fo=1, routed)           0.401    23.805    U2/znak[0]_i_2_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I2_O)        0.124    23.929 r  U2/znak[0]_i_1/O
                         net (fo=1, routed)           0.189    24.119    U2/p_1_in[0]
    SLICE_X10Y23         FDCE                                         r  U2/znak_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 4.184ns (63.787%)  route 2.375ns (36.213%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[1]/C
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           2.375     2.853    LCD_DATA_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.706     6.559 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.559    LCD_DATA[1]
    P14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.506ns  (logic 4.191ns (64.429%)  route 2.314ns (35.571%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[3]/C
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           2.314     2.792    LCD_DATA_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         3.713     6.506 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.506    LCD_DATA[3]
    T11                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.444ns  (logic 4.043ns (62.742%)  route 2.401ns (37.258%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[2]/C
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/LCD_DATA_reg[2]/Q
                         net (fo=1, routed)           2.401     2.919    LCD_DATA_OBUF[2]
    M13                  OBUF (Prop_obuf_I_O)         3.525     6.444 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.444    LCD_DATA[2]
    M13                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_E_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.178ns  (logic 4.055ns (65.644%)  route 2.123ns (34.356%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDPE                         0.000     0.000 r  U2/LCD_E_reg/C
    SLICE_X10Y19         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  U2/LCD_E_reg/Q
                         net (fo=1, routed)           2.123     2.641    LCD_E_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.537     6.178 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     6.178    LCD_E
    U16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.155ns  (logic 4.065ns (66.046%)  route 2.090ns (33.954%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE                         0.000     0.000 r  U2/LCD_RS_reg/C
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U2/LCD_RS_reg/Q
                         net (fo=1, routed)           2.090     2.608    LCD_RS_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.547     6.155 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     6.155    LCD_RS
    V15                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.046ns  (logic 4.064ns (67.219%)  route 1.982ns (32.781%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[0]/C
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           1.982     2.500    LCD_DATA_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.546     6.046 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.046    LCD_DATA[0]
    V16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/next_command_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE                         0.000     0.000 r  U2/next_command_reg[2]/C
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/next_command_reg[2]/Q
                         net (fo=2, routed)           0.095     0.259    U2/next_command_reg_n_0_[2]
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.045     0.304 r  U2/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.304    U2/state[2]
    SLICE_X13Y19         FDCE                                         r  U2/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.226ns (70.988%)  route 0.092ns (29.012%))
  Logic Levels:           2  (FDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDCE                         0.000     0.000 r  U2/state_reg[4]/C
    SLICE_X13Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[4]/Q
                         net (fo=17, routed)          0.092     0.233    U2/state_reg_n_0_[4]
    SLICE_X13Y20         MUXF7 (Prop_muxf7_S_O)       0.085     0.318 r  U2/state_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     0.318    U2/state[4]
    SLICE_X13Y20         FDCE                                         r  U2/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/line_no_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U2/znak_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.817%)  route 0.136ns (42.183%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDPE                         0.000     0.000 r  U2/line_no_reg[0]/C
    SLICE_X11Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  U2/line_no_reg[0]/Q
                         net (fo=14, routed)          0.136     0.277    U2/line_no_reg_n_0_[0]
    SLICE_X10Y23         LUT3 (Prop_lut3_I0_O)        0.045     0.322 r  U2/znak[5]_i_1/O
                         net (fo=1, routed)           0.000     0.322    U2/p_1_in[5]
    SLICE_X10Y23         FDPE                                         r  U2/znak_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/next_command_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.786%)  route 0.136ns (42.214%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDCE                         0.000     0.000 r  U2/state_reg[0]/C
    SLICE_X13Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[0]/Q
                         net (fo=31, routed)          0.136     0.277    U2/state_reg_n_0_[0]
    SLICE_X12Y20         LUT6 (Prop_lut6_I4_O)        0.045     0.322 r  U2/next_command[4]_i_2/O
                         net (fo=1, routed)           0.000     0.322    U2/next_command[4]
    SLICE_X12Y20         FDCE                                         r  U2/next_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[5]/C
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/LCD_DATA_VALUE_reg[5]/Q
                         net (fo=1, routed)           0.140     0.281    U2/data0[1]
    SLICE_X10Y21         LUT3 (Prop_lut3_I2_O)        0.046     0.327 r  U2/LCD_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.327    U2/LCD_DATA[1]_i_1_n_0
    SLICE_X10Y21         FDRE                                         r  U2/LCD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.334%)  route 0.144ns (43.666%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[0]/C
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/LCD_DATA_VALUE_reg[0]/Q
                         net (fo=1, routed)           0.144     0.285    U2/LCD_DATA_VALUE_reg_n_0_[0]
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.330 r  U2/LCD_DATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.330    U2/LCD_DATA[0]_i_1_n_0
    SLICE_X10Y21         FDRE                                         r  U2/LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/next_command_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.061%)  route 0.146ns (43.939%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE                         0.000     0.000 r  U2/state_reg[1]/C
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[1]/Q
                         net (fo=33, routed)          0.146     0.287    U2/state_reg_n_0_[1]
    SLICE_X12Y19         LUT4 (Prop_lut4_I2_O)        0.045     0.332 r  U2/next_command[2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    U2/next_command[2]_i_1_n_0
    SLICE_X12Y19         FDCE                                         r  U2/next_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/char_no_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE                         0.000     0.000 r  U2/char_no_reg[3]/C
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U2/char_no_reg[3]/Q
                         net (fo=16, routed)          0.088     0.236    U2/char_no_reg_n_0_[3]
    SLICE_X10Y22         LUT6 (Prop_lut6_I4_O)        0.098     0.334 r  U2/char_no[5]_i_2/O
                         net (fo=1, routed)           0.000     0.334    U2/char_no[5]_i_2_n_0
    SLICE_X10Y22         FDCE                                         r  U2/char_no_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/next_command_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.189ns (56.455%)  route 0.146ns (43.545%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE                         0.000     0.000 r  U2/state_reg[1]/C
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[1]/Q
                         net (fo=33, routed)          0.146     0.287    U2/state_reg_n_0_[1]
    SLICE_X12Y19         LUT5 (Prop_lut5_I3_O)        0.048     0.335 r  U2/next_command[3]_i_1/O
                         net (fo=1, routed)           0.000     0.335    U2/next_command[3]
    SLICE_X12Y19         FDCE                                         r  U2/next_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/znak_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U2/LCD_DATA_VALUE_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.212ns (59.649%)  route 0.143ns (40.351%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDPE                         0.000     0.000 r  U2/znak_reg[5]/C
    SLICE_X10Y23         FDPE (Prop_fdpe_C_Q)         0.167     0.167 r  U2/znak_reg[5]/Q
                         net (fo=1, routed)           0.143     0.310    U2/znak[5]
    SLICE_X11Y21         LUT5 (Prop_lut5_I2_O)        0.045     0.355 r  U2/LCD_DATA_VALUE[5]_i_1/O
                         net (fo=1, routed)           0.000     0.355    U2/LCD_DATA_VALUE[5]
    SLICE_X11Y21         FDCE                                         r  U2/LCD_DATA_VALUE_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst/spi_ss_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.963ns  (logic 4.047ns (67.869%)  route 1.916ns (32.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.628     5.180    spi_master_inst/CLK
    SLICE_X2Y19          FDRE                                         r  spi_master_inst/spi_ss_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.518     5.698 r  spi_master_inst/spi_ss_int_reg/Q
                         net (fo=1, routed)           1.916     7.614    SPI_SS_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.529    11.143 r  SPI_SS_OBUF_inst/O
                         net (fo=0)                   0.000    11.143    SPI_SS
    R17                                                               r  SPI_SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_sck_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.833ns  (logic 3.992ns (68.443%)  route 1.841ns (31.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.631     5.183    spi_master_inst/CLK
    SLICE_X3Y17          FDRE                                         r  spi_master_inst/spi_sck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  spi_master_inst/spi_sck_int_reg/Q
                         net (fo=3, routed)           1.841     7.480    SPI_SCK_OBUF
    U18                  OBUF (Prop_obuf_I_O)         3.536    11.016 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    11.016    SPI_SCK
    U18                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/reset_cnt_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.187ns  (logic 0.642ns (20.142%)  route 2.545ns (79.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.553     5.105    Clock100MHz_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     5.623 f  lcd_reset_reg/Q
                         net (fo=42, routed)          2.215     7.837    U2/reset
    SLICE_X12Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.961 r  U2/reset_cnt[3]_i_1/O
                         net (fo=4, routed)           0.331     8.292    U2/reset_cnt[3]_i_1_n_0
    SLICE_X12Y18         FDRE                                         r  U2/reset_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/reset_cnt_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.187ns  (logic 0.642ns (20.142%)  route 2.545ns (79.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.553     5.105    Clock100MHz_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     5.623 f  lcd_reset_reg/Q
                         net (fo=42, routed)          2.215     7.837    U2/reset
    SLICE_X12Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.961 r  U2/reset_cnt[3]_i_1/O
                         net (fo=4, routed)           0.331     8.292    U2/reset_cnt[3]_i_1_n_0
    SLICE_X12Y18         FDRE                                         r  U2/reset_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/reset_cnt_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.187ns  (logic 0.642ns (20.142%)  route 2.545ns (79.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.553     5.105    Clock100MHz_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     5.623 f  lcd_reset_reg/Q
                         net (fo=42, routed)          2.215     7.837    U2/reset
    SLICE_X12Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.961 r  U2/reset_cnt[3]_i_1/O
                         net (fo=4, routed)           0.331     8.292    U2/reset_cnt[3]_i_1_n_0
    SLICE_X12Y18         FDRE                                         r  U2/reset_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/reset_cnt_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.187ns  (logic 0.642ns (20.142%)  route 2.545ns (79.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.553     5.105    Clock100MHz_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     5.623 f  lcd_reset_reg/Q
                         net (fo=42, routed)          2.215     7.837    U2/reset
    SLICE_X12Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.961 r  U2/reset_cnt[3]_i_1/O
                         net (fo=4, routed)           0.331     8.292    U2/reset_cnt[3]_i_1_n_0
    SLICE_X12Y18         FDRE                                         r  U2/reset_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[10]_rep/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.182ns  (logic 0.642ns (20.174%)  route 2.540ns (79.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.553     5.105    Clock100MHz_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     5.623 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.078     6.701    U2/reset
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.825 r  U2/temperature_int[10]_i_1/O
                         net (fo=13, routed)          1.462     8.287    U2/temperature_int[10]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  U2/temperature_int_reg[10]_rep/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.182ns  (logic 0.642ns (20.174%)  route 2.540ns (79.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.553     5.105    Clock100MHz_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     5.623 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.078     6.701    U2/reset
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.825 r  U2/temperature_int[10]_i_1/O
                         net (fo=13, routed)          1.462     8.287    U2/temperature_int[10]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  U2/temperature_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.182ns  (logic 0.642ns (20.174%)  route 2.540ns (79.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.553     5.105    Clock100MHz_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     5.623 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.078     6.701    U2/reset
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.825 r  U2/temperature_int[10]_i_1/O
                         net (fo=13, routed)          1.462     8.287    U2/temperature_int[10]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  U2/temperature_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.182ns  (logic 0.642ns (20.174%)  route 2.540ns (79.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.553     5.105    Clock100MHz_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     5.623 f  lcd_reset_reg/Q
                         net (fo=42, routed)          1.078     6.701    U2/reset
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.825 r  U2/temperature_int[10]_i_1/O
                         net (fo=13, routed)          1.462     8.287    U2/temperature_int[10]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  U2/temperature_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.588     1.501    spi_master_inst/CLK
    SLICE_X1Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  spi_master_inst/miso_buffer_reg[3]/Q
                         net (fo=1, routed)           0.112     1.754    U2/Q[0]
    SLICE_X1Y21          FDRE                                         r  U2/temperature_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.498    spi_master_inst/CLK
    SLICE_X5Y21          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  spi_master_inst/miso_buffer_reg[11]/Q
                         net (fo=2, routed)           0.109     1.748    spi_master_inst/miso_buffer_reg[12]_1[8]
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.793 r  spi_master_inst/temperature_int[8]_i_1/O
                         net (fo=1, routed)           0.000     1.793    U2/D[2]
    SLICE_X4Y21          FDRE                                         r  U2/temperature_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.711%)  route 0.167ns (54.289%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.588     1.501    spi_master_inst/CLK
    SLICE_X0Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  spi_master_inst/miso_buffer_reg[4]/Q
                         net (fo=1, routed)           0.167     1.810    U2/Q[1]
    SLICE_X1Y21          FDRE                                         r  U2/temperature_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.945%)  route 0.173ns (55.055%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.588     1.501    spi_master_inst/CLK
    SLICE_X3Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  spi_master_inst/miso_buffer_reg[5]/Q
                         net (fo=1, routed)           0.173     1.815    U2/Q[2]
    SLICE_X4Y21          FDRE                                         r  U2/temperature_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.209ns (56.722%)  route 0.159ns (43.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.499    spi_master_inst/CLK
    SLICE_X6Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.663 f  spi_master_inst/miso_buffer_reg[12]/Q
                         net (fo=4, routed)           0.159     1.823    spi_master_inst/miso_buffer_reg[12]_1[9]
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.045     1.868 r  spi_master_inst/temperature_int[10]_i_2/O
                         net (fo=1, routed)           0.000     1.868    U2/D[3]
    SLICE_X4Y21          FDRE                                         r  U2/temperature_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.164ns (37.962%)  route 0.268ns (62.038%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.556     1.469    Clock100MHz_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.268     1.901    U2/reset
    SLICE_X12Y24         FDCE                                         f  U2/znak_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.164ns (37.962%)  route 0.268ns (62.038%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.556     1.469    Clock100MHz_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.268     1.901    U2/reset
    SLICE_X12Y24         FDCE                                         f  U2/znak_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/znak_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.164ns (37.962%)  route 0.268ns (62.038%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.556     1.469    Clock100MHz_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.268     1.901    U2/reset
    SLICE_X12Y24         FDCE                                         f  U2/znak_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.186ns (44.711%)  route 0.230ns (55.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.500    spi_master_inst/CLK
    SLICE_X3Y22          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  spi_master_inst/miso_buffer_reg[6]/Q
                         net (fo=7, routed)           0.230     1.871    U2/Q[3]
    SLICE_X4Y22          LUT2 (Prop_lut2_I0_O)        0.045     1.916 r  U2/temperature_int[4]_i_1/O
                         net (fo=1, routed)           0.000     1.916    U2/temperature_int00_in[4]
    SLICE_X4Y22          FDRE                                         r  U2/temperature_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.187ns (44.844%)  route 0.230ns (55.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.500    spi_master_inst/CLK
    SLICE_X3Y22          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  spi_master_inst/miso_buffer_reg[6]/Q
                         net (fo=7, routed)           0.230     1.871    U2/Q[3]
    SLICE_X4Y22          LUT4 (Prop_lut4_I2_O)        0.046     1.917 r  U2/temperature_int[6]_i_1/O
                         net (fo=1, routed)           0.000     1.917    U2/temperature_int00_in[6]
    SLICE_X4Y22          FDRE                                         r  U2/temperature_int_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.190ns  (logic 1.491ns (46.748%)  route 1.699ns (53.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.699     3.190    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X4Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.509     4.881    spi_master_inst/CLK
    SLICE_X4Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.184ns  (logic 1.491ns (46.834%)  route 1.693ns (53.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.693     3.184    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X5Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.509     4.881    spi_master_inst/CLK
    SLICE_X5Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.182ns  (logic 1.491ns (46.859%)  route 1.691ns (53.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.691     3.182    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X6Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.509     4.881    spi_master_inst/CLK
    SLICE_X6Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.173ns  (logic 1.491ns (46.997%)  route 1.682ns (53.003%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.682     3.173    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X0Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511     4.883    spi_master_inst/CLK
    SLICE_X0Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.491ns (47.084%)  route 1.676ns (52.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.676     3.167    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X1Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511     4.883    spi_master_inst/CLK
    SLICE_X1Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.161ns  (logic 1.491ns (47.179%)  route 1.669ns (52.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.669     3.161    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X3Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511     4.883    spi_master_inst/CLK
    SLICE_X3Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.161ns  (logic 1.491ns (47.179%)  route 1.669ns (52.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.669     3.161    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X2Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511     4.883    spi_master_inst/CLK
    SLICE_X2Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.035ns  (logic 1.491ns (49.129%)  route 1.544ns (50.871%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.544     3.035    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X5Y21          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508     4.880    spi_master_inst/CLK
    SLICE_X5Y21          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.012ns  (logic 1.491ns (49.509%)  route 1.521ns (50.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.521     3.012    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X3Y21          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.510     4.882    spi_master_inst/CLK
    SLICE_X3Y21          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.852ns  (logic 1.491ns (52.281%)  route 1.361ns (47.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.361     2.852    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X3Y22          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508     4.880    spi_master_inst/CLK
    SLICE_X3Y22          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.259ns (31.687%)  route 0.558ns (68.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.558     0.817    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X3Y22          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     2.013    spi_master_inst/CLK
    SLICE_X3Y22          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.259ns (29.098%)  route 0.631ns (70.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.631     0.890    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X3Y21          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.856     2.014    spi_master_inst/CLK
    SLICE_X3Y21          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.259ns (28.927%)  route 0.636ns (71.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.636     0.895    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X5Y21          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     2.012    spi_master_inst/CLK
    SLICE_X5Y21          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.259ns (27.629%)  route 0.678ns (72.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.678     0.937    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X6Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     2.013    spi_master_inst/CLK
    SLICE_X6Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.259ns (27.518%)  route 0.682ns (72.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.682     0.941    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X1Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.857     2.015    spi_master_inst/CLK
    SLICE_X1Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.259ns (27.348%)  route 0.688ns (72.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.688     0.946    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X0Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.857     2.015    spi_master_inst/CLK
    SLICE_X0Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.259ns (27.210%)  route 0.692ns (72.790%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.692     0.951    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X3Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.857     2.015    spi_master_inst/CLK
    SLICE_X3Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.259ns (27.210%)  route 0.692ns (72.790%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.692     0.951    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X2Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.857     2.015    spi_master_inst/CLK
    SLICE_X2Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.259ns (27.060%)  route 0.698ns (72.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.698     0.957    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X5Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     2.013    spi_master_inst/CLK
    SLICE_X5Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.259ns (26.895%)  route 0.704ns (73.105%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.704     0.962    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X4Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     2.013    spi_master_inst/CLK
    SLICE_X4Y20          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C





