Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  6 17:40:21 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mDOM_pin_verification_top_timing_summary_routed.rpt -pb mDOM_pin_verification_top_timing_summary_routed.pb -rpx mDOM_pin_verification_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mDOM_pin_verification_top
| Device       : 7s100-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.908        0.000                      0                 1365        0.123        0.000                      0                 1317        0.264        0.000                       0                  1524  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
fpga_clk                         {0.000 25.000}       50.000          20.000          
  clk_out1_idelay_discr_clk_wiz  {0.000 2.500}        5.000           200.000         
  clk_out1_lclk_adcclk_wiz       {0.000 4.000}        8.000           125.000         
  clk_out2_idelay_discr_clk_wiz  {0.000 1.000}        2.000           500.000         
  clk_out2_lclk_adcclk_wiz       {0.000 1.333}        2.667           375.000         
  clk_out3_idelay_discr_clk_wiz  {0.000 4.000}        8.000           125.000         
  clkfbout_idelay_discr_clk_wiz  {0.000 25.000}       50.000          20.000          
  clkfbout_lclk_adcclk_wiz       {0.000 25.000}       50.000          20.000          
qosc_clk                         {0.000 25.000}       50.000          20.000          
virt_clk                         {0.000 1.333}        2.667           374.953         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                                          15.000        0.000                       0                     2  
  clk_out1_idelay_discr_clk_wiz                                                                                                                                                    0.264        0.000                       0                     6  
  clk_out1_lclk_adcclk_wiz             1.908        0.000                      0                  885        0.123        0.000                      0                  885        3.146        0.000                       0                  1120  
  clk_out2_idelay_discr_clk_wiz                                                                                                                                                    0.408        0.000                       0                    50  
  clk_out2_lclk_adcclk_wiz                                                                                                                                                         1.074        0.000                       0                    98  
  clk_out3_idelay_discr_clk_wiz        6.219        0.000                      0                  216        0.312        0.000                      0                  216        3.500        0.000                       0                   242  
  clkfbout_idelay_discr_clk_wiz                                                                                                                                                   48.408        0.000                       0                     3  
  clkfbout_lclk_adcclk_wiz                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_idelay_discr_clk_wiz  clk_out1_lclk_adcclk_wiz             4.232        0.000                      0                  192        0.128        0.000                      0                  192  
virt_clk                       clk_out2_lclk_adcclk_wiz             2.930        0.000                      0                   48                                                                        
clk_out1_lclk_adcclk_wiz       clk_out3_idelay_discr_clk_wiz        2.738        0.000                      0                   24        1.104        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { FPGA_CLOCK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_idelay_discr_clk_wiz
  To Clock:  clk_out1_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y20   IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        1.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 ADC_4_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_4B/i_adc_io_reset_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 0.433ns (7.636%)  route 5.237ns (92.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 6.602 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.592    -0.818    clk_125MHz
    SLICE_X2Y16          FDRE                                         r  ADC_4_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.433    -0.385 r  ADC_4_io_reset_reg/Q
                         net (fo=12, routed)          5.237     4.852    ADC_DISCR_4B/D[0]
    SLICE_X0Y147         FDRE                                         r  ADC_DISCR_4B/i_adc_io_reset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.325     6.602    ADC_DISCR_4B/clk_out1
    SLICE_X0Y147         FDRE                                         r  ADC_DISCR_4B/i_adc_io_reset_reg[0]/C
                         clock pessimism              0.313     6.915    
                         clock uncertainty           -0.107     6.808    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)       -0.047     6.761    ADC_DISCR_4B/i_adc_io_reset_reg[0]
  -------------------------------------------------------------------
                         required time                          6.761    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 ADC_4_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_4C/i_adc_io_reset_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 0.433ns (7.994%)  route 4.983ns (92.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 6.602 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.592    -0.818    clk_125MHz
    SLICE_X2Y16          FDRE                                         r  ADC_4_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.433    -0.385 r  ADC_4_io_reset_reg/Q
                         net (fo=12, routed)          4.983     4.598    ADC_DISCR_4C/D[0]
    SLICE_X0Y146         FDRE                                         r  ADC_DISCR_4C/i_adc_io_reset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.325     6.602    ADC_DISCR_4C/clk_out1
    SLICE_X0Y146         FDRE                                         r  ADC_DISCR_4C/i_adc_io_reset_reg[0]/C
                         clock pessimism              0.313     6.915    
                         clock uncertainty           -0.107     6.808    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.047     6.761    ADC_DISCR_4C/i_adc_io_reset_reg[0]
  -------------------------------------------------------------------
                         required time                          6.761    
                         arrival time                          -4.598    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 ADC_4_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_4A/i_adc_io_reset_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 0.433ns (8.188%)  route 4.855ns (91.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 6.602 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.592    -0.818    clk_125MHz
    SLICE_X2Y16          FDRE                                         r  ADC_4_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.433    -0.385 r  ADC_4_io_reset_reg/Q
                         net (fo=12, routed)          4.855     4.470    ADC_DISCR_4A/D[0]
    SLICE_X0Y144         FDRE                                         r  ADC_DISCR_4A/i_adc_io_reset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.325     6.602    ADC_DISCR_4A/clk_out1
    SLICE_X0Y144         FDRE                                         r  ADC_DISCR_4A/i_adc_io_reset_reg[0]/C
                         clock pessimism              0.313     6.915    
                         clock uncertainty           -0.107     6.808    
    SLICE_X0Y144         FDRE (Setup_fdre_C_D)       -0.047     6.761    ADC_DISCR_4A/i_adc_io_reset_reg[0]
  -------------------------------------------------------------------
                         required time                          6.761    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 ADC_4_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_4D/i_adc_io_reset_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 0.433ns (8.665%)  route 4.564ns (91.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 6.598 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.592    -0.818    clk_125MHz
    SLICE_X2Y16          FDRE                                         r  ADC_4_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.433    -0.385 r  ADC_4_io_reset_reg/Q
                         net (fo=12, routed)          4.564     4.179    ADC_DISCR_4D/out
    SLICE_X0Y136         FDRE                                         r  ADC_DISCR_4D/i_adc_io_reset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.321     6.598    ADC_DISCR_4D/clk_out1
    SLICE_X0Y136         FDRE                                         r  ADC_DISCR_4D/i_adc_io_reset_reg[0]/C
                         clock pessimism              0.313     6.911    
                         clock uncertainty           -0.107     6.804    
    SLICE_X0Y136         FDRE (Setup_fdre_C_D)       -0.047     6.757    ADC_DISCR_4D/i_adc_io_reset_reg[0]
  -------------------------------------------------------------------
                         required time                          6.757    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 ADC_4_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_4C/i_adc_io_reset_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 0.433ns (8.896%)  route 4.434ns (91.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 6.596 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.592    -0.818    clk_125MHz
    SLICE_X2Y16          FDRE                                         r  ADC_4_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.433    -0.385 r  ADC_4_io_reset_reg/Q
                         net (fo=12, routed)          4.434     4.050    ADC_DISCR_4C/D[0]
    SLICE_X0Y134         FDRE                                         r  ADC_DISCR_4C/i_adc_io_reset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.319     6.596    ADC_DISCR_4C/clk_out1
    SLICE_X0Y134         FDRE                                         r  ADC_DISCR_4C/i_adc_io_reset_reg[1]/C
                         clock pessimism              0.313     6.909    
                         clock uncertainty           -0.107     6.802    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)       -0.047     6.755    ADC_DISCR_4C/i_adc_io_reset_reg[1]
  -------------------------------------------------------------------
                         required time                          6.755    
                         arrival time                          -4.050    
  -------------------------------------------------------------------
                         slack                                  2.705    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 ADC_4_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_4D/i_adc_io_reset_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.433ns (9.374%)  route 4.186ns (90.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 6.593 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.592    -0.818    clk_125MHz
    SLICE_X2Y16          FDRE                                         r  ADC_4_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.433    -0.385 r  ADC_4_io_reset_reg/Q
                         net (fo=12, routed)          4.186     3.801    ADC_DISCR_4D/out
    SLICE_X0Y130         FDRE                                         r  ADC_DISCR_4D/i_adc_io_reset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.316     6.593    ADC_DISCR_4D/clk_out1
    SLICE_X0Y130         FDRE                                         r  ADC_DISCR_4D/i_adc_io_reset_reg[1]/C
                         clock pessimism              0.313     6.906    
                         clock uncertainty           -0.107     6.799    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)       -0.047     6.752    ADC_DISCR_4D/i_adc_io_reset_reg[1]
  -------------------------------------------------------------------
                         required time                          6.752    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 ADC_3_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_3C/i_adc_io_reset_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.433ns (10.382%)  route 3.737ns (89.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 6.599 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.592    -0.818    clk_125MHz
    SLICE_X2Y16          FDRE                                         r  ADC_3_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.433    -0.385 r  ADC_3_io_reset_reg/Q
                         net (fo=12, routed)          3.737     3.353    ADC_DISCR_3C/D[0]
    SLICE_X0Y138         FDRE                                         r  ADC_DISCR_3C/i_adc_io_reset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.322     6.599    ADC_DISCR_3C/clk_out1
    SLICE_X0Y138         FDRE                                         r  ADC_DISCR_3C/i_adc_io_reset_reg[1]/C
                         clock pessimism              0.313     6.912    
                         clock uncertainty           -0.107     6.805    
    SLICE_X0Y138         FDRE (Setup_fdre_C_D)       -0.059     6.746    ADC_DISCR_3C/i_adc_io_reset_reg[1]
  -------------------------------------------------------------------
                         required time                          6.746    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 ADC_4_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_4B/i_adc_io_reset_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.433ns (10.468%)  route 3.703ns (89.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 6.596 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.592    -0.818    clk_125MHz
    SLICE_X2Y16          FDRE                                         r  ADC_4_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.433    -0.385 r  ADC_4_io_reset_reg/Q
                         net (fo=12, routed)          3.703     3.318    ADC_DISCR_4B/D[0]
    SLICE_X0Y116         FDRE                                         r  ADC_DISCR_4B/i_adc_io_reset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.319     6.596    ADC_DISCR_4B/clk_out1
    SLICE_X0Y116         FDRE                                         r  ADC_DISCR_4B/i_adc_io_reset_reg[1]/C
                         clock pessimism              0.313     6.909    
                         clock uncertainty           -0.107     6.802    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)       -0.047     6.755    ADC_DISCR_4B/i_adc_io_reset_reg[1]
  -------------------------------------------------------------------
                         required time                          6.755    
                         arrival time                          -3.318    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 ADC_5_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_5D/i_adc_io_reset_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.379ns (8.896%)  route 3.881ns (91.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.246ns = ( 6.754 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.585    -0.825    clk_125MHz
    SLICE_X0Y22          FDRE                                         r  ADC_5_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.379    -0.446 r  ADC_5_io_reset_reg/Q
                         net (fo=12, routed)          3.881     3.435    ADC_DISCR_5D/out
    SLICE_X0Y166         FDRE                                         r  ADC_DISCR_5D/i_adc_io_reset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.477     6.754    ADC_DISCR_5D/clk_out1
    SLICE_X0Y166         FDRE                                         r  ADC_DISCR_5D/i_adc_io_reset_reg[0]/C
                         clock pessimism              0.313     7.067    
                         clock uncertainty           -0.107     6.960    
    SLICE_X0Y166         FDRE (Setup_fdre_C_D)       -0.047     6.913    ADC_DISCR_5D/i_adc_io_reset_reg[0]
  -------------------------------------------------------------------
                         required time                          6.913    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 ADC_3_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_3A/i_adc_io_reset_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.433ns (10.737%)  route 3.600ns (89.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 6.599 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.592    -0.818    clk_125MHz
    SLICE_X2Y16          FDRE                                         r  ADC_3_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.433    -0.385 r  ADC_3_io_reset_reg/Q
                         net (fo=12, routed)          3.600     3.215    ADC_DISCR_3A/D[0]
    SLICE_X0Y138         FDRE                                         r  ADC_DISCR_3A/i_adc_io_reset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.322     6.599    ADC_DISCR_3A/clk_out1
    SLICE_X0Y138         FDRE                                         r  ADC_DISCR_3A/i_adc_io_reset_reg[1]/C
                         clock pessimism              0.313     6.912    
                         clock uncertainty           -0.107     6.805    
    SLICE_X0Y138         FDRE (Setup_fdre_C_D)       -0.047     6.758    ADC_DISCR_3A/i_adc_io_reset_reg[1]
  -------------------------------------------------------------------
                         required time                          6.758    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                  3.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ADC_DISCR_0B/discr_bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.472     0.846    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.029    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.003 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.667    -0.336    ADC_DISCR_0B/clk_out1
    SLICE_X82Y45         FDRE                                         r  ADC_DISCR_0B/discr_bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.195 r  ADC_DISCR_0B/discr_bits_reg[5]/Q
                         net (fo=1, routed)           0.058    -0.137    ADC_DISCR_0B_n_14
    SLICE_X82Y45         FDRE                                         r  prev_discr_bits_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.517     0.922    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.408 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.692    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.663 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.943    -0.721    clk_125MHz
    SLICE_X82Y45         FDRE                                         r  prev_discr_bits_1_reg[5]/C
                         clock pessimism              0.385    -0.336    
    SLICE_X82Y45         FDRE (Hold_fdre_C_D)         0.076    -0.260    prev_discr_bits_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ADC_DISCR_5D/discr_bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_23_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    -0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.472     0.846    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.029    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.003 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.654    -0.349    ADC_DISCR_5D/clk_out1
    SLICE_X82Y24         FDRE                                         r  ADC_DISCR_5D/discr_bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.208 r  ADC_DISCR_5D/discr_bits_reg[6]/Q
                         net (fo=1, routed)           0.058    -0.150    ADC_DISCR_5D_n_13
    SLICE_X82Y24         FDRE                                         r  prev_discr_bits_23_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.517     0.922    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.408 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.692    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.663 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.927    -0.737    clk_125MHz
    SLICE_X82Y24         FDRE                                         r  prev_discr_bits_23_reg[6]/C
                         clock pessimism              0.388    -0.349    
    SLICE_X82Y24         FDRE (Hold_fdre_C_D)         0.076    -0.273    prev_discr_bits_23_reg[6]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ADC_DISCR_0D/discr_bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    -0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.472     0.846    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.029    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.003 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.666    -0.337    ADC_DISCR_0D/clk_out1
    SLICE_X82Y42         FDRE                                         r  ADC_DISCR_0D/discr_bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.196 r  ADC_DISCR_0D/discr_bits_reg[5]/Q
                         net (fo=1, routed)           0.058    -0.138    ADC_DISCR_0D_n_14
    SLICE_X82Y42         FDRE                                         r  prev_discr_bits_3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.517     0.922    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.408 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.692    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.663 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.942    -0.722    clk_125MHz
    SLICE_X82Y42         FDRE                                         r  prev_discr_bits_3_reg[5]/C
                         clock pessimism              0.385    -0.337    
    SLICE_X82Y42         FDRE (Hold_fdre_C_D)         0.076    -0.261    prev_discr_bits_3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ADC_DISCR_2B/discr_bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_9_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    -0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.472     0.846    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.029    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.003 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.659    -0.344    ADC_DISCR_2B/clk_out1
    SLICE_X82Y30         FDRE                                         r  ADC_DISCR_2B/discr_bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.203 r  ADC_DISCR_2B/discr_bits_reg[5]/Q
                         net (fo=1, routed)           0.058    -0.145    ADC_DISCR_2B_n_14
    SLICE_X82Y30         FDRE                                         r  prev_discr_bits_9_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.517     0.922    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.408 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.692    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.663 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.933    -0.731    clk_125MHz
    SLICE_X82Y30         FDRE                                         r  prev_discr_bits_9_reg[5]/C
                         clock pessimism              0.387    -0.344    
    SLICE_X82Y30         FDRE (Hold_fdre_C_D)         0.076    -0.268    prev_discr_bits_9_reg[5]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ADC_DISCR_5D/discr_bits_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_23_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    -0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.472     0.846    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.029    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.003 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.654    -0.349    ADC_DISCR_5D/clk_out1
    SLICE_X82Y24         FDRE                                         r  ADC_DISCR_5D/discr_bits_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.208 r  ADC_DISCR_5D/discr_bits_reg[7]/Q
                         net (fo=1, routed)           0.061    -0.147    ADC_DISCR_5D_n_12
    SLICE_X82Y24         FDRE                                         r  prev_discr_bits_23_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.517     0.922    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.408 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.692    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.663 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.927    -0.737    clk_125MHz
    SLICE_X82Y24         FDRE                                         r  prev_discr_bits_23_reg[7]/C
                         clock pessimism              0.388    -0.349    
    SLICE_X82Y24         FDRE (Hold_fdre_C_D)         0.078    -0.271    prev_discr_bits_23_reg[7]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ADC_DISCR_0D/discr_bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    -0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.472     0.846    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.029    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.003 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.666    -0.337    ADC_DISCR_0D/clk_out1
    SLICE_X82Y42         FDRE                                         r  ADC_DISCR_0D/discr_bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.196 r  ADC_DISCR_0D/discr_bits_reg[6]/Q
                         net (fo=1, routed)           0.061    -0.135    ADC_DISCR_0D_n_13
    SLICE_X82Y42         FDRE                                         r  prev_discr_bits_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.517     0.922    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.408 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.692    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.663 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.942    -0.722    clk_125MHz
    SLICE_X82Y42         FDRE                                         r  prev_discr_bits_3_reg[6]/C
                         clock pessimism              0.385    -0.337    
    SLICE_X82Y42         FDRE (Hold_fdre_C_D)         0.078    -0.259    prev_discr_bits_3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ADC_DISCR_5B/discr_bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_21_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    -0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.472     0.846    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.029    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.003 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.657    -0.346    ADC_DISCR_5B/clk_out1
    SLICE_X83Y21         FDRE                                         r  ADC_DISCR_5B/discr_bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.205 r  ADC_DISCR_5B/discr_bits_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.150    ADC_DISCR_5B_n_13
    SLICE_X83Y21         FDRE                                         r  prev_discr_bits_21_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.517     0.922    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.408 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.692    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.663 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.931    -0.733    clk_125MHz
    SLICE_X83Y21         FDRE                                         r  prev_discr_bits_21_reg[6]/C
                         clock pessimism              0.387    -0.346    
    SLICE_X83Y21         FDRE (Hold_fdre_C_D)         0.071    -0.275    prev_discr_bits_21_reg[6]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ADC_DISCR_4D/discr_bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_19_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    -0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.472     0.846    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.029    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.003 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.662    -0.341    ADC_DISCR_4D/clk_out1
    SLICE_X82Y16         FDRE                                         r  ADC_DISCR_4D/discr_bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.200 r  ADC_DISCR_4D/discr_bits_reg[5]/Q
                         net (fo=1, routed)           0.057    -0.143    ADC_DISCR_4D_n_14
    SLICE_X82Y16         FDRE                                         r  prev_discr_bits_19_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.517     0.922    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.408 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.692    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.663 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.936    -0.728    clk_125MHz
    SLICE_X82Y16         FDRE                                         r  prev_discr_bits_19_reg[5]/C
                         clock pessimism              0.387    -0.341    
    SLICE_X82Y16         FDRE (Hold_fdre_C_D)         0.071    -0.270    prev_discr_bits_19_reg[5]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ADC_DISCR_0B/discr_bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.472     0.846    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.029    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.003 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.667    -0.336    ADC_DISCR_0B/clk_out1
    SLICE_X82Y45         FDRE                                         r  ADC_DISCR_0B/discr_bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.195 r  ADC_DISCR_0B/discr_bits_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.138    ADC_DISCR_0B_n_16
    SLICE_X82Y45         FDRE                                         r  prev_discr_bits_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.517     0.922    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.408 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.692    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.663 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.943    -0.721    clk_125MHz
    SLICE_X82Y45         FDRE                                         r  prev_discr_bits_1_reg[3]/C
                         clock pessimism              0.385    -0.336    
    SLICE_X82Y45         FDRE (Hold_fdre_C_D)         0.071    -0.265    prev_discr_bits_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ADC_DISCR_5D/discr_bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prev_discr_bits_23_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    -0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.472     0.846    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.029    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.003 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.654    -0.349    ADC_DISCR_5D/clk_out1
    SLICE_X82Y24         FDRE                                         r  ADC_DISCR_5D/discr_bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.208 r  ADC_DISCR_5D/discr_bits_reg[5]/Q
                         net (fo=1, routed)           0.057    -0.151    ADC_DISCR_5D_n_14
    SLICE_X82Y24         FDRE                                         r  prev_discr_bits_23_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.517     0.922    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.408 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.692    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.663 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.927    -0.737    clk_125MHz
    SLICE_X82Y24         FDRE                                         r  prev_discr_bits_23_reg[5]/C
                         clock pessimism              0.388    -0.349    
    SLICE_X82Y24         FDRE (Hold_fdre_C_D)         0.071    -0.278    prev_discr_bits_23_reg[5]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_lclk_adcclk_wiz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y8      ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y2      ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y14     ADC_DISCR_0C/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y30     ADC_DISCR_1A/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y32     ADC_DISCR_1A/ADC_SERDES_1/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y40     ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y68     ADC_DISCR_2A/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y56     ADC_DISCR_2C/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y112    ADC_DISCR_3A/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y110    ADC_DISCR_3C/ADC_SERDES_0/inst/pins[0].idelaye2_bus/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y116     ADC_DISCR_4B/adc_bits_reg[8]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y116     ADC_DISCR_4B/adc_bits_reg[9]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y115     ADC_DISCR_4A/adc_bits_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y115     ADC_DISCR_4A/adc_bits_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y133     ADC_DISCR_4C/adc_bits_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y133     ADC_DISCR_4C/adc_bits_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y115     ADC_DISCR_4A/adc_bits_reg[8]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y115     ADC_DISCR_4A/adc_bits_reg[9]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y133     ADC_DISCR_4C/adc_bits_reg[8]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y133     ADC_DISCR_4C/adc_bits_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y18      ADC_DISCR_0D/adc_bits_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y18      ADC_DISCR_0D/adc_bits_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y18      ADC_DISCR_0D/adc_bits_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y18      ADC_DISCR_0D/adc_bits_reg[8]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y18      ADC_DISCR_0D/adc_bits_reg[9]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y37      ADC_DISCR_1B/adc_bits_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y37      ADC_DISCR_1B/adc_bits_reg[8]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y37      ADC_DISCR_1B/adc_bits_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y37      ADC_DISCR_1B/adc_bits_reg[9]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X2Y48      ADC_DISCR_1D/adc_bits_reg[7]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_idelay_discr_clk_wiz
  To Clock:  clk_out2_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.000       0.408      BUFGCTRL_X0Y19   IDELAY_DISCR_CLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y48     ADC_DISCR_0A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y48     ADC_DISCR_0A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y44     ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y44     ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y40     ADC_DISCR_1A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y40     ADC_DISCR_1A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y36     ADC_DISCR_1C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y36     ADC_DISCR_1C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y32     ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_lclk_adcclk_wiz
  To Clock:  clk_out2_lclk_adcclk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_lclk_adcclk_wiz
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.667       1.074      BUFGCTRL_X0Y18   LCLK_ADCCLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y8      ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y8      ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y2      ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y2      ADC_DISCR_0C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y30     ADC_DISCR_1A/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y30     ADC_DISCR_1A/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y40     ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y40     ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y68     ADC_DISCR_2A/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.667       210.693    MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_idelay_discr_clk_wiz
  To Clock:  clk_out3_idelay_discr_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        6.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_4B/i_discr_bits_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.533ns (34.632%)  route 1.006ns (65.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 6.690 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.595    -0.879    ADC_DISCR_4B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y12         ISERDESE2                                    r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533    -0.346 r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           1.006     0.660    ADC_DISCR_4B/i_discr_bits_0[1]
    SLICE_X83Y13         FDRE                                         r  ADC_DISCR_4B/i_discr_bits_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.474     6.690    ADC_DISCR_4B/clk_out3
    SLICE_X83Y13         FDRE                                         r  ADC_DISCR_4B/i_discr_bits_1_reg[1]/C
                         clock pessimism              0.383     7.074    
                         clock uncertainty           -0.121     6.953    
    SLICE_X83Y13         FDRE (Setup_fdre_C_D)       -0.074     6.879    ADC_DISCR_4B/i_discr_bits_1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.879    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 ADC_DISCR_2C/i_discr_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.379ns (39.153%)  route 0.589ns (60.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 6.683 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.582    -0.892    ADC_DISCR_2C/clk_out3
    SLICE_X83Y28         FDRE                                         r  ADC_DISCR_2C/i_discr_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y28         FDRE (Prop_fdre_C_Q)         0.379    -0.513 r  ADC_DISCR_2C/i_discr_io_reset_reg/Q
                         net (fo=1, routed)           0.589     0.076    ADC_DISCR_2C/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y28         ISERDESE2                                    r  ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.467     6.683    ADC_DISCR_2C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y28         ISERDESE2                                    r  ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.383     7.067    
                         clock uncertainty           -0.121     6.946    
    ILOGIC_X1Y28         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     6.440    ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.440    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 ADC_DISCR_0B/i_discr_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_0B/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.348ns (42.100%)  route 0.479ns (57.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 6.695 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.597    -0.877    ADC_DISCR_0B/CLK
    SLICE_X85Y46         FDRE                                         r  ADC_DISCR_0B/i_discr_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y46         FDRE (Prop_fdre_C_Q)         0.348    -0.529 r  ADC_DISCR_0B/i_discr_io_reset_reg/Q
                         net (fo=1, routed)           0.479    -0.051    ADC_DISCR_0B/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y46         ISERDESE2                                    r  ADC_DISCR_0B/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.479     6.695    ADC_DISCR_0B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y46         ISERDESE2                                    r  ADC_DISCR_0B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.383     7.079    
                         clock uncertainty           -0.121     6.958    
    ILOGIC_X1Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.643     6.315    ADC_DISCR_0B/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.315    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 ADC_DISCR_1B/i_discr_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_1B/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.348ns (42.100%)  route 0.479ns (57.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 6.692 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.593    -0.881    ADC_DISCR_1B/clk_out3
    SLICE_X85Y38         FDRE                                         r  ADC_DISCR_1B/i_discr_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y38         FDRE (Prop_fdre_C_Q)         0.348    -0.533 r  ADC_DISCR_1B/i_discr_io_reset_reg/Q
                         net (fo=1, routed)           0.479    -0.055    ADC_DISCR_1B/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y38         ISERDESE2                                    r  ADC_DISCR_1B/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.476     6.692    ADC_DISCR_1B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y38         ISERDESE2                                    r  ADC_DISCR_1B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.383     7.076    
                         clock uncertainty           -0.121     6.955    
    ILOGIC_X1Y38         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.643     6.312    ADC_DISCR_1B/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.312    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 ADC_DISCR_0D/i_discr_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.348ns (42.235%)  route 0.476ns (57.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 6.695 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.596    -0.878    ADC_DISCR_0D/clk_out3
    SLICE_X85Y42         FDRE                                         r  ADC_DISCR_0D/i_discr_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y42         FDRE (Prop_fdre_C_Q)         0.348    -0.530 r  ADC_DISCR_0D/i_discr_io_reset_reg/Q
                         net (fo=1, routed)           0.476    -0.054    ADC_DISCR_0D/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y42         ISERDESE2                                    r  ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.479     6.695    ADC_DISCR_0D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y42         ISERDESE2                                    r  ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.383     7.079    
                         clock uncertainty           -0.121     6.958    
    ILOGIC_X1Y42         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.640     6.318    ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.318    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 ADC_DISCR_1D/i_discr_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_1D/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.348ns (42.235%)  route 0.476ns (57.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 6.689 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.589    -0.885    ADC_DISCR_1D/clk_out3
    SLICE_X85Y34         FDRE                                         r  ADC_DISCR_1D/i_discr_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y34         FDRE (Prop_fdre_C_Q)         0.348    -0.537 r  ADC_DISCR_1D/i_discr_io_reset_reg/Q
                         net (fo=1, routed)           0.476    -0.061    ADC_DISCR_1D/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y34         ISERDESE2                                    r  ADC_DISCR_1D/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.473     6.689    ADC_DISCR_1D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y34         ISERDESE2                                    r  ADC_DISCR_1D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.383     7.073    
                         clock uncertainty           -0.121     6.952    
    ILOGIC_X1Y34         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.640     6.312    ADC_DISCR_1D/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.312    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 ADC_DISCR_3D/i_discr_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_3D/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.348ns (43.285%)  route 0.456ns (56.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 6.694 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.595    -0.879    ADC_DISCR_3D/clk_out3
    SLICE_X85Y8          FDRE                                         r  ADC_DISCR_3D/i_discr_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y8          FDRE (Prop_fdre_C_Q)         0.348    -0.531 r  ADC_DISCR_3D/i_discr_io_reset_reg/Q
                         net (fo=1, routed)           0.456    -0.075    ADC_DISCR_3D/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y8          ISERDESE2                                    r  ADC_DISCR_3D/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.478     6.694    ADC_DISCR_3D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y8          ISERDESE2                                    r  ADC_DISCR_3D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.383     7.078    
                         clock uncertainty           -0.121     6.957    
    ILOGIC_X1Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.643     6.314    ADC_DISCR_3D/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.314    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_4B/i_discr_bits_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.533ns (39.389%)  route 0.820ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 6.690 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.595    -0.879    ADC_DISCR_4B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y12         ISERDESE2                                    r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.533    -0.346 r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           0.820     0.474    ADC_DISCR_4B/i_discr_bits_0[6]
    SLICE_X83Y13         FDRE                                         r  ADC_DISCR_4B/i_discr_bits_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.474     6.690    ADC_DISCR_4B/clk_out3
    SLICE_X83Y13         FDRE                                         r  ADC_DISCR_4B/i_discr_bits_1_reg[6]/C
                         clock pessimism              0.383     7.074    
                         clock uncertainty           -0.121     6.953    
    SLICE_X83Y13         FDRE (Setup_fdre_C_D)       -0.039     6.914    ADC_DISCR_4B/i_discr_bits_1_reg[6]
  -------------------------------------------------------------------
                         required time                          6.914    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 ADC_DISCR_5D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_5D/i_discr_bits_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.533ns (40.141%)  route 0.795ns (59.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 6.679 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.580    -0.894    ADC_DISCR_5D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y24         ISERDESE2                                    r  ADC_DISCR_5D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y24         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.533    -0.361 r  ADC_DISCR_5D/DISCR_SERDES/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           0.795     0.434    ADC_DISCR_5D/i_discr_bits_0[6]
    SLICE_X83Y24         FDRE                                         r  ADC_DISCR_5D/i_discr_bits_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.463     6.679    ADC_DISCR_5D/clk_out3
    SLICE_X83Y24         FDRE                                         r  ADC_DISCR_5D/i_discr_bits_1_reg[6]/C
                         clock pessimism              0.383     7.063    
                         clock uncertainty           -0.121     6.942    
    SLICE_X83Y24         FDRE (Setup_fdre_C_D)       -0.039     6.903    ADC_DISCR_5D/i_discr_bits_1_reg[6]
  -------------------------------------------------------------------
                         required time                          6.903    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.477ns  (required time - arrival time)
  Source:                 ADC_DISCR_0A/i_discr_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_0A/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.379ns (44.448%)  route 0.474ns (55.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 6.695 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.597    -0.877    ADC_DISCR_0A/CLK
    SLICE_X85Y48         FDRE                                         r  ADC_DISCR_0A/i_discr_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.379    -0.498 r  ADC_DISCR_0A/i_discr_io_reset_reg/Q
                         net (fo=1, routed)           0.474    -0.024    ADC_DISCR_0A/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y48         ISERDESE2                                    r  ADC_DISCR_0A/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.479     6.695    ADC_DISCR_0A/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y48         ISERDESE2                                    r  ADC_DISCR_0A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.383     7.079    
                         clock uncertainty           -0.121     6.958    
    ILOGIC_X1Y48         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     6.452    ADC_DISCR_0A/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.452    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  6.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 ADC_DISCR_1B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_1B/i_discr_bits_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.177ns (42.275%)  route 0.242ns (57.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.367ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.440     0.814    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.555 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.060    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.667    -0.367    ADC_DISCR_1B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y38         ISERDESE2                                    r  ADC_DISCR_1B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y38         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    -0.190 r  ADC_DISCR_1B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           0.242     0.052    ADC_DISCR_1B/i_discr_bits_0[6]
    SLICE_X85Y38         FDRE                                         r  ADC_DISCR_1B/i_discr_bits_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.480     0.885    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.268 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.729    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.941    -0.759    ADC_DISCR_1B/clk_out3
    SLICE_X85Y38         FDRE                                         r  ADC_DISCR_1B/i_discr_bits_1_reg[6]/C
                         clock pessimism              0.428    -0.331    
    SLICE_X85Y38         FDRE (Hold_fdre_C_D)         0.071    -0.260    ADC_DISCR_1B/i_discr_bits_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 ADC_DISCR_0B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_0B/i_discr_bits_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.177ns (42.275%)  route 0.242ns (57.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.440     0.814    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.555 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.060    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.669    -0.365    ADC_DISCR_0B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y46         ISERDESE2                                    r  ADC_DISCR_0B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.177    -0.188 r  ADC_DISCR_0B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           0.242     0.054    ADC_DISCR_0B/i_discr_bits_0[5]
    SLICE_X85Y46         FDRE                                         r  ADC_DISCR_0B/i_discr_bits_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.480     0.885    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.268 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.729    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.943    -0.757    ADC_DISCR_0B/CLK
    SLICE_X85Y46         FDRE                                         r  ADC_DISCR_0B/i_discr_bits_1_reg[5]/C
                         clock pessimism              0.428    -0.329    
    SLICE_X85Y46         FDRE (Hold_fdre_C_D)         0.071    -0.258    ADC_DISCR_0B/i_discr_bits_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_2C/i_discr_bits_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.177ns (42.275%)  route 0.242ns (57.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.440     0.814    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.555 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.060    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.659    -0.375    ADC_DISCR_2C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y28         ISERDESE2                                    r  ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y28         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.177    -0.198 r  ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           0.242     0.044    ADC_DISCR_2C/i_discr_bits_0[5]
    SLICE_X85Y28         FDRE                                         r  ADC_DISCR_2C/i_discr_bits_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.480     0.885    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.268 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.729    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.931    -0.769    ADC_DISCR_2C/clk_out3
    SLICE_X85Y28         FDRE                                         r  ADC_DISCR_2C/i_discr_bits_1_reg[5]/C
                         clock pessimism              0.428    -0.341    
    SLICE_X85Y28         FDRE (Hold_fdre_C_D)         0.070    -0.271    ADC_DISCR_2C/i_discr_bits_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 ADC_DISCR_3B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_3B/i_discr_bits_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.177ns (42.275%)  route 0.242ns (57.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.440     0.814    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.555 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.060    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.669    -0.365    ADC_DISCR_3B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y4          ISERDESE2                                    r  ADC_DISCR_3B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y4          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    -0.188 r  ADC_DISCR_3B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           0.242     0.054    ADC_DISCR_3B/i_discr_bits_0[0]
    SLICE_X84Y4          FDRE                                         r  ADC_DISCR_3B/i_discr_bits_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.480     0.885    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.268 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.729    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.943    -0.757    ADC_DISCR_3B/clk_out3
    SLICE_X84Y4          FDRE                                         r  ADC_DISCR_3B/i_discr_bits_1_reg[0]/C
                         clock pessimism              0.428    -0.329    
    SLICE_X84Y4          FDRE (Hold_fdre_C_D)         0.059    -0.270    ADC_DISCR_3B/i_discr_bits_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_4B/i_discr_bits_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.177ns (42.275%)  route 0.242ns (57.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.440     0.814    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.555 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.060    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.666    -0.368    ADC_DISCR_4B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y12         ISERDESE2                                    r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    -0.191 r  ADC_DISCR_4B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           0.242     0.051    ADC_DISCR_4B/i_discr_bits_0[0]
    SLICE_X84Y12         FDRE                                         r  ADC_DISCR_4B/i_discr_bits_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.480     0.885    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.268 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.729    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.939    -0.761    ADC_DISCR_4B/clk_out3
    SLICE_X84Y12         FDRE                                         r  ADC_DISCR_4B/i_discr_bits_1_reg[0]/C
                         clock pessimism              0.428    -0.333    
    SLICE_X84Y12         FDRE (Hold_fdre_C_D)         0.059    -0.274    ADC_DISCR_4B/i_discr_bits_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 ADC_DISCR_5B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_5B/i_discr_bits_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.177ns (42.275%)  route 0.242ns (57.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.440     0.814    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.555 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.060    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.660    -0.374    ADC_DISCR_5B/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y20         ISERDESE2                                    r  ADC_DISCR_5B/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y20         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    -0.197 r  ADC_DISCR_5B/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           0.242     0.045    ADC_DISCR_5B/i_discr_bits_0[0]
    SLICE_X84Y20         FDRE                                         r  ADC_DISCR_5B/i_discr_bits_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.480     0.885    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.268 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.729    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.932    -0.768    ADC_DISCR_5B/clk_out3
    SLICE_X84Y20         FDRE                                         r  ADC_DISCR_5B/i_discr_bits_1_reg[0]/C
                         clock pessimism              0.428    -0.340    
    SLICE_X84Y20         FDRE (Hold_fdre_C_D)         0.059    -0.281    ADC_DISCR_5B/i_discr_bits_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_0D/i_discr_bits_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.177ns (42.869%)  route 0.236ns (57.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.440     0.814    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.555 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.060    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.668    -0.366    ADC_DISCR_0D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y42         ISERDESE2                                    r  ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y42         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.177    -0.189 r  ADC_DISCR_0D/DISCR_SERDES/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           0.236     0.047    ADC_DISCR_0D/i_discr_bits_0[3]
    SLICE_X85Y42         FDRE                                         r  ADC_DISCR_0D/i_discr_bits_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.480     0.885    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.268 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.729    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.942    -0.758    ADC_DISCR_0D/clk_out3
    SLICE_X85Y42         FDRE                                         r  ADC_DISCR_0D/i_discr_bits_1_reg[3]/C
                         clock pessimism              0.428    -0.330    
    SLICE_X85Y42         FDRE (Hold_fdre_C_D)         0.047    -0.283    ADC_DISCR_0D/i_discr_bits_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 ADC_DISCR_3D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_3D/i_discr_bits_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.177ns (42.275%)  route 0.242ns (57.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.440     0.814    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.555 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.060    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.668    -0.366    ADC_DISCR_3D/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y8          ISERDESE2                                    r  ADC_DISCR_3D/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    -0.189 r  ADC_DISCR_3D/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           0.242     0.053    ADC_DISCR_3D/i_discr_bits_0[0]
    SLICE_X84Y8          FDRE                                         r  ADC_DISCR_3D/i_discr_bits_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.480     0.885    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.268 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.729    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.942    -0.758    ADC_DISCR_3D/clk_out3
    SLICE_X84Y8          FDRE                                         r  ADC_DISCR_3D/i_discr_bits_1_reg[0]/C
                         clock pessimism              0.428    -0.330    
    SLICE_X84Y8          FDRE (Hold_fdre_C_D)         0.052    -0.278    ADC_DISCR_3D/i_discr_bits_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_2C/i_discr_bits_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.177ns (42.766%)  route 0.237ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.440     0.814    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.555 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.060    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.659    -0.375    ADC_DISCR_2C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y28         ISERDESE2                                    r  ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y28         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.177    -0.198 r  ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           0.237     0.039    ADC_DISCR_2C/i_discr_bits_0[3]
    SLICE_X85Y28         FDRE                                         r  ADC_DISCR_2C/i_discr_bits_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.480     0.885    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.268 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.729    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.931    -0.769    ADC_DISCR_2C/clk_out3
    SLICE_X85Y28         FDRE                                         r  ADC_DISCR_2C/i_discr_bits_1_reg[3]/C
                         clock pessimism              0.428    -0.341    
    SLICE_X85Y28         FDRE (Hold_fdre_C_D)         0.046    -0.295    ADC_DISCR_2C/i_discr_bits_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ADC_DISCR_4C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_4C/i_discr_bits_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.177ns (38.897%)  route 0.278ns (61.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.440     0.814    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.555 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.060    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.034 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.665    -0.369    ADC_DISCR_4C/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y14         ISERDESE2                                    r  ADC_DISCR_4C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y14         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.177    -0.192 r  ADC_DISCR_4C/DISCR_SERDES/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           0.278     0.086    ADC_DISCR_4C/i_discr_bits_0[5]
    SLICE_X85Y13         FDRE                                         r  ADC_DISCR_4C/i_discr_bits_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.480     0.885    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.268 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.729    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.938    -0.762    ADC_DISCR_4C/clk_out3
    SLICE_X85Y13         FDRE                                         r  ADC_DISCR_4C/i_discr_bits_1_reg[5]/C
                         clock pessimism              0.428    -0.334    
    SLICE_X85Y13         FDRE (Hold_fdre_C_D)         0.075    -0.259    ADC_DISCR_4C/i_discr_bits_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.345    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17   IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y48     ADC_DISCR_0A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y44     ADC_DISCR_0C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y40     ADC_DISCR_1A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y36     ADC_DISCR_1C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y32     ADC_DISCR_2A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y28     ADC_DISCR_2C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y2      ADC_DISCR_3A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y6      ADC_DISCR_3C/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y10     ADC_DISCR_4A/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y38     ADC_DISCR_1B/i_discr_bits_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y38     ADC_DISCR_1B/i_discr_bits_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X82Y38     ADC_DISCR_1B/i_discr_bits_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y38     ADC_DISCR_1B/i_discr_bits_1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y38     ADC_DISCR_1B/i_discr_bits_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y38     ADC_DISCR_1B/i_discr_bits_1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y38     ADC_DISCR_1B/i_discr_bits_1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y38     ADC_DISCR_1B/i_discr_bits_1_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y38     ADC_DISCR_1B/i_discr_io_reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X83Y13     ADC_DISCR_4B/i_discr_bits_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X82Y34     ADC_DISCR_1D/i_discr_bits_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y34     ADC_DISCR_1D/i_discr_bits_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X82Y34     ADC_DISCR_1D/i_discr_bits_1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y34     ADC_DISCR_1D/i_discr_bits_1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y34     ADC_DISCR_1D/i_discr_bits_1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y34     ADC_DISCR_1D/i_discr_bits_1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y34     ADC_DISCR_1D/i_discr_bits_1_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y34     ADC_DISCR_1D/i_discr_io_reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X83Y24     ADC_DISCR_2D/i_discr_bits_1_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y15     ADC_DISCR_4D/i_discr_bits_1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_idelay_discr_clk_wiz
  To Clock:  clkfbout_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y21   IDELAY_DISCR_CLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_lclk_adcclk_wiz
  To Clock:  clkfbout_lclk_adcclk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_lclk_adcclk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y22   LCLK_ADCCLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_idelay_discr_clk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 ADC_DISCR_3D/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_3D/discr_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.379ns (13.796%)  route 2.368ns (86.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.246ns = ( 6.754 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.595    -0.879    ADC_DISCR_3D/clk_out3
    SLICE_X85Y8          FDRE                                         r  ADC_DISCR_3D/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y8          FDRE (Prop_fdre_C_Q)         0.379    -0.500 r  ADC_DISCR_3D/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           2.368     1.868    ADC_DISCR_3D/i_discr_bits_1_reg_n_0_[4]
    SLICE_X83Y8          FDRE                                         r  ADC_DISCR_3D/discr_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.477     6.754    ADC_DISCR_3D/clk_out1
    SLICE_X83Y8          FDRE                                         r  ADC_DISCR_3D/discr_bits_reg[4]/C
                         clock pessimism              0.039     6.793    
                         clock uncertainty           -0.646     6.147    
    SLICE_X83Y8          FDRE (Setup_fdre_C_D)       -0.047     6.100    ADC_DISCR_3D/discr_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          6.100    
                         arrival time                          -1.868    
  -------------------------------------------------------------------
                         slack                                  4.232    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 ADC_DISCR_4C/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_4C/discr_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.379ns (14.282%)  route 2.275ns (85.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 6.749 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.589    -0.885    ADC_DISCR_4C/clk_out3
    SLICE_X85Y15         FDRE                                         r  ADC_DISCR_4C/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y15         FDRE (Prop_fdre_C_Q)         0.379    -0.506 r  ADC_DISCR_4C/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           2.275     1.768    ADC_DISCR_4C/i_discr_bits_1_reg_n_0_[3]
    SLICE_X84Y15         FDRE                                         r  ADC_DISCR_4C/discr_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.472     6.749    ADC_DISCR_4C/clk_out1
    SLICE_X84Y15         FDRE                                         r  ADC_DISCR_4C/discr_bits_reg[3]/C
                         clock pessimism              0.039     6.788    
                         clock uncertainty           -0.646     6.142    
    SLICE_X84Y15         FDRE (Setup_fdre_C_D)       -0.029     6.113    ADC_DISCR_4C/discr_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          6.113    
                         arrival time                          -1.768    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 ADC_DISCR_5A/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_5A/discr_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.433ns (16.830%)  route 2.140ns (83.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.586    -0.888    ADC_DISCR_5A/clk_out3
    SLICE_X84Y18         FDRE                                         r  ADC_DISCR_5A/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y18         FDRE (Prop_fdre_C_Q)         0.433    -0.455 r  ADC_DISCR_5A/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           2.140     1.685    ADC_DISCR_5A/i_discr_bits_1_reg_n_0_[5]
    SLICE_X83Y18         FDRE                                         r  ADC_DISCR_5A/discr_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.470     6.747    ADC_DISCR_5A/clk_out1
    SLICE_X83Y18         FDRE                                         r  ADC_DISCR_5A/discr_bits_reg[5]/C
                         clock pessimism              0.039     6.786    
                         clock uncertainty           -0.646     6.140    
    SLICE_X83Y18         FDRE (Setup_fdre_C_D)       -0.073     6.067    ADC_DISCR_5A/discr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          6.067    
                         arrival time                          -1.685    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 ADC_DISCR_4C/i_discr_bits_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_4C/discr_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.348ns (13.999%)  route 2.138ns (86.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 6.751 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.592    -0.882    ADC_DISCR_4C/clk_out3
    SLICE_X85Y13         FDRE                                         r  ADC_DISCR_4C/i_discr_bits_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y13         FDRE (Prop_fdre_C_Q)         0.348    -0.534 r  ADC_DISCR_4C/i_discr_bits_1_reg[7]/Q
                         net (fo=1, routed)           2.138     1.604    ADC_DISCR_4C/i_discr_bits_1_reg_n_0_[7]
    SLICE_X84Y13         FDRE                                         r  ADC_DISCR_4C/discr_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.474     6.751    ADC_DISCR_4C/clk_out1
    SLICE_X84Y13         FDRE                                         r  ADC_DISCR_4C/discr_bits_reg[7]/C
                         clock pessimism              0.039     6.790    
                         clock uncertainty           -0.646     6.144    
    SLICE_X84Y13         FDRE (Setup_fdre_C_D)       -0.152     5.992    ADC_DISCR_4C/discr_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          5.992    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 ADC_DISCR_0B/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_0B/discr_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.379ns (15.271%)  route 2.103ns (84.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 6.755 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.597    -0.877    ADC_DISCR_0B/CLK
    SLICE_X85Y46         FDRE                                         r  ADC_DISCR_0B/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y46         FDRE (Prop_fdre_C_Q)         0.379    -0.498 r  ADC_DISCR_0B/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           2.103     1.605    ADC_DISCR_0B/i_discr_bits_1_reg_n_0_[3]
    SLICE_X82Y45         FDRE                                         r  ADC_DISCR_0B/discr_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.478     6.755    ADC_DISCR_0B/clk_out1
    SLICE_X82Y45         FDRE                                         r  ADC_DISCR_0B/discr_bits_reg[3]/C
                         clock pessimism              0.039     6.794    
                         clock uncertainty           -0.646     6.148    
    SLICE_X82Y45         FDRE (Setup_fdre_C_D)       -0.073     6.075    ADC_DISCR_0B/discr_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          6.075    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 ADC_DISCR_3A/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_3A/discr_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.379ns (15.358%)  route 2.089ns (84.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 6.755 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.597    -0.877    ADC_DISCR_3A/clk_out3
    SLICE_X85Y2          FDRE                                         r  ADC_DISCR_3A/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y2          FDRE (Prop_fdre_C_Q)         0.379    -0.498 r  ADC_DISCR_3A/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           2.089     1.591    ADC_DISCR_3A/i_discr_bits_1_reg_n_0_[3]
    SLICE_X83Y2          FDRE                                         r  ADC_DISCR_3A/discr_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.478     6.755    ADC_DISCR_3A/clk_out1
    SLICE_X83Y2          FDRE                                         r  ADC_DISCR_3A/discr_bits_reg[3]/C
                         clock pessimism              0.039     6.794    
                         clock uncertainty           -0.646     6.148    
    SLICE_X83Y2          FDRE (Setup_fdre_C_D)       -0.073     6.075    ADC_DISCR_3A/discr_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          6.075    
                         arrival time                          -1.591    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 ADC_DISCR_4A/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_4A/discr_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.433ns (17.339%)  route 2.064ns (82.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 6.752 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.594    -0.880    ADC_DISCR_4A/clk_out3
    SLICE_X84Y10         FDRE                                         r  ADC_DISCR_4A/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y10         FDRE (Prop_fdre_C_Q)         0.433    -0.447 r  ADC_DISCR_4A/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           2.064     1.617    ADC_DISCR_4A/i_discr_bits_1_reg_n_0_[6]
    SLICE_X82Y11         FDRE                                         r  ADC_DISCR_4A/discr_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.475     6.752    ADC_DISCR_4A/clk_out1
    SLICE_X82Y11         FDRE                                         r  ADC_DISCR_4A/discr_bits_reg[6]/C
                         clock pessimism              0.039     6.791    
                         clock uncertainty           -0.646     6.145    
    SLICE_X82Y11         FDRE (Setup_fdre_C_D)       -0.042     6.103    ADC_DISCR_4A/discr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          6.103    
                         arrival time                          -1.617    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 ADC_DISCR_0C/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_0C/discr_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.379ns (15.132%)  route 2.126ns (84.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 6.755 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.597    -0.877    ADC_DISCR_0C/CLK
    SLICE_X85Y45         FDRE                                         r  ADC_DISCR_0C/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.498 r  ADC_DISCR_0C/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           2.126     1.627    ADC_DISCR_0C/i_discr_bits_1_reg_n_0_[5]
    SLICE_X84Y45         FDRE                                         r  ADC_DISCR_0C/discr_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.478     6.755    ADC_DISCR_0C/clk_out1
    SLICE_X84Y45         FDRE                                         r  ADC_DISCR_0C/discr_bits_reg[5]/C
                         clock pessimism              0.039     6.794    
                         clock uncertainty           -0.646     6.148    
    SLICE_X84Y45         FDRE (Setup_fdre_C_D)       -0.029     6.119    ADC_DISCR_0C/discr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          6.119    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 ADC_DISCR_4A/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_4A/discr_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.433ns (17.444%)  route 2.049ns (82.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 6.753 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.594    -0.880    ADC_DISCR_4A/clk_out3
    SLICE_X84Y10         FDRE                                         r  ADC_DISCR_4A/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y10         FDRE (Prop_fdre_C_Q)         0.433    -0.447 r  ADC_DISCR_4A/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           2.049     1.602    ADC_DISCR_4A/i_discr_bits_1_reg_n_0_[5]
    SLICE_X82Y10         FDRE                                         r  ADC_DISCR_4A/discr_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.476     6.753    ADC_DISCR_4A/clk_out1
    SLICE_X82Y10         FDRE                                         r  ADC_DISCR_4A/discr_bits_reg[5]/C
                         clock pessimism              0.039     6.792    
                         clock uncertainty           -0.646     6.146    
    SLICE_X82Y10         FDRE (Setup_fdre_C_D)       -0.047     6.099    ADC_DISCR_4A/discr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          6.099    
                         arrival time                          -1.602    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 ADC_DISCR_2B/i_discr_bits_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_2B/discr_bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.379ns (15.301%)  route 2.098ns (84.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 6.745 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.585    -0.889    ADC_DISCR_2B/clk_out3
    SLICE_X83Y30         FDRE                                         r  ADC_DISCR_2B/i_discr_bits_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y30         FDRE (Prop_fdre_C_Q)         0.379    -0.510 r  ADC_DISCR_2B/i_discr_bits_1_reg[1]/Q
                         net (fo=1, routed)           2.098     1.588    ADC_DISCR_2B/i_discr_bits_1_reg_n_0_[1]
    SLICE_X83Y29         FDRE                                         r  ADC_DISCR_2B/discr_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     9.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.569 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.200    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.277 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.468     6.745    ADC_DISCR_2B/clk_out1
    SLICE_X83Y29         FDRE                                         r  ADC_DISCR_2B/discr_bits_reg[1]/C
                         clock pessimism              0.039     6.784    
                         clock uncertainty           -0.646     6.138    
    SLICE_X83Y29         FDRE (Setup_fdre_C_D)       -0.047     6.091    ADC_DISCR_2B/discr_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          6.091    
                         arrival time                          -1.588    
  -------------------------------------------------------------------
                         slack                                  4.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ADC_DISCR_3B/i_discr_bits_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_3B/discr_bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.347ns (24.538%)  route 1.067ns (75.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     1.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.231 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.861    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.784 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.478    -1.306    ADC_DISCR_3B/clk_out3
    SLICE_X84Y4          FDRE                                         r  ADC_DISCR_3B/i_discr_bits_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y4          FDRE (Prop_fdre_C_Q)         0.347    -0.959 r  ADC_DISCR_3B/i_discr_bits_1_reg[0]/Q
                         net (fo=1, routed)           1.067     0.109    ADC_DISCR_3B/i_discr_bits_1_reg_n_0_[0]
    SLICE_X84Y5          FDRE                                         r  ADC_DISCR_3B/discr_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.597    -0.813    ADC_DISCR_3B/clk_out1
    SLICE_X84Y5          FDRE                                         r  ADC_DISCR_3B/discr_bits_reg[0]/C
                         clock pessimism             -0.039    -0.852    
                         clock uncertainty            0.646    -0.206    
    SLICE_X84Y5          FDRE (Hold_fdre_C_D)         0.187    -0.019    ADC_DISCR_3B/discr_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ADC_DISCR_1C/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_1C/discr_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.304ns (20.674%)  route 1.166ns (79.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -1.309ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     1.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.231 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.861    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.784 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.475    -1.309    ADC_DISCR_1C/clk_out3
    SLICE_X85Y37         FDRE                                         r  ADC_DISCR_1C/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y37         FDRE (Prop_fdre_C_Q)         0.304    -1.005 r  ADC_DISCR_1C/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           1.166     0.162    ADC_DISCR_1C/i_discr_bits_1_reg_n_0_[3]
    SLICE_X84Y37         FDRE                                         r  ADC_DISCR_1C/discr_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.593    -0.817    ADC_DISCR_1C/clk_out1
    SLICE_X84Y37         FDRE                                         r  ADC_DISCR_1C/discr_bits_reg[3]/C
                         clock pessimism             -0.039    -0.856    
                         clock uncertainty            0.646    -0.210    
    SLICE_X84Y37         FDRE (Hold_fdre_C_D)         0.204    -0.006    ADC_DISCR_1C/discr_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ADC_DISCR_0A/i_discr_bits_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_0A/discr_bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.304ns (21.240%)  route 1.127ns (78.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     1.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.231 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.861    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.784 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.478    -1.306    ADC_DISCR_0A/CLK
    SLICE_X85Y48         FDRE                                         r  ADC_DISCR_0A/i_discr_bits_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.304    -1.002 r  ADC_DISCR_0A/i_discr_bits_1_reg[1]/Q
                         net (fo=1, routed)           1.127     0.126    ADC_DISCR_0A/i_discr_bits_1[1]
    SLICE_X82Y47         FDRE                                         r  ADC_DISCR_0A/discr_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.597    -0.813    ADC_DISCR_0A/clk_out1
    SLICE_X82Y47         FDRE                                         r  ADC_DISCR_0A/discr_bits_reg[1]/C
                         clock pessimism             -0.039    -0.852    
                         clock uncertainty            0.646    -0.206    
    SLICE_X82Y47         FDRE (Hold_fdre_C_D)         0.158    -0.048    ADC_DISCR_0A/discr_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ADC_DISCR_3B/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_3B/discr_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.279ns (19.834%)  route 1.128ns (80.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     1.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.231 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.861    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.784 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.478    -1.306    ADC_DISCR_3B/clk_out3
    SLICE_X85Y5          FDRE                                         r  ADC_DISCR_3B/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y5          FDRE (Prop_fdre_C_Q)         0.279    -1.027 r  ADC_DISCR_3B/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           1.128     0.101    ADC_DISCR_3B/i_discr_bits_1_reg_n_0_[6]
    SLICE_X80Y5          FDRE                                         r  ADC_DISCR_3B/discr_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.595    -0.815    ADC_DISCR_3B/clk_out1
    SLICE_X80Y5          FDRE                                         r  ADC_DISCR_3B/discr_bits_reg[6]/C
                         clock pessimism             -0.039    -0.854    
                         clock uncertainty            0.646    -0.208    
    SLICE_X80Y5          FDRE (Hold_fdre_C_D)         0.094    -0.114    ADC_DISCR_3B/discr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ADC_DISCR_3C/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_3C/discr_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.304ns (20.817%)  route 1.156ns (79.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     1.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.231 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.861    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.784 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.478    -1.306    ADC_DISCR_3C/clk_out3
    SLICE_X83Y5          FDRE                                         r  ADC_DISCR_3C/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y5          FDRE (Prop_fdre_C_Q)         0.304    -1.002 r  ADC_DISCR_3C/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           1.156     0.155    ADC_DISCR_3C/i_discr_bits_1_reg_n_0_[4]
    SLICE_X82Y5          FDRE                                         r  ADC_DISCR_3C/discr_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.597    -0.813    ADC_DISCR_3C/clk_out1
    SLICE_X82Y5          FDRE                                         r  ADC_DISCR_3C/discr_bits_reg[4]/C
                         clock pessimism             -0.039    -0.852    
                         clock uncertainty            0.646    -0.206    
    SLICE_X82Y5          FDRE (Hold_fdre_C_D)         0.138    -0.068    ADC_DISCR_3C/discr_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ADC_DISCR_3D/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_3D/discr_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.347ns (22.723%)  route 1.180ns (77.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -1.307ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     1.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.231 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.861    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.784 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.477    -1.307    ADC_DISCR_3D/clk_out3
    SLICE_X84Y8          FDRE                                         r  ADC_DISCR_3D/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y8          FDRE (Prop_fdre_C_Q)         0.347    -0.960 r  ADC_DISCR_3D/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           1.180     0.221    ADC_DISCR_3D/i_discr_bits_1_reg_n_0_[6]
    SLICE_X84Y7          FDRE                                         r  ADC_DISCR_3D/discr_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.596    -0.814    ADC_DISCR_3D/clk_out1
    SLICE_X84Y7          FDRE                                         r  ADC_DISCR_3D/discr_bits_reg[6]/C
                         clock pessimism             -0.039    -0.853    
                         clock uncertainty            0.646    -0.207    
    SLICE_X84Y7          FDRE (Hold_fdre_C_D)         0.189    -0.018    ADC_DISCR_3D/discr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ADC_DISCR_5C/i_discr_bits_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_5C/discr_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.347ns (23.254%)  route 1.145ns (76.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     1.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.231 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.861    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.784 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.466    -1.318    ADC_DISCR_5C/clk_out3
    SLICE_X84Y22         FDRE                                         r  ADC_DISCR_5C/i_discr_bits_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y22         FDRE (Prop_fdre_C_Q)         0.347    -0.971 r  ADC_DISCR_5C/i_discr_bits_1_reg[2]/Q
                         net (fo=1, routed)           1.145     0.175    ADC_DISCR_5C/i_discr_bits_1_reg_n_0_[2]
    SLICE_X85Y23         FDRE                                         r  ADC_DISCR_5C/discr_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.579    -0.831    ADC_DISCR_5C/clk_out1
    SLICE_X85Y23         FDRE                                         r  ADC_DISCR_5C/discr_bits_reg[2]/C
                         clock pessimism             -0.039    -0.870    
                         clock uncertainty            0.646    -0.224    
    SLICE_X85Y23         FDRE (Hold_fdre_C_D)         0.158    -0.066    ADC_DISCR_5C/discr_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ADC_DISCR_2C/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_2C/discr_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.304ns (20.165%)  route 1.204ns (79.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -1.318ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     1.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.231 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.861    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.784 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.466    -1.318    ADC_DISCR_2C/clk_out3
    SLICE_X85Y28         FDRE                                         r  ADC_DISCR_2C/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y28         FDRE (Prop_fdre_C_Q)         0.304    -1.014 r  ADC_DISCR_2C/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           1.204     0.190    ADC_DISCR_2C/i_discr_bits_1_reg_n_0_[4]
    SLICE_X82Y28         FDRE                                         r  ADC_DISCR_2C/discr_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.582    -0.828    ADC_DISCR_2C/clk_out1
    SLICE_X82Y28         FDRE                                         r  ADC_DISCR_2C/discr_bits_reg[4]/C
                         clock pessimism             -0.039    -0.867    
                         clock uncertainty            0.646    -0.221    
    SLICE_X82Y28         FDRE (Hold_fdre_C_D)         0.156    -0.065    ADC_DISCR_2C/discr_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ADC_DISCR_1A/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_1A/discr_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.304ns (20.179%)  route 1.202ns (79.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -1.307ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     1.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.231 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.861    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.784 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.477    -1.307    ADC_DISCR_1A/clk_out3
    SLICE_X85Y40         FDRE                                         r  ADC_DISCR_1A/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDRE (Prop_fdre_C_Q)         0.304    -1.003 r  ADC_DISCR_1A/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           1.202     0.200    ADC_DISCR_1A/i_discr_bits_1_reg_n_0_[3]
    SLICE_X82Y40         FDRE                                         r  ADC_DISCR_1A/discr_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.595    -0.815    ADC_DISCR_1A/clk_out1
    SLICE_X82Y40         FDRE                                         r  ADC_DISCR_1A/discr_bits_reg[3]/C
                         clock pessimism             -0.039    -0.854    
                         clock uncertainty            0.646    -0.208    
    SLICE_X82Y40         FDRE (Hold_fdre_C_D)         0.148    -0.060    ADC_DISCR_1A/discr_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 ADC_DISCR_2D/i_discr_bits_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_2D/discr_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.304ns (19.484%)  route 1.256ns (80.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     1.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.231 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.861    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.784 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.464    -1.320    ADC_DISCR_2D/clk_out3
    SLICE_X85Y26         FDRE                                         r  ADC_DISCR_2D/i_discr_bits_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y26         FDRE (Prop_fdre_C_Q)         0.304    -1.016 r  ADC_DISCR_2D/i_discr_bits_1_reg[2]/Q
                         net (fo=1, routed)           1.256     0.241    ADC_DISCR_2D/i_discr_bits_1_reg_n_0_[2]
    SLICE_X84Y26         FDRE                                         r  ADC_DISCR_2D/discr_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.579    -0.831    ADC_DISCR_2D/clk_out1
    SLICE_X84Y26         FDRE                                         r  ADC_DISCR_2D/discr_bits_reg[2]/C
                         clock pessimism             -0.039    -0.870    
                         clock uncertainty            0.646    -0.224    
    SLICE_X84Y26         FDRE (Hold_fdre_C_D)         0.191    -0.033    ADC_DISCR_2D/discr_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.274    





---------------------------------------------------------------------------------------------------
From Clock:  virt_clk
  To Clock:  clk_out2_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.930ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 ADC3_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.608ns  (logic 1.608ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    H26                                               0.000     0.330 f  ADC3_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_3D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    J26                  IBUFDS (Prop_ibufds_IB_O)    0.928     1.258 r  ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.258    ADC_DISCR_3D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y118        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.938 r  ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.938    ADC_DISCR_3D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y118        ISERDESE2                                    r  ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y118        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_3D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.933ns  (required time - arrival time)
  Source:                 ADC5_DA0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.605ns  (logic 1.605ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    A25                                               0.000     0.330 f  ADC5_DA0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5A/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    A24                  IBUFDS (Prop_ibufds_IB_O)    0.925     1.255 r  ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.255    ADC_DISCR_5A/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y158        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.935 r  ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.935    ADC_DISCR_5A/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y158        ISERDESE2                                    r  ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y158        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_5A/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.935    
  -------------------------------------------------------------------
                         slack                                  2.933    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 ADC5_DC1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.599ns  (logic 1.599ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    B22                                               0.000     0.330 f  ADC5_DC1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5C/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    B21                  IBUFDS (Prop_ibufds_IB_O)    0.919     1.249 r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.249    ADC_DISCR_5C/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y156        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.929 r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.929    ADC_DISCR_5C/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y156        ISERDESE2                                    r  ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y156        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_5C/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 ADC4_DD0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.598ns  (logic 1.598ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    D25                                               0.000     0.330 f  ADC4_DD0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_4D/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    D24                  IBUFDS (Prop_ibufds_IB_O)    0.918     1.248 r  ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.248    ADC_DISCR_4D/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y136        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.928 r  ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.928    ADC_DISCR_4D/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y136        ISERDESE2                                    r  ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y136        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_4D/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.928    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 ADC1_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.597ns  (logic 1.597ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AE26                                              0.000     0.330 f  ADC1_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_1D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    AD26                 IBUFDS (Prop_ibufds_IB_O)    0.917     1.247 r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.247    ADC_DISCR_1D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y44         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.927 r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.927    ADC_DISCR_1D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y44         ISERDESE2                                    r  ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y44         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_1D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.927    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 ADC0_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.596ns  (logic 1.596ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AF19                                              0.000     0.330 f  ADC0_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_0D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    AE18                 IBUFDS (Prop_ibufds_IB_O)    0.916     1.246 r  ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.246    ADC_DISCR_0D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y20         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.926 r  ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.926    ADC_DISCR_0D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y20         ISERDESE2                                    r  ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y20         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_0D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 ADC5_DD1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.596ns  (logic 1.596ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    A20                                               0.000     0.330 f  ADC5_DD1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5D/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    A19                  IBUFDS (Prop_ibufds_IB_O)    0.916     1.246 r  ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.246    ADC_DISCR_5D/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y164        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.926 r  ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.926    ADC_DISCR_5D/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y164        ISERDESE2                                    r  ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y164        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_5D/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 ADC1_DC0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.593ns  (logic 1.593ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AC24                                              0.000     0.330 f  ADC1_DC0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_1C/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    AC23                 IBUFDS (Prop_ibufds_IB_O)    0.913     1.243 r  ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.243    ADC_DISCR_1C/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y40         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.923 r  ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.923    ADC_DISCR_1C/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y40         ISERDESE2                                    r  ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y40         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_1C/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.923    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 ADC0_DA0M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.592ns  (logic 1.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    AD16                                              0.000     0.330 f  ADC0_DA0M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_0A/ADC_SERDES_0/inst/data_in_from_pins_n[0]
    AC16                 IBUFDS (Prop_ibufds_IB_O)    0.912     1.242 r  ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.242    ADC_DISCR_0A/ADC_SERDES_0/inst/data_in_from_pins_int
    IDELAY_X0Y8          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.922 r  ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.922    ADC_DISCR_0A/ADC_SERDES_0/inst/data_in_from_pins_delay
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_0A/ADC_SERDES_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.922    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 ADC5_DB1M
                            (input port clocked by virt_clk  {rise@0.000ns fall@1.334ns period=2.667ns})
  Destination:            ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out2_lclk_adcclk_wiz  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_out2_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.592ns  (logic 1.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.330ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  0.330     0.330    
    A23                                               0.000     0.330 f  ADC5_DB1M (IN)
                         net (fo=0)                   0.000     0.330    ADC_DISCR_5B/ADC_SERDES_1/inst/data_in_from_pins_n[0]
    A22                  IBUFDS (Prop_ibufds_IB_O)    0.912     1.242 r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     1.242    ADC_DISCR_5B/ADC_SERDES_1/inst/data_in_from_pins_int
    IDELAY_X0Y160        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.922 r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].idelaye2_bus/DATAOUT
                         net (fo=1, routed)           0.000     1.922    ADC_DISCR_5B/ADC_SERDES_1/inst/data_in_from_pins_delay
    ILOGIC_X0Y160        ISERDESE2                                    r  ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master/DDLY
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    ILOGIC_X0Y160        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     4.868    ADC_DISCR_5B/ADC_SERDES_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -1.922    
  -------------------------------------------------------------------
                         slack                                  2.946    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out3_idelay_discr_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 ADC_0_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_0A/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.379ns (9.174%)  route 3.752ns (90.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 6.694 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.590    -0.820    clk_125MHz
    SLICE_X1Y18          FDRE                                         r  ADC_0_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.379    -0.441 r  ADC_0_io_reset_reg/Q
                         net (fo=8, routed)           3.752     3.311    ADC_DISCR_0A/D[1]
    SLICE_X85Y48         FDRE                                         r  ADC_DISCR_0A/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.478     6.694    ADC_DISCR_0A/CLK
    SLICE_X85Y48         FDRE                                         r  ADC_DISCR_0A/i_discr_io_reset_reg/C
                         clock pessimism              0.039     6.734    
                         clock uncertainty           -0.646     6.088    
    SLICE_X85Y48         FDRE (Setup_fdre_C_D)       -0.039     6.049    ADC_DISCR_0A/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          6.049    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 ADC_4_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_4A/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.433ns (11.076%)  route 3.476ns (88.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 6.692 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.592    -0.818    clk_125MHz
    SLICE_X2Y16          FDRE                                         r  ADC_4_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.433    -0.385 r  ADC_4_io_reset_reg/Q
                         net (fo=12, routed)          3.476     3.091    ADC_DISCR_4A/D[0]
    SLICE_X85Y10         FDRE                                         r  ADC_DISCR_4A/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.476     6.692    ADC_DISCR_4A/clk_out3
    SLICE_X85Y10         FDRE                                         r  ADC_DISCR_4A/i_discr_io_reset_reg/C
                         clock pessimism              0.039     6.732    
                         clock uncertainty           -0.646     6.086    
    SLICE_X85Y10         FDRE (Setup_fdre_C_D)       -0.039     6.047    ADC_DISCR_4A/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          6.047    
                         arrival time                          -3.091    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 ADC_0_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_0B/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.379ns (9.697%)  route 3.529ns (90.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 6.694 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.590    -0.820    clk_125MHz
    SLICE_X1Y18          FDRE                                         r  ADC_0_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.379    -0.441 r  ADC_0_io_reset_reg/Q
                         net (fo=8, routed)           3.529     3.088    ADC_DISCR_0B/D[1]
    SLICE_X85Y46         FDRE                                         r  ADC_DISCR_0B/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.478     6.694    ADC_DISCR_0B/CLK
    SLICE_X85Y46         FDRE                                         r  ADC_DISCR_0B/i_discr_io_reset_reg/C
                         clock pessimism              0.039     6.734    
                         clock uncertainty           -0.646     6.088    
    SLICE_X85Y46         FDRE (Setup_fdre_C_D)       -0.024     6.064    ADC_DISCR_0B/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          6.064    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 ADC_1_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_1C/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.433ns (11.184%)  route 3.439ns (88.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 6.690 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.588    -0.822    clk_125MHz
    SLICE_X2Y29          FDRE                                         r  ADC_1_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.433    -0.389 r  ADC_1_io_reset_reg/Q
                         net (fo=12, routed)          3.439     3.050    ADC_DISCR_1C/D[0]
    SLICE_X85Y36         FDRE                                         r  ADC_DISCR_1C/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.474     6.690    ADC_DISCR_1C/clk_out3
    SLICE_X85Y36         FDRE                                         r  ADC_DISCR_1C/i_discr_io_reset_reg/C
                         clock pessimism              0.039     6.730    
                         clock uncertainty           -0.646     6.084    
    SLICE_X85Y36         FDRE (Setup_fdre_C_D)       -0.042     6.042    ADC_DISCR_1C/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          6.042    
                         arrival time                          -3.050    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 ADC_1_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_1D/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.433ns (11.340%)  route 3.385ns (88.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 6.688 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.588    -0.822    clk_125MHz
    SLICE_X2Y29          FDRE                                         r  ADC_1_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.433    -0.389 r  ADC_1_io_reset_reg/Q
                         net (fo=12, routed)          3.385     2.996    ADC_DISCR_1D/out
    SLICE_X85Y34         FDRE                                         r  ADC_DISCR_1D/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.472     6.688    ADC_DISCR_1D/clk_out3
    SLICE_X85Y34         FDRE                                         r  ADC_DISCR_1D/i_discr_io_reset_reg/C
                         clock pessimism              0.039     6.728    
                         clock uncertainty           -0.646     6.082    
    SLICE_X85Y34         FDRE (Setup_fdre_C_D)       -0.044     6.038    ADC_DISCR_1D/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          6.038    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 ADC_1_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_1A/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.433ns (11.416%)  route 3.360ns (88.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 6.693 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.588    -0.822    clk_125MHz
    SLICE_X2Y29          FDRE                                         r  ADC_1_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.433    -0.389 r  ADC_1_io_reset_reg/Q
                         net (fo=12, routed)          3.360     2.971    ADC_DISCR_1A/D[0]
    SLICE_X85Y40         FDRE                                         r  ADC_DISCR_1A/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.477     6.693    ADC_DISCR_1A/clk_out3
    SLICE_X85Y40         FDRE                                         r  ADC_DISCR_1A/i_discr_io_reset_reg/C
                         clock pessimism              0.039     6.733    
                         clock uncertainty           -0.646     6.087    
    SLICE_X85Y40         FDRE (Setup_fdre_C_D)       -0.039     6.048    ADC_DISCR_1A/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          6.048    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.189ns  (required time - arrival time)
  Source:                 ADC_0_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_0C/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.379ns (10.308%)  route 3.298ns (89.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 6.694 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.590    -0.820    clk_125MHz
    SLICE_X1Y18          FDRE                                         r  ADC_0_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.379    -0.441 r  ADC_0_io_reset_reg/Q
                         net (fo=8, routed)           3.298     2.857    ADC_DISCR_0C/D[1]
    SLICE_X85Y44         FDRE                                         r  ADC_DISCR_0C/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.478     6.694    ADC_DISCR_0C/CLK
    SLICE_X85Y44         FDRE                                         r  ADC_DISCR_0C/i_discr_io_reset_reg/C
                         clock pessimism              0.039     6.734    
                         clock uncertainty           -0.646     6.088    
    SLICE_X85Y44         FDRE (Setup_fdre_C_D)       -0.042     6.046    ADC_DISCR_0C/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                  3.189    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 ADC_1_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_1B/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.433ns (11.761%)  route 3.249ns (88.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 6.691 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.588    -0.822    clk_125MHz
    SLICE_X2Y29          FDRE                                         r  ADC_1_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.433    -0.389 r  ADC_1_io_reset_reg/Q
                         net (fo=12, routed)          3.249     2.860    ADC_DISCR_1B/D[0]
    SLICE_X85Y38         FDRE                                         r  ADC_DISCR_1B/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.475     6.691    ADC_DISCR_1B/clk_out3
    SLICE_X85Y38         FDRE                                         r  ADC_DISCR_1B/i_discr_io_reset_reg/C
                         clock pessimism              0.039     6.731    
                         clock uncertainty           -0.646     6.085    
    SLICE_X85Y38         FDRE (Setup_fdre_C_D)       -0.024     6.061    ADC_DISCR_1B/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          6.061    
                         arrival time                          -2.860    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 ADC_4_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_4B/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.433ns (12.305%)  route 3.086ns (87.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 6.691 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.592    -0.818    clk_125MHz
    SLICE_X2Y16          FDRE                                         r  ADC_4_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.433    -0.385 r  ADC_4_io_reset_reg/Q
                         net (fo=12, routed)          3.086     2.701    ADC_DISCR_4B/D[0]
    SLICE_X85Y12         FDRE                                         r  ADC_DISCR_4B/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.475     6.691    ADC_DISCR_4B/clk_out3
    SLICE_X85Y12         FDRE                                         r  ADC_DISCR_4B/i_discr_io_reset_reg/C
                         clock pessimism              0.039     6.731    
                         clock uncertainty           -0.646     6.085    
    SLICE_X85Y12         FDRE (Setup_fdre_C_D)       -0.047     6.038    ADC_DISCR_4B/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          6.038    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 ADC_4_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_4C/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.433ns (12.774%)  route 2.957ns (87.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 6.689 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.155     2.027    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.204 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.491    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.410 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.592    -0.818    clk_125MHz
    SLICE_X2Y16          FDRE                                         r  ADC_4_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.433    -0.385 r  ADC_4_io_reset_reg/Q
                         net (fo=12, routed)          2.957     2.572    ADC_DISCR_4C/D[0]
    SLICE_X85Y14         FDRE                                         r  ADC_DISCR_4C/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    J4                                                0.000     8.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     8.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.004     9.837    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.769 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.139    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.216 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.473     6.689    ADC_DISCR_4C/clk_out3
    SLICE_X85Y14         FDRE                                         r  ADC_DISCR_4C/i_discr_io_reset_reg/C
                         clock pessimism              0.039     6.729    
                         clock uncertainty           -0.646     6.083    
    SLICE_X85Y14         FDRE (Setup_fdre_C_D)       -0.047     6.036    ADC_DISCR_4C/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          6.036    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                  3.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 ADC_5_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_5C/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.304ns (13.708%)  route 1.914ns (86.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -1.252ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.833     0.833 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.090     1.923    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.431 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.800    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.723 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        1.471    -1.252    clk_125MHz
    SLICE_X0Y22          FDRE                                         r  ADC_5_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.304    -0.948 r  ADC_5_io_reset_reg/Q
                         net (fo=12, routed)          1.914     0.965    ADC_DISCR_5C/D[0]
    SLICE_X85Y22         FDRE                                         r  ADC_DISCR_5C/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           1.065     1.937    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.995 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.555    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.474 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.581    -0.893    ADC_DISCR_5C/clk_out3
    SLICE_X85Y22         FDRE                                         r  ADC_DISCR_5C/i_discr_io_reset_reg/C
                         clock pessimism             -0.039    -0.932    
                         clock uncertainty            0.646    -0.287    
    SLICE_X85Y22         FDRE (Hold_fdre_C_D)         0.148    -0.139    ADC_DISCR_5C/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 ADC_5_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_5B/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.141ns (9.966%)  route 1.274ns (90.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.345ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.472     0.846    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.029    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.003 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.658    -0.345    clk_125MHz
    SLICE_X0Y22          FDRE                                         r  ADC_5_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.204 r  ADC_5_io_reset_reg/Q
                         net (fo=12, routed)          1.274     1.070    ADC_DISCR_5B/D[0]
    SLICE_X85Y20         FDRE                                         r  ADC_DISCR_5B/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.480     0.885    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.268 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.729    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.932    -0.768    ADC_DISCR_5B/clk_out3
    SLICE_X85Y20         FDRE                                         r  ADC_DISCR_5B/i_discr_io_reset_reg/C
                         clock pessimism             -0.031    -0.799    
                         clock uncertainty            0.646    -0.153    
    SLICE_X85Y20         FDRE (Hold_fdre_C_D)         0.070    -0.083    ADC_DISCR_5B/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 ADC_2_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_2C/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.164ns (11.381%)  route 1.277ns (88.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.472     0.846    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.029    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.003 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.659    -0.344    clk_125MHz
    SLICE_X2Y29          FDRE                                         r  ADC_2_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.180 r  ADC_2_io_reset_reg/Q
                         net (fo=12, routed)          1.277     1.097    ADC_DISCR_2C/D[0]
    SLICE_X83Y28         FDRE                                         r  ADC_DISCR_2C/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.480     0.885    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.268 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.729    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.931    -0.769    ADC_DISCR_2C/clk_out3
    SLICE_X83Y28         FDRE                                         r  ADC_DISCR_2C/i_discr_io_reset_reg/C
                         clock pessimism             -0.031    -0.800    
                         clock uncertainty            0.646    -0.154    
    SLICE_X83Y28         FDRE (Hold_fdre_C_D)         0.070    -0.084    ADC_DISCR_2C/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.186ns  (arrival time - required time)
  Source:                 ADC_2_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_2B/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.164ns (11.332%)  route 1.283ns (88.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.472     0.846    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.029    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.003 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.659    -0.344    clk_125MHz
    SLICE_X2Y29          FDRE                                         r  ADC_2_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.180 r  ADC_2_io_reset_reg/Q
                         net (fo=12, routed)          1.283     1.103    ADC_DISCR_2B/D[0]
    SLICE_X83Y30         FDRE                                         r  ADC_DISCR_2B/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.480     0.885    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.268 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.729    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.933    -0.767    ADC_DISCR_2B/clk_out3
    SLICE_X83Y30         FDRE                                         r  ADC_DISCR_2B/i_discr_io_reset_reg/C
                         clock pessimism             -0.031    -0.798    
                         clock uncertainty            0.646    -0.152    
    SLICE_X83Y30         FDRE (Hold_fdre_C_D)         0.070    -0.082    ADC_DISCR_2B/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 ADC_3_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_3D/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.164ns (11.040%)  route 1.322ns (88.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.472     0.846    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.029    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.003 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.663    -0.340    clk_125MHz
    SLICE_X2Y16          FDRE                                         r  ADC_3_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.176 r  ADC_3_io_reset_reg/Q
                         net (fo=12, routed)          1.322     1.146    ADC_DISCR_3D/out
    SLICE_X85Y8          FDRE                                         r  ADC_DISCR_3D/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.480     0.885    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.268 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.729    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.942    -0.758    ADC_DISCR_3D/clk_out3
    SLICE_X85Y8          FDRE                                         r  ADC_DISCR_3D/i_discr_io_reset_reg/C
                         clock pessimism             -0.031    -0.789    
                         clock uncertainty            0.646    -0.143    
    SLICE_X85Y8          FDRE (Hold_fdre_C_D)         0.075    -0.068    ADC_DISCR_3D/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 ADC_2_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_2A/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.164ns (10.895%)  route 1.341ns (89.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.472     0.846    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.029    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.003 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.659    -0.344    clk_125MHz
    SLICE_X2Y29          FDRE                                         r  ADC_2_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.180 r  ADC_2_io_reset_reg/Q
                         net (fo=12, routed)          1.341     1.161    ADC_DISCR_2A/D[0]
    SLICE_X83Y32         FDRE                                         r  ADC_DISCR_2A/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.480     0.885    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.268 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.729    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.935    -0.765    ADC_DISCR_2A/clk_out3
    SLICE_X83Y32         FDRE                                         r  ADC_DISCR_2A/i_discr_io_reset_reg/C
                         clock pessimism             -0.031    -0.796    
                         clock uncertainty            0.646    -0.150    
    SLICE_X83Y32         FDRE (Hold_fdre_C_D)         0.070    -0.080    ADC_DISCR_2A/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.285ns  (arrival time - required time)
  Source:                 ADC_5_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_5D/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.141ns (9.135%)  route 1.402ns (90.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.345ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.472     0.846    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.029    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.003 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.658    -0.345    clk_125MHz
    SLICE_X0Y22          FDRE                                         r  ADC_5_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.204 r  ADC_5_io_reset_reg/Q
                         net (fo=12, routed)          1.402     1.198    ADC_DISCR_5D/out
    SLICE_X85Y24         FDRE                                         r  ADC_DISCR_5D/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.480     0.885    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.268 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.729    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.927    -0.773    ADC_DISCR_5D/clk_out3
    SLICE_X85Y24         FDRE                                         r  ADC_DISCR_5D/i_discr_io_reset_reg/C
                         clock pessimism             -0.031    -0.804    
                         clock uncertainty            0.646    -0.158    
    SLICE_X85Y24         FDRE (Hold_fdre_C_D)         0.072    -0.086    ADC_DISCR_5D/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (arrival time - required time)
  Source:                 ADC_3_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_3C/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.164ns (10.562%)  route 1.389ns (89.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.472     0.846    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.029    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.003 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.663    -0.340    clk_125MHz
    SLICE_X2Y16          FDRE                                         r  ADC_3_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.176 r  ADC_3_io_reset_reg/Q
                         net (fo=12, routed)          1.389     1.213    ADC_DISCR_3C/D[0]
    SLICE_X85Y6          FDRE                                         r  ADC_DISCR_3C/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.480     0.885    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.268 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.729    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.943    -0.757    ADC_DISCR_3C/clk_out3
    SLICE_X85Y6          FDRE                                         r  ADC_DISCR_3C/i_discr_io_reset_reg/C
                         clock pessimism             -0.031    -0.788    
                         clock uncertainty            0.646    -0.142    
    SLICE_X85Y6          FDRE (Hold_fdre_C_D)         0.070    -0.072    ADC_DISCR_3C/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 ADC_2_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_2D/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.164ns (10.596%)  route 1.384ns (89.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.472     0.846    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.029    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.003 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.659    -0.344    clk_125MHz
    SLICE_X2Y29          FDRE                                         r  ADC_2_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.180 r  ADC_2_io_reset_reg/Q
                         net (fo=12, routed)          1.384     1.204    ADC_DISCR_2D/out
    SLICE_X83Y26         FDRE                                         r  ADC_DISCR_2D/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.480     0.885    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.268 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.729    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.928    -0.772    ADC_DISCR_2D/clk_out3
    SLICE_X83Y26         FDRE                                         r  ADC_DISCR_2D/i_discr_io_reset_reg/C
                         clock pessimism             -0.031    -0.803    
                         clock uncertainty            0.646    -0.157    
    SLICE_X83Y26         FDRE (Hold_fdre_C_D)         0.066    -0.091    ADC_DISCR_2D/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 ADC_4_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_DISCR_4D/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.164ns (10.366%)  route 1.418ns (89.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.472     0.846    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.029    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.003 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=1120, routed)        0.663    -0.340    clk_125MHz
    SLICE_X2Y16          FDRE                                         r  ADC_4_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.176 r  ADC_4_io_reset_reg/Q
                         net (fo=12, routed)          1.418     1.242    ADC_DISCR_4D/out
    SLICE_X85Y16         FDRE                                         r  ADC_DISCR_4D/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    J4                                                0.000     0.000 r  FPGA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    FPGA_CLOCK_P
    J4                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  IBUFGDS_FPGA_CLOCK/O
                         net (fo=4, routed)           0.480     0.885    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.268 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.729    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.700 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.936    -0.764    ADC_DISCR_4D/clk_out3
    SLICE_X85Y16         FDRE                                         r  ADC_DISCR_4D/i_discr_io_reset_reg/C
                         clock pessimism             -0.031    -0.795    
                         clock uncertainty            0.646    -0.149    
    SLICE_X85Y16         FDRE (Hold_fdre_C_D)         0.072    -0.077    ADC_DISCR_4D/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.319    





