# 1 "arch/arm64/boot/dts/qcom/msm8994-v2-htc_hima-xc.dts"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/msm8994-v2-htc_hima-xc.dts"
/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/msm8994-v2.dtsi" 1
# 19 "arch/arm64/boot/dts/qcom/msm8994-v2.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8994.dtsi"
/memreserve/ 0x00000000 0x00001000;
/memreserve/ 0xac1c0000 0x00001000;

# 1 "arch/arm64/boot/dts/qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus { };
 soc { };
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 17 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "/home/thicklizard/m9_kernel/arch/arm64/boot/dts/include/dt-bindings/clock/msm-clocks-8994.h" 1
# 18 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM 8994";
 compatible = "qcom,msm8994";
 qcom,msm-id = <207 0x0>;
 qcom,pmic-id = <0x10009 0x1000A 0x0 0x0>;
 interrupt-parent = <&intc>;

 chosen {
  bootargs = "boot_cpus=0,1,2,3,4,5 sched_enable_hmp=1 sched_enable_power_aware=1 maxcpus=6 androidboot.rpmdevice=fc190000.qcom,rpm-stats-ver";
 };

 aliases {
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
  sdhc3 = &sdhc_3;
  i2c6 = &i2c_6;
  i2c1 = &i2c_1;
  i2c2 = &i2c_2;
  i2c5 = &i2c_5;
  i2c15 = &i2c_1_5;
  i2c24 = &i2c_2_4;
  spi0 = &spi_0;
  serial0 = &blsp1_uart2;
  serial2 = &blsp1_uart3;
  qup2 = &i2c_2;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };
    core1 {
     cpu = <&CPU1>;
    };
    core2 {
     cpu = <&CPU2>;
    };
    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };
    core1 {
     cpu = <&CPU5>;
    };
    core2 {
     cpu = <&CPU6>;
    };
    core3 {
     cpu = <&CPU7>;
    };
   };
  };

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc0>;
   qcom,ldo = <&ldo0>;
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         power-domain = <&l2ccc_0>;
         qcom,dump-size = <0x0>;
         L2_tlb_0: l2-tlb {
     qcom,dump-size = <0x4000>;
    };
   };
   L1_I_0: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_D_0: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc1>;
   qcom,ldo = <&ldo1>;
   next-level-cache = <&L2_0>;
   L1_I_1: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_D_1: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc2>;
   qcom,ldo = <&ldo2>;
   next-level-cache = <&L2_0>;
   L1_I_2: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_D_2: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc3>;
   qcom,ldo = <&ldo3>;
   next-level-cache = <&L2_0>;
   L1_I_3: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
   L1_D_3: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
  };

  CPU4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a57";
   reg = <0x100>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc4>;
   qcom,ldo = <&ldo4>;
   next-level-cache = <&L2_1>;
   L2_1: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         qcom,dump-size = <0x280040>;
         power-domain = <&l2ccc_1>;
         L2_tlb_1: l2-tlb {
     qcom,dump-size = <0x4000>;
         };
   };
   L1_itlb_100: l1-itlb {
    qcom,dump-size = <0x400>;
   };
   L1_dtlb_100: l1-dtlb {
    qcom,dump-size = <0x400>;
   };
   L1_I_100: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0xd840>;
   };
   L1_D_100: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
  };

  CPU5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a57";
   reg = <0x101>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc5>;
   qcom,ldo = <&ldo5>;
   next-level-cache = <&L2_1>;
   L1_itlb_101: l1-itlb {
    qcom,dump-size = <0x400>;
   };
   L1_dtlb_101: l1-dtlb {
    qcom,dump-size = <0x400>;
   };
   L1_I_101: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0xd840>;
   };
   L1_D_101: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
  };

  CPU6: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a57";
   reg = <0x102>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc6>;
   qcom,ldo = <&ldo6>;
   next-level-cache = <&L2_1>;
   L1_itlb_102: l1-itlb {
    qcom,dump-size = <0x400>;
   };
   L1_dtlb_102: l1-dtlb {
    qcom,dump-size = <0x400>;
   };
   L1_I_102: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0xd840>;
   };
   L1_D_102: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
  };

  CPU7: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a57";
   reg = <0x103>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc7>;
   qcom,ldo = <&ldo7>;
   next-level-cache = <&L2_1>;
   L1_itlb_103: l1-itlb {
    qcom,dump-size = <0x400>;
   };
   L1_dtlb_103: l1-dtlb {
    qcom,dump-size = <0x400>;
   };
   L1_I_103: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0xd840>;
   };
   L1_D_103: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };
  };
 };

 soc: soc { };

 memory {
  #address-cells = <2>;
  #size-cells = <2>;

  secure_mem: secure_region@0 {
   linux,reserve-contiguous-region;
   reg = <0 0 0 0x12c00000>;
   label = "secure_mem";
  };

  adsp_mem: adsp_region@0 {
                        linux,reserve-contiguous-region;
   reg = <0 0 0 0x3F00000>;
   label = "adsp_mem";
  };

  qsecom_mem: qsecom_region@0 {
                        linux,reserve-contiguous-region;
   reg = <0 0 0 0x1800000>;
   label = "qseecom_mem";
  };

  audio_mem: audio_region@0 {
                        linux,reserve-contiguous-region;
   linux,reserve-region;
   reg = <0 0 0 0x614000>;
   label = "audio_mem";
  };

  removed_regions: removed_regions@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0 0x06300000 0 0xD00000>;
   label = "memory_hole";
  };

  peripheral_mem: peripheral_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0 0x0c800000 0 0x1f00000>;
   label = "peripheral_mem";
  };

  modem_mem: modem_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0 0x07000000 0 0x5800000>;
   label = "modem_mem";
  };

  fb_mem_1: fb_1st_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   reg = <0 0x30000000 0 0x1200000>;
   label = "fb_mem_1";
  };
                fb_mem_2: fb_2nd_region@0 {
                        linux,reserve-contiguous-region;
                        linux,reserve-region;
                        reg = <0 0x31200000 0 0x2200000>;
                        label = "fb_mem_2";
                };
 };
};

# 1 "arch/arm64/boot/dts/qcom/msm-gdsc.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm-gdsc.dtsi"
&soc {
 gdsc_venus: qcom,gdsc@fd8c1024 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus";
  reg = <0xfd8c1024 0x4>;
  status = "disabled";
 };

 gdsc_venus_core0: qcom,gdsc@fd8c1040 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core0";
  reg = <0xfd8c1040 0x4>;
  status = "disabled";
 };

 gdsc_venus_core1: qcom,gdsc@fd8c1044 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core1";
  reg = <0xfd8c1044 0x4>;
  status = "disabled";
 };

 gdsc_venus_core2: qcom,gdsc@fd8c1050 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core2";
  reg = <0xfd8c1050 0x4>;
  status = "disabled";
 };

 gdsc_vpu: qcom,gdsc@fd8c1404 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vpu";
  reg = <0xfd8c1404 0x4>;
  status = "disabled";
 };

 gdsc_camss_top: qcom,gdsc@fd8c34a0 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_camss_top";
  reg = <0xfd8c34a0 0x4>;
  status = "disabled";
 };

 gdsc_mdss: qcom,gdsc@fd8c2304 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mdss";
  reg = <0xfd8c2304 0x4>;
  status = "disabled";
 };

 gdsc_jpeg: qcom,gdsc@fd8c35a4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_jpeg";
  reg = <0xfd8c35a4 0x4>;
  status = "disabled";
 };

 gdsc_vfe: qcom,gdsc@fd8c36a4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe";
  reg = <0xfd8c36a4 0x4>;
  status = "disabled";
 };

 gdsc_cpp: qcom,gdsc@fd8c36d4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_cpp";
  reg = <0xfd8c36d4 0x4>;
  status = "disabled";
 };

 gdsc_oxili_gx: qcom,gdsc@fd8c4024 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_gx";
  reg = <0xfd8c4024 0x4>;
  status = "disabled";
 };

 gdsc_oxili_cx: qcom,gdsc@fd8c4034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_cx";
  reg = <0xfd8c4034 0x4>;
  status = "disabled";
 };

 gdsc_usb_hsic: qcom,gdsc@fc400404 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb_hsic";
  reg = <0xfc400404 0x4>;
  status = "disabled";
 };

 gdsc_pcie: qcom,gdsc@0xfc401e18 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_pcie";
  reg = <0xfc401e18 0x4>;
  status = "disabled";
 };

 gdsc_pcie_0: qcom,gdsc@fc401ac4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_pcie_0";
  reg = <0xfc401ac4 0x4>;
  status = "disabled";
 };

 gdsc_pcie_1: qcom,gdsc@fc401b44 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_pcie_1";
  reg = <0xfc401b44 0x4>;
  status = "disabled";
 };

 gdsc_usb30: qcom,gdsc@fc401e84 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb30";
  reg = <0xfc401e84 0x4>;
  status = "disabled";
 };

 gdsc_usb30_sec: qcom,gdsc@fc401ec0 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb30_sec";
  reg = <0xfc401ec0 0x4>;
  status = "disabled";
 };

 gdsc_vcap: qcom,gdsc@fd8c1804 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vcap";
  reg = <0xfd8c1804 0x4>;
  status = "disabled";
 };

 gdsc_bcss: qcom,gdsc@fc744128 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_bcss";
  reg = <0xfc744128 0x4>;
  status = "disabled";
 };

 gdsc_ufs: qcom,gdsc@fc401d44 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_ufs";
  reg = <0xfc401d44 0x4>;
  status = "disabled";
 };

 gdsc_fd: qcom,gdsc@fd8c3b64 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_fd";
  reg = <0xfd8c3b64 0x4>;
  status = "disabled";
 };
};
# 339 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-smp2p.dtsi" 1
# 12 "arch/arm64/boot/dts/qcom/msm8994-smp2p.dtsi"
&soc {
 qcom,smp2p-modem {
  compatible = "qcom,smp2p";
  reg = <0xf900d008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 27 1>;
 };

 qcom,smp2p-adsp {
  compatible = "qcom,smp2p";
  reg = <0xf900d008 0x4>;
  qcom,remote-pid = <2>;
  qcom,irq-bitmask = <0x400>;
  interrupts = <0 158 1>;
 };

 smp2pgpio_smp2p_7_in: qcom,smp2pgpio-smp2p-7-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_in {
  compatible = "qcom,smp2pgpio_test_smp2p_7_in";
  gpios = <&smp2pgpio_smp2p_7_in 0 0>;
 };

 smp2pgpio_smp2p_7_out: qcom,smp2pgpio-smp2p-7-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_out {
  compatible = "qcom,smp2pgpio_test_smp2p_7_out";
  gpios = <&smp2pgpio_smp2p_7_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_smp2p_2_in: qcom,smp2pgpio-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_in {
  compatible = "qcom,smp2pgpio_test_smp2p_2_in";
  gpios = <&smp2pgpio_smp2p_2_in 0 0>;
 };

 smp2pgpio_smp2p_2_out: qcom,smp2pgpio-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_out {
  compatible = "qcom,smp2pgpio_test_smp2p_2_out";
  gpios = <&smp2pgpio_smp2p_2_out 0 0>;
 };


 smp2pgpio_ssr_smp2p_2_in: qcom,smp2pgpio-ssr-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_out: qcom,smp2pgpio-ssr-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


};
# 340 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-ipcrouter.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8994-ipcrouter.dtsi"
&soc {
 qcom,ipc_router {
  compatible = "qcom,ipc_router";
  qcom,node-id = <1>;
 };

 qcom,ipc_router_modem_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "modem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
  qcom,disable-pil-loading;
 };

 qcom,ipc_router_q6_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "adsp";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };
};
# 341 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-mdss.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8994-mdss.dtsi"
&soc {
 mdss_mdp: qcom,mdss_mdp@fd900000 {
  compatible = "qcom,mdss_mdp";
  reg = <0xfd900000 0x90000>,
        <0xfd9c8000 0x1000>;
  reg-names = "mdp_phys", "vbif_phys";
  interrupts = <0 83 0>;
  vdd-supply = <&gdsc_mdss>;


  qcom,msm-bus,name = "mdss_mdp";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>, <23 512 0 0>,
   <22 512 0 6400000>, <23 512 0 6400000>,
   <22 512 0 6400000>, <23 512 0 6400000>;


  qcom,mdss-ab-factor = <1 1>;
  qcom,mdss-ib-factor = <1 1>;
  qcom,mdss-clk-factor = <105 100>;

  qcom,max-mixer-width = <2048>;


  qcom,mdss-vbif-qos-rt-setting = <1 2 2 2>;
  qcom,mdss-vbif-qos-nrt-setting = <1 1 1 1>;

  qcom,mdss-mdp-reg-offset = <0x00001000>;
  qcom,max-bandwidth-low-kbps = <7300000>;
  qcom,max-bandwidth-high-kbps = <7300000>;
  qcom,max-bandwidth-per-pipe-kbps = <1800000>;
  qcom,max-clk-rate = <400000000>;
  qcom,mdss-dram-channels = <2>;
  qcom,mdss-default-ot-limit = <16>;

  qcom,mdss-pipe-vig-off = <0x00005000 0x00007000
       0x00009000 0x0000B000>;
  qcom,mdss-pipe-rgb-off = <0x00015000 0x00017000
       0x00019000 0x0001B000>;
  qcom,mdss-pipe-dma-off = <0x00025000 0x00027000>;
  qcom,mdss-pipe-cursor-off = <0x00035000 0x00037000>;

  qcom,mdss-pipe-vig-fetch-id = <1 4 7 19>;
  qcom,mdss-pipe-rgb-fetch-id = <16 17 18 22>;
  qcom,mdss-pipe-dma-fetch-id = <10 13>;

  qcom,mdss-pipe-vig-xin-id = <0 4 8 12>;
  qcom,mdss-pipe-rgb-xin-id = <1 5 9 13>;
  qcom,mdss-pipe-dma-xin-id = <2 10>;
  qcom,mdss-pipe-cursor-xin-id = <7 7>;

  qcom,mdss-has-panic-ctrl;
  qcom,mdss-pipe-vig-panic-ctrl-offsets = <0 1 2 3>;
  qcom,mdss-pipe-rgb-panic-ctrl-offsets = <4 5 6 7>;
  qcom,mdss-pipe-dma-panic-ctrl-offsets = <8 9>;

  qcom,mdss-pipe-rgb-fixed-mmb = <5 0 1 8 9 10>,
      <5 2 3 11 12 13>,
      <5 4 5 14 15 16>,
      <5 6 7 17 18 19>;
  qcom,mdss-pipe-vig-fixed-mmb = <1 20>,
      <1 21>,
      <1 22>,
      <1 23>;


  qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2AC 0 0>,
            <0x2B4 0 0>,
            <0x2BC 0 0>,
            <0x2C4 0 0>;
  qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2AC 4 8>,
            <0x2B4 4 8>,
            <0x2BC 4 8>,
            <0x2C4 4 8>;
  qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2AC 8 12>,
            <0x2B4 8 12>;

  qcom,mdss-pipe-sw-reset-off = <0x0028>;
  qcom,mdss-pipe-vig-sw-reset-map = <5 6 7 8>;
  qcom,mdss-pipe-rgb-sw-reset-map = <9 10 11 12>;
  qcom,mdss-pipe-dma-sw-reset-map = <13 14>;

  qcom,mdss-smp-data = <44 8192>;
  qcom,mdss-sspp-len = <0x00002000>;

  qcom,mdss-ctl-off = <0x00002000 0x00002200 0x00002400
         0x00002600 0x00002800>;
  qcom,mdss-mixer-intf-off = <0x00045000 0x00046000
         0x00047000 0x0004A000>;
  qcom,mdss-mixer-wb-off = <0x00048000 0x00049000>;
  qcom,mdss-dspp-off = <0x00055000 0x00057000 0x00059000
          0x0005B000>;
  qcom,mdss-wb-off = <0x00065000 0x00065800 0x00066000
        0x00066800 0x00067000>;
  qcom,mdss-intf-off = <0x0006B000 0x0006B800 0x0006C000
          0x0006C800 0x0006D000>;
  qcom,mdss-pingpong-off = <0x00071000 0x00071800 0x00072000
       0x00072800>;
  qcom,mdss-ad-off = <0x0079000 0x00079800 0x0007A000>;
  qcom,mdss-highest-bank-bit = <0x3>;
  qcom,mdss-has-decimation;
  qcom,mdss-has-rotator-downscale;
  qcom,mdss-has-bwc;

  qcom,mdss-wfd-mode = "intf";
  qcom,mdss-has-source-split;

  qcom,mdss-ctl-len = <0x00000200>;

  clocks = <&clock_mmss 0x684ccb41>,
    <&clock_mmss 0xcc07d687>,
    <&clock_mmss 0x6dc1f8f1>,
    <&clock_mmss 0x618336ac>,
    <&clock_mmss 0x42a022d3>;
  clock-names = "iface_clk", "bus_clk", "core_clk_src",
    "core_clk", "vsync_clk";


  qcom,mdp-settings = <0x0117c 0x00005555>,
        <0x01184 0xC000ff00>,
        <0x011e0 0x000000a4>,
        <0x011e4 0x00000000>,
        <0x012ac 0xc0000ccc>,
        <0x012b4 0xc0000ccc>,
        <0x012bc 0x00cccccc>,
        <0x012c4 0x000000cc>,
        <0x013a8 0x0cccc0c0>,
        <0x013b0 0xccccc0c0>,
        <0x013b8 0xccccc0c0>,
        <0x013d0 0x00ccc000>;


  qcom,mdss-prefill-outstanding-buffer-bytes = <2048>;
  qcom,mdss-prefill-y-buffer-bytes = <4096>;
  qcom,mdss-prefill-scaler-buffer-lines-bilinear = <2>;
  qcom,mdss-prefill-scaler-buffer-lines-caf = <4>;
  qcom,mdss-prefill-post-scaler-buffer-pixels = <2048>;
  qcom,mdss-prefill-pingpong-buffer-pixels = <5120>;
  qcom,mdss-prefill-fbc-lines = <2>;

  mdss_fb0: qcom,mdss_fb_primary {
   cell-index = <0>;
   compatible = "qcom,mdss-fb";
   htc,fbmem-heap-remapping;
  };

  mdss_fb1: qcom,mdss_fb_external {
   cell-index = <1>;
   compatible = "qcom,mdss-fb";
  };

  mdss_fb2: qcom,mdss_fb_wfd {
   cell-index = <2>;
   compatible = "qcom,mdss-fb";
  };
 };

 mdss_dsi0: qcom,mdss_dsi@fd998000 {
  compatible = "qcom,mdss-dsi-ctrl";
  label = "MDSS DSI CTRL->0";
  cell-index = <0>;
  reg = <0xfd998000 0x260>,
   <0xfd998500 0x280>,
   <0xfd998780 0x30>,
   <0xfd828000 0x108>;
  reg-names = "dsi_ctrl", "dsi_phy", "dsi_phy_regulator", "mmss_misc_phys";
  gdsc-supply = <&gdsc_mdss>;
  vdd-supply = <&pm8994_l14>;
  vddio-supply = <&pm8994_l12>;
  vdda-supply = <&pm8994_l2>;
  vcca-supply = <&pm8994_l28>;
  qcom,mdss-fb-map = <&mdss_fb0>;
  qcom,mdss-mdp = <&mdss_mdp>;
  clocks = <&clock_mmss 0x618336ac>,
                         <&clock_mmss 0x684ccb41>,
                         <&clock_mmss 0xea30b0e7>,
                         <&clock_mmss 0xcc07d687>,
                         <&clock_mmss 0xf5a03f64>,
                         <&clock_mmss 0x3487234a>,
                         <&clock_mmss 0x28cafbe6>,
                         <&mdss_dsi0_pll 0x64a23fa0>,
                         <&mdss_dsi0_pll 0xf261a1a6>,
                         <&mdss_dsi0_pll 0x63154efc>,
                         <&mdss_dsi0_pll 0x1708ae85>,
                         <&mdss_dsi0_pll 0x5e69f8ef>,
                         <&mdss_dsi0_pll 0xa6b20c5a>,
                         <&mdss_dsi1_pll 0xfcd15658>;
   clock-names = "mdp_core_clk", "iface_clk",
    "core_mmss_clk", "bus_clk",
    "byte_clk", "pixel_clk", "core_clk",
    "mdss_byte_clk_mux", "mdss_pixel_clk_mux", "byte_clk_src",
    "pixel_clk_src", "shadow_byte_clk_src",
    "shadow_pixel_clk_src",
    "clk_mdss_dsi1_vco_clk_src";

  qcom,platform-strength-ctrl = [77 06];
  qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
  qcom,platform-regulator-settings = [03 03 03 00 20 07 01];
  qcom,platform-lane-config = [
   02 a0 00 00 20 00 00 01 46
   02 a0 00 00 40 00 00 01 46
   02 a0 00 40 20 00 00 01 46
   02 a0 00 40 00 00 00 01 46
   00 a0 00 80 00 00 00 01 46];

  qcom,mmss-ulp-clamp-ctrl-offset = <0x14>;
  qcom,mmss-phyreset-ctrl-offset = <0x108>;
  qcom,timing-db-mode;

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda";
    qcom,supply-min-voltage = <1250000>;
    qcom,supply-max-voltage = <1250000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };

   qcom,ctrl-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-post-on-sleep = <20>;
   };

   qcom,ctrl-supply-entry@2 {
    reg = <2>;
    qcom,supply-name = "vcca";
    qcom,supply-min-voltage = <1000000>;
    qcom,supply-max-voltage = <1000000>;
    qcom,supply-enable-load = <10000>;
    qcom,supply-disable-load = <100>;
   };
  };

  qcom,panel-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,panel-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdd";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-post-on-sleep = <20>;
   };
  };
 };

 mdss_dsi1: qcom,mdss_dsi@fd9a0000 {
  compatible = "qcom,mdss-dsi-ctrl";
  label = "MDSS DSI CTRL->1";
  cell-index = <1>;
  reg = <0xfd9a0000 0x260>,
   <0xfd9a0500 0x280>,
   <0xfd998780 0x30>,
   <0xfd828000 0x108>;
  reg-names = "dsi_ctrl", "dsi_phy", "dsi_phy_regulator", "mmss_misc_phys";
  gdsc-supply = <&gdsc_mdss>;
  vdd-supply = <&pm8994_l14>;
  vddio-supply = <&pm8994_l12>;
  vdda-supply = <&pm8994_l2>;
  vcca-supply = <&pm8994_l28>;
  qcom,mdss-fb-map = <&mdss_fb0>;
  qcom,mdss-mdp = <&mdss_mdp>;
  clocks = <&clock_mmss 0x618336ac>,
                         <&clock_mmss 0x684ccb41>,
                         <&clock_mmss 0xea30b0e7>,
                         <&clock_mmss 0xcc07d687>,
                         <&clock_mmss 0xb8c7067d>,
                         <&clock_mmss 0xd5804246>,
                         <&clock_mmss 0xc22c6883>,
                         <&mdss_dsi0_pll 0x64a23fa0>,
                         <&mdss_dsi0_pll 0xf261a1a6>,
                         <&mdss_dsi0_pll 0x63154efc>,
                         <&mdss_dsi0_pll 0x1708ae85>,
                         <&mdss_dsi0_pll 0x5e69f8ef>,
                         <&mdss_dsi0_pll 0xa6b20c5a>,
                         <&mdss_dsi1_pll 0xfcd15658>;

  clock-names = "mdp_core_clk", "iface_clk",
    "core_mmss_clk", "bus_clk",
    "byte_clk", "pixel_clk", "core_clk",
    "mdss_byte_clk_mux", "mdss_pixel_clk_mux",
    "byte_clk_src", "pixel_clk_src",
    "shadow_byte_clk_src", "shadow_pixel_clk_src",
    "clk_mdss_dsi1_vco_clk_src";

  qcom,platform-strength-ctrl = [77 06];
  qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
  qcom,platform-regulator-settings = [03 03 03 00 20 07 01];
  qcom,platform-lane-config = [
   02 a0 00 00 20 00 00 01 46
   02 a0 00 00 40 00 00 01 46
   02 a0 00 40 20 00 00 01 46
   02 a0 00 40 00 00 00 01 46
   00 a0 00 80 00 00 00 01 46];

  qcom,mmss-ulp-clamp-ctrl-offset = <0x14>;
  qcom,mmss-phyreset-ctrl-offset = <0x108>;
  qcom,timing-db-mode;

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda";
    qcom,supply-min-voltage = <1250000>;
    qcom,supply-max-voltage = <1250000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };

   qcom,ctrl-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-post-on-sleep = <20>;
   };

   qcom,ctrl-supply-entry@2 {
    reg = <2>;
    qcom,supply-name = "vcca";
    qcom,supply-min-voltage = <1000000>;
    qcom,supply-max-voltage = <1000000>;
    qcom,supply-enable-load = <10000>;
    qcom,supply-disable-load = <100>;
   };
  };

  qcom,panel-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,panel-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdd";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-post-on-sleep = <20>;
   };
  };
 };

 qcom,mdss_wb_panel {
  compatible = "qcom,mdss_wb";
  qcom,mdss_pan_res = <1920 1080>;
  qcom,mdss_pan_bpp = <24>;
  qcom,mdss-fb-map = <&mdss_fb2>;
 };

 mdss_hdmi_tx: qcom,hdmi_tx@fd9a8000{
  cell-index = <0>;
  compatible = "qcom,hdmi-tx";

  reg = <0xfd9a8000 0x38C>,
   <0xfc4b8000 0x6fff>;
  reg-names = "core_physical", "qfprom_physical";

  hpd-gdsc-supply = <&gdsc_mdss>;
  core-vdda-supply = <&pm8994_l12>;
  core-vcc-supply = <&pm8994_s4>;

  qcom,supply-names = "hpd-gdsc", "core-vdda", "core-vcc";
  qcom,min-voltage-level = <0 1800000 1800000>;
  qcom,max-voltage-level = <0 1800000 1800000>;
  qcom,enable-load = <0 300000 0>;
  qcom,disable-load = <0 0 0>;

  clocks = <&clock_mmss 0x618336ac>,
    <&clock_rpm 0x24a30992>,
    <&clock_mmss 0x684ccb41>,
    <&clock_mmss 0x097a6de9>,
    <&clock_mmss 0x01cef516>,
    <&clock_mmss 0xfa5aadb0>;
  clock-names = "mdp_core_clk", "rf_clk", "iface_clk",
    "core_clk", "alt_iface_clk", "extp_clk";

  qcom,hdmi-tx-hpd = <&pm8994_mpps 4 0>;
  qcom,mdss-fb-map = <&mdss_fb1>;

  hdmi_audio: qcom,msm-hdmi-audio-rx {
   compatible = "qcom,msm-hdmi-audio-codec-rx";
  };
 };
};
# 342 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-mdss-pll.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8994-mdss-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@fd998300 {
  compatible = "qcom,mdss_dsi_pll_8994";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0xfd998300 0x500>,
        <0xfd8c2300 0x8>,
        <0xfd998200 0x64>,
        <0xfd9a0300 0x500>;
  reg-names = "pll_base", "gdsc_base", "dynamic_pll_base",
   "pll_1_base";

  gdsc-supply = <&gdsc_mdss>;
  vddio-supply = <&pm8994_l12>;
  vcca-supply = <&pm8994_l28>;

  clocks = <&clock_mmss 0x684ccb41>;
  clock-names = "iface_clk";
  clock-rate = <0>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };

   qcom,platform-supply-entry@2 {
    reg = <2>;
    qcom,supply-name = "vcca";
    qcom,supply-min-voltage = <1000000>;
    qcom,supply-max-voltage = <1000000>;
    qcom,supply-enable-load = <10000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };
 mdss_dsi1_pll: qcom,mdss_dsi_pll@fd9a0300 {
  compatible = "qcom,mdss_dsi_pll_8994";
  label = "MDSS DSI 1 PLL";
  cell-index = <1>;
  #clock-cells = <1>;

  reg = <0xfd9a0300 0x500>,
        <0xfd8c2300 0x8>;
  reg-names = "pll_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;
  vddio-supply = <&pm8994_l12>;
  vcca-supply = <&pm8994_l28>;

  clocks = <&clock_mmss 0x684ccb41>;
  clock-names = "iface_clk";
  clock-rate = <0>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };

   qcom,platform-supply-entry@2 {
    reg = <2>;
    qcom,supply-name = "vcca";
    qcom,supply-min-voltage = <1000000>;
    qcom,supply-max-voltage = <1000000>;
    qcom,supply-enable-load = <10000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };

 mdss_hdmi_pll: qcom,mdss_hdmi_pll@0xfd9a8600 {
  compatible = "qcom,mdss_hdmi_pll_8994";
  label = "MDSS HDMI PLL";
  #clock-cells = <1>;

  reg = <0xfd9a8600 0xac4>,
        <0xfd9a9200 0x0C8>,
        <0xfd8c2300 0x8>;
  reg-names = "pll_base", "phy_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;
  vddio-supply = <&pm8994_l12>;
  vcca-supply = <&pm8994_l28>;

  clocks = <&clock_mmss 0x684ccb41>;
  clock-names = "iface_clk";
  clock-rate = <0>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };

   qcom,platform-supply-entry@2 {
    reg = <2>;
    qcom,supply-name = "vcca";
    qcom,supply-min-voltage = <1000000>;
    qcom,supply-max-voltage = <1000000>;
    qcom,supply-enable-load = <10000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };
};
# 343 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-bus.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8994-bus.dtsi"
# 1 "/home/thicklizard/m9_kernel/arch/arm64/boot/dts/include/dt-bindings/msm/msm-bus-ids.h" 1
# 14 "arch/arm64/boot/dts/qcom/msm8994-bus.dtsi" 2
# 1 "/home/thicklizard/m9_kernel/arch/arm64/boot/dts/include/dt-bindings/msm/msm-bus-rule-ops.h" 1
# 15 "arch/arm64/boot/dts/qcom/msm8994-bus.dtsi" 2

&soc {
 ad_hoc_bus: ad-hoc-bus@fc460000 {
  compatible = "qcom,msm-bus-device";
  reg = <0xFC460000 0x5880>,
   <0xFC380000 0x80000>,
   <0xFC468000 0x2400>,
   <0xFC478000 0x3480>,
   <0xFC480000 0x80>;
  reg-names = "snoc-base", "bimc-base", "pnoc-base", "mnoc-base", "cnoc-base";

  fab_snoc: fab-snoc {
   cell-id = <1024>;
   label = "fab-snoc";
   qcom,fab-dev;
   qcom,base-name = "snoc-base";
   qcom,base-offset = <0x5000>;
   qcom,qos-off = <0x80>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0xe6900bb6>,
         <&clock_rpm 0x5d4683bd>;

   coresight-id = <50>;
   coresight-name = "coresight-snoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in0>;
   coresight-child-ports = <3>;
  };

  fab_bimc: fab-bimc {
   cell-id = <0>;
   label = "fab-bimc";
   qcom,fab-dev;
   qcom,base-name = "bimc-base";
   qcom,bus-type = <2>;
   qcom,util-fact = <153>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0xd212feea>,
         <&clock_rpm 0x71d1a499>;

   coresight-id = <55>;
   coresight-name = "coresight-bimc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in1>;
   coresight-child-ports = <3>;
  };

  fab_pnoc: fab-pnoc {
   cell-id = <4096>;
   label = "fab-pnoc";
   qcom,fab-dev;
   qcom,base-name = "pnoc-base";
   qcom,base-offset = <0x3000>;
   qcom,qos-off = <0x80>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0x38b95c77>,
         <&clock_rpm 0x8c9b4e93>;

   coresight-id = <54>;
   coresight-name = "coresight-pnoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in0>;
   coresight-child-ports = <6>;
  };

  fab_mnoc: fab-mnoc {
   cell-id = <2048>;
   label = "fab-mnoc";
   qcom,fab-dev;
   qcom,base-name = "mnoc-base";
   qcom,base-offset = <0x3000>;
   qcom,bus-type = <1>;
   qcom,qos-off = <0x80>;
   qcom,util-fact = <153>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_mmss 0xcbd7b001>,
         <&clock_mmss 0xcbd7b001>;

   coresight-id = <56>;
   coresight-name = "coresight-mmnoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in0>;
   coresight-child-ports = <5>;
  };

  fab_cnoc: fab-cnoc {
   cell-id = <5120>;
   label = "fab-cnoc";
   qcom,fab-dev;
   qcom,base-name = "cnoc-base";
   qcom,base-offset = <0x3000>;
   qcom,qos-off = <0x80>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0x62228b5d>,
         <&clock_rpm 0x67442955>;
  };

  fab_ovirt: fab-ovirt {
   cell-id = <6144>;
   label = "fab-ovirt";
   qcom,fab-dev;
   qcom,bypass-qos-prg;
   qcom,virt-dev;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0x3968c738>,
         <&clock_rpm 0x66dd774f >;
  };



  mas_apps_proc: mas-apps-proc {
   cell-id = <1>;
   label = "mas-apps-proc";
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <8>;
   qcom,connections = <&bimc_int_apps_ebi &bimc_int_apps_snoc>;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,ws = <10000>;
   qcom,gp = <5000>;
   qcom,thmp = <50>;
   qcom,ap-owned;
  };

  bimc_int_apps_ebi: bimc-int-apps-ebi {
   cell-id = <10043>;
   label = "bimc-int-apps-ebi";
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_ebi>;
  };

  bimc_int_apps_snoc: bimc-int-apps-snoc {
   cell-id = <10044>;
   label = "bimc-int-apps-snoc";
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,connections = <&slv_bimc_snoc>;
   qcom,mas-rpm-id = <1>;
  };


  mas_oxili: mas-oxili {
   cell-id = <26>;
   label = "mas-oxili";
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <8>;
   qcom,qport = <2>;
   qcom,qos-mode = "fixed";
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,ap-owned;
   qcom,connections = <&slv_ebi &slv_appss_l2 &slv_bimc_snoc>;
  };


  mas_mnoc_bimc: mas-mnoc-bimc {
   cell-id = <10027>;
   label = "mas-mnoc-bimc";
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <16>;
   qcom,qport = <3>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi &slv_appss_l2 &slv_bimc_snoc>;
   qcom,ap-owned;
  };


  mas_snoc_bimc: mas-snoc-bimc {
   cell-id = <10031>;
   label = "mas-snoc-bimc";
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <8>;
   qcom,qport = <4>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi &slv_appss_l2>;
   qcom,mas-rpm-id = <3>;
  };


  slv_ebi: slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <8>;
   qcom,qport = <0 1>;
   qcom,slv-rpm-id = <0>;
  };


  slv_appss_l2: slv-appss-l2 {
   cell-id = <514>;
   label = "slv-appss-l2";
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <1>;
  };


  slv_bimc_snoc: slv-bimc-snoc {
   cell-id = <10017>;
   label = "slv-bimc-snoc";
   qcom,bus-dev = <&fab_bimc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_bimc_snoc>;
   qcom,slv-rpm-id = <2>;
  };



  mas_cnoc_mnoc_mmss_cfg: mas-cnoc-mnoc-mmss-cfg {
   cell-id = <102>;
   label = "mas-cnoc-mnoc-mmss-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,connections = <&slv_camera_cfg &slv_cpr_cfg &slv_cpr_xpu_cfg
    &slv_ocmem_cfg &slv_misc_cfg &slv_misc_xpu_cfg
    &slv_oxili_cfg &slv_venus_cfg &slv_mnoc_clocks_cfg
    &slv_mnoc_clocks_xpu_cfg &slv_mnoc_mpu_cfg &slv_display_cfg
    &slv_avsync_cfg &slv_vpu_cfg>;
   qcom,ap-owned;
  };


  mas_cnoc_mnoc_cfg: mas-cnoc-mnoc-cfg {
   cell-id = <103>;
   label = "mas-cnoc-mnoc-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,connections = <&slv_srvc_mnoc>;
   qcom,mas-rpm-id = <5>;
  };


  mas_gemini: mas-gemini {
   cell-id = <62>;
   label = "mas-gemini";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,qport = <0>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,ap-owned;
  };


  mas_mdp_p0: mas-mdp-p0 {
   cell-id = <22>;
   label = "mas-mdp-p0";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,qport = <2>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,ap-owned;
  };


  mas_mdp_p1: mas-mdp-p1 {
   cell-id = <23>;
   label = "mas-mdp-p1";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,qport = <1>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,ap-owned;
  };


  mas_venus_p0: mas-venus-p0 {
   cell-id = <63>;
   label = "mas-venus-p0";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,qport = <3>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,ap-owned;
  };


  mas_venus_p1: mas-venus-p1 {
   cell-id = <64>;
   label = "mas-venus-p1";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,qport = <4>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,ap-owned;
  };


  mas_vfe: mas-vfe {
   cell-id = <29>;
   label = "mas-vfe";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,qport = <6>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,ap-owned;
  };

  mas_cpp: mas-cpp {
   cell-id = <106>;
   label = "mas-cpp";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,qport = <5>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,ap-owned;
  };

  mas_vpu: mas-vpu {
   cell-id = <94>;
   label = "mas-vpu";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,qos-mode = "bypass";
   qcom,qport = <8>;
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,ap-owned;
  };


  slv_camera_cfg: slv-camera-cfg {
   cell-id = <589>;
   label = "slv-camera-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <3>;
  };


  slv_cpr_cfg: slv-cpr-cfg {
   cell-id = <592>;
   label = "slv-cpr-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <6>;
  };


  slv_cpr_xpu_cfg: slv-cpr-xpu-cfg {
   cell-id = <593>;
   label = "slv-cpr-xpu-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <7>;
  };


  slv_ocmem_cfg: slv-ocmem-cfg {
   cell-id = <591>;
   label = "slv-ocmem-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <5>;
  };


  slv_misc_cfg: slv-misc-cfg {
   cell-id = <594>;
   label = "slv-misc-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <8>;
  };


  slv_misc_xpu_cfg: slv-misc-xpu-cfg {
   cell-id = <595>;
   label = "slv-misc-xpu-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <9>;
  };


  slv_oxili_cfg: slv-oxili-cfg {
   cell-id = <598>;
   label = "slv-oxili-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <11>;
  };


  slv_venus_cfg: slv-venus-cfg {
   cell-id = <597>;
   label = "slv-venus-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <10>;
  };


  slv_mnoc_clocks_cfg: slv-mnoc-clocks-cfg {
   cell-id = <599>;
   label = "slv-mnoc-clocks-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <12>;
  };


  slv_mnoc_clocks_xpu_cfg: slv-mnoc-clocks-xpu-cfg {
   cell-id = <600>;
   label = "slv-mnoc-clocks-xpu-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <13>;
  };


  slv_mnoc_mpu_cfg: slv-mnoc-mpu-cfg {
   cell-id = <601>;
   label = "slv-mnoc-mpu-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <14>;
  };


  slv_display_cfg: slv-display-cfg {
   cell-id = <590>;
   label = "slv-display-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <4>;
  };


  slv_avsync_cfg: slv-avsync-cfg {
   cell-id = <656>;
   label = "slv-avsync-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <93>;
  };


  slv_vpu_cfg: slv-vpu-cfg {
   cell-id = <658>;
   label = "slv-vpu-cfg";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <94>;
  };


  slv_mnoc_bimc: slv-mnoc-bimc {
   cell-id = <10028>;
   label = "slv-mnoc-bimc";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,qport = <16 17>;
   qcom,connections = <&mas_mnoc_bimc>;
   qcom,ap-owned;
  };


  slv_srvc_mnoc: slv-srvc-mnoc {
   cell-id = <669>;
   label = "slv-srvc-mnoc";
   qcom,bus-dev = <&fab_mnoc>;
   qcom,buswidth = <16>;
   qcom,slv-rpm-id = <17>;
  };



  mas_lpass_ahb: mas-lpass-ahb {
   cell-id = <52>;
   label = "mas-lpass-ahb";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_snoc_bimc &slv_ocimem &slv_snoc_pnoc>;
   qcom,mas-rpm-id = <18>;
  };


  mas_qdss_bam: mas-qdss-bam {
   cell-id = <53>;
   label = "mas-qdss-bam";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qport = <1>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&slv_snoc_bimc &slv_snoc_pnoc &slv_usb3>;
   qcom,ap-owned;
  };


  mas_bimc_snoc: mas-bimc-snoc {
   cell-id = <10016>;
   label = "mas-bimc-snoc";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_kpss_ahb &slv_lpass &slv_snoc_cnoc
    &slv_ocimem &slv_snoc_ovirt &slv_snoc_pnoc &slv_qdss_stm>;
   qcom,ap-owned;
  };


  mas_cnoc_snoc: mas-cnoc-snoc {
   cell-id = <10033>;
   label = "mas-cnoc-snoc";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_kpss_ahb &slv_lpass &slv_snoc_bimc
    &slv_ocimem &slv_snoc_ovirt &slv_snoc_pnoc &slv_qdss_stm>;
   qcom,mas-rpm-id = <22>;
  };


  mas_crypto_c0: mas-crypto-c0 {
   cell-id = <55>;
   label = "mas-crypto-c0";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qos-mode = "fixed";
   qcom,qport = <2>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&slv_lpass &slv_usb3 &slv_snoc_bimc
    &slv_ocimem &slv_snoc_ovirt &slv_snoc_pnoc>;
   qcom,ap-owned;
  };


  mas_crypto_c1: mas-crypto-c1 {
   cell-id = <56>;
   label = "mas-crypto-c1";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qos-mode = "fixed";
   qcom,qport = <3>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&slv_lpass &slv_usb3 &slv_snoc_bimc
    &slv_ocimem &slv_snoc_ovirt &slv_snoc_pnoc>;
   qcom,ap-owned;
  };


  mas_crypto_c2: mas-crypto-c2 {
   cell-id = <97>;
   label = "mas-crypto-c2";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qos-mode = "fixed";
   qcom,qport = <9>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&slv_lpass &slv_usb3 &slv_snoc_bimc
    &slv_ocimem &slv_snoc_ovirt &slv_snoc_pnoc>;
   qcom,ap-owned;
  };


  mas_lpass_proc: mas-lpass-proc {
   cell-id = <11>;
   label = "mas-lpass-proc";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qport = <4>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_snoc_bimc &slv_snoc_cnoc &slv_ocimem
    &slv_snoc_ovirt &slv_snoc_pnoc &slv_qdss_stm>;
   qcom,mas-rpm-id = <25>;
  };


  mas_ovirt_snoc: mas-ovirt-snoc {
   cell-id = <10037>;
   label = "mas-ovirt-snoc";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qport = <5>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_snoc_bimc>;
   qcom,mas-rpm-id = <54>;
  };


  mas_periph_snoc: mas-periph-snoc {
   cell-id = <10010>;
   label = "mas-periph-snoc";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qport = <13>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_lpass &slv_snoc_bimc &slv_snoc_cnoc
    &slv_ocimem &slv_qdss_stm>;
   qcom,mas-rpm-id = <29>;
  };


  mas_pcie_0: mas-pcie-0 {
   cell-id = <45>;
   label = "mas-pcie-0";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qport = <7>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&slv_kpss_ahb &slv_snoc_bimc &slv_ocimem>;
   qcom,ap-owned;
  };


  mas_pcie_1: mas-pcie-1 {
   cell-id = <100>;
   label = "mas-pcie-1";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qport = <16>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&slv_kpss_ahb &slv_snoc_bimc &slv_ocimem>;
   qcom,ap-owned;
  };


  mas_qdss_etr: mas-qdss-etr {
   cell-id = <60>;
   label = "mas-qdss-etr";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qport = <8>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&slv_snoc_bimc &slv_snoc_pnoc>;
   qcom,ap-owned;
  };


  mas_ufs: mas-ufs {
   cell-id = <95>;
   label = "mas-ufs";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&slv_snoc_bimc &slv_snoc_cnoc &slv_ocimem
    &slv_snoc_ovirt>;
   qcom,ap-owned;
  };


  mas_usb3: mas-usb3 {
   cell-id = <61>;
   label = "mas-usb3";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&slv_lpass &slv_usb3 &slv_snoc_bimc
    &slv_snoc_cnoc &slv_ocimem &slv_snoc_pnoc>;
   qcom,ap-owned;
  };


  mas_ipa: mas-ipa {
   cell-id = <90>;
   label = "mas-ipa";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,qport = <15>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&slv_usb3 &slv_snoc_bimc &slv_snoc_cnoc
    &slv_ocimem &slv_pcie_0 &slv_snoc_pnoc &slv_qdss_stm>;
   qcom,ap-owned;
  };


  slv_kpss_ahb: slv-kpss-ahb {
   cell-id = <520>;
   label = "slv-kpss-ahb";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <20>;
  };


  slv_lpass: slv-lpass {
   cell-id = <522>;
   label = "slv-lpass";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <21>;
  };


  slv_snoc_bimc: slv-snoc-bimc {
   cell-id = <10032>;
   label = "slv-snoc-bimc";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_snoc_bimc>;
   qcom,slv-rpm-id = <24>;
  };


  slv_snoc_cnoc: slv-snoc-cnoc {
   cell-id = <10036>;
   label = "slv-snoc-cnoc";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_snoc_cnoc>;
   qcom,slv-rpm-id = <25>;
  };


  slv_ocimem: slv-ocimem {
   cell-id = <585>;
   label = "slv-ocimem";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <26>;
  };


  slv_snoc_ovirt: slv-snoc-ovirt {
   cell-id = <10040>;
   label = "slv-snoc-ovirt";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_snoc_ovirt>;
   qcom,slv-rpm-id = <27>;
  };


  slv_snoc_pnoc: slv-snoc-pnoc {
   cell-id = <10042>;
   label = "slv-snoc-pnoc";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_snoc_pnoc>;
   qcom,slv-rpm-id = <28>;
  };


  slv_qdss_stm: slv-qdss-stm {
   cell-id = <588>;
   label = "slv-qdss-stm";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <30>;
  };

  slv_usb3: slv-usb3 {
   cell-id = <583>;
   label = "slv-usb3";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <22>;
  };


  slv_pcie_0: slv-pcie-0 {
   cell-id = <665>;
   label = "slv-pcie-0";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <84>;
  };


  slv_pcie_1: slv-pcie-1 {
   cell-id = <666>;
   label = "slv-pcie-1";
   qcom,bus-dev = <&fab_snoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <85>;
  };



  mas_snoc_ovirt: mas-snoc-ovirt {
   cell-id = <10039>;
   label = "mas-snoc-ovirt";
   qcom,bus-dev = <&fab_ovirt>;
   qcom,buswidth = <32>;
   qcom,connections = <&slv_ocmem>;
   qcom,ap-owned;
  };


  mas_ocmem_dma: mas-ocmem-dma {
   cell-id = <58>;
   label = "mas-ocmem-dma";
   qcom,bus-dev = <&fab_ovirt>;
   qcom,buswidth = <32>;
   qcom,connections = <&slv_ocmem &slv_ovirt_snoc>;
   qcom,ap-owned;
  };


  mas_oxili_ocmem: mas-oxili-ocmem {
   cell-id = <89>;
   label = "mas-oxili-ocmem";
   qcom,bus-dev = <&fab_ovirt>;
   qcom,buswidth = <32>;
   qcom,connections = <&slv_ocmem_gfx>;
   qcom,ap-owned;
  };


  mas_venus_ocmem: mas-venus-ocmem {
   cell-id = <68>;
   label = "mas-venus-ocmem";
   qcom,bus-dev = <&fab_ovirt>;
   qcom,buswidth = <32>;
   qcom,connections = <&slv_ocmem>;
   qcom,ap-owned;
  };


  slv_ocmem: slv-ocmem {
   cell-id = <604>;
   label = "slv-ocmem";
   qcom,bus-dev = <&fab_ovirt>;
   qcom,buswidth = <16>;
   qcom,ap-owned;
   clock-names = "node_clk";
   clocks = <&clock_mmss 0x20297054>;
  };

  slv_ocmem_gfx: slv-ocmem-gfx {
   cell-id = <662>;
   label = "slv-ocmem-gfx";
   qcom,bus-dev = <&fab_ovirt>;
   qcom,buswidth = <32>;
  };


  slv_ovirt_snoc: slv-ovirt-snoc {
   cell-id = <10038>;
   label = "slv-ovirt-snoc";
   qcom,bus-dev = <&fab_ovirt>;
   qcom,buswidth = <32>;
   qcom,connections = <&mas_ovirt_snoc>;
   qcom,slv-rpm-id = <77>;
  };



  mas_bam_dma: mas-bam-dma {
   cell-id = <83>;
   label = "mas-bam-dma";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_sdcc_1 &slv_sdcc_3 &slv_blsp_2
    &slv_sdcc_2 &slv_sdcc_4 &slv_blsp_1 &slv_tsif
    &slv_usb_hs &slv_periph_snoc>;
   qcom,mas-rpm-id = <38>;
  };


  mas_blsp_2: mas-blsp-2 {
   cell-id = <84>;
   label = "mas-blsp-2";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bam_dma &slv_sdcc_1 &slv_sdcc_3
    &slv_sdcc_2 &slv_sdcc_4 &slv_blsp_1 &slv_tsif
    &slv_usb_hs &slv_periph_snoc>;
   qcom,mas-rpm-id = <39>;
  };


  mas_blsp_1: mas-blsp-1 {
   cell-id = <86>;
   label = "mas-blsp-1";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bam_dma &slv_sdcc_1 &slv_sdcc_3
    &slv_blsp_2 &slv_sdcc_2 &slv_sdcc_4 &slv_tsif
    &slv_usb_hs &slv_periph_snoc>;
   qcom,mas-rpm-id = <41>;
  };


  mas_tsif: mas-tsif {
   cell-id = <82>;
   label = "mas-tsif";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bam_dma &slv_sdcc_1 &slv_sdcc_3
    &slv_blsp_2 &slv_sdcc_2 &slv_sdcc_4 &slv_blsp_1
    &slv_usb_hs &slv_periph_snoc>;
   qcom,mas-rpm-id = <37>;
  };


  mas_usb_hs: mas-usb-hs {
   cell-id = <87>;
   label = "mas-usb-hs";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bam_dma &slv_sdcc_1 &slv_sdcc_3
    &slv_blsp_2 &slv_sdcc_2 &slv_sdcc_4 &slv_blsp_1
    &slv_tsif &slv_periph_snoc>;
   qcom,mas-rpm-id = <42>;
  };


  mas_pnoc_cfg: mas-pnoc-cfg {
   cell-id = <88>;
   label = "mas-pnoc-cfg";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_prng>;
   qcom,mas-rpm-id = <43>;
  };


  mas_sdcc_1: mas-sdcc-1 {
   cell-id = <78>;
   label = "mas-sdcc-1";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bam_dma &slv_sdcc_3 &slv_blsp_2
    &slv_sdcc_2 &slv_sdcc_4 &slv_blsp_1 &slv_tsif
    &slv_usb_hs &slv_periph_snoc>;
   qcom,mas-rpm-id = <33>;
  };


  mas_sdcc_2: mas-sdcc-2 {
   cell-id = <81>;
   label = "mas-sdcc-2";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bam_dma &slv_sdcc_1 &slv_sdcc_3
    &slv_blsp_2 &slv_sdcc_4 &slv_blsp_1 &slv_tsif
    &slv_usb_hs &slv_periph_snoc>;
   qcom,mas-rpm-id = <35>;
  };


  mas_sdcc_3: mas-sdcc-3 {
   cell-id = <79>;
   label = "mas-sdcc-3";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bam_dma &slv_sdcc_1 &slv_blsp_2
    &slv_sdcc_2 &slv_sdcc_4 &slv_blsp_1 &slv_tsif
    &slv_usb_hs &slv_periph_snoc>;
   qcom,mas-rpm-id = <34>;
  };


  mas_sdcc_4: mas-sdcc-4 {
   cell-id = <80>;
   label = "mas-sdcc-4";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bam_dma &slv_sdcc_1 &slv_sdcc_3
    &slv_blsp_2 &slv_sdcc_2 &slv_blsp_1 &slv_tsif
    &slv_usb_hs &slv_periph_snoc>;
   qcom,mas-rpm-id = <36>;
  };


  mas_snoc_pnoc: mas-snoc-pnoc {
   cell-id = <10041>;
   label = "mas-snoc-pnoc";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bam_dma &slv_sdcc_1 &slv_sdcc_3
    &slv_sdcc_2 &slv_sdcc_4
    &slv_blsp_2 &slv_blsp_1 &slv_tsif &slv_usb_hs
    &slv_pdm &slv_prng>;
   qcom,mas-rpm-id = <44>;
  };


  slv_bam_dma: slv-bam-dma {
   cell-id = <610>;
   label = "slv-bam-dma";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <36>;
  };


  slv_sdcc_1: slv-sdcc-1 {
   cell-id = <606>;
   label = "slv-sdcc-1";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <31>;
  };


  slv_sdcc_3: slv-sdcc-3 {
   cell-id = <607>;
   label = "slv-sdcc-3";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <32>;
  };


  slv_blsp_2: slv-blsp-2 {
   cell-id = <611>;
   label = "slv-blsp-2";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <37>;
  };


  slv_sdcc_2: slv-sdcc-2 {
   cell-id = <608>;
   label = "slv-sdcc-2";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <33>;
  };


  slv_sdcc_4: slv-sdcc-4 {
   cell-id = <609>;
   label = "slv-sdcc-4";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <34>;
  };


  slv_blsp_1: slv-blsp-1 {
   cell-id = <613>;
   label = "slv-blsp-1";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <39>;
  };


  slv_tsif: slv-tsif {
   cell-id = <575>;
   label = "slv-tsif";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <35>;
  };


  slv_usb_hs: slv-usb-hs {
   cell-id = <614>;
   label = "slv-usb-hs";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <40>;
  };


  slv_pdm: slv-pdm {
   cell-id = <615>;
   label = "slv-pdm";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <41>;
  };


  slv_prng: slv-prng {
   cell-id = <618>;
   label = "slv-prng";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <44>;
  };


  slv_periph_snoc: slv-periph-snoc {
   cell-id = <10011>;
   label = "slv-periph-snoc";
   qcom,bus-dev = <&fab_pnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_periph_snoc>;
   qcom,slv-rpm-id = <45>;
  };



  mas_rpm_inst: mas-rpm-inst {
   cell-id = <72>;
   label = "mas-rpm-inst";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_boot_rom>;
   qcom,mas-rpm-id = <45>;
  };


  mas_rpm_sys: mas-rpm-sys {
   cell-id = <74>;
   label = "mas-rpm-sys";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_clk_ctl &slv_crypto_2_cfg
    &slv_security &slv_tcsr &slv_tlmm &slv_crypto_0_cfg
    &slv_crypto_1_cfg &slv_imem_cfg &slv_message_ram
    &slv_bimc_cfg &slv_cnoc_mnoc_mmss_cfg &slv_spdm_wrapper
    &slv_dehr_cfg &slv_mpm &slv_qdss_cfg &slv_pnoc_cfg
    &slv_snoc_cfg &slv_snoc_mpu_cfg &slv_ebi1_dll_cfg
    &slv_phy_apu_cfg &slv_ebi1_phy_cfg &slv_pcie_0_cfg
    &slv_pcie_1_cfg &slv_spss_geni_ir &slv_ufs_cfg &slv_cnoc_snoc>;
   qcom,mas-rpm-id = <47>;
  };


  mas_dehr: mas-dehr {
   cell-id = <75>;
   label = "mas-dehr";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_bimc_cfg>;
   qcom,mas-rpm-id = <48>;
  };


  mas_spdm: mas-spdm {
   cell-id = <533>;
   label = "mas-spdm";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_cnoc_snoc>;
   qcom,mas-rpm-id = <50>;
  };


  mas_tic: mas-tic {
   cell-id = <77>;
   label = "mas-tic";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_clk_ctl &slv_crypto_2_cfg &slv_security
    &slv_tcsr &slv_tlmm &slv_crypto_0_cfg &slv_crypto_1_cfg
    &slv_imem_cfg &slv_message_ram &slv_bimc_cfg &slv_boot_rom
    &slv_cnoc_mnoc_mmss_cfg &slv_spdm_wrapper &slv_dehr_cfg
    &slv_mpm &slv_qdss_cfg &slv_pnoc_cfg &slv_snoc_cfg
    &slv_snoc_mpu_cfg &slv_ebi1_dll_cfg &slv_phy_apu_cfg
    &slv_ebi1_phy_cfg &slv_rpm &slv_pcie_0_cfg &slv_pcie_1_cfg
    &slv_spss_geni_ir &slv_ufs_cfg &slv_cnoc_snoc>;
   qcom,mas-rpm-id = <51>;
  };


  mas_snoc_cnoc: mas-snoc-cnoc {
   cell-id = <10035>;
   label = "mas-snoc-cnoc";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_clk_ctl &slv_crypto_2_cfg &slv_security
    &slv_tcsr &slv_tlmm &slv_crypto_0_cfg &slv_crypto_1_cfg
    &slv_imem_cfg &slv_message_ram &slv_bimc_cfg &slv_boot_rom
    &slv_cnoc_mnoc_mmss_cfg &slv_spdm_wrapper &slv_dehr_cfg
    &slv_mpm &slv_qdss_cfg &slv_pnoc_cfg &slv_snoc_cfg
    &slv_snoc_mpu_cfg &slv_ebi1_dll_cfg &slv_phy_apu_cfg
    &slv_ebi1_phy_cfg &slv_rpm &slv_pcie_0_cfg &slv_pcie_1_cfg
    &slv_spss_geni_ir &slv_ufs_cfg>;
   qcom,mas-rpm-id = <52>;
  };


  mas_qdss_dap: mas-qdss-dap {
   cell-id = <76>;
   label = "mas-qdss-dap";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&slv_clk_ctl &slv_crypto_2_cfg &slv_security
    &slv_tcsr &slv_tlmm &slv_crypto_0_cfg &slv_crypto_1_cfg
    &slv_imem_cfg &slv_message_ram &slv_bimc_cfg &slv_boot_rom
    &slv_cnoc_mnoc_mmss_cfg &slv_spdm_wrapper &slv_dehr_cfg
    &slv_mpm &slv_qdss_cfg &slv_pnoc_cfg &slv_snoc_cfg
    &slv_snoc_mpu_cfg &slv_ebi1_dll_cfg &slv_phy_apu_cfg
    &slv_ebi1_phy_cfg &slv_rpm &slv_pcie_0_cfg &slv_pcie_1_cfg
    &slv_spss_geni_ir &slv_ufs_cfg &slv_cnoc_snoc>;
   qcom,mas-rpm-id = <49>;
  };


  slv_clk_ctl: slv-clk-ctl {
   cell-id = <620>;
   label = "slv-clk-ctl";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <47>;
  };


  slv_crypto_2_cfg: slv-crypto-2-cfg {
   cell-id = <657>;
   label = "slv-crypto-2-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <87>;
  };


  slv_security: slv-security {
   cell-id = <622>;
   label = "slv-security";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <49>;
  };


  slv_tcsr: slv-tcsr {
   cell-id = <623>;
   label = "slv-tcsr";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <50>;
  };


  slv_tlmm: slv-tlmm {
   cell-id = <624>;
   label = "slv-tlmm";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <51>;
  };


  slv_crypto_0_cfg: slv-crypto-0-cfg {
   cell-id = <625>;
   label = "slv-crypto-0-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <52>;
  };


  slv_crypto_1_cfg: slv-crypto-1-cfg {
   cell-id = <626>;
   label = "slv-crypto-1-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <53>;
  };


  slv_imem_cfg: slv-imem-cfg {
   cell-id = <627>;
   label = "slv-imem-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <54>;
  };


  slv_message_ram: slv-message-ram {
   cell-id = <628>;
   label = "slv-message-ram";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <55>;
  };


  slv_bimc_cfg: slv-bimc-cfg {
   cell-id = <629>;
   label = "slv-bimc-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <56>;
  };


  slv_boot_rom: slv-boot-rom {
   cell-id = <630>;
   label = "slv-boot-rom";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <57>;
  };


  slv_cnoc_mnoc_mmss_cfg: slv-cnoc-mnoc-mmss-cfg {
   cell-id = <631>;
   label = "slv-cnoc-mnoc-mmss-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_cnoc_mnoc_mmss_cfg>;
   qcom,slv-rpm-id = <58>;
  };


  slv_pmic_arb: slv-pmic-arb {
   cell-id = <632>;
   label = "slv-pmic-arb";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <59>;
  };


  slv_spdm_wrapper: slv-spdm-wrapper {
   cell-id = <633>;
   label = "slv-spdm-wrapper";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <60>;
  };


  slv_dehr_cfg: slv-dehr-cfg {
   cell-id = <634>;
   label = "slv-dehr-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <61>;
  };


  slv_mpm: slv-mpm {
   cell-id = <536>;
   label = "slv-mpm";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <62>;
  };


  slv_qdss_cfg: slv-qdss-cfg {
   cell-id = <635>;
   label = "slv-qdss-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <63>;
  };


  slv_rbcpr_qdss_apu_cfg: slv-rbcpr-qdss-apu-cfg {
   cell-id = <637>;
   label = "slv-rbcpr-qdss-apu-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <65>;
  };


  slv_rbcpr_cfg: slv-rbcpr-cfg {
   cell-id = <636>;
   label = "slv-rbcpr-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <64>;
  };


  slv_cnoc_mnoc_cfg: slv-cnoc-mnoc-cfg {
   cell-id = <640>;
   label = "slv-cnoc-mnoc-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_cnoc_mnoc_cfg>;
   qcom,slv-rpm-id = <66>;
  };


  slv_pnoc_cfg: slv-pnoc-cfg {
   cell-id = <641>;
   label = "slv-pnoc-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_pnoc_cfg>;
   qcom,slv-rpm-id = <69>;
  };


  slv_snoc_cfg: slv-snoc-cfg {
   cell-id = <642>;
   label = "slv-snoc-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <70>;
  };


  slv_snoc_mpu_cfg: slv-snoc-mpu-cfg {
   cell-id = <638>;
   label = "slv-snoc-mpu-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <67>;
  };


  slv_ebi1_dll_cfg: slv-ebi1-dll-cfg {
   cell-id = <643>;
   label = "slv-ebi1-dll-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <71>;
  };


  slv_phy_apu_cfg: slv-phy-apu-cfg {
   cell-id = <644>;
   label = "slv-phy-apu-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <72>;
  };


  slv_ebi1_phy_cfg: slv-ebi1-phy-cfg {
   cell-id = <645>;
   label = "slv-ebi1-phy-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <73>;
  };


  slv_rpm: slv-rpm {
   cell-id = <534>;
   label = "slv-rpm";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <74>;
  };


  slv_pcie_0_cfg: slv-pcie-0-cfg {
   cell-id = <667>;
   label = "slv-pcie-0-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <88>;
  };


  slv_pcie_1_cfg: slv-pcie-1-cfg {
   cell-id = <668>;
   label = "slv-pcie-1-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <89>;
  };


  slv_spss_geni_ir: slv-spss-geni-ir {
   cell-id = <661>;
   label = "slv-spss-geni-ir";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,slv-rpm-id = <91>;
  };


  slv_ufs_cfg: slv-ufs-cfg {
   cell-id = <650>;
   label = "slv-ufs-cfg";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,slv-rpm-id = <92>;
  };


  slv_cnoc_snoc: slv-cnoc-snoc {
   cell-id = <10034>;
   label = "slv-cnoc-snoc";
   qcom,bus-dev = <&fab_cnoc>;
   qcom,buswidth = <8>;
   qcom,connections = <&mas_cnoc_snoc>;
   qcom,slv-rpm-id = <75>;
  };
 };

 static-rules {
  compatible = "qcom,msm-bus-static-bw-rules";

  rule0 {
   qcom,src-nodes = <&mas_apps_proc>;
   qcom,src-field = <2>;
   qcom,src-op = <0>;
   qcom,thresh = <250000>;
   qcom,mode = <0>;
   qcom,dest-node = <&mas_apps_proc>;
   qcom,dest-bw = <600000>;
  };

  rule1 {
   qcom,src-nodes = <&mas_apps_proc>;
   qcom,src-field = <2>;
   qcom,src-op = <0>;
   qcom,thresh = <307000>;
   qcom,mode = <0>;
   qcom,dest-node = <&mas_apps_proc>;
   qcom,dest-bw = <900000>;
  };

  rule2 {
   qcom,src-nodes = <&mas_apps_proc>;
   qcom,src-field = <2>;
   qcom,src-op = <3>;
   qcom,thresh = <307000>;
   qcom,mode = <1>;
   qcom,dest-node = <&mas_apps_proc>;
  };
 };

 devfreq_spdm_cpu {
  compatible = "qcom,devfreq_spdm";
  qcom,msm-bus,name = "devfreq_spdm";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 512 0 0>,
    <1 512 0 0>;
  qcom,msm-bus,active-only;
  qcom,spdm-client = <0>;

  clock-names = "cci_clk";
  clocks = <&clock_cpu 0x96854074>;

  qcom,bw-upstep = <1000>;
  qcom,bw-dwnstep = <1000>;
  qcom,max-vote = <10000>;
  qcom,up-step-multp = <2>;
  qcom,spdm-interval = <100>;

  qcom,ports = <16>;
  qcom,alpha-up = <7>;
  qcom,alpha-down = <15>;
  qcom,bucket-size = <8>;


  qcom,pl-freqs = <140000000 160000000>;


  qcom,reject-rate = <5000 5000 5000 5000 5000 5000>;

  qcom,response-time-us = <10000 10000 10000 10000 3000 3000>;

  qcom,cci-response-time-us = <10000 10000 10000 10000 1000 1000>;
  qcom,max-cci-freq = <600000000>;
 };

 devfreq_spdm_gov {
  compatible = "qcom,gov_spdm_hyp";
  interrupt-names = "spdm-irq";
  interrupts = <0 192 0>;
 };
};
# 344 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 cpuss@fd4a8000 {
  compatible = "qcom,cpuss-8994";
  reg = <0xfd4a8000 0x4>;
 };

 cpu_fuse@fc4b80b4 {
  compatible = "qcom,cpufuse-8994";
  reg = <0xfc4b80b4 0x4>;
 };

 acc0:clock-controller@f908b004 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9070000 0x1000>,
        <0xf908b000 0x1000>,
        <0xf900b000 0x1000>;
 };

 acc1:clock-controller@f909b004 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9071000 0x1000>,
        <0xf909b000 0x1000>,
        <0xf900b000 0x1000>;
 };

 acc2:clock-controller@f90ab004 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9072000 0x1000>,
        <0xf90ab000 0x1000>,
        <0xf900b000 0x1000>;
 };

 acc3:clock-controller@f90bb004 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9073000 0x1000>,
        <0xf90bb000 0x1000>,
        <0xf900b000 0x1000>;
 };

 acc4:clock-controller@f90cb004 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9074000 0x1000>,
        <0xf90cb000 0x1000>,
        <0xf900b000 0x1000>;
 };

 acc5:clock-controller@f90db004 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9075000 0x1000>,
        <0xf90db000 0x1000>,
        <0xf900b000 0x1000>;
 };

 acc6:clock-controller@f90eb004 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9076000 0x1000>,
        <0xf90eb000 0x1000>,
        <0xf900b000 0x1000>;
 };

 acc7:clock-controller@f90fb004 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9077000 0x1000>,
        <0xf90fb000 0x1000>,
        <0xf900b000 0x1000>;
 };

 ldo0:ldo-vref@f9070000 {
  compatible = "qcom,8994-cpu-ldo-vref";
  reg = <0xf9070000 0x30>;
  qcom,ldo-vref-ret = <0x2a>;
 };

 ldo1:ldo-vref@f9071000 {
  compatible = "qcom,8994-cpu-ldo-vref";
  reg = <0xf9071000 0x30>;
  qcom,ldo-vref-ret = <0x2a>;
 };

 ldo2:ldo-vref@f9072000 {
  compatible = "qcom,8994-cpu-ldo-vref";
  reg = <0xf9072000 0x30>;
  qcom,ldo-vref-ret = <0x2a>;
 };

 ldo3:ldo-vref@f9073000 {
  compatible = "qcom,8994-cpu-ldo-vref";
  reg = <0xf9073000 0x30>;
  qcom,ldo-vref-ret = <0x2a>;
 };

 ldo4:ldo-vref@f9074000 {
  compatible = "qcom,8994-cpu-ldo-vref";
  reg = <0xf9074000 0x30>;
  qcom,ldo-vref-ret = <0x3e>;
 };

 ldo5:ldo-vref@f9075000 {
  compatible = "qcom,8994-cpu-ldo-vref";
  reg = <0xf9075000 0x30>;
  qcom,ldo-vref-ret = <0x3e>;
 };

 ldo6:ldo-vref@f9076000 {
  compatible = "qcom,8994-cpu-ldo-vref";
  reg = <0xf9076000 0x30>;
  qcom,ldo-vref-ret = <0x3e>;
 };

 ldo7:ldo-vref@f9077000 {
  compatible = "qcom,8994-cpu-ldo-vref";
  reg = <0xf9077000 0x30>;
  qcom,ldo-vref-ret = <0x3e>;
 };

 l2ccc_0: clock-controller@f900d000 {
  compatible = "qcom,8994-l2ccc";
  reg = <0xf900d000 0x1000>,
        <0xf911210c 0x4>;
  qcom,vctl-node = <&cluster0_spm>;
 };

 l2ccc_1: clock-controller@f900f000 {
  compatible = "qcom,8994-l2ccc";
  reg = <0xf900f000 0x1000>,
        <0xf911210c 0x4>;
  qcom,vctl-node = <&cluster1_spm>;
  qcom,vctl-val = <0xb8>;
 };

 intc: interrupt-controller@f9000000 {
  compatible = "qcom,msm-qgic2";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0xf9000000 0x1000>,
        <0xf9002000 0x1000>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 0xff08>,
        <1 3 0xff08>,
        <1 4 0xff08>,
        <1 1 0xff08>;
  clock-frequency = <19200000>;
 };

 qcom,mpm2-sleep-counter@fc4a3000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0xfc4a3000 0x1000>;
  clock-frequency = <32768>;
 };

 timer@f9020000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0xf9020000 0x1000>;
  clock-frequency = <19200000>;

  frame@f9021000 {
   frame-number = <0>;
   interrupts = <0 9 0x4>,
         <0 8 0x4>;
   reg = <0xf9021000 0x1000>,
         <0xf9022000 0x1000>;
  };

  frame@f9023000 {
   frame-number = <1>;
   interrupts = <0 10 0x4>;
   reg = <0xf9023000 0x1000>;
   status = "disabled";
  };

  frame@f9024000 {
   frame-number = <2>;
   interrupts = <0 11 0x4>;
   reg = <0xf9024000 0x1000>;
   status = "disabled";
  };

  frame@f9025000 {
   frame-number = <3>;
   interrupts = <0 12 0x4>;
   reg = <0xf9025000 0x1000>;
   status = "disabled";
  };

  frame@f9026000 {
   frame-number = <4>;
   interrupts = <0 13 0x4>;
   reg = <0xf9026000 0x1000>;
   status = "disabled";
  };

  frame@f9027000 {
   frame-number = <5>;
   interrupts = <0 14 0x4>;
   reg = <0xf9027000 0x1000>;
   status = "disabled";
  };

  frame@f9028000 {
   frame-number = <6>;
   interrupts = <0 15 0x4>;
   reg = <0xf9028000 0x1000>;
   status = "disabled";
  };
 };

 restart@fc4ab000 {
  compatible = "qcom,pshold";
  reg = <0xfc4ab000 0x4>;
 };

 blsp1_uart3: serial@f991f000 {
  compatible = "CIR";
  reg = <0xf991f000 0x1000>;
  interrupts = <0 109 0>;
  status = "disabled";
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0xc3298bd7>,
   <&clock_gcc 0x8caa5b4f>;
 };

 blsp1_uart2: serial@f991e000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0xf991e000 0x1000>;
  interrupts = <0 108 0>;
  status = "disabled";
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0xf8a61c96>,
   <&clock_gcc 0x8caa5b4f>;
 };

 blsp2_uart2: uart@f995e000 {
  compatible = "qcom,msm-hsuart-v14-brcm";
  reg = <0xf995e000 0x1000>,
   <0xf9944000 0x19000>;
  status = "disabled";
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp2_uart2>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 114 0
    1 &intc 0 239 0
    2 &msm_gpio 46 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xFD>;

  qcom,bam-tx-ep-pipe-index = <2>;
  qcom,bam-rx-ep-pipe-index = <3>;
  qcom,master-id = <84>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0x1e1965a3>,
   <&clock_gcc 0x8f283c1d>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&hsuart_sleep>;
  pinctrl-1 = <&hsuart_active>;

  qcom,msm-bus,name = "buart8";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <84 512 0 0>,
    <84 512 500 800>;
 };


 htc,htc_bt_rfkill {
  compatible = "htc,htc_rfkill";
  brcm,bt-regon-gpio = <&msm_gpio 114 0>;


  pinctrl-names = "bt_wake_host_gpio_on", "bt_wake_host_gpio_off";
  pinctrl-0 = <&bt_wake_host_gpio_on>;
  pinctrl-1 = <&bt_wake_host_gpio_off>;
 };
 htc,htc_bluesleep {
  compatible = "htc,bluesleep_bcm";
  brcm_bt_host_wake = <&msm_gpio 108 0>;
  brcm_bt_wake_dev = <&msm_gpio 112 0>;
  interrupt-parent = <&msm_gpio>;
  interrupts = <108 0>;
  interrupt-names = "host_wake";
 };


 qcom,sps@f9984000 {
  compatible = "qcom,msm_sps";
  reg-names = "bam_mem", "core_mem";
  reg = <0xf9984000 0x15000>,
        <0xf9999000 0xb000>;
  interrupts = <0 94 0>;
  qcom,pipe-attr-ee;
  clocks = <&clock_rpm 0xd482ecc7>,
    <&clock_gcc 0xaacf5929>;
  clock-names = "dfab_clk", "dma_bam_pclk";
 };

 pcie0: qcom,pcie@fc520000 {
  compatible = "qcom,pci-msm";
  cell-index = <0>;

  reg = <0xfc520000 0x2000>,
        <0xfc526000 0x1000>,
        <0xff000000 0xf1d>,
        <0xff000f20 0xa8>,
        <0xff100000 0x100000>,
        <0xff200000 0x100000>,
        <0xff300000 0xd00000>;

  reg-names = "parf", "phy", "dm_core", "elbi",
    "conf", "io", "bars";

  #address-cells = <0>;
  interrupt-parent = <&pcie0>;
  interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 243 0
    1 &intc 0 244 0
    2 &intc 0 245 0
    3 &intc 0 247 0
    4 &intc 0 248 0
    5 &intc 0 249 0
    6 &intc 0 250 0
    7 &intc 0 251 0
    8 &intc 0 252 0
    9 &intc 0 253 0
    10 &intc 0 254 0
    11 &intc 0 255 0>;

  interrupt-names = "int_msi", "int_a", "int_b", "int_c", "int_d",
    "int_pls_pme", "int_pme_legacy", "int_pls_err",
    "int_aer_legacy", "int_pls_link_up",
    "int_pls_link_down", "int_bridge_flush_n";

  pinctrl-names = "default";
  pinctrl-0 = <&pcie0_clkreq_default &pcie0_perst_default>;


  wake-gpio = <&msm_gpio 55 0>;

  gdsc-vdd-supply = <&gdsc_pcie_0>;
  vreg-1.8-supply = <&pm8994_l12>;
  vreg-0.9-supply = <&pm8994_l28>;

  qcom,ep-latency = <10>;

  qcom,msi-gicm-addr = <0xf9006040>;
  qcom,msi-gicm-base = <0x180>;

  qcom,msm-bus,name = "pcie0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <45 512 0 0>,
    <45 512 500 800>;

  qcom,scm-dev-id = <11>;

  clocks = <&clock_gcc 0x4f37621e>,
   <&clock_rpm 0x3ab0b36d>,
   <&clock_gcc 0x3d2e3ece>,
   <&clock_gcc 0x4dd325c3>,
   <&clock_gcc 0x3f85285b>,
   <&clock_gcc 0xd69638a1>,
   <&clock_gcc 0x1d30d092>,
   <&clock_gcc 0x6bb4df33>;

  clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src", "pcie_0_aux_clk",
   "pcie_0_cfg_ahb_clk", "pcie_0_mstr_axi_clk",
   "pcie_0_slv_axi_clk", "pcie_0_ldo", "pcie_0_phy_reset";

  max-clock-frequency-hz = <125000000>, <0>, <1011000>, <0>, <0>, <0>, <0>, <0>;
 };

 pcie1: qcom,pcie@fc528000 {
  compatible = "qcom,pci-msm";
  cell-index = <1>;

  reg = <0xfc528000 0x2000>,
      <0xfc52e000 0x1000>,
      <0xf8800000 0xf1d>,
      <0xf8800F20 0xa8>,
      <0xf8801000 0x7f000>,
      <0xf8880000 0x80000>,
      <0xf8900000 0x700000>;

  reg-names = "parf", "phy", "dm_core", "elbi",
    "conf", "io", "bars";

  #address-cells = <0>;
  interrupt-parent = <&pcie1>;
  interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 271 0
    1 &intc 0 272 0
    2 &intc 0 273 0
    3 &intc 0 274 0
    4 &intc 0 275 0
    5 &intc 0 276 0
    6 &intc 0 277 0
    7 &intc 0 278 0
    8 &intc 0 279 0
    9 &intc 0 280 0
    10 &intc 0 281 0
    11 &intc 0 282 0>;

  interrupt-names = "int_msi", "int_a", "int_b", "int_c", "int_d",
    "int_pls_pme", "int_pme_legacy", "int_pls_err",
    "int_aer_legacy", "int_pls_link_up",
    "int_pls_link_down", "int_bridge_flush_n";

  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&pcie1_clkreq_default &pcie1_perst_default &pcie1_wake_default>;
  pinctrl-1 = <&pcie1_clkreq_default &pcie1_perst_default &pcie1_wake_sleep>;

  perst-gpio = <&msm_gpio 35 0>;
  wake-gpio = <&msm_gpio 37 0>;

  gdsc-vdd-supply = <&gdsc_pcie_1>;
  vreg-1.8-supply = <&pm8994_l12>;
  vreg-0.9-supply = <&pm8994_l28>;


  qcom,l1-supported;
  qcom,l1ss-supported;
  qcom,aux-clk-sync;

  qcom,ep-latency = <10>;

  qcom,msi-gicm-addr = <0xf9007040>;
  qcom,msi-gicm-base = <0x1a0>;

  qcom,ep-wakeirq;

  qcom,msm-bus,name = "pcie1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <100 512 0 0>,
    <100 512 500 800>;

  qcom,scm-dev-id = <12>;

  clocks = <&clock_gcc 0xc1627422>,
   <&clock_rpm 0x3ab0b36d>,
   <&clock_gcc 0xc9bb962c>,
   <&clock_gcc 0xb6338658>,
   <&clock_gcc 0xc20f6269>,
   <&clock_gcc 0xd54e40d6>,
   <&clock_gcc 0x63474b42>,
   <&clock_gcc 0x5fc03a70>;

  clock-names = "pcie_1_pipe_clk", "pcie_1_ref_clk_src", "pcie_1_aux_clk",
   "pcie_1_cfg_ahb_clk", "pcie_1_mstr_axi_clk",
   "pcie_1_slv_axi_clk", "pcie_1_ldo", "pcie_1_phy_reset";

  max-clock-frequency-hz = <125000000>, <0>, <1011000>, <0>, <0>, <0>, <0>, <0>;
 };

 ipa_hw: qcom,ipa@fd4c0000 {
  compatible = "qcom,ipa";
  reg = <0xfd4c0000 0x29000>,
        <0xfd4c4000 0x15820>;
  reg-names = "ipa-base", "bam-base";
  interrupts = <0 301 0>,
               <0 300 0>;
  interrupt-names = "ipa-irq", "bam-irq";
  qcom,ipa-hw-ver = <3>;
  qcom,ipa-hw-mode = <0>;
  qcom,ee = <2>;
  clock-names = "core_clk";
  clocks = <&clock_rpm 0xfa685cda>;
  qcom,msm-bus,name = "ipa";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
  <90 512 0 0>, <90 585 0 0>,
  <90 512 100000 800000>, <90 585 100000 800000>,
  <90 512 100000 1200000>, <90 585 100000 1200000>;
  qcom,bus-vector-names = "MIN", "SVS", "PERF";

 };

 qcom,rmnet-ipa {
  compatible = "qcom,rmnet-ipa";
  qcom,rmnet-ipa-ssr;
  qcom,ipa-loaduC;
 };

 qcom,ipc-spinlock@fd484000 {
  compatible = "qcom,ipc-spinlock-sfpb";
  reg = <0xfd484000 0x400>;
  qcom,num-locks = <8>;
 };

 qcom,smem@6a00000 {
  compatible = "qcom,smem";
  reg = <0x6a00000 0x200000>,
   <0xf900d008 0x4>,
   <0xfc428000 0x4000>;
  reg-names = "smem", "irq-reg-base", "aux-mem1";
  qcom,mpu-enabled;

  qcom,smd-modem {
   compatible = "qcom,smd";
   qcom,smd-edge = <0>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1000>;
   interrupts = <0 25 1>;
   label = "modem";
   qcom,not-loadable;
  };

  qcom,smsm-modem {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <0>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x2000>;
   interrupts = <0 26 1>;
  };

  qcom,smd-adsp {
   compatible = "qcom,smd";
   qcom,smd-edge = <1>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x100>;
   interrupts = <0 156 1>;
   label = "adsp";
  };

  qcom,smsm-adsp {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <1>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x200>;
   interrupts = <0 157 1>;
  };

  qcom,smd-rpm {
   compatible = "qcom,smd";
   qcom,smd-edge = <15>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1>;
   interrupts = <0 168 1>;
   label = "rpm";
   qcom,irq-no-suspend;
   qcom,not-loadable;
  };
 };

 qcom,msm-imem@fe87f000 {
  compatible = "qcom,msm-imem";
  reg = <0xfe87f000 0x1000>;
  ranges = <0x0 0xfe87f000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  download_mode@0 {
   compatible = "qcom,msm-imem-download_mode";
   reg = <0x0 8>;
  };

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };

  restart_info@a94 {
   compatible = "htc,msm-imem-restart_info";
   reg = <0xa94 100>;
   info_size = <100>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };

  emergency_download_mode@fe0 {
   compatible = "qcom,msm-imem-emergency_download_mode";
   reg = <0xfe0 12>;
  };
 };

 qcom,wdt@f9017000 {
  compatible = "qcom,msm-watchdog";
  reg = <0xf9017000 0x1000>, <0xfc4a3000 0x1000>;
  reg-names = "wdt-base", "mpm-clock-base";
  interrupts = <0 3 0>, <0 4 0>;
  qcom,bark-time = <18000>;
  qcom,pet-time = <8000>;
  qcom,ipi-ping;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  reg = <0x05a00000 0x100000>;
  reg-names = "msm_rtb_res";
 };

 jtag_fuse: jtagfuse@fc4be024 {
  compatible = "qcom,jtag-fuse";
  reg = <0xfc4be024 0x8>;
  reg-names = "fuse-base";
 };

 rpm_bus: qcom,rpm-smd {
  compatible = "qcom,rpm-smd";
  rpm-channel-name = "rpm_requests";
  rpm-channel-type = <15>;
 };

 qcom,msm-rng@f9bff000 {
  compatible = "qcom,msm-rng";
  reg = <0xf9bff000 0x200>;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <88 618 0 0>,
    <88 618 0 800>;
  qcom,msm-rng-iface-clk;
  clocks = <&clock_gcc 0x397e7eaa>;
  clock-names = "iface_clk";
        };

 qcom,rmtfs_sharedmem@00000000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x00000000 0x00180000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
 };

 qcom,dsp_sharedmem@00000000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x00000000 0x00010000>;
  reg-names = "rfsa_dsp";
  qcom,client-id = <0x011013ec>;
  linux,contiguous-region = <&adsp_mem>;
 };

 qcom,mdm_sharedmem@00000000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x00000000 0x00010000>;
  reg-names = "rfsa_mdm";
  qcom,client-id = <0x011013ed>;
 };

 qcom,sensors_sharedmem@00000000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x00000000 0x00010000>;
  reg-names = "rfsa_sensor";
  qcom,client-id = <0x011013ee>;
  linux,contiguous-region = <&adsp_mem>;
 };

 sdhc_1: sdhci@f9824900 {
  compatible = "qcom,sdhci-msm";
  reg = <0xf9824900 0x1a0>, <0xf9824000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 123 0>, <0 138 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <8>;
  qcom,cpu-dma-latency-us = <301>;
  qcom,cpu-affinity = "affine_cores";
  qcom,cpu-affinity-mask = <0x0f>;

  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <78 512 0 0>,
   <78 512 1600 3200>,
   <78 512 80000 160000>,
   <78 512 100000 200000>,
   <78 512 200000 400000>,
   <78 512 400000 800000>,
   <78 512 400000 800000>,
   <78 512 400000 800000>,
   <78 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100000000 200000000 400000000 4294967295>;

  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x691e0caa>,
    <&clock_gcc 0x9ad6fb96>;

  status = "disabled";
 };

 sdhc_2: sdhci@f98a4900 {
  compatible = "qcom,sdhci-msm";
  reg = <0xf98a4900 0x11c>, <0xf98a4000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x23d5727f>,
    <&clock_gcc 0x861b20ac>;

  qcom,bus-width = <4>;
  qcom,cpu-dma-latency-us = <301>;
  qcom,cpu-affinity = "affine_cores";
  qcom,cpu-affinity-mask = <0x0f>;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <81 512 0 0>,
    <81 512 1600 3200>,
    <81 512 80000 160000>,
    <81 512 100000 200000>,
    <81 512 200000 400000>,
    <81 512 400000 800000>,
    <81 512 800000 800000>,
    <81 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;

  status = "disabled";
 };

 sdhc_3: sdhci@f9864900 {
  compatible = "qcom,sdhci-msm";
  reg = <0xf9864900 0x11c>, <0xf9864000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 127 0>, <0 224 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x565b2c03>,
    <&clock_gcc 0x0b27aeac>;

  qcom,bus-width = <4>;
  qcom,cpu-dma-latency-us = <301>;
  qcom,cpu-affinity = "affine_cores";
  qcom,cpu-affinity-mask = <0x0f>;

  qcom,msm-bus,name = "sdhc3";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <79 512 0 0>,
    <79 512 1600 3200>,
    <79 512 80000 160000>,
    <79 512 100000 200000>,
    <79 512 200000 400000>,
    <79 512 400000 800000>,
    <79 512 800000 800000>,
    <79 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;
  qcom,dat1-mpm-int = <47>;
  status = "disabled";
 };

 ufs_ice: ufsice@fc5a0000 {
  compatible = "qcom,ice";
  reg = <0xfc5a0000 0x8000>;
  interrupt-names = "ufs_ice_nonsec_level_irq", "ufs_ice_sec_level_irq";
  interrupts = <0 258 0>, <0 257 0>;
  status = "disabled";
 };

 ufsphy1: ufsphy@fc597000 {
   compatible = "qcom,ufs-phy-qmp-20nm";
   reg = <0xfc597000 0xda8>, <0xfd512074 0x4>;
   reg-names = "phy_mem", "dev_ref_clk_ctrl_mem";
   #phy-cells = <0>;
   vdda-phy-supply = <&pm8994_l28>;
   vdda-pll-supply = <&pm8994_l12>;
   vdda-phy-max-microamp = <45000>;
   vdda-pll-max-microamp = <100>;
   vddp-ref-clk-supply = <&pm8994_l31>;
   vddp-ref-clk-max-microamp = <100>;
   vddp-ref-clk-always-on;
   clock-names = "ref_clk_src",
    "ref_clk",
    "tx_iface_clk",
    "rx_iface_clk";
   clocks = <&clock_rpm 0x3ab0b36d>,
    <&clock_gcc 0x98111fee>,
    <&clock_gcc 0xba2cf8b5>,
    <&clock_gcc 0xa6747786>;
   status = "disabled";
  };

 ufs1: ufshc@fc594000 {
   compatible = "qcom,ufshc";
   reg = <0xfc594000 0x2500>;
   interrupts = <0 265 0>;
   phys = <&ufsphy1>;
   phy-names = "ufsphy";
   ufs-qcom-crypto = <&ufs_ice>;
   vdd-hba-supply = <&gdsc_ufs>;
   vdd-hba-fixed-regulator;
   vcc-supply = <&pm8994_l20>;
   vccq-supply = <&pm8994_l31>;
   vccq2-supply = <&pm8994_s4>;
   vcc-max-microamp = <750000>;
   vccq-max-microamp = <50000>;
   vccq2-max-microamp = <750000>;

   clock-names = "core_clk_src", "core_clk", "bus_clk", "iface_clk",
   "ref_clk", "rx_lane0_sync_clk", "tx_lane0_sync_clk",
   "rx_lane1_sync_clk", "tx_lane1_sync_clk";
   clocks =
   <&clock_gcc 0x297ca380>,
   <&clock_gcc 0x47c743a7>,
   <&clock_gcc 0x19d38312>,
   <&clock_gcc 0x1914bb84>,
   <&clock_rpm 0xf5304268>,
   <&clock_gcc 0x7f43251c>,
   <&clock_gcc 0x6a9f747a>,
   <&clock_gcc 0x03182fde>,
   <&clock_gcc 0x367fef66>;
   qcom,msm-bus,name = "ufs1";
   qcom,msm-bus,num-cases = <22>;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
   <95 512 0 0>, <1 650 0 0>,
   <95 512 922 0>, <1 650 1000 0>,
   <95 512 1844 0>, <1 650 1000 0>,
   <95 512 3688 0>, <1 650 1000 0>,
   <95 512 7376 0>, <1 650 1000 0>,
   <95 512 1844 0>, <1 650 1000 0>,
   <95 512 3688 0>, <1 650 1000 0>,
   <95 512 7376 0>, <1 650 1000 0>,
   <95 512 14752 0>, <1 650 1000 0>,
   <95 512 127796 0>, <1 650 1000 0>,
   <95 512 255591 0>, <1 650 1000 0>,
   <95 512 511181 0>, <1 650 1000 0>,
   <95 512 255591 0>, <1 650 1000 0>,
   <95 512 511181 0>, <1 650 1000 0>,
   <95 512 1022362 0>, <1 650 1000 0>,
   <95 512 149422 0>, <1 650 1000 0>,
   <95 512 298189 0>, <1 650 1000 0>,
   <95 512 596378 0>, <1 650 1000 0>,
   <95 512 298189 0>, <1 650 1000 0>,
   <95 512 596378 0>, <1 650 1000 0>,
   <95 512 1192756 0>, <1 650 1000 0>,
   <95 512 4096000 0>, <1 650 1000 0>;
   qcom,bus-vector-names = "MIN",
   "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1",
   "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2",
   "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1",
   "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2",
   "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1",
   "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2",
   "MAX";

   qcom,cpu-affinity = "affine_cores";
   qcom,cpu-dma-latency-us = <301>;

   spm-level = <5>;
   status = "disabled";
  };

 spi_0: spi@f9923000 {
  status = "disabled";
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0xf9923000 0x1000>,
        <0xf9904000 0x19000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 95 0>, <0 238 0>;
  spi-max-frequency = <9600000>;

  qcom,infinite-mode = <0>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <12>;
  qcom,bam-producer-pipe-index = <13>;
  qcom,master-id = <86>;
  qcom,use-pinctrl;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&spi_0_active>;
  pinctrl-1 = <&spi_0_suspend>;
  qcom,gpio-mosi = <&msm_gpio 0 0>;
  qcom,gpio-miso = <&msm_gpio 1 0>;
  qcom,gpio-clk = <&msm_gpio 3 0>;

  clock-names = "iface_clk", "core_clk";

  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x759a76b0>;
 };

 qcom,msm-ssc-sensors {
  compatible = "qcom,msm-ssc-sensors";
 };

 qcom,msm-pacman {
  compatible = "qcom,msm-pacman";
 };

 wcd9xxx_intc: wcd9xxx-irq {
  compatible = "qcom,wcd9xxx-irq";
  interrupt-controller;
  #interrupt-cells = <1>;
  interrupt-parent = <&msm_gpio>;
  interrupts = <72 0>;
  interrupt-names = "cdc-int";
 };

 tspp: msm_tspp@f99d8000 {
  compatible = "qcom,msm_tspp";
  reg = <0xf99d8000 0x1000>,
        <0xf99d9000 0x1000>,
        <0xf99da000 0x1000>,
        <0xf99c4000 0x11000>;
  reg-names = "MSM_TSIF0_PHYS",
   "MSM_TSIF1_PHYS",
   "MSM_TSPP_PHYS",
   "MSM_TSPP_BAM_PHYS";
  interrupts = <0 121 0>,
   <0 119 0>,
   <0 120 0>,
   <0 122 0>;
  interrupt-names = "TSIF_TSPP_IRQ",
   "TSIF0_IRQ",
   "TSIF1_IRQ",
   "TSIF_BAM_IRQ";

  clock-names = "iface_clk", "ref_clk";
  clocks = <&clock_gcc 0x88d2822c>,
   <&clock_gcc 0x8f1ed2c2>;

  qcom,msm-bus,name = "tsif";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <82 512 0 0>,
    <82 512 12288 24576>;

  pinctrl-names = "disabled",
   "tsif0-mode1", "tsif0-mode2",
   "tsif1-mode1", "tsif1-mode2",
   "dual-tsif-mode1", "dual-tsif-mode2";

  pinctrl-0 = <>;
  pinctrl-1 = <&tsif0_signals_active>;
  pinctrl-2 = <&tsif0_signals_active
   &tsif0_sync_active>;
  pinctrl-3 = <&tsif1_signals_active>;
  pinctrl-4 = <&tsif1_signals_active
   &tsif1_sync_active>;
  pinctrl-5 = <&tsif0_signals_active
   &tsif1_signals_active>;
  pinctrl-6 = <&tsif0_signals_active
   &tsif0_sync_active
   &tsif1_signals_active
   &tsif1_sync_active>;
 };

 slim_msm: slim@fe12f000 {
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0xfe12f000 0x2C000>,
        <0xfe104000 0x20000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 163 0>, <0 164 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x60000000>;
  qcom,ea-pc = <0x110>;

  tomtom_codec {
   compatible = "qcom,tomtom-slim-pgd";
   elemental-addr = [00 01 30 01 17 02];

   interrupt-parent = <&wcd9xxx_intc>;
   interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
          17 18 19 20 21 22 23 24 25 26 27 28 29
          30 31>;

   qcom,cdc-reset-gpio = <&msm_gpio 68 0>;

   cdc-vdd-buck-supply = <&pm8994_s5>;
   qcom,cdc-vdd-buck-voltage = <2150000 2150000>;
   qcom,cdc-vdd-buck-current = <650000>;

   cdc-vdd-tx-h-supply = <&pm8994_s4>;
   qcom,cdc-vdd-tx-h-voltage = <1800000 1800000>;
   qcom,cdc-vdd-tx-h-current = <25000>;

   cdc-vdd-rx-h-supply = <&pm8994_s4>;
   qcom,cdc-vdd-rx-h-voltage = <1800000 1800000>;
   qcom,cdc-vdd-rx-h-current = <25000>;

   cdc-vddpx-1-supply = <&pm8994_s4>;
   qcom,cdc-vddpx-1-voltage = <1800000 1800000>;
   qcom,cdc-vddpx-1-current = <10000>;

   cdc-vdd-a-1p2v-supply = <&pm8994_l11>;
   qcom,cdc-vdd-a-1p2v-voltage = <1200000 1200000>;
   qcom,cdc-vdd-a-1p2v-current = <2000>;

   cdc-vddcx-1-supply = <&pm8994_l11>;
   qcom,cdc-vddcx-1-voltage = <1200000 1200000>;
   qcom,cdc-vddcx-1-current = <33000>;

   cdc-vddcx-2-supply = <&pm8994_l11>;
   qcom,cdc-vddcx-2-voltage = <1200000 1200000>;
   qcom,cdc-vddcx-2-current = <33000>;

   qcom,cdc-static-supplies = "cdc-vdd-buck",
         "cdc-vdd-tx-h",
         "cdc-vdd-rx-h",
         "cdc-vddpx-1",
         "cdc-vdd-a-1p2v",
         "cdc-vddcx-1",
         "cdc-vddcx-2";

   qcom,cdc-micbias-ldoh-v = <0x3>;
   qcom,cdc-micbias-cfilt1-mv = <1800>;
   qcom,cdc-micbias-cfilt2-mv = <2700>;
   qcom,cdc-micbias-cfilt3-mv = <1800>;
   qcom,cdc-micbias1-cfilt-sel = <0x0>;
   qcom,cdc-micbias2-cfilt-sel = <0x1>;
   qcom,cdc-micbias3-cfilt-sel = <0x2>;
   qcom,cdc-micbias4-cfilt-sel = <0x2>;
   qcom,cdc-mclk-clk-rate = <9600000>;
   qcom,cdc-slim-ifd = "tomtom-slim-ifd";
   qcom,cdc-slim-ifd-elemental-addr = [00 00 30 01 17 02];
   qcom,cdc-dmic-sample-rate = <4800000>;
   qcom,cdc-mad-dmic-rate = <600000>;
   qcom,cdc-variant = "WCD9330";
  };
 };

 spmi_bus: qcom,spmi@fc4c0000 {
  compatible = "qcom,spmi-pmic-arb";
  reg-names = "core", "intr", "cnfg";
  reg = <0xfc4cf000 0x1000>,
        <0xfc4cb000 0x1000>,
        <0xfc4ca000 0x1000>;


  interrupts = <0 190 0>, <0 187 0>;
  qcom,pmic-arb-channel = <0>;
  qcom,pmic-arb-ee = <0>;
  #interrupt-cells = <3>;
  interrupt-controller;
  #address-cells = <1>;
  #size-cells = <0>;
  cell-index = <0>;
 };

 usb3: ssusb@f9200000 {
  compatible = "qcom,dwc-usb3-msm";
  status = "disabled";
  reg = <0xf9200000 0xfc000>,
    <0xfd4ab000 0x4>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupt-parent = <&usb3>;
  interrupts = <0 1>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0x0 0xffffffff>;
  interrupt-map = <0x0 0 &intc 0 133 0
     0x0 1 &intc 0 180 0
     0x0 1 &spmi_bus 0x0 0x0 0x9 0x0>;
  interrupt-names = "hs_phy_irq", "pwr_event_irq", "pmic_id_irq";

  USB3_GDSC-supply = <&gdsc_usb30>;
  vbus_dwc3-supply = <&pmi8994_otg_supply>;
  qcom,dwc-usb3-msm-tx-fifo-size = <29696>;
  qcom,dwc-usb3-msm-qdss-tx-fifo-size = <8192>;
  qcom,otg-capability;
  qcom,usb-dbm = <&dbm_1p5>;

  qcom,msm-bus,name = "usb3";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <61 512 0 0>,
    <61 512 240000 960000>;

  qcom,power-collapse-on-cable-disconnect;
  qcom,por-after-power-collapse;

  clocks = <&clock_gcc 0xb3b4e2cb>,
    <&clock_gcc 0x94d26800>,
    <&clock_gcc 0xa800b65a>,
    <&clock_gcc 0xd0b65c92>,
    <&clock_rpm 0x3ab0b36d>,
    <&clock_rpm 0xf79c19f6>;
  clock-names = "core_clk", "iface_clk", "utmi_clk", "sleep_clk",
    "ref_clk", "xo";

  dwc3@f9200000 {
   compatible = "synopsys,dwc3";
   reg = <0xf9200000 0xfc000>;
   interrupt-parent = <&intc>;
   interrupts = <0 131 0>, <0 179 0>;
   interrupt-names = "irq", "otg_irq";
   tx-fifo-resize;
   usb-phy = <&hsphy0>, <&ssphy0>;
  };
 };

 hsphy0: hsphy@f92f8800 {
  compatible = "qcom,usb-hsphy";
  status = "disabled";
  reg = <0xf92f8800 0x3ff>,
   <0xf9b3a000 0x110>;
  reg-names = "core", "phy_csr";
  vdd-supply = <&pm8994_s2_corner>;
  vdda18-supply = <&pm8994_l6>;
  vdda33-supply = <&pm8994_l24>;
  qcom,vdd-voltage-level = <1 5 7>;
  qcom,ext-vbus-id;
  qcom,vbus-valid-override;
  qcom,set-pllbtune;
  qcom,sleep-clk-reset;
  qcom,vdda-force-on;
  clocks = <&clock_gcc 0x2e4d8839>;
  clock-names = "phy_sleep_clk";
 };

 ssphy0: ssphy@f9b38000 {
  compatible = "qcom,usb-ssphy-qmp";
  status = "disabled";
  reg = <0xf9b38000 0x800>,
   <0xf9b3e000 0x3ff>;
  reg-names = "qmp_phy_base",
   "qmp_ahb2phy_base";
  vdd-supply = <&pm8994_l28>;
  vdda18-supply = <&pm8994_l6>;
  qcom,vdd-voltage-level = <0 1000000 1000000>;
  qcom,vbus-valid-override;
  qcom,no-pipe-clk-switch;

  clocks = <&clock_gcc 0x0d9a36e0>,
    <&clock_gcc 0xf279aff2>,
    <&clock_gcc 0xd1231a0e>,
    <&clock_gcc 0x03d559f1>,
    <&clock_gcc 0xb1a4f885>,
    <&clock_gcc 0x124410f7>;
  clock-names = "aux_clk", "pipe_clk", "cfg_ahb_clk", "phy_reset",
    "phy_phy_reset", "ldo_clk";
 };

 dbm_1p5: dbm@f92f8000 {
  compatible = "qcom,usb-dbm-1p5";
  reg = <0xf92f8000 0x1000>;
  qcom,reset-ep-after-lpm-resume;
 };

 qcom,usbbam@f9304000 {
  compatible = "qcom,usb-bam-msm";
  reg = <0xf9304000 0x9000>,
        <0xf92f880c 0x4>;
  reg-names = "ssusb", "qscratch_ram1_reg";
  interrupts = <0 132 0>;
  interrupt-names = "ssusb";
  clocks = <&clock_gcc 0xb3b4e2cb>,
    <&clock_gcc 0x94d26800>;
  clock-names = "mem_clk", "mem_iface_clk";

  qcom,usb-bam-fifo-baseaddr = <0xf9200000>;
  qcom,usb-bam-num-pipes = <16>;
  qcom,ignore-core-reset-ack;
  qcom,disable-clk-gating;
  qcom,usb-bam-override-threshold = <0x4001>;
  qcom,usb-bam-max-mbps-highspeed = <400>;
  qcom,usb-bam-max-mbps-superspeed = <3600>;

  qcom,pipe0 {
   label = "ssusb-ipa-out-0";
   qcom,usb-bam-mem-type = <2>;
   qcom,bam-type = <0>;
   qcom,dir = <0>;
   qcom,pipe-num = <0>;
   qcom,peer-bam = <2>;
   qcom,src-bam-physical-address = <0xf9304000>;
   qcom,src-bam-pipe-index = <1>;
   qcom,data-fifo-size = <0x8000>;
   qcom,descriptor-fifo-size = <0x2000>;
   qcom,reset-bam-on-connect;
  };
  qcom,pipe1 {
   label = "ssusb-ipa-in-0";
   qcom,usb-bam-mem-type = <2>;
   qcom,bam-type = <0>;
   qcom,dir = <1>;
   qcom,pipe-num = <0>;
   qcom,peer-bam = <2>;
   qcom,dst-bam-physical-address = <0xf9304000>;
   qcom,dst-bam-pipe-index = <0>;
   qcom,data-fifo-size = <0x8000>;
   qcom,descriptor-fifo-size = <0x2000>;
   qcom,reset-bam-on-connect;
  };
  qcom,pipe2 {
   label = "ssusb-qdss-in-0";
   qcom,usb-bam-mem-type = <1>;
   qcom,bam-type = <0>;
   qcom,dir = <1>;
   qcom,pipe-num = <0>;
   qcom,peer-bam = <1>;
   qcom,src-bam-physical-address = <0xfc37C000>;
   qcom,src-bam-pipe-index = <0>;
   qcom,dst-bam-physical-address = <0xf9304000>;
   qcom,dst-bam-pipe-index = <2>;
   qcom,data-fifo-offset = <0xf0000>;
   qcom,data-fifo-size = <0x1800>;
   qcom,descriptor-fifo-offset = <0xf4000>;
   qcom,descriptor-fifo-size = <0x1400>;
   qcom,reset-bam-on-connect;
  };
 };

 usb_otg: usb@f9a55000 {
  compatible = "qcom,hsusb-otg";
  status = "disabled";

  reg = <0xf9a55000 0x400>;
  reg-names = "core";
  interrupts = <0 134 0 0 140 0>;
  interrupt-names = "core_irq", "async_irq";

  HSUSB_VDDCX-supply = <&pm8994_s2_corner>;
  HSUSB_1p8-supply = <&pm8994_l6>;
  HSUSB_3p3-supply = <&pm8994_l24>;
  qcom,vdd-voltage-level = <1 5 7>;

  clocks = <&clock_gcc 0xa11972e5>,
   <&clock_gcc 0x72ce8032>,
   <&clock_gcc 0x2e4d8839>,
   <&clock_rpm 0x4eec0bb9>;
  clock-names = "core_clk", "iface_clk", "sleep_clk", "xo";

  qcom,hsusb-otg-phy-type = <2>;
  qcom,hsusb-otg-phy-init-seq = <0x63 0x81 0xffffffff>;
  qcom,hsusb-otg-mode = <1>;
  qcom,hsusb-otg-otg-control = <1>;
 };

 usb_ehci: ehci@f9a55000 {
  compatible = "qcom,ehci-host";
  status = "disabled";
  reg = <0xf9a55000 0x400>;
  interrupts = <0 134 0>, <0 140 0>;
  interrupt-names = "core_irq", "async_irq";
  hsusb_vdd_dig-supply = <&pm8994_s2_corner>;
  HSUSB_1p8-supply = <&pm8994_l6>;
  HSUSB_3p3-supply = <&pm8994_l24>;
  qcom,vdd-voltage-level = <1 2 3 5 7>;
  qcom,usb2-power-budget = <500>;
  usb-phy = <&qusb_phy>;
  qcom,pm-qos-latency = <30001>;

  clocks = <&clock_gcc 0xa11972e5>,
    <&clock_gcc 0x72ce8032>,
    <&clock_rpm 0x4eec0bb9>;
  clock-names = "core_clk", "iface_clk", "xo";
 };

 qusb_phy: qusb@f9b39000 {
  compatible = "qcom,qusb2phy";
  status = "disabled";
  reg = <0xf9b39000 0x17f>;
  reg-names = "qusb_phy_base";
  vdd-supply = <&pm8994_s2_corner>;
  vdda18-supply = <&pm8994_l6>;
  vdda33-supply = <&pm8994_l24>;
  qcom,vdd-voltage-level = <1 5 7>;
  qcom,qusb-tune = <0xa08391d5>;
  phy_type = "ulpi";
  clocks = <&clock_rpm 0x3ab0b36d>,
    <&clock_gcc 0xd1231a0e>,
    <&clock_gcc 0x3ce5fa84>;
  clock-names = "ref_clk", "cfg_ahb_clk", "phy_reset";
 };

 htc,cable_detect {
  compatible = "htc,cable-detect";
  htc,usb-id-gpio = <&pmi8994_gpios 6 0>;
  detect-type = <2>;
  usb-id-pin-type = <0>;
  usb-id-adc-channel = <16>;
  qcom,usb_id-vadc = <&pmi8994_vadc>;

  htc,usb-id-gpio-xa = <&pm8994_gpios 1 0>;
  usb-id-adc-channel-xa = <57>;
  qcom,usb_id_xa-vadc = <&pm8994_vadc>;
 };

 android_usb@fe87f0c8 {
  compatible = "qcom,android-usb";
  reg = <0xfe87f0c8 0xc8>;

  htc,fserial-init-string = "smd:modem,tty,tty:autobot,tty:serial,tty:autobot,tty:acm";


  htc,diag-client = "diag";
  htc,rmnet-transports = "qti,bam2bam_ipa";



  htc,android-usb-nluns = <1>;
  qcom,android-usb-cdrom;

  qcom,pm-qos-latency = <61 637 1261>;
 };

 qcom,venus@fdce0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xfdce0000 0x4000>;

  vdd-supply = <&gdsc_venus>;
  qcom,proxy-reg-names = "vdd";
  clock-names = "core_clk", "iface_clk",
         "bus_clk", "mem_clk", "scm_ce1_clk";
  qcom,proxy-clock-names = "core_clk", "iface_clk",
        "bus_clk", "mem_clk", "scm_ce1_clk";
  qcom,scm_ce1_clk-freq = <85710000>;

  clocks = <&clock_mmss 0xaf0dbde4>,
   <&clock_mmss 0x6694087d>,
   <&clock_mmss 0x34fecbbe>,
   <&clock_mmss 0x590416b8>,
   <&clock_rpm 0xd8ebcc62>;

  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <63 512 0 0>,
    <63 512 0 304000>;
  qcom,pas-id = <9>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  linux,contiguous-region = <&peripheral_mem>;
 };

 qcom,mss@fc880000 {
  compatible = "qcom,pil-q6v55-mss";
  reg = <0xfc880000 0x100>,
        <0xfd485000 0x400>,
        <0xfc820000 0x020>,
        <0xfc401680 0x004>;
  reg-names = "qdsp6_base", "halt_base", "rmb_base",
       "restart_reg";

  clocks = <&clock_rpm 0x79e95308>,
    <&clock_rpm 0x4a6d85ae>,
    <&clock_rpm 0x822f0471>,
    <&clock_gcc 0x67544d62>,
    <&clock_gcc 0xde2adeb1>,
    <&clock_gcc 0x7d794829>;
  clock-names = "xo", "iface_clk", "pnoc_clk", "bus_clk",
         "mem_clk", "gpll0_mss_clk";
  qcom,proxy-clock-names = "xo", "pnoc_clk";
  qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk",
         "gpll0_mss_clk";

  interrupts = <0 24 1>;
  vdd_mss-supply = <&pm8994_s7>;
  vdd_cx-supply = <&pm8994_s1_corner>;
  vdd_mx-supply = <&pm8994_s2_corner>;
  vdd_mx-uV = <7>;
  vdd_pll-supply = <&pm8994_l12>;
  qcom,vdd_pll = <1800000>;
  qcom,firmware-name = "modem";
  qcom,pil-self-auth;
  qcom,mba-image-is-not-elf;
  qcom,sysmon-id = <0>;
  qcom,ssctl-instance-id = <0x12>;
  qcom,override-acc;
  qcom,ahb-clk-vote;
  qcom,pnoc-clk-vote;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;

  linux,contiguous-region = <&modem_mem>;
 };

 qcom,lpass@fe200000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xfe200000 0x00100>;
  interrupts = <0 162 1>;

  vdd_cx-supply = <&pm8994_s1_corner>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <7 100000>;

  clocks = <&clock_rpm 0xe17f0ff6>,
    <&clock_rpm 0xd8ebcc62>;
  clock-names = "xo", "scm_ce1_clk";
  qcom,proxy-clock-names = "xo", "scm_ce1_clk";
  qcom,scm_ce1_clk-freq = <85710000>;

  qcom,pas-id = <1>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_2_in 0 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_2_in 2 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_2_in 1 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_2_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_2_out 0 0>;

  linux,contiguous-region = <&peripheral_mem>;
 };

 clock_rpm: qcom,rpmcc@fc401880 {
  compatible = "qcom,rpmcc-8994";
  reg = <0xfc401880 0x4>;
  reg-names = "cc_base";
  #clock-cells = <1>;
 };

 clock_gcc: qcom,gcc@fc400000 {
  compatible = "qcom,gcc-8994";
  reg = <0xfc400000 0x2000>;
  reg-names = "cc_base";
  vdd_dig-supply = <&pm8994_s1_corner>;
  clock-names = "xo", "xo_a_clk";
  clocks = <&clock_rpm 0x79e95308>,
           <&clock_rpm 0x64eb6004>;
  #clock-cells = <1>;
 };

 clock_mmss: qcom,mmsscc@fd8c0000 {
  compatible = "qcom,mmsscc-8994";
  reg = <0xfd8c0000 0x5200>;
  reg-names = "cc_base";
  vdd_dig-supply = <&pm8994_s1_corner>;
  mmpll4_dig-supply = <&pm8994_s1_corner>;
  mmpll4_analog-supply = <&pm8994_l12>;
  clock-names = "xo", "gpll0", "mmssnoc_ahb",
   "oxili_gfx3d_clk", "pclk0_src", "pclk1_src",
   "byte0_src", "byte1_src", "extpclk_src";
  clocks = <&clock_rpm 0x79e95308>,
           <&clock_gcc 0x0ded70aa>,
    <&clock_rpm 0xccd4bd4c>,
    <&clock_rpm 0xe0405056>,
    <&mdss_dsi0_pll 0xf261a1a6>,
    <&mdss_dsi0_pll 0xf261a1a6>,
    <&mdss_dsi0_pll 0x64a23fa0>,
    <&mdss_dsi0_pll 0x64a23fa0>,
    <&mdss_hdmi_pll 0xacaed5e6>;
  #clock-cells = <1>;
 };

 clock_debug: qcom,cc-debug@fc401880 {
  compatible = "qcom,cc-debug-8994";
  reg = <0xfc401880 0x4>;
  reg-names = "cc_base";
  clock-names = "debug_mmss_clk", "debug_rpm_clk",
         "debug_cpu_clk";
  clocks = <&clock_mmss 0xe646ffda>,
           <&clock_rpm 0x25cd1f3a>,
    <&clock_cpu 0x3ae8bcb2>;
  #clock-cells = <1>;
 };

 cci_cache: qcom,cci {
  compatible = "devfreq-simple-dev";
  clock-names = "devfreq_clk";
  clocks = <&clock_cpu 0x96854074>;
  governor = "cpufreq";
  freq-tbl-khz =
   < 150000 >,
   < 200000 >,
   < 249600 >,
   < 300000 >,
   < 384000 >,
   < 499200 >,
   < 600000 >;
 };

 cpubw: qcom,cpubw {
  compatible = "qcom,devbw";
  governor = "cpufreq";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 1525 >,
   < 2288 >,
   < 3509 >,
   < 4066 >,
   < 5126 >,
   < 5928 >,
   < 7904 >,
   < 9887 >,
   < 11863 >;
 };

 qcom,cpu-bwmon {
  compatible = "qcom,bimc-bwmon";
  reg = <0xfc388000 0x300>, <0xfc381000 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 183 4>;
  qcom,mport = <0>;
  qcom,target-dev = <&cpubw>;
 };

 mincpubw: qcom,mincpubw {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 1525 >,
   < 2288 >,
   < 3509 >,
   < 4066 >,
   < 5126 >,
   < 5928 >,
   < 7904 >,
   < 9887 >,
   < 11863 >;
 };

 devfreq_cpufreq: devfreq-cpufreq {
  cpubw-cpufreq {
   target-dev = <&cpubw>;
   cpu-to-dev-map-0 =
    < 199200 1525 >,
    < 302400 1525 >,
    < 384000 1525 >,
    < 600000 1525 >,
    < 691200 2288 >,
    < 768000 3562 >,
    < 844800 4066 >,
    < 921600 5126 >,
    < 940800 6072 >;
   cpu-to-dev-map-4 =
    < 199200 1525 >,
    < 302400 1525 >,
    < 384000 1525 >,
    < 600000 2288 >;
  };

  mincpubw-cpufreq {
   target-dev = <&mincpubw>;
   cpu-to-dev-map-0 =
    < 199200 1525 >,
    < 302400 1525 >,
    < 384000 2288 >,
    < 600000 3509 >,
    < 691200 4066 >,
    < 768000 5126 >,
    < 844800 5928 >,
    < 921600 5928 >,
    < 940800 5928 >;
   cpu-to-dev-map-4 =
    < 199200 1525 >,
    < 302400 1525 >,
    < 384000 2288 >,
    < 600000 3509 >;
  };

  cci-cpufreq {
   target-dev = <&cci_cache>;
   cpu-to-dev-map-0 =
    < 199200 150000 >,
    < 302400 200000 >,
    < 384000 249600 >,
    < 600000 300000 >,
    < 691200 384000 >,
    < 768000 384000 >,
    < 844800 499200 >,
    < 921600 600000 >,
    < 940800 600000 >;
   cpu-to-dev-map-4 =
    < 199200 150000 >,
    < 302400 200000 >,
    < 384000 249600 >,
    < 600000 300000 >;
  };
 };

 msm_cpufreq: qcom,msm-cpufreq {
  compatible = "qcom,msm-cpufreq";
  clock-names = "l2_clk", "cpu0_clk", "cpu1_clk", "cpu2_clk",
    "cpu3_clk", "cpu4_clk", "cpu5_clk",
    "cpu6_clk", "cpu7_clk";
  clocks = <&clock_cpu 0x96854074>,
    <&clock_cpu 0x5c9f8836>,
    <&clock_cpu 0x5c9f8836>,
    <&clock_cpu 0x5c9f8836>,
    <&clock_cpu 0x5c9f8836>,
    <&clock_cpu 0x6c7dc3ea>,
    <&clock_cpu 0x6c7dc3ea>,
    <&clock_cpu 0x6c7dc3ea>,
    <&clock_cpu 0x6c7dc3ea>;

  qcom,governor-per-policy;

  qcom,cpufreq-table-0 =
   < 199200 >,
   < 302400 >,
   < 384000 >,
   < 600000 >,
   < 691200 >,
   < 768000 >,
   < 844800 >,
   < 921600 >,
   < 940800 >;

  qcom,cpufreq-table-4 =
   < 199200 >,
   < 302400 >,
   < 384000 >,
   < 600000 >;
 };

 clock_cpu: qcom,cpu-clock-8994@f9015000 {
  compatible = "qcom,cpu-clock-8994";
  reg = <0xf9015000 0x1000>,
        <0xf9016000 0x1000>,
        <0xf9011000 0x1000>,
        <0xf900d000 0x1000>,
        <0xf900f000 0x1000>,
        <0xf9112000 0x1000>,
        <0xfc4b80b0 0x8>;
  reg-names = "c0_pll", "c1_pll", "cci_pll", "c0_mux", "c1_mux", "cci_mux", "efuse";
  vdd-a53-supply = <&apc0_vreg_corner>;
  vdd-a57-supply = <&apc1_vreg_corner>;
  vdd-cci-supply = <&apc0_vreg_corner>;
  vdd-dig-supply = <&pm8994_s1_corner_ao>;
  qcom,a53-speedbin0-v0 =
   < 0 0>,
   < 199200000 1>,
   < 302400000 2>,
   < 384000000 3>,
   < 600000000 4>,
   < 691200000 5>,
   < 768000000 6>,
   < 844800000 7>,
   < 921600000 8>,
   < 940800000 9>;
  qcom,a57-speedbin0-v0 =
   < 0 0>,
   < 199200000 1>,
   < 302400000 2>,
   < 384000000 3>,
   < 600000000 4>;
  qcom,cci-speedbin0-v0 =
   < 0 0>,
   < 150000000 1>,
   < 200000000 2>,
   < 249600000 3>,
   < 300000000 4>,
   < 384000000 4>,
   < 499200000 7>,
   < 600000000 9>;
  clock-names = "xo_ao", "aux_clk";
  clocks = <&clock_rpm 0x64eb6004>,
    <&clock_gcc 0xa1368304>;
  #clock-cells = <1>;
 };

 ocmem: qcom,ocmem@fdd00000 {
  compatible = "qcom,msm-ocmem";
  reg = <0xfdd00000 0x2000>,
   <0xfdd02000 0x2000>,
   <0xfe039000 0x400>,
   <0xfec00000 0x200000>;
  reg-names = "ocmem_ctrl_physical", "dm_ctrl_physical", "br_ctrl_physical", "ocmem_physical";
  interrupts = <0 76 0 0 77 0>;
  interrupt-names = "ocmem_irq", "dm_irq";
  qcom,ocmem-num-regions = <0x4>;
  qcom,ocmem-num-macros = <0x20>;
  qcom,resource-type = <0x706d636f>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0xfec00000 0x200000>;
  clocks = <&clock_rpm 0xaad7dbe5>,
   <&clock_mmss 0x37acd041>;
  clock-names = "core_clk", "iface_clk";

  partition@0 {
   reg = <0x0 0x180000>;
   qcom,ocmem-part-name = "graphics";
   qcom,ocmem-part-min = <0x80000>;
  };

  partition@100000 {
   reg = <0x180000 0x80000>;
   qcom,ocmem-part-name = "video";
   qcom,ocmem-part-min = <0x55000>;
  };

 };

 msm_vidc: qcom,vidc@fdc00000 {
  compatible = "qcom,msm-vidc";
  reg = <0xfdc00000 0xff000>;
  interrupts = <0 44 0>;
  qcom,hfi = "venus";
  qcom,reg-presets = <0x800D8 0x707>,
   <0xe0020 0x55555556>,
   <0xe0024 0x55555556>,
   <0x80124 0x3>;
  qcom,ocmem-size = <524288>;
  qcom,max-hw-load = <1281600>;
  clock-names = "core_clk", "core0_clk", "core1_clk", "core2_clk",
   "iface_clk", "bus_clk", "mem_clk";
  venus-supply = <&gdsc_venus>;
  venus-core0-supply = <&gdsc_venus_core0>;
  venus-core1-supply = <&gdsc_venus_core1>;
  venus-core2-supply = <&gdsc_venus_core2>;
  qcom,clock-configs = <0x3 0x0 0x0 0x0 0x0 0x0 0x0>;
  qcom,sw-power-collapse;
  clocks = <&clock_mmss 0xaf0dbde4>,
   <&clock_mmss 0xbe6e61f9>,
   <&clock_mmss 0x6324869c>,
   <&clock_mmss 0x24fa20a3>,
   <&clock_mmss 0x6694087d>,
   <&clock_mmss 0x34fecbbe>,
   <&clock_mmss 0x590416b8>;
  qcom,load-freq-tbl =
   <979200 465000000 0x0c000000>,
   <979200 465000000 0x01000414>,
   <979200 465000000 0x030fcfff>,
   <979200 465000000 0x04000000>,
   <783360 465000000 0x0c000000>,
   <783360 465000000 0x01000414>,
   <783360 465000000 0x030fcfff>,
   <783360 465000000 0x04000000>,

   <432000 240000000 0x0c000000>,
   <432000 240000000 0x01000414>,
   <432000 240000000 0x030fcfff>,
   <432000 240000000 0x04000000>,

   <244800 133330000 0x0c000000>,
   <244800 133330000 0x01000414>,
   <244800 133330000 0x030fcfff>,
   <244800 133330000 0x04000000>;
  qcom,vidc-iommu-domains {
   qcom,domain-ns {
    qcom,vidc-domain-phandle = <&venus_domain_ns>;
    qcom,vidc-partition-buffer-types = <0x7ff>,
     <0x800>;
   };
   qcom,domain-sec-bs {
    qcom,vidc-domain-phandle = <&venus_domain_sec_bitstream>;
    qcom,vidc-partition-buffer-types = <0x241>;
   };
   qcom,domain-sec-px {
    qcom,vidc-domain-phandle = <&venus_domain_sec_pixel>;
    qcom,vidc-partition-buffer-types = <0x106>;
   };
   qcom,domain-sec-np {
    qcom,vidc-domain-phandle = <&venus_domain_sec_non_pixel>;
    qcom,vidc-partition-buffer-types = <0x480>;
   };
  };
  qcom,msm-bus-clients {
   qcom,msm-bus-client@0 {
    qcom,msm-bus,name = "venc-core1-ddr";
    qcom,msm-bus,num-cases = <10>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 66800 0>,
     <63 512 201100 0>,
     <63 512 201100 0>,
     <63 512 458300 0>,
     <63 512 458300 0>,
     <63 512 889200 0>,
     <63 512 2108700 0>,
     <63 512 2243700 0>,
     <63 512 2615000 0>;
    qcom,bus-configs = <0x1000414>;
   };

   qcom,msm-bus-client@1 {
    qcom,msm-bus,name = "vdec-core0-ddr";
    qcom,msm-bus,num-cases = <10>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 151600 0>,
     <63 512 393600 0>,
     <63 512 393600 0>,
     <63 512 749100 0>,
     <63 512 749100 0>,
     <63 512 1460700 0>,
     <63 512 2390500 0>,
     <63 512 2542300 0>,
     <63 512 2959800 0>;
    qcom,bus-configs = <0xc000000>;
   };

   qcom,msm-bus-client@2 {
    qcom,msm-bus,name = "vdec-core1-ddr";
    qcom,msm-bus,num-cases = <10>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 113900 0>,
     <63 512 296700 0>,
     <63 512 296700 0>,
     <63 512 571400 0>,
     <63 512 571400 0>,
     <63 512 1088500 0>,
     <63 512 1811000 0>,
     <63 512 1962000 0>,
     <63 512 2242900 0>;
    qcom,bus-configs = <0x30fcfff>;
   };

   qcom,msm-bus-client@3 {
    qcom,msm-bus,name = "venc-core2-ddr";
    qcom,msm-bus,num-cases = <10>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 89000 0>,
     <63 512 270000 0>,
     <63 512 270000 0>,
     <63 512 759000 0>,
     <63 512 759000 0>,
     <63 512 1050000 0>,
     <63 512 3077000 0>,
     <63 512 3811000 0>,
     <63 512 3812000 0>;
    qcom,bus-configs = <0x04000000>;
   };
   qcom,msm-bus-client@4 {
    qcom,msm-bus,name = "venc-core1-ocmem";
    qcom,msm-bus,num-cases = <10>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <68 604 0 0>,
     <68 604 69000 2384000>,
     <68 604 207000 2384000>,
     <68 604 207000 2384000>,
     <68 604 470000 2384000>,
     <68 604 470000 2384000>,
     <68 604 940000 3632000>,
     <68 604 1787000 3632000>,
     <68 604 1906000 3632000>,
     <68 604 2234000 3632000>;
    qcom,bus-configs = <0x10000414>;
   };
   qcom,msm-bus-client@5 {
    qcom,msm-bus,name = "venc-core2-ocmem";
    qcom,msm-bus,num-cases = <10>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <68 604 0 0>,
     <68 604 71000 2384000>,
     <68 604 214000 2384000>,
     <68 604 214000 2384000>,
     <68 604 564000 2384000>,
     <68 604 564000 2384000>,
     <68 604 1003000 3632000>,
     <68 604 2040000 3632000>,
     <68 604 2349000 3632000>,
     <68 604 2551000 3632000>;
    qcom,bus-configs = <0x04000000>;
   };

   qcom,msm-bus-client@6 {
    qcom,msm-bus,name = "vdec-core0-ocmem";
    qcom,msm-bus,num-cases = <10>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <68 604 0 0>,
     <68 604 79000 2384000>,
     <68 604 201000 2384000>,
     <68 604 201000 2384000>,
     <68 604 367000 2384000>,
     <68 604 367000 2384000>,
     <68 604 735000 3632000>,
     <68 604 1175000 3632000>,
     <68 604 1254000 3632000>,
     <68 604 1469000 3632000>;
    qcom,bus-configs = <0xc000000>;
   };

   qcom,msm-bus-client@7 {
    qcom,msm-bus,name = "vdec-core1-ocmem";
    qcom,msm-bus,num-cases = <10>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <68 604 0 0>,
     <68 604 88000 2384000>,
     <68 604 228000 2384000>,
     <68 604 228000 2384000>,
     <68 604 432000 2384000>,
     <68 604 432000 2384000>,
     <68 604 865000 3632000>,
     <68 604 1374000 3632000>,
     <68 604 1465000 3632000>,
     <68 604 1717000 3632000>;
    qcom,bus-configs = <0x30fcfff>;
   };

   qcom,msm-bus-client@8 {
    qcom,msm-bus,name = "venus-arm9-ddr";
    qcom,msm-bus,num-cases = <2>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 1000 1000>;
    qcom,bus-configs = <0x00000000>;
    qcom,bus-passive;
   };
  };
 };

 i2c_1: i2c@f9923000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0xf9923000 0x1000>,
        <0xf9904000 0x19000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 95 0>, <0 238 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xc303fae9>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_1_active>;
  pinctrl-1 = <&i2c_1_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <10>;
  qcom,bam-pipe-idx-prod = <11>;
  qcom,master-id = <86>;

  status = "disabled";
 };

 i2c_2: i2c@f9924000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0xf9924000 0x1000>,
        <0xf9904000 0x19000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 96 0>, <0 238 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x1076f220>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_2_active>;
  pinctrl-1 = <&i2c_2_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <14>;
  qcom,bam-pipe-idx-prod = <15>;
  qcom,master-id = <86>;
 };

 i2c_1_5: i2c@f9927000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0xf9927000 0x1000>,
        <0xf9904000 0x19000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 99 0>, <0 238 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xacae5604>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_1_5_active &i2c_1_5_1_active>;
  pinctrl-1 = <&i2c_1_5_sleep &i2c_1_5_1_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <20>;
  qcom,bam-pipe-idx-prod = <21>;
  qcom,master-id = <86>;
  qcom,sda-gpio = <&msm_gpio 23 0>;
  qcom,scl-gpio = <&msm_gpio 24 0>;
 };

 i2c_2_4: i2c@f9966000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0xf9966000 0x1000>,
        <0xf9944000 0x19000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 104 0>, <0 239 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0xbd22539d>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_2_4_active>;
  pinctrl-1 = <&i2c_2_4_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <18>;
  qcom,bam-pipe-idx-prod = <19>;
  qcom,master-id = <84>;
 };

 i2c_5: i2c_11: i2c@f9967000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0xf9967000 0x1000>,
        <0xf9944000 0x19000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 105 0>, <0 239 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0xe2b2ce1d>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_5_active>;
  pinctrl-1 = <&i2c_5_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <20>;
  qcom,bam-pipe-idx-prod = <21>;
  qcom,master-id = <84>;
 };

 i2c_6: i2c@f9928000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0xf9928000 0x1000>,
        <0xf9904000 0x19000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 100 0>, <0 238 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x5c6ad820>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_6_active>;
  pinctrl-1 = <&i2c_6_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <22>;
  qcom,bam-pipe-idx-prod = <23>;
  qcom,master-id = <86>;
 };

 sound {
  compatible = "qcom,msm8994-asoc-snd";
  qcom,model = "msm8994-tomtom-snd-card";
  reg = <0xfe034000 0x4>,
        <0xfe035000 0x4>,
        <0xfe036000 0x4>,
        <0xfe037000 0x4>;
  reg-names = "lpaif_pri_mode_muxsel",
       "lpaif_sec_mode_muxsel",
       "lpaif_tert_mode_muxsel",
       "lpaif_quat_mode_muxsel";

  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "RX_BIAS", "MCLK",
   "LDO_H", "MCLK",
   "MADINPUT", "MCLK",
   "Lineout_1 amp", "LINEOUT1",
   "Lineout_3 amp", "LINEOUT3",
   "Lineout_2 amp", "LINEOUT2",
   "Lineout_4 amp", "LINEOUT4",
   "AIF4 MAD", "MCLK",
   "AMIC1", "MIC BIAS1 External",
   "MIC BIAS1 External", "Handset Mic",
   "AMIC2", "MIC BIAS2 External",
   "MIC BIAS2 External", "Headset Mic",
   "AMIC3", "MIC BIAS3 External",
   "MIC BIAS3 External", "ANCRight Headset Mic",
   "AMIC4", "MIC BIAS4 External",
   "MIC BIAS4 External", "Handset Mic",
   "DMIC1", "MIC BIAS1 Internal1",
   "MIC BIAS1 Internal1", "Digital Mic1",
   "DMIC2", "MIC BIAS1 Internal1",
   "MIC BIAS1 Internal1", "Digital Mic2",
   "DMIC3", "MIC BIAS3 Internal1",
   "MIC BIAS3 Internal1", "Digital Mic3",
   "DMIC4", "MIC BIAS3 Internal1",
   "MIC BIAS3 Internal1", "Digital Mic4",
   "DMIC5", "MIC BIAS3 Internal1",
   "MIC BIAS3 Internal1", "Digital Mic5",
   "DMIC6", "MIC BIAS3 Internal1",
   "MIC BIAS3 Internal1", "Digital Mic6";

  clock-names = "osr_clk";
  clocks = <&clock_rpm 0xaa1157a6>;
  qcom,cdc-mclk-gpios = <&pm8994_gpios 15 0>;
  qcom,tomtom-mclk-clk-freq = <9600000>;
  pinctrl-names = "auxpcm-sleep",
    "auxpcm-active",
    "ftm-auxpcm-sleep",
    "ftm-auxpcm-active";

  pinctrl-0 = <&sec_aux_pcm_sleep>, <&sec_aux_pcm_din_sleep>;
  pinctrl-1 = <&sec_aux_pcm_active>, <&sec_aux_pcm_din_active>;

  pinctrl-2 = <&ftm_sec_aux_pcm_sleep>;
  pinctrl-3 = <&ftm_sec_aux_pcm_active>;


  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&cpe>, <&compr>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2",
    "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe",
    "msm-lsm-client", "msm-pcm-routing", "msm-cpe-lsm",
    "msm-compr-dsp";
  asoc-cpu = <&dai_pri_auxpcm>, <&dai_sec_auxpcm>, <&dai_hdmi>,
    <&dai_mi2s0>, <&dai_mi2s2>, <&dai_mi2s3>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
    <&sb_4_rx>, <&sb_4_tx>, <&sb_5_tx>, <&bt_sco_rx>,
    <&bt_sco_tx>, <&int_fm_rx>, <&int_fm_tx>, <&afe_pcm_rx>,
    <&afe_pcm_tx>, <&afe_proxy_rx>, <&afe_proxy_tx>,
    <&incall_record_rx>, <&incall_record_tx>, <&incall_music_rx>,
    <&incall_music2_rx>;
  asoc-cpu-names = "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2",
    "msm-dai-q6-hdmi.8", "msm-dai-q6-mi2s.0",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.16395", "msm-dai-q6-dev.12288",
    "msm-dai-q6-dev.12289", "msm-dai-q6-dev.12292",
    "msm-dai-q6-dev.12293", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770";
  asoc-codec = <&stub_codec>;
  asoc-codec-names = "msm-stub-codec.1";


  ftm-btpcm-clock = <&msm_gpio 79 0>;
  ftm-btpcm-sync = <&msm_gpio 80 0>;
  ftm-btpcm-dout = <&msm_gpio 81 0>;
  ftm-btpcm-din = <&msm_gpio 82 0>;
  qcom,led_gpio = <&pm8994_gpios 6 0>;
  hset-amp-gpio = <&pm8994_gpios 9 0>;
  rcv-gpio-sel = <&pm8994_gpios 8 0>;
  rcv-gpio-en = <&pm8994_gpios 14 0>;
  aud-reserved = <&pmi8994_gpios 3 0>;

  wcd_pinctrl {
   compatible = "aud_pinctrl_dev";
   pinctrl_type = <2>;
   dev_id = <0>;
   pinctrl-names = "wcd_clk2-sleep",
     "wcd_clk2-active";

   pinctrl-0 = <&wcd_clk2_sleep>;
   pinctrl-1 = <&wcd_clk2_active>;
  };
# 2582 "arch/arm64/boot/dts/qcom/msm8994.dtsi"
  pri_mi2s_pinctrl {
   compatible = "aud_pinctrl_dev";
   pinctrl_type = <0>;
   dev_id = <0>;
   pinctrl-names = "pri_mi2s_sleep",
     "pri_mi2s_active";

   pinctrl-0 = <&pri_mi2s_sleep>, <&pri_mi2s_sd0_sleep>;
   pinctrl-1 = <&pri_mi2s_active>, <&pri_mi2s_sd0_active>;
  };

  quat_mi2s_pinctrl {
   compatible = "aud_pinctrl_dev";
   pinctrl_type = <0>;
   dev_id = <3>;
   pinctrl-names = "quat_mi2s_sleep",
     "quat_mi2s_active";

   pinctrl-0 = <&quat_mi2s_sleep>, <&quat_mi2s_sd0_sleep> , <&quat_mi2s_sd1_sleep>;
   pinctrl-1 = <&quat_mi2s_active>, <&quat_mi2s_sd0_active> , <&quat_mi2s_sd1_active>;
  };

 };


 i2c@f9966000 {
  nxp_tfa9887_amp@34 {
   compatible = "nxp,tfa9895-amp";
   reg = <0x34>;
  };
  nxp_tfa9887l_amp@35 {
   compatible = "nxp,tfa9895l-amp";
   reg = <0x35>;
  };
  richteck_rt5501_amp@52 {
   compatible = "richtek,rt5506-amp";
   reg = <0x52>;
   richtek,power-gpio = <&pm8994_gpios 4 0x00>;
   richtek,enable-gpio = <&msm_gpio 43 0x00>;
   power_supply = "8941_s3";
  };

 };


 qcom,msm-adsp-loader {
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 qcom,msm-audio-ion {
  compatible = "qcom,msm-audio-ion";
 };

 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 qcom,msm-pcm-lpa {
  compatible = "qcom,msm-pcm-lpa";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 compr: qcom,msm-compr-dsp {
  compatible = "qcom,msm-compr-dsp";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 dai_hdmi: qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 qcom,msm-voice-svc {
  compatible = "qcom,msm-voice-svc";
 };

 cpe: qcom,msm-cpe-lsm {
  compatible = "qcom,msm-cpe-lsm";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_0_rx: qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  sb_0_tx: qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  sb_1_rx: qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  sb_1_tx: qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  sb_2_rx: qcom,msm-dai-q6-sb-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16388>;
  };

  sb_2_tx: qcom,msm-dai-q6-sb-2-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16389>;
  };

  sb_3_rx: qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  sb_3_tx: qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  sb_4_rx: qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  sb_4_tx: qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  sb_5_tx: qcom,msm-dai-q6-sb-5-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16395>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: com,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
 };

 dai_sec_auxpcm: qcom,msm-sec-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "secondary";
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <2>;
   qcom,msm-mi2s-tx-lines = <1>;
  };
                dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };
                dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 tsens: tsens@fc4a8000 {
  compatible = "qcom,msm8994-tsens";
  reg = <0xfc4a8000 0x2000>,
        <0xfc4bc000 0x1000>;
  reg-names = "tsens_physical", "tsens_eeprom_physical";
  interrupts = <0 184 0>;
  interrupt-names = "tsens-upper-lower";
  qcom,sensors = <16>;
  qcom,slope = <2901 2846 3200 3200 3200 3200 3200 3200 3200 3200 3200 3200 3200 3200 3200 3200>;
 };

 qcom_tzlog: tz-log@fe87f720 {
  compatible = "qcom,tz-log";
  reg = <0xfe87f720 0x2000>;
 };

 qcom_crypto1fde: qcrypto1fde@fd440000 {
  compatible = "qcom,qcrypto";
  reg = <0xfd440000 0x20000>,
        <0xfd444000 0x9000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 236 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <1>;
  qcom,ce-device = <0>;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 3936000 393600>;
  clock-names = "core_clk_src", "iface_clk", "bus_clk";
  clocks = <&clock_rpm 0x8728364d>,
    <&clock_rpm 0xe57ce2b1>,
    <&clock_rpm 0x4feb55e3>;
  qcom,support-core-clk-only;
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  status = "disabled";
  qcom,ce-opp-freq = <171430000>;
 };

 qcom_crypto2fde: qcrypto2fde@0xfd3c0000 {
  compatible = "qcom,qcrypto";
  reg = <0xfd3c0000 0x20000>,
        <0xfd3c4000 0x9000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 297 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <2>;
  qcom,ce-device = <0>;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 3936000 393600>;
  clock-names = "core_clk_src", "iface_clk", "bus_clk";
  clocks = <&clock_rpm 0x0dce9a93>,
    <&clock_rpm 0x527880ff>,
    <&clock_rpm 0xc8e9a915>;
  qcom,support-core-clk-only;
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  status = "disabled";
  qcom,ce-opp-freq = <171430000>;
 };

 qcom_crypto1pfe: qcrypto1pfe@fd440000 {
  compatible = "qcom,qcrypto";
  reg = <0xfd440000 0x20000>,
        <0xfd444000 0x9000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 236 0>;
  qcom,bam-pipe-pair = <0>;
  qcom,ce-hw-instance = <1>;
  qcom,ce-device = <1>;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 3936000 393600>;
  clock-names = "core_clk_src", "iface_clk", "bus_clk";
  clocks = <&clock_rpm 0x8728364d>,
    <&clock_rpm 0xe57ce2b1>,
    <&clock_rpm 0x4feb55e3>;
  qcom,support-core-clk-only;
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  status = "disabled";
  qcom,ce-opp-freq = <171430000>;
 };

 qcom_crypto2pfe: qcrypto2pfe@0xfd3c0000 {
  compatible = "qcom,qcrypto";
  reg = <0xfd3c0000 0x20000>,
        <0xfd3c4000 0x9000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 297 0>;
  qcom,bam-pipe-pair = <0>;
  qcom,ce-hw-instance = <2>;
  qcom,ce-device = <1>;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 3936000 393600>;
  clock-names = "core_clk_src", "iface_clk", "bus_clk";
  clocks = <&clock_rpm 0x0dce9a93>,
    <&clock_rpm 0x527880ff>,
    <&clock_rpm 0xc8e9a915>;
  qcom,support-core-clk-only;
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  status = "disabled";
  qcom,ce-opp-freq = <171430000>;
 };

 qcom_cedev: qcedev@fd440000 {
  compatible = "qcom,qcedev";
  reg = <0xfd440000 0x20000>,
        <0xfd444000 0x9000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 236 0>;
  qcom,bam-pipe-pair = <1>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 3936000 393600>;
  clock-names = "core_clk_src", "iface_clk", "bus_clk";
  clocks = <&clock_rpm 0x816b3fec>,
    <&clock_rpm 0xe57ce2b1>,
    <&clock_rpm 0x4feb55e3>;
  qcom,support-core-clk-only;
  status = "disabled";
  qcom,ce-opp-freq = <171430000>;
 };

 qcom,qseecom@6500000 {
  compatible = "qcom,qseecom";
  reg = <0x6500000 0x500000>;
  reg-names = "secapp-region";
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,file-encrypt-pipe-pair = <0>;
  qcom,support-multiple-ce-hw-instance;
  qcom,hlos-num-ce-hw-instances = <2>;
  qcom,hlos-ce-hw-instance = <1 2>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,support-fde;
  qcom,support-pfe;
  qcom,no-clock-support;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 0 0>,
    <55 512 120000 1200000>,
    <55 512 393600 3936000>;
  clock-names = "core_clk", "ufs_core_clk_src", "ufs_core_clk",
         "ufs_bus_clk", "ufs_iface_clk";
  clocks = <&clock_rpm 0xaa858373>,
                         <&clock_gcc 0x297ca380>,
                         <&clock_gcc 0x47c743a7>,
                         <&clock_gcc 0x19d38312>,
    <&clock_gcc 0x1914bb84>;
  qcom,ce-opp-freq = <171430000>;
 };

 qcom,sensor-information {
  compatible = "qcom,sensor-information";
  sensor_information0: qcom,sensor-information@0 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor0";
  };

  sensor_information1: qcom,sensor-information@1 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor1";
  };

  sensor_information2: qcom,sensor-information@2 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor2";
   qcom,alias-name = "pop_mem";
  };

  sensor_information3: qcom,sensor-information@3 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor3";
  };

  sensor_information4: qcom,sensor-information@4 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor4";
  };

  sensor_information5: qcom,sensor-information@5 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor5";
  };

  sensor_information6: qcom,sensor-information@6 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor6";
   qcom,alias-name = "cpu7";
  };

  sensor_information7: qcom,sensor-information@7 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor7";
   qcom,alias-name = "cpu0";
  };

  sensor_information8: qcom,sensor-information@8 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor8";
   qcom,alias-name = "cpu1";
  };

  sensor_information9: qcom,sensor-information@9 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor9";
   qcom,alias-name = "cpu2";
  };

  sensor_information10: qcom,sensor-information@10 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor10";
   qcom,alias-name = "cpu3";
  };

  sensor_information11: qcom,sensor-information@11 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor11";
  };

  sensor_information12: qcom,sensor-information@12 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor12";
   qcom,alias-name = "gpu";
  };

  sensor_information13: qcom,sensor-information@13 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor13";
   qcom,alias-name = "cpu4";
  };

  sensor_information14: qcom,sensor-information@14 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor14";
   qcom,alias-name = "cpu5";
  };

  sensor_information15: qcom,sensor-information@15 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor15";
   qcom,alias-name = "cpu6";
  };

  sensor_information16: qcom,sensor-information@16 {
   qcom,sensor-type = "alarm";
   qcom,sensor-name = "pm8994_tz";
   qcom,scaling-factor = <1000>;
  };

  sensor_information17: qcom,sensor-information@17 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "msm_therm";
  };

  sensor_information18: qcom,sensor-information@18 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "emmc_therm";
  };

  sensor_information19: qcom,sensor-information@19 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "pa_therm0";
  };

  sensor_information20: qcom,sensor-information@20 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "pa_therm1";
  };

  sensor_information21: qcom,sensor-information@21 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "quiet_therm";
  };
 };

 qcom,msm-thermal {
  compatible = "qcom,msm-thermal";
  qcom,sensor-id = <7>;
  qcom,poll-ms = <100>;
  qcom,limit-temp = <60>;
  qcom,temp-hysteresis = <10>;
  qcom,therm-reset-temp = <115>;
  qcom,freq-step = <2>;
  qcom,freq-control-mask = <0xff>;
  qcom,core-limit-temp = <80>;
  qcom,core-temp-hysteresis = <10>;
  qcom,core-control-mask = <0xfa>;
  qcom,hotplug-temp = <105>;
  qcom,hotplug-temp-hysteresis = <25>;
  qcom,cpu-sensors = "tsens_tz_sensor7", "tsens_tz_sensor8",
       "tsens_tz_sensor9", "tsens_tz_sensor10",
       "tsens_tz_sensor13", "tsens_tz_sensor14",
       "tsens_tz_sensor15", "tsens_tz_sensor6";
  qcom,freq-mitigation-temp = <95>;
  qcom,freq-mitigation-temp-hysteresis = <20>;
  qcom,freq-mitigation-value = <768000>;
  qcom,freq-mitigation-control-mask = <0xF0>;
  qcom,online-hotplug-core;
  qcom,synchronous-cluster-id = <0 1>;
  qcom,mx-restriction-temp = <5>;
  qcom,mx-restriction-temp-hysteresis = <10>;
  qcom,mx-retention-min = <3>;
  vdd-mx-supply = <&pm8994_s2_corner>;

  qcom,vdd-restriction-temp = <5>;
  qcom,vdd-restriction-temp-hysteresis = <10>;

  vdd-dig-supply = <&pm8994_s1_floor_corner>;
  vdd-gfx-supply = <&pmi8994_s2_floor_corner>;

  qcom,vdd-dig-rstr{
   qcom,vdd-rstr-reg = "vdd-dig";
   qcom,levels = <5 7 7>;
   qcom,min-level = <1>;
  };

  qcom,vdd-gfx-rstr{
   qcom,vdd-rstr-reg = "vdd-gfx";
   qcom,levels = <5 7 7>;
   qcom,min-level = <1>;
  };

  msm_thermal_freq: qcom,vdd-apps-rstr{
   qcom,vdd-rstr-reg = "vdd-apps";
   qcom,levels = <302400 600000 600000>;
   qcom,freq-req;
  };
 };

 qcom,bcl {
  compatible = "qcom,bcl";
  qcom,bcl-enable;
  qcom,bcl-framework-interface;
  qcom,bcl-freq-control-list = <&CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,bcl-soc-hotplug-list = <&CPU4 &CPU5>;
  qcom,ibat-monitor {
   qcom,low-threshold-uamp = <2000000>;
   qcom,high-threshold-uamp = <3000000>;
   qcom,mitigation-freq-khz = <768000>;
   qcom,vph-high-threshold-uv = <3500000>;
   qcom,vph-low-threshold-uv = <3200000>;
   qcom,soc-low-threshold = <20>;
   qcom,thermal-handle = <&msm_thermal_freq>;
  };
 };

    cnss: qcom,cnss@06300000 {
            compatible = "qcom,cnss";
            reg = <0x06300000 0x200000>;
            reg-names = "ramdump";
            wlan-en-gpio = <&msm_gpio 113 0>;
            vdd-wlan-supply = <&bt_vreg>;
            vdd-wlan-io-supply = <&pm8994_s4>;
            vdd-wlan-xtal-supply = <&pm8994_l30>;
            qcom,notify-modem-status;
            pinctrl-names = "default";
            pinctrl-0 = <&cnss_default>;
            qcom,wlan-rc-num = <1>;
            qcom,wlan-uart-access;

            qcom,msm-bus,name = "msm-cnss";
            qcom,msm-bus,num-cases = <4>;
            qcom,msm-bus,num-paths = <1>;
            qcom,msm-bus,vectors-KBps =
                                      <45 512 0 0>,
                                      <45 512 6250 200000>,
                                      <45 512 25000 200000>,
                                      <45 512 100000 200000>;
    };


 htc,wlan_bcm_gpio {
  compatible = "wlan_bcm_gpio";
  wlan-en-gpio = <&msm_gpio 113 0>;
  wlan-irq-gpio = <&msm_gpio 111 0>;
  wlan-boot-gpio = <&msm_gpio 134 0>;
  pinctrl-names = "default", "seci_in_default", "seci_in_low";
  pinctrl-0 = <&cnss_default &wlan_wake_host &wlan_seci_low>;
  pinctrl-1 = <&wlan_seci_default>;
  pinctrl-2 = <&wlan_seci_low>;
  htc,wlan-rc-num = <1>;
 };


 audio_heap {
  compatible = "qcom,msm-shared-memory";
  qcom,proc-id = <1>;
  linux,contiguous-region = <&audio_mem>;
 };

 adsp_heap {
  compatible = "qcom,msm-shared-memory";
  qcom,proc-id = <1>;
  linux,contiguous-region = <&adsp_mem>;
 };

 qcom,msm-core@fc4b8000 {
  compatible = "qcom,apss-core-ea";
  reg = <0xfc4b8000 0x1000>;
  qcom,low-hyst-temp = <10>;
  qcom,high-hyst-temp = <5>;
  qcom,polling-interval = <50>;

  qcom,core-mapping {
   qcom,cpu0-chars {
    qcom,sensor = <&sensor_information7>;
    qcom,cpu-name = <&CPU0>;
   };

   qcom,cpu1-chars {
    qcom,sensor = <&sensor_information8>;
    qcom,cpu-name = <&CPU1>;
   };

   qcom,cpu2-chars {
    qcom,sensor = <&sensor_information9>;
    qcom,cpu-name = <&CPU2>;
   };

   qcom,cpu3-chars {
    qcom,sensor = <&sensor_information10>;
    qcom,cpu-name = <&CPU3>;
   };

   qcom,cpu4-chars {
    qcom,sensor = <&sensor_information13>;
    qcom,cpu-name = <&CPU4>;
   };

   qcom,cpu5-chars {
    qcom,sensor = <&sensor_information14>;
    qcom,cpu-name = <&CPU5>;
   };

   qcom,cpu6-chars {
    qcom,sensor = <&sensor_information15>;
    qcom,cpu-name = <&CPU6>;
   };

   qcom,cpu7-chars {
    qcom,sensor = <&sensor_information6>;
    qcom,cpu-name = <&CPU7>;
   };
  };
 };

 qcom,system-health-monitor {
  compatible = "qcom,system-health-monitor";

  qcom,system-health-monitor-modem {
   qcom,subsys-name = "msm_mpss";
   qcom,ssrestart-string = "modem";
  };
 };

 cpuss_dump {
  compatible = "qcom,cpuss-dump";
  qcom,itlb_dump100 {
   qcom,dump-node = <&L1_itlb_100>;
   qcom,dump-id = <0x24>;
  };
  qcom,itlb_dump101 {
   qcom,dump-node = <&L1_itlb_101>;
   qcom,dump-id = <0x25>;
  };
  qcom,itlb_dump102 {
   qcom,dump-node = <&L1_itlb_102>;
   qcom,dump-id = <0x26>;
  };
  qcom,itlb_dump103 {
   qcom,dump-node = <&L1_itlb_103>;
   qcom,dump-id = <0x27>;
  };
  qcom,dtlb_dump100 {
   qcom,dump-node = <&L1_dtlb_100>;
   qcom,dump-id = <0x44>;
  };
  qcom,dtlb_dump101 {
   qcom,dump-node = <&L1_dtlb_101>;
   qcom,dump-id = <0x45>;
  };
  qcom,dtlb_dump102 {
   qcom,dump-node = <&L1_dtlb_102>;
   qcom,dump-id = <0x46>;
  };
  qcom,dtlb_dump103 {
   qcom,dump-node = <&L1_dtlb_103>;
   qcom,dump-id = <0x47>;
  };
  qcom,l2_tlb_dump0 {
   qcom,dump-node = <&L2_tlb_0>;
   qcom,dump-id = <0x120>;
  };
  qcom,l2_tlb_dump100 {
   qcom,dump-node = <&L2_tlb_1>;
   qcom,dump-id = <0x121>;
  };
  qcom,l2_dump0 {
   qcom,dump-node = <&L2_0>;
   qcom,dump-id = <0xC0>;
  };
  qcom,l2_dump1 {
   qcom,dump-node = <&L2_1>;
   qcom,dump-id = <0xC1>;
  };
  qcom,l1_i_cache0 {
   qcom,dump-node = <&L1_I_0>;
   qcom,dump-id = <0x60>;
  };
  qcom,l1_i_cache1 {
   qcom,dump-node = <&L1_I_1>;
   qcom,dump-id = <0x61>;
  };
  qcom,l1_i_cache2 {
   qcom,dump-node = <&L1_I_2>;
   qcom,dump-id = <0x62>;
  };
  qcom,l1_i_cache3 {
   qcom,dump-node = <&L1_I_3>;
   qcom,dump-id = <0x63>;
  };
  qcom,l1_i_cache100 {
   qcom,dump-node = <&L1_I_100>;
   qcom,dump-id = <0x64>;
  };
  qcom,l1_i_cache101 {
   qcom,dump-node = <&L1_I_101>;
   qcom,dump-id = <0x65>;
  };
  qcom,l1_i_cache102 {
   qcom,dump-node = <&L1_I_102>;
   qcom,dump-id = <0x66>;
  };
  qcom,l1_i_cache103 {
   qcom,dump-node = <&L1_I_103>;
   qcom,dump-id = <0x67>;
  };
  qcom,l1_d_cache0 {
   qcom,dump-node = <&L1_D_0>;
   qcom,dump-id = <0x80>;
  };
  qcom,l1_d_cache1 {
   qcom,dump-node = <&L1_D_1>;
   qcom,dump-id = <0x81>;
  };
  qcom,l1_d_cache2 {
   qcom,dump-node = <&L1_D_2>;
   qcom,dump-id = <0x82>;
  };
  qcom,l1_d_cache3 {
   qcom,dump-node = <&L1_D_3>;
   qcom,dump-id = <0x83>;
  };
  qcom,l1_d_cache100 {
   qcom,dump-node = <&L1_D_100>;
   qcom,dump-id = <0x84>;
  };
  qcom,l1_d_cache101 {
   qcom,dump-node = <&L1_D_101>;
   qcom,dump-id = <0x85>;
  };
  qcom,l1_d_cache102 {
   qcom,dump-node = <&L1_D_102>;
   qcom,dump-id = <0x86>;
  };
  qcom,l1_d_cache103 {
   qcom,dump-node = <&L1_D_103>;
   qcom,dump-id = <0x87>;
  };
 };

 qcom,avtimer@fe09c000 {
  compatible = "qcom,avtimer";
  reg = <0xFE09C00C 0x4>,
        <0xFE09C010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk_div = <27>;
 };

 htc_pnpmgr{
  compatible = "htc,perf_table";
  htc,cluster-map = <0xF0>, <0x0F>;
  htc,perf_table = <921600>, <921600>, <921600>, <921600>, <921600>,
    <940800>, <940800>, <940800>, <940800>, <940800>;
 };

 cci@f9100000 {
  compatible = "arm,cci-400";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf9100000 0x1000>;
  ranges = <0x0 0xf9100000 0x10000>;
  hw-version = <8>;

  pmu@a000 {
   compatible = "arm,cci-400-pmu";
   reg = <0x9000 0x5000>;
   interrupts = <0 7 0>,
         <0 7 0>,
         <0 7 0>,
         <0 7 0>,
         <0 7 0>;
  };
 };
};

&gdsc_usb30 {
 reg = <0xfc4003c4 0x4>;
 status = "ok";
};

&gdsc_pcie_0 {
 status = "ok";
};

&gdsc_pcie_1 {
 status = "ok";
};

&gdsc_ufs {
 status = "ok";
};

&gdsc_venus {
 clock-names = "ocmem_clk", "bus_clk", "core_clk";
 clocks = <&clock_mmss 0x590416b8>,
   <&clock_mmss 0x34fecbbe>,
   <&clock_mmss 0xaf0dbde4>;
 status = "ok";
};

&gdsc_venus_core0 {
 qcom,support-hw-trigger;
 clock-names = "core0_clk";
 clocks = <&clock_mmss 0xbe6e61f9>;
 status = "ok";
};

&gdsc_venus_core1 {
 qcom,support-hw-trigger;
 clock-names = "core1_clk";
 clocks = <&clock_mmss 0x6324869c>;
 status = "ok";
};

&gdsc_venus_core2 {
 qcom,support-hw-trigger;
 clock-names = "core2_clk";
 clocks = <&clock_mmss 0x24fa20a3>;
 status = "ok";
};

&gdsc_mdss {
 clock-names = "bus_clk", "core_clk";
 clocks = <&clock_mmss 0xcc07d687>,
   <&clock_mmss 0x618336ac>;
 status = "ok";
};

&gdsc_camss_top {
 clock-names = "csi0_clk", "csi1_clk", "bus_clk";
 clocks = <&clock_mmss 0x3023937a>,
   <&clock_mmss 0xe66fa522>,
   <&clock_mmss 0x33a23277>;
 status = "ok";
};

&gdsc_jpeg {
 clock-names = "bus_clk", "core0_clk", "core1_clk", "core2_clk";
 clocks = <&clock_mmss 0x07eeae7b>,
   <&clock_mmss 0xa1f09a89>,
   <&clock_mmss 0x32952078>,
   <&clock_mmss 0xd3a2ff99>;
 parent-supply = <&gdsc_camss_top>;
 status = "ok";
};

&gdsc_vfe {
 clock-names = "bus_clk";
 clocks = <&clock_mmss 0x8412c7db>;
 parent-supply = <&gdsc_camss_top>;
 status = "ok";
};

&gdsc_cpp {
 clock-names = "bus_clk", "core_clk";
 clocks = <&clock_mmss 0xccfc9229>,
   <&clock_mmss 0x3ca47975>;
 parent-supply = <&gdsc_camss_top>;
 status = "ok";
};

&gdsc_fd {
 clock-names = "bus_clk", "core_clk";
 clocks = <&clock_mmss 0x60d01d11>,
   <&clock_mmss 0x3badcae4>;
 status = "ok";
};

&gdsc_oxili_cx {
 status = "ok";
};

&gdsc_oxili_gx {
 clock-names = "core_clk";
 clocks = <&clock_mmss 0x40c75e70>;
 status = "ok";
 parent-supply = <&pmi8994_s2_corner>;
};

# 1 "arch/arm64/boot/dts/qcom/msm-pm8994-rpm-regulator.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm-pm8994-rpm-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa18 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <18>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l18 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l18";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa19 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <19>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l19 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l19";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa20 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <20>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l20 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l20";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa21 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <21>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l21 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l21";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa22 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <22>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l22 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l22";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa23 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <23>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l23 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l23";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa24 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <24>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l24 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l24";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa25 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <25>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l25 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l25";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa26 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <26>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l26 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l26";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa27 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <27>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l27 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l27";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa28 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <28>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l28 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l28";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa29 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <29>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l29 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l29";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa30 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <30>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l30 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l30";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa31 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <31>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l31 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l31";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa32 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <32>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l32 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l32";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-vsa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "vsa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <2>;
  status = "disabled";

  regulator-lvs1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_lvs1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-vsa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "vsa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <2>;
  status = "disabled";

  regulator-lvs2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_lvs2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpb1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpb";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmi8994_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpb2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpb";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmi8994_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-bstb {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "bstb";
  qcom,resource-id = <1>;
  qcom,regulator-type = <2>;
  status = "disabled";

  regulator-bst {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmi8994_boost";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-bbyb {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "bbyb";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-bby {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmi8994_boostbypass";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpc2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpc";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8004_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 3627 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm-pm8994.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm-pm8994.dtsi"
&spmi_bus {
 #address-cells = <1>;
 #size-cells = <0>;
 interrupt-controller;
 #interrupt-cells = <3>;

 qcom,pm8994@0 {
  spmi-slave-container;
  reg = <0x0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8994_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0>;
   label = "pm8994_tz";
   qcom,channel-num = <8>;
   qcom,threshold-set = <0>;
   qcom,temp_alarm-vadc = <&pm8994_vadc>;
  };

  qcom,pmic-dog@0 {
   compatible = "qcom,qpnp-pmic-dog";
   reg = <0x800 0x100>;
   qcom,pmic-wd-reset-type = <1>;
   qcom,pmic-wd-bark-time = <8>;
   qcom,pmic-wd-bite-time = <2>;
   qcom,pmic-wd-disable-start = <5>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0>,
         <0x0 0x8 0x1>,
         <0x0 0x8 0x4>,
         <0x0 0x8 0x5>;
   interrupt-names = "kpdpwr", "resin",
     "resin-bark", "kpdpwr-resin-bark";
   qcom,pon-dbc-delay = <500000>;
   qcom,system-reset;
   qcom,s3-debounce = <32>;
   qcom,s3-src = "kpdpwr-and-resin";

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,pull-up = <1>;
    linux,code = <116>;
    qcom,support-reset = <1>;
    qcom,s1-timer = <10256>;
    qcom,s2-timer = <2000>;
    qcom,s2-type = <1>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;

   };

   qcom,pon_3 {
    qcom,pon-type = <3>;
    qcom,pull-up = <1>;
    qcom,s1-timer = <6720>;
    qcom,s2-timer = <2000>;
    qcom,s2-type = <7>;
    qcom,use-bark;
   };
  };

  pm8994_gpios: gpios {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8994-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    qcom,vin-sel = <2>;
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    qcom,vin-sel = <2>;
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
    qcom,vin-sel = <2>;
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
    qcom,vin-sel = <2>;
   };

   gpio@c400 {
    reg = <0xc400 0x100>;
    qcom,pin-num = <5>;
    qcom,vin-sel = <2>;
   };

   gpio@c500 {
    reg = <0xc500 0x100>;
    qcom,pin-num = <6>;
    qcom,vin-sel = <2>;
   };

   gpio@c600 {
    reg = <0xc600 0x100>;
    qcom,pin-num = <7>;
    qcom,vin-sel = <2>;
   };

   gpio@c700 {
    reg = <0xc700 0x100>;
    qcom,pin-num = <8>;
    qcom,vin-sel = <2>;
   };

   gpio@c800 {
    reg = <0xc800 0x100>;
    qcom,pin-num = <9>;
    qcom,vin-sel = <2>;
   };

   gpio@c900 {
    reg = <0xc900 0x100>;
    qcom,pin-num = <10>;
    qcom,vin-sel = <2>;
   };

   gpio@ca00 {
    reg = <0xca00 0x100>;
    qcom,pin-num = <11>;
    qcom,vin-sel = <2>;
   };

   gpio@cb00 {
    reg = <0xcb00 0x100>;
    qcom,pin-num = <12>;
    qcom,vin-sel = <2>;
   };

   gpio@cc00 {
    reg = <0xcc00 0x100>;
    qcom,pin-num = <13>;
    qcom,vin-sel = <2>;
   };

   gpio@cd00 {
    reg = <0xcd00 0x100>;
    qcom,pin-num = <14>;
    qcom,vin-sel = <2>;
   };

   gpio@ce00 {
    reg = <0xce00 0x100>;
    qcom,pin-num = <15>;
    qcom,vin-sel = <2>;
   };

   gpio@cf00 {
    reg = <0xcf00 0x100>;
    qcom,pin-num = <16>;
    qcom,vin-sel = <0>;
   };

   gpio@d000 {
    reg = <0xd000 0x100>;
    qcom,pin-num = <17>;
    qcom,vin-sel = <2>;
   };

   gpio@d100 {
    reg = <0xd100 0x100>;
    qcom,pin-num = <18>;
    qcom,vin-sel = <2>;
   };

   gpio@d200 {
    reg = <0xd200 0x100>;
    qcom,pin-num = <19>;
    qcom,vin-sel = <2>;
   };

   gpio@d300 {
    reg = <0xd300 0x100>;
    qcom,pin-num = <20>;
    qcom,vin-sel = <0>;
   };

   gpio@d500 {
    reg = <0xd500 0x100>;
    qcom,pin-num = <22>;
    qcom,vin-sel = <2>;
   };
  };

  pm8994_mpps: mpps {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8994-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
    qcom,vin-sel = <2>;
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
    qcom,vin-sel = <2>;
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
    qcom,vin-sel = <2>;
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
    qcom,vin-sel = <2>;
   };

   mpp@a400 {
    reg = <0xa400 0x100>;
    qcom,pin-num = <5>;
    qcom,vin-sel = <2>;
   };

   mpp@a500 {
    reg = <0xa500 0x100>;
    qcom,pin-num = <6>;
    qcom,vin-sel = <2>;
   };

   mpp@a600 {
    reg = <0xa600 0x100>;
    qcom,pin-num = <7>;
    qcom,vin-sel = <2>;
   };

   mpp@a700 {
    reg = <0xa700 0x100>;
    qcom,pin-num = <8>;
    qcom,vin-sel = <2>;
   };
  };

  pm8994_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;

   chan@8 {
    label = "die_temp";
    reg = <8>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@4 {
    label = "usb_id_mv";
    reg = <4>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@39 {
    label = "usb_id_nopull";
    reg = <0x39>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
   };
  };

  pm8994_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0>,
     <0x0 0x34 0x3>,
         <0x0 0x34 0x4>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,adc_tm-vadc = <&pm8994_vadc>;
  };

  pm8994_coincell: qcom,coincell@2800 {
   compatible = "qcom,qpnp-coincell";
   reg = <0x2800 0x100>;
  };

  qcom,pm8994_rtc {
   spmi-dev-container;
   compatible = "qcom,qpnp-rtc";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,qpnp-rtc-write = <1>;
   qcom,qpnp-rtc-alarm-pwrup = <0>;

   qcom,pm8994_rtc_rw@6000 {
    reg = <0x6000 0x100>;
   };
   qcom,pm8994_rtc_alarm@6100 {
    reg = <0x6100 0x100>;
    interrupts = <0x0 0x61 0x1>;
   };
  };
 };

 qcom,pm8994@1 {
  spmi-slave-container;
  reg = <0x1>;
  #address-cells = <1>;
  #size-cells = <1>;

  pwm@b100 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb100 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <0>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm@b200 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb200 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <1>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <1>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm@b300 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb300 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <2>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <2>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm@b400 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb400 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <3>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <3>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm@b500 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb500 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <4>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <4>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm@b600 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb600 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <5>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <5>;
   #pwm-cells = <2>;
   status = "disabled";
  };
 };
};
# 3628 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm-pmi8994.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm-pmi8994.dtsi"
&spmi_bus {
 #address-cells = <1>;
 #size-cells = <0>;
 interrupt-controller;
 #interrupt-cells = <3>;

 qcom,pmi8994@2 {
  spmi-slave-container;
  reg = <0x2>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi8994_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  pmi8994_gpios: gpios {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pmi8994-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    qcom,vin-sel = <2>;
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    qcom,vin-sel = <2>;
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
    qcom,vin-sel = <2>;
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
    qcom,vin-sel = <2>;
   };

   gpio@c400 {
    reg = <0xc400 0x100>;
    qcom,pin-num = <5>;
    qcom,vin-sel = <2>;
   };

   gpio@c500 {
    reg = <0xc500 0x100>;
    qcom,pin-num = <6>;
    qcom,vin-sel = <2>;
   };

   gpio@c600 {
    reg = <0xc600 0x100>;
    qcom,pin-num = <7>;
    qcom,vin-sel = <2>;
   };

   gpio@c700 {
    reg = <0xc700 0x100>;
    qcom,pin-num = <8>;
    qcom,vin-sel = <2>;
   };

   gpio@c800 {
    reg = <0xc800 0x100>;
    qcom,pin-num = <9>;
    qcom,vin-sel = <2>;
   };

   gpio@c900 {
    reg = <0xc900 0x100>;
    qcom,pin-num = <10>;
    qcom,vin-sel = <2>;
   };
  };

  pmi8994_mpps: mpps {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pmi8994-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
    qcom,vin-sel = <2>;
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
    qcom,vin-sel = <2>;
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
    qcom,vin-sel = <2>;
   };
  };

  bcl@4200 {
   compatible = "qcom,msm-bcl";
   reg = <0x4200 0xFF>;
   interrupts = <0x2 0x42 0x0>,
     <0x2 0x42 0x1>;
   interrupt-names = "bcl-high-ibat-int",
     "bcl-low-vbat-int";
   qcom,vbat-scaling-factor = <39000>;
   qcom,vbat-gain-numerator = <1>;
   qcom,vbat-gain-denominator = <128>;
   qcom,vbat-polling-delay-ms = <50>;
   qcom,ibat-scaling-factor = <39000>;
   qcom,ibat-gain-numerator = <1>;
   qcom,ibat-gain-denominator = <128>;
   qcom,ibat-offset-numerator = <1200>;
   qcom,ibat-offset-denominator = <1>;
   qcom,ibat-polling-delay-ms = <50>;
  };

  pmi8994_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x2 0x31 0x0>,
     <0x2 0x31 0x3>,
         <0x2 0x31 0x4>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;
   qcom,vadc-meas-int-mode;
  };

  pmi8994_charger: pmi8994_otg_supply: qcom,qpnp-smbcharger {
   spmi-dev-container;
   compatible = "qcom,qpnp-smbcharger";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,iterm-ma = <50>;
   qcom,eoc-ibat-thre-ma = <280>;
   qcom,adjust-fastchg-thr-mv = <4260>;
   qcom,high-fastchg-current-ma = <2500>;
   qcom,fastchg-current-ma = <1850>;
   qcom,float-voltage-mv = <4400>;
   qcom,float-voltage-cmp-mv = <4060>;
   qcom,iusb-max-ma = <1500>;
   qcom,charging-timeout-mins = <768>;
   qcom,precharging-timeout-mins = <24>;
   qcom,warm-ibatmax = <1200>;
   qcom,resume-delta-mv = <100>;
   qcom,chg-inhibit-fg;
   qcom,dc-psy-type = "Mains";
   qcom,dc-psy-ma = <1500>;
   qcom,rparasitic-uohm = <100000>;
   qcom,resume-soc = <98>;
   qcom,usbin-chgr-cfg = <5>;
   qcom,bms-psy-name = "bms";
   qcom,thermal-mitigation = <1500 700 600 0>;
   qcom,parallel-usb-min-current-ma = <1400>;
   qcom,parallel-9v-usb-min-current-ma = <900>;
   qcom,parallel-allowed-lowering-ma = <500>;
   qcom,usbin-vadc = <&pmi8994_vadc>;
   regulator-name = "pmi8994_otg_vreg";

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts = <0x2 0x10 0x0>,
      <0x2 0x10 0x1>,
      <0x2 0x10 0x2>,
      <0x2 0x10 0x3>,
      <0x2 0x10 0x4>,
      <0x2 0x10 0x5>,
      <0x2 0x10 0x6>,
      <0x2 0x10 0x7>;

    interrupt-names = "chg-error",
       "chg-inhibit",
       "chg-prechg-sft",
       "chg-complete-chg-sft",
       "chg-p2f-thr",
       "chg-rechg-thr",
       "chg-taper-thr",
       "chg-tcc-thr";
   };

   qcom,otg@1100 {
    reg = <0x1100 0x100>;
   };

   qcom,bat-if@1200 {
    reg = <0x1200 0x100>;
    interrupts = <0x2 0x12 0x0>,
      <0x2 0x12 0x1>,
      <0x2 0x12 0x2>,
      <0x2 0x12 0x3>,
      <0x2 0x12 0x4>,
      <0x2 0x12 0x5>,
      <0x2 0x12 0x6>,
      <0x2 0x12 0x7>;

    interrupt-names = "batt-hot",
       "batt-warm",
       "batt-cold",
       "batt-cool",
       "batt-ov",
       "batt-low",
       "batt-missing",
       "batt-term-missing";
   };

   qcom,usb-chgpth@1300 {
    reg = <0x1300 0x100>;
    interrupts = <0x2 0x13 0x0>,
      <0x2 0x13 0x1>,
      <0x2 0x13 0x2>,
      <0x2 0x13 0x3>,
      <0x2 0x13 0x4>,
      <0x2 0x13 0x5>,
      <0x2 0x13 0x6>;

    interrupt-names = "usbin-uv",
       "usbin-ov",
       "usbin-src-det",
       "otg-fail",
       "otg-oc",
       "aicl-done",
       "usbid-change";
   };

   qcom,dc-chgpth@1400 {
    reg = <0x1400 0x100>;
    interrupts = <0x2 0x14 0x0>,
      <0x2 0x14 0x1>;

    interrupt-names = "dcin-uv",
       "dcin-ov";
   };

   qcom,chgr-misc@1600 {
    reg = <0x1600 0x100>;
    interrupts = <0x2 0x16 0x0>,
      <0x2 0x16 0x1>,
      <0x2 0x16 0x2>,
      <0x2 0x16 0x3>,
      <0x2 0x16 0x4>,
      <0x2 0x16 0x5>;

    interrupt-names = "power-ok",
       "temp-shutdown",
       "safety-timeout",
       "flash-fail",
       "otst2",
       "otst3";
   };
  };

  pmi8994_fg: qcom,fg {
   spmi-dev-container;
   compatible = "qcom,qpnp-fg";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,resume-soc = <98>;
   status = "okay";
   qcom,warm-bat-decidegc = <480>;
   qcom,cool-bat-decidegc = <100>;
   qcom,hot-bat-decidegc = <550>;
   qcom,cold-bat-decidegc = <0>;
   qcom,bcl-lm-threshold-ma = <127>;
   qcom,fg-iterm-ma = <284>;
   qcom,thermal-coefficients = [97 85 62 49 5A 35];
   qcom,ext-sense-type = <1>;
   qcom,store-batt-data-soc-thre = <100>;
   qcom,stored-batt-magic-num = <(-1)>;
   qcom,stored-batt-soc = <(-1)>;
   qcom,stored-batt-update-time = <(-1)>;

   qcom,fg-soc@4000 {
    status = "okay";
    reg = <0x4000 0x100>;
    interrupts = <0x2 0x40 0x0>,
      <0x2 0x40 0x1>,
      <0x2 0x40 0x2>,
      <0x2 0x40 0x3>,
      <0x2 0x40 0x4>,
      <0x2 0x40 0x5>,
      <0x2 0x40 0x6>,
      <0x2 0x40 0x7>;

    interrupt-names = "high-soc",
       "low-soc",
       "full-soc",
       "empty-soc",
       "delta-soc",
       "first-est-done",
       "sw-fallbk-ocv",
       "sw-fallbk-new-battrt-sts",
       "fg-soc-irq-count";
   };

   qcom,fg-batt@4100 {
    reg = <0x4100 0x100>;
    interrupts = <0x2 0x41 0x0>,
      <0x2 0x41 0x1>,
      <0x2 0x41 0x2>,
      <0x2 0x41 0x3>,
      <0x2 0x41 0x4>,
      <0x2 0x41 0x5>,
      <0x2 0x41 0x6>,
      <0x2 0x41 0x7>;

    interrupt-names = "soft-cold",
       "soft-hot",
       "vbatt-low",
       "batt-ided",
       "batt-id-req",
       "batt-unknown",
       "batt-missing",
       "batt-match";
   };

   qcom,fg-adc-vbat@4254 {
    reg = <0x4254 0x1>;
   };

   qcom,fg-adc-ibat@4255 {
    reg = <0x4255 0x1>;
   };

   qcom,fg-memif@4400 {
    status = "okay";
    reg = <0x4400 0x100>;
    interrupts = <0x2 0x44 0x0>,
      <0x2 0x44 0x1>;

    interrupt-names = "mem-avail",
       "data-rcvry-sug";
   };
  };
 };

 qcom,pmi8994@3 {
  spmi-slave-container;
  reg = <0x3>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi8994_pwm_1: pwm@b100 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb100 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <0>;
   #pwm-cells = <2>;
  };

  pmi8994_pwm_2: pwm@b200 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb200 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <1>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <1>;
   #pwm-cells = <2>;
  };

  pmi8994_pwm_3: pwm@b300 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb300 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <2>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <2>;
   #pwm-cells = <2>;
  };

  pmi8994_pwm_4: pwm@b400 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb400 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <3>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <3>;
   #pwm-cells = <2>;
  };

  labibb: qpnp-labibb-regulator {
   status = "disabled";
   spmi-dev-container;
   compatible = "qcom,qpnp-labibb-regulator";
   #address-cells = <1>;
   #size-cells = <1>;

   lab_regulator: qcom,lab@de00 {
    reg = <0xde00 0x100>;
    reg-names = "lab";
    regulator-name = "lab_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    qcom,qpnp-lab-min-voltage = <4600000>;
    qcom,qpnp-lab-step-size = <100000>;
    qcom,qpnp-lab-slew-rate = <5000>;
    qcom,qpnp-lab-use-default-voltage;
    qcom,qpnp-lab-init-voltage = <5500000>;
    qcom,qpnp-lab-init-amoled-voltage = <4600000>;
    qcom,qpnp-lab-init-lcd-voltage = <5500000>;

    qcom,qpnp-lab-soft-start = <400>;

    qcom,qpnp-lab-full-pull-down;
    qcom,qpnp-lab-pull-down-enable;
    qcom,qpnp-lab-switching-clock-frequency = <1600>;
    qcom,qpnp-lab-limit-maximum-current = <800>;
    qcom,qpnp-lab-limit-max-current-enable;
    qcom,qpnp-lab-ps-threshold = <40>;
    qcom,qpnp-lab-ps-enable;
    qcom,qpnp-lab-nfet-size = <100>;
    qcom,qpnp-lab-pfet-size = <100>;
    qcom,qpnp-lab-max-precharge-time = <200>;
   };

   ibb_regulator: qcom,ibb@dc00 {
    reg = <0xdc00 0x100>;
    reg-names = "ibb_reg";
    regulator-name = "ibb_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    qcom,qpnp-ibb-min-voltage = <1400000>;
    qcom,qpnp-ibb-step-size = <100000>;
    qcom,qpnp-ibb-slew-rate = <2000000>;
    qcom,qpnp-ibb-use-default-voltage;
    qcom,qpnp-ibb-init-voltage = <5500000>;
    qcom,qpnp-ibb-init-amoled-voltage = <4000000>;
    qcom,qpnp-ibb-init-lcd-voltage = <5500000>;

    qcom,qpnp-ibb-soft-start = <10000>;

    qcom,qpnp-ibb-discharge-resistor = <300>;
    qcom,qpnp-ibb-lab-pwrup-delay = <10000>;
    qcom,qpnp-ibb-lab-pwrdn-delay = <10000>;
    qcom,qpnp-ibb-en-discharge;

    qcom,qpnp-ibb-full-pull-down;
    qcom,qpnp-ibb-pull-down-enable;
    qcom,qpnp-ibb-switching-clock-frequency = <1480>;
    qcom,qpnp-ibb-limit-maximum-current = <1550>;
    qcom,qpnp-ibb-debounce-cycle = <16>;
    qcom,qpnp-ibb-limit-max-current-enable;
    qcom,qpnp-ibb-ps-enable;
   };

  };

  qcom,leds@d800 {
   compatible = "qcom,qpnp-wled";
   reg = <0xd800 0x100>,
    <0xd900 0x100>,
    <0xdc00 0x100>,
    <0xde00 0x100>;
   reg-names = "qpnp-wled-ctrl-base",
     "qpnp-wled-sink-base",
     "qpnp-wled-ibb-base",
     "qpnp-wled-lab-base";
   interrupts = <0x3 0xd8 0x2>;
   interrupt-names = "sc-irq";
   status = "okay";
   linux,name = "wled";
   linux,default-trigger = "bkl-trigger";
   qcom,fdbk-output = "auto";
   qcom,vref-mv = <350>;
   qcom,switch-freq-khz = <800>;
   qcom,ovp-mv = <29500>;
   qcom,ilim-ma = <980>;
   qcom,boost-duty-ns = <26>;
   qcom,mod-freq-khz = <9600>;
   qcom,dim-mode = "hybrid";
   qcom,dim-method = "linear";
   qcom,hyb-thres = <625>;
   qcom,sync-dly-us = <800>;
   qcom,fs-curr-ua = <20000>;
   qcom,en-phase-stag;
   qcom,ibb-pwrup-dly = <8>;
   qcom,led-strings-list = [00 01];
   qcom,en-ext-pfet-sc-pro;
   qcom,en-cabc;
  };

  pmi8994_haptics: qcom,haptic@c000 {
   status = "disabled";
   compatible = "qcom,qpnp-haptic";
   reg = <0xc000 0x100>;
   interrupts = <0x3 0xc0 0x0>,
         <0x3 0xc0 0x1>;
   interrupt-names = "sc-irq", "play-irq";
   qcom,play-mode = "direct";
   qcom,wave-play-rate-us = <5263>;
   qcom,actuator-type = "erm";
   qcom,wave-shape = "square";
   qcom,vmax-mv = <2000>;
   qcom,ilim-ma = <800>;
   qcom,sc-deb-cycles = <8>;
   qcom,int-pwm-freq-khz = <505>;
   qcom,en-brake;
   qcom,brake-pattern = [03 03 00 00];
   qcom,use-play-irq;
   qcom,use-sc-irq;
   qcom,wave-samples = [3e 3e 3e 3e 3e 3e 3e 3e];
   qcom,wave-rep-cnt = <1>;
   qcom,wave-samp-rep-cnt = <1>;
  };

  qcom,leds@d300 {
   compatible = "qcom,qpnp-flash-led";
   status = "okay";
   reg = <0xd300 0x100>;
   label = "flash";
   qcom,headroom = <500>;
   qcom,startup-dly = <128>;
   qcom,clamp-curr = <200>;
   qcom,pmic-charger-support;
   qcom,self-check-enabled;
   qcom,thermal-derate-enabled;
   qcom,thermal-derate-threshold = <100>;
   qcom,thermal-derate-rate = "5_PERCENT";
   qcom,current-ramp-enabled;
   qcom,ramp_up_step = "6P7_US";
   qcom,ramp_dn_step = "6P7_US";
   qcom,vph-pwr-droop-enabled;
   qcom,vph-pwr-droop-threshold = <3000>;
   qcom,vph-pwr-droop-debounce-time = <10>;
   qcom,headroom-sense-ch0-enabled;
   qcom,headroom-sense-ch1-enabled;
   qcom,power-detect-enabled;

   pmi8994_flash0: qcom,flash_0 {
    label = "flash";
    qcom,led-name = "led:flash_0";
    qcom,default-led-trigger =
      "flash0_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <0>;
    qcom,current = <625>;
   };

   pmi8994_flash1: qcom,flash_1 {
    label = "flash";
    qcom,led-name = "led:flash_1";
    qcom,default-led-trigger =
      "flash1_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <1>;
    qcom,current = <625>;
   };

   pmi8994_torch0: qcom,torch_0 {
    label = "torch";
    qcom,led-name = "led:torch_0";
    qcom,default-led-trigger =
      "torch0_trigger";
    qcom,max-current = <200>;
    qcom,id = <0>;
    qcom,current = <120>;
    boost-supply = <&pmi8994_boostbypass>;
    boost-voltage-max = <3600000>;
   };

   pmi8994_torch1: qcom,torch_1 {
    label = "torch";
    qcom,led-name = "led:torch_1";
    qcom,default-led-trigger =
      "torch1_trigger";
    qcom,max-current = <200>;
    qcom,id = <1>;
    qcom,current = <120>;
    boost-supply = <&pmi8994_boostbypass>;
    boost-voltage-max = <3600000>;
   };

   pmi8994_flashlight: qcom,flashlight {
    label = "dual_leds";
    qcom,led-name = "flashlight";
    qcom,default-led-trigger =
      "torch0_trigger";
    qcom,max-current = <255>;
    qcom,id = <2>;
    qcom,current = <120>;
    boost-supply = <&pmi8994_boostbypass>;
    boost-voltage-max = <3600000>;
   };
  };
 };
};
# 3629 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-regulator.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8994-regulator.dtsi"
&rpm_bus {

 rpm-regulator-smpa1 {
  status = "okay";
  pm8994_s1_corner: regulator-s1-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s1_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };

  pm8994_s1_floor_corner: regulator-s1-floor-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s1_floor_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-floor-corner;
   qcom,always-send-voltage;
  };

  pm8994_s1_corner_ao: regulator-s1-corner-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s1_corner_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };
 };


 rpm-regulator-smpa2 {
  status = "okay";
  pm8994_s2_corner: regulator-s2-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s2_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };

  pm8994_s2_corner_ao: regulator-s2-corner-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s2_corner_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };
 };

 rpm-regulator-smpa3 {
  status = "okay";
  pm8994_s3: regulator-s3 {
   regulator-min-microvolt = <1300000>;
   regulator-max-microvolt = <1300000>;
   qcom,init-voltage = <1300000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa4 {
  status = "okay";
  pm8994_s4: regulator-s4 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
   regulator-always-on;
  };
 };

 rpm-regulator-smpa5 {
  status = "okay";
  pm8994_s5: regulator-s5 {
   regulator-min-microvolt = <2150000>;
   regulator-max-microvolt = <2150000>;
   qcom,init-voltage = <2150000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa7 {
  status = "okay";
  pm8994_s7: regulator-s7 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   qcom,init-voltage = <1000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa1 {
  status = "okay";
  pm8994_l1: regulator-l1 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   qcom,init-voltage = <1000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa2 {
  status = "okay";
  pm8994_l2: regulator-l2 {
   regulator-min-microvolt = <1250000>;
   regulator-max-microvolt = <1250000>;
   qcom,init-voltage = <1250000>;
   proxy-supply = <&pm8994_l2>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <10000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa3 {
  status = "okay";
  pm8994_l3: regulator-l3 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa4 {
  status = "okay";
  pm8994_l4: regulator-l4 {
   regulator-min-microvolt = <1225000>;
   regulator-max-microvolt = <1225000>;
   qcom,init-voltage = <1225000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  pm8994_l6: regulator-l6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa8 {
  status = "okay";
  pm8994_l8: regulator-l8 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  pm8994_l9: regulator-l9 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  pm8994_l10: regulator-l10 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa11 {
  status = "okay";
  pm8994_l11: regulator-l11 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  pm8994_l12: regulator-l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   proxy-supply = <&pm8994_l12>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <10000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa13 {
  status = "okay";
  pm8994_l13: regulator-l13 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa14 {
  status = "okay";
  pm8994_l14: regulator-l14 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   proxy-supply = <&pm8994_l14>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <10000>;
   status = "okay";
   regulator-always-on;
  };
 };

 rpm-regulator-ldoa15 {
  status = "okay";
  pm8994_l15: regulator-l15 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  pm8994_l16: regulator-l16 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2700000>;
   qcom,init-voltage = <2700000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  pm8994_l17: regulator-l17 {





   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa18 {
  status = "okay";
  pm8994_l18: regulator-l18 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
   regulator-boot-on;
   regulator-always-on;
  };
 };

 rpm-regulator-ldoa19 {
  status = "okay";
  pm8994_l19: regulator-l19 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2850000>;
   qcom,init-voltage = <2850000>;
   status = "okay";
   regulator-always-on;
  };
 };

 rpm-regulator-ldoa20 {
  status = "okay";
  pm8994_l20: regulator-l20 {
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   qcom,init-current = <750>;
   regulator-boot-on;
   status = "okay";
  };
 };

 rpm-regulator-ldoa21 {
  status = "okay";
  pm8994_l21: regulator-l21 {
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa22 {
  status = "okay";
  pm8994_l22: regulator-l22 {
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <3300000>;
   status = "okay";
   regulator-boot-on;
   regulator-always-on;
  };
 };

 rpm-regulator-ldoa23 {
  status = "okay";
  pm8994_l23: regulator-l23 {
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <3300000>;
   status = "okay";
   regulator-boot-on;
  };
 };

 rpm-regulator-ldoa24 {
  status = "okay";
  pm8994_l24: regulator-l24 {
   regulator-min-microvolt = <3075000>;
   regulator-max-microvolt = <3150000>;
   qcom,init-voltage = <3075000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa25 {
  status = "okay";
  pm8994_l25: regulator-l25 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   qcom,init-voltage = <1000000>;
   qcom,init-ldo-mode = <1>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa26 {
  status = "okay";
  pm8994_l26: regulator-l26 {
   regulator-min-microvolt = <987500>;
   regulator-max-microvolt = <987500>;
   qcom,init-voltage = <987500>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa27 {
  status = "okay";
  pm8994_l27: regulator-l27 {
   regulator-min-microvolt = <1050000>;
   regulator-max-microvolt = <1050000>;
   qcom,init-voltage = <1050000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa28 {
  status = "okay";
  pm8994_l28: regulator-l28 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   qcom,init-voltage = <1000000>;
   qcom,init-current = <45>;
   regulator-boot-on;
   proxy-supply = <&pm8994_l28>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <10000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa29 {
  status = "okay";
  pm8994_l29: regulator-l29 {
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <3300000>;
   status = "okay";
   regulator-boot-on;
   regulator-always-on;
  };
 };

 rpm-regulator-ldoa30 {
  status = "okay";
  pm8994_l30: regulator-l30 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   regulator-boot-on;
   regulator-always-on;
   status = "okay";
  };
 };

 rpm-regulator-ldoa31 {
  status = "okay";
  pm8994_l31: regulator-l31 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   qcom,init-current = <50>;
   regulator-boot-on;
   status = "okay";
  };
 };

 rpm-regulator-ldoa32 {
  status = "okay";
  pm8994_l32: regulator-l32 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-vsa1 {
  status = "okay";
  pm8994_lvs1: regulator-lvs1 {
   status = "okay";
  };
 };

 rpm-regulator-vsa2 {
  status = "okay";
  pm8994_lvs2: regulator-lvs2 {
   status = "okay";
  };
 };

 rpm-regulator-smpb1 {
  status = "okay";
  pmi8994_s1: regulator-s1 {
   regulator-min-microvolt = <1025000>;
   regulator-max-microvolt = <1025000>;
   qcom,init-voltage = <1025000>;
   status = "okay";
  };
 };


 rpm-regulator-smpb2 {
  status = "okay";
  pmi8994_s2_corner: regulator-s2-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmi8994_s2_corner";
   qcom,set = <3>;
   qcom,init-voltage-corner = <2>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };

  pmi8994_s2_floor_corner: regulator-s2-floor-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmi8994_s2_floor_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-floor-corner;
   qcom,always-send-voltage;
  };
 };

 rpm-regulator-bstb {
  status = "okay";
  pmi8994_boost_5v: regulator-bst {





   regulator-name = "pmi8994_boost_5v";
   status = "okay";
  };
  pmi8994_boost_pin_ctrl: regulator-bst-pin-ctrl {







   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmi8994_boost_pin_ctrl";
   qcom,set = <3>;
   qcom,enable-with-pin-ctrl = <0 1>;
  };
 };

 rpm-regulator-bbyb {
  status = "okay";
  pmi8994_boostbypass: regulator-bby {
   status = "okay";
   regulator-min-microvolt = <3150000>;
   regulator-max-microvolt = <3600000>;
   qcom,init-voltage = <3150000>;
  };
 };


 rpm-regulator-smpc2 {
  status = "disabled";
  pm8004_s2_corner: regulator-s2-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8004_s2_corner";
   qcom,set = <3>;
   qcom,init-voltage-corner = <2>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };

  pm8004_s2_floor_corner: regulator-s2-floor-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8004_s2_floor_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-floor-corner;
   qcom,always-send-voltage;
  };
 };
};


&spmi_bus {
 qcom,pm8994@1 {

  pm8994_s8: spm-regulator@2900 {
   compatible = "qcom,spm-regulator";
   reg = <0x2900 0x100>;
   regulator-name = "pm8994_s8";
   regulator-min-microvolt = <700000>;
   regulator-max-microvolt = <1180000>;
   qcom,cpu-num = <0>;
  };





  pm8994_s11: spm-regulator@3200 {
   compatible = "qcom,spm-regulator";
   reg = <0x3200 0x100>;
   regulator-name = "pm8994_s11";
   regulator-min-microvolt = <725000>;
   regulator-max-microvolt = <1225000>;
   qcom,cpu-num = <4>;
  };
 };
};


&soc {
 mem_acc0_vreg_corner: mem-acc0-regulator {
  compatible = "qcom,mem-acc-regulator";
  reg = <0xf9112144 0x4>;
  reg-names = "acc-sel-l1";
  regulator-name = "mem_acc0_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <4>;
  qcom,corner-acc-map = <0 0 0 0>;
  qcom,acc-sel-l1-bit-pos = <0>;
  qcom,acc-sel-l1-bit-size = <1>;
 };

 mem_acc1_vreg_corner: mem-acc1-regulator {
  compatible = "qcom,mem-acc-regulator";
  reg = <0xf9112144 0x4>;
  reg-names = "acc-sel-l1";
  regulator-name = "mem_acc1_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <4>;
  qcom,corner-acc-map = <1 1 0 0>;
  qcom,acc-sel-l1-bit-pos = <1>;
  qcom,acc-sel-l1-bit-size = <1>;
 };

 apc0_vreg_corner: regulator@f9019000 {
  compatible = "qcom,cpr-regulator";
  reg = <0xf9019000 0x1000>, <0xf900d064 4>, <0xfc4bc000 0x1000>;
  reg-names = "rbcpr", "rbcpr_clk", "efuse_addr";
  interrupts = <0 16 0>;
  regulator-name = "apc0_corner";
  qcom,cpr-fuse-corners = <4>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <13>;

  qcom,cpr-voltage-ceiling = <900000 900000 1000000 1180000>;
  qcom,cpr-voltage-floor = <700000 700000 790000 900000>;
  vdd-apc-supply = <&pm8994_s8>;

  qcom,vdd-mx-corner-map = <3 4 5 7>;
  qcom,vdd-mx-vmax = <7>;
  qcom,vdd-mx-vmin-method = <4>;
  vdd-mx-supply = <&pm8994_s2_corner_ao>;

  mem-acc-supply = <&mem_acc0_vreg_corner>;

  qcom,cpr-ref-clk = <19200>;
  qcom,cpr-timer-delay = <5000>;
  qcom,cpr-timer-cons-up = <0>;
  qcom,cpr-timer-cons-down = <2>;
  qcom,cpr-irq-line = <0>;
  qcom,cpr-step-quotient = <12>;
  qcom,cpr-up-threshold = <2>;
  qcom,cpr-down-threshold = <4>;
  qcom,cpr-idle-clocks = <15>;
  qcom,cpr-gcnt-time = <1>;
  qcom,vdd-apc-step-up-limit = <1>;
  qcom,vdd-apc-step-down-limit = <1>;
  qcom,cpr-apc-volt-step = <5000>;

  qcom,cpr-fuse-row = <137 0>;
  qcom,cpr-fuse-target-quot = <31 39 47 55>;
  qcom,cpr-fuse-target-quot-size = <8 8 8 8>;
  qcom,cpr-fuse-target-quot-scale =
     <0 10>,
     <0 10>,
     <0 10>,
     <0 10>;
  qcom,cpr-fuse-ro-sel = <82 82 82 82>;
  qcom,cpr-fuse-init-voltage =
     <138 0 6 0>,
     <138 0 6 0>,
     <138 6 6 0>,
     <138 12 6 0>;
  qcom,cpr-fuse-revision = <62 48 3 0>;

  qcom,fuse-remap-base-row = <1000>;
  qcom,fuse-remap-source =
     <56 21 43 0>,
     <57 55 4 0>;
  qcom,cpr-fuse-redun-sel = <140 61 3 1 0>;
  qcom,cpr-fuse-redun-row = <1000 0>;
  qcom,cpr-fuse-redun-target-quot = <0 8 16 24>;
  qcom,cpr-fuse-redun-ro-sel = <44 44 44 44>;
  qcom,cpr-fuse-redun-init-voltage =
     <1000 32 6 0>,
     <1000 32 6 0>,
     <1000 38 6 0>,
     <1000 38 6 0>;

  qcom,cpr-init-voltage-ref = <800000 900000 1000000 1225000>;
  qcom,cpr-init-voltage-step = <10000>;

  qcom,cpr-corner-map = <1 2 2 2 3 3 3 4 4 4 4 4 4>;
  qcom,cpr-voltage-ceiling-override =
    <0xFFFFFFFF 0 900000 900000 900000 900000
           1000000 1000000 1000000 1115000
           1115000 1180000 1180000 1180000
           1180000>;
  qcom,cpr-voltage-floor-override =
    <0xFFFFFFFF 0 700000 700000 715000 725000
           790000 815000 835000 900000
           935000 940000 990000 990000
           1010000>;

  qcom,cpr-fuse-version-map =
    <0xffffffff 0xffffffff 1 0 0 0 0>,
    <0xffffffff 0xffffffff 2 0 0 0 0>,
    <0xffffffff 0xffffffff 3 0 0 0 0>,
    <0xffffffff 0xffffffff 4 0 0 0 0>;
  qcom,cpr-quotient-adjustment =
    <0 0 0 (-50)>,
    <0 0 0 (-50)>,
    <0 (-50) (-50) 40>,
    <0 (-50) (-50) 0>;
  qcom,cpr-init-voltage-adjustment =
    <0 0 0 (-25000)>,
    <0 0 0 (-25000)>,
    <0 (-25000) (-25000) 20000>,
    <0 (-25000) (-25000) 0>;

  qcom,cpr-scaled-init-voltage-as-ceiling;
  qcom,cpr-voltage-scaling-factor-max = <0 0 2000 2000>;
  qcom,cpr-quot-adjust-scaling-factor-max = <0 2000 2000 2000>;
  qcom,cpr-corner-frequency-map =
    <1 300000000>,
    <2 300000000>,
    <3 384000000>,
    <4 460800000>,
    <5 600000000>,
    <6 672000000>,
    <7 768000000>,
    <8 864000000>,
    <9 960000000>,
    <10 1248000000>,
    <11 1344000000>,
    <12 1478400000>,
    <13 1555200000>;
  qcom,cpr-speed-bin-max-corners =
    <0xFFFFFFFF 0 1 4 7 13>;
  qcom,cpr-enable;
 };

 apc1_vreg_corner: regulator@f901a000 {
  compatible = "qcom,cpr-regulator";
  reg = <0xf901a000 0x1000>, <0xf900f064 4>, <0xfc4bc000 0x1000>;
  reg-names = "rbcpr", "rbcpr_clk", "efuse_addr";
  interrupts = <0 19 0>;
  regulator-name = "apc1_corner";
  qcom,cpr-fuse-corners = <4>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <17>;

  qcom,cpr-voltage-ceiling = <900000 900000 1000000 1225000>;
  qcom,cpr-voltage-floor = <700000 700000 795000 865000>;
  vdd-apc-supply = <&pm8994_s11>;

  qcom,vdd-mx-corner-map = <3 4 5 7>;
  qcom,vdd-mx-vmax = <7>;
  qcom,vdd-mx-vmin-method = <4>;
  vdd-mx-supply = <&pm8994_s2_corner_ao>;

  mem-acc-supply = <&mem_acc1_vreg_corner>;

  qcom,cpr-ref-clk = <19200>;
  qcom,cpr-timer-delay = <5000>;
  qcom,cpr-timer-cons-up = <0>;
  qcom,cpr-timer-cons-down = <2>;
  qcom,cpr-irq-line = <0>;
  qcom,cpr-step-quotient = <14 14 12 12 12 12 7 8>;
  qcom,cpr-up-threshold = <2>;
  qcom,cpr-down-threshold = <4>;
  qcom,cpr-idle-clocks = <15>;
  qcom,cpr-gcnt-time = <1>;
  qcom,cpr-clamp-timer-interval = <1>;
  qcom,vdd-apc-step-up-limit = <1>;
  qcom,vdd-apc-step-down-limit = <1>;
  qcom,cpr-apc-volt-step = <5000>;

  qcom,cpr-fuse-row = <138 0>;
  qcom,cpr-fuse-target-quot = <21 29 37 45>;
  qcom,cpr-fuse-target-quot-size = <8 8 8 8>;
  qcom,cpr-fuse-target-quot-scale =
     <0 10>,
     <0 10>,
     <0 10>,
     <0 10>;
  qcom,cpr-fuse-ro-sel = <72 72 72 72>;
  qcom,cpr-fuse-init-voltage =
     <138 54 6 0>,
     <138 54 6 0>,
     <138 60 6 0>,
     <139 2 6 0>;
  qcom,cpr-fuse-revision = <62 48 3 0>;
  qcom,speed-bin-fuse-sel = <22 0 3 0>;

  qcom,fuse-remap-base-row = <1000>;
  qcom,fuse-remap-source =
     <57 59 5 0>,
     <136 0 42 0>;
  qcom,cpr-fuse-redun-sel = <140 61 3 1 0>;
  qcom,cpr-fuse-redun-row = <1000 0>;
  qcom,cpr-fuse-redun-target-quot = <0 8 16 24>;
  qcom,cpr-fuse-redun-ro-sel = <44 44 44 44>;
  qcom,cpr-fuse-redun-init-voltage =
     <1000 32 6 0>,
     <1000 32 6 0>,
     <1000 38 6 0>,
     <1000 38 6 0>;

  qcom,cpr-init-voltage-ref = <900000 900000 1000000 1225000>;
  qcom,cpr-init-voltage-step = <10000>;

  qcom,cpr-corner-map = <1 2 2 2 2 3 3 3 4 4 4 4 4 4 4 4 4>;
  qcom,cpr-voltage-ceiling-override =
    <0 0 900000 900000 900000 900000 900000
         1000000 1000000 1000000 1160000 1160000
         1160000 1160000 1160000 1225000 1225000
         1225000 1225000>,
    <1 0 900000 900000 900000 900000 900000
         1000000 1000000 1000000 1160000 1160000
         1160000 1160000 1160000 1225000 1225000
         1225000 1225000>;
  qcom,cpr-voltage-floor-override =
    <0 0 700000 700000 700000 700000 725000
         795000 815000 835000 865000 880000
         895000 915000 935000 940000 950000
         960000 985000>,
    <1 0 700000 700000 700000 700000 725000
         795000 815000 835000 865000 880000
         895000 915000 935000 940000 950000
         960000 985000>;

  qcom,cpr-fuse-version-map =
    <0 0xffffffff 1 6 6 6 6>,
    <0 0xffffffff 2 6 6 6 6>,
    <0 0xffffffff 2 4 4 4 4>,
    <0 0xffffffff 3 4 4 4 4>,
    <0 0xffffffff 4 4 4 4 4>,
    <1 0xffffffff 3 4 4 4 4>,
    <1 0xffffffff 4 4 4 4 4>;
  qcom,cpr-quotient-adjustment =
    <0 0 0 (-60)>,
    <0 0 0 (-60)>,
    <0 0 0 (-210)>,
    <0 0 0 (-115)>,
    <0 0 0 (-115)>,
    <0 0 0 (-115)>,
    <0 0 0 (-115)>;
  qcom,cpr-init-voltage-adjustment =
    <0 0 0 (-80000)>,
    <0 0 0 (-80000)>,
    <0 0 0 (-80000)>,
    <0 0 0 (-35000)>,
    <0 0 0 (-35000)>,
    <0 0 0 (-35000)>,
    <0 0 0 (-35000)>;

  qcom,cpr-scaled-init-voltage-as-ceiling;
  qcom,cpr-voltage-scaling-factor-max = <0 0 2000 2000>;
  qcom,cpr-quot-adjust-scaling-factor-max = <0 2000 2000 2000>;
  qcom,cpr-corner-frequency-map =
    <1 300000000>,
    <2 300000000>,
    <3 384000000>,
    <4 480000000>,
    <5 633600000>,
    <6 768000000>,
    <7 864000000>,
    <8 960000000>,
    <9 1248000000>,
    <10 1344000000>,
    <11 1440000000>,
    <12 1536000000>,
    <13 1632000000>,
    <14 1728000000>,
    <15 1766400000>,
    <16 1824000000>,
    <17 1958400000>;
  qcom,cpr-speed-bin-max-corners =
    <0 0 1 5 8 17>,
    <1 0 1 5 8 15>;
  qcom,cpr-enable;
 };

 bt_vreg: bt_vreg {
  compatible = "regulator-fixed";
  regulator-name = "bt_vreg";
  startup-delay-us = <4000>;
  enable-active-high;
  gpio = <&pm8994_gpios 9 0>;
 };
};
# 3630 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm-pm8994-pmi8994-vreg-dump.dtsi" 1
&soc {
 htc,pm8994-pmi8994-vreg {
  compatible = "htc,vreg-dump";
  #address-cells = <1>;
  #size-cells = <0>;
  subtype_ctl_offset = <0x5>;
  range_ctl_offset = <0x40>;
  step_ctl_offset = <0x41>;
  mode_ctl_offset = <0x45>;
  en_ctl_offset = <0x46>;
  pd_ctl_offset = <0x48>;
  en_bit = <7>;
  pd_bit = <7>;

  vreg@0 {
   reg = <0x0>;
   vreg_name = "pm8994_s1";
   base_addr = <0x11400>;
   type = "ft2p5-smps";
  };

  vreg@1 {
   reg = <0x1>;
   vreg_name = "pm8994_s2";
   base_addr = <0x11700>;
   type = "ft2p5-smps";
  };

  vreg@2 {
   reg = <0x2>;
   vreg_name = "pm8994_s3";
   base_addr = <0x11a00>;
   type = "hf-smps";
  };

  vreg@3 {
   reg = <0x3>;
   vreg_name = "pm8994_s4";
   base_addr = <0x11d00>;
   type = "hf-smps";
  };

  vreg@4 {
   reg = <0x4>;
   vreg_name = "pm8994_s5";
   base_addr = <0x12000>;
   type = "hf-smps";
  };

  vreg@5 {
   reg = <0x5>;
   vreg_name = "pm8994_s6";
   base_addr = <0x12300>;
   type = "ft2p5-smps";
  };

  vreg@6 {
   reg = <0x6>;
   vreg_name = "pm8994_s7";
   base_addr = <0x12600>;
   type = "hf-smps";
  };

  vreg@7 {
   reg = <0x7>;
   vreg_name = "pm8994_s8";
   base_addr = <0x12900>;
   type = "ft2p5-smps";
  };

  vreg@8 {
   reg = <0x8>;
   vreg_name = "pm8994_s9";
   base_addr = <0x12c00>;
   type = "ft2p5-smps";
  };

  vreg@9 {
   reg = <0x9>;
   vreg_name = "pm8994_s10";
   base_addr = <0x12f00>;
   type = "ft2p5-smps";
  };

  vreg@a {
   reg = <0xa>;
   vreg_name = "pm8994_s11";
   base_addr = <0x13200>;
   type = "ft2p5-smps";
  };

  vreg@b {
   reg = <0xb>;
   vreg_name = "pm8994_s12";
   base_addr = <0x13500>;
   type = "ft2p5-smps";
  };

  vreg@c {
   reg = <0xc>;
   vreg_name = "pm8994_l1";
   base_addr = <0x14000>;
   type = "nldo";
  };

  vreg@d {
   reg = <0xd>;
   vreg_name = "pm8994_l2";
   base_addr = <0x14100>;
   type = "nldo";
  };

  vreg@e {
   reg = <0xe>;
   vreg_name = "pm8994_l3";
   base_addr = <0x14200>;
   type = "nldo";
  };

  vreg@f {
   reg = <0xf>;
   vreg_name = "pm8994_l4";
   base_addr = <0x14300>;
   type = "nldo";
  };

  vreg@10 {
   reg = <0x10>;
   vreg_name = "pm8994_l5";
   base_addr = <0x14400>;
   type = "pldo";
  };

  vreg@11 {
   reg = <0x11>;
   vreg_name = "pm8994_l6";
   base_addr = <0x14500>;
   type = "pldo";
  };

  vreg@12 {
   reg = <0x12>;
   vreg_name = "pm8994_l7";
   base_addr = <0x14600>;
   type = "pldo";
  };

  vreg@13 {
   reg = <0x13>;
   vreg_name = "pm8994_l8";
   base_addr = <0x14700>;
   type = "pldo";
  };

  vreg@14 {
   reg = <0x14>;
   vreg_name = "pm8994_l9";
   base_addr = <0x14800>;
   type = "pldo";
  };

  vreg@15 {
   reg = <0x15>;
   vreg_name = "pm8994_l10";
   base_addr = <0x14900>;
   type = "pldo";
  };
  vreg@16 {
                        reg = <0x16>;
                        vreg_name = "pm8994_l11";
                        base_addr = <0x14a00>;
                        type = "nldo";
                };
  vreg@17 {
                        reg = <0x17>;
                        vreg_name = "pm8994_l12";
                        base_addr = <0x14b00>;
                        type = "pldo";
                };
  vreg@18 {
                        reg = <0x18>;
                        vreg_name = "pm8994_l13";
                        base_addr = <0x14c00>;
                        type = "pldo";
                };
  vreg@19 {
                        reg = <0x19>;
                        vreg_name = "pm8994_l14";
                        base_addr = <0x14d00>;
                        type = "pldo";
                };
  vreg@1a {
                        reg = <0x1a>;
                        vreg_name = "pm8994_l15";
                        base_addr = <0x14e00>;
                        type = "pldo";
                };
  vreg@1b {
                        reg = <0x1b>;
                        vreg_name = "pm8994_l16";
                        base_addr = <0x14f00>;
                        type = "pldo";
                };
  vreg@1c {
                        reg = <0x1c>;
                        vreg_name = "pm8994_l17";
                        base_addr = <0x15000>;
                        type = "pldo";
                };
  vreg@1d {
                        reg = <0x1d>;
                        vreg_name = "pm8994_l18";
                        base_addr = <0x15100>;
                        type = "pldo";
                };
  vreg@1e {
                        reg = <0x1e>;
                        vreg_name = "pm8994_l19";
                        base_addr = <0x15200>;
                        type = "pldo";
                };
  vreg@1f {
                        reg = <0x1f>;
                        vreg_name = "pm8994_l20";
                        base_addr = <0x15300>;
                        type = "pldo";
                };
  vreg@20 {
                        reg = <0x20>;
                        vreg_name = "pm8994_l21";
                        base_addr = <0x15400>;
                        type = "pldo";
                };
  vreg@21 {
                        reg = <0x21>;
                        vreg_name = "pm8994_l22";
                        base_addr = <0x15500>;
                        type = "pldo";
                };
  vreg@22 {
                        reg = <0x22>;
                        vreg_name = "pm8994_l23";
                        base_addr = <0x15600>;
                        type = "pldo";
                };
  vreg@23 {
                        reg = <0x23>;
                        vreg_name = "pm8994_l24";
                        base_addr = <0x15700>;
                        type = "pldo";
                };
  vreg@24 {
                        reg = <0x24>;
                        vreg_name = "pm8994_l25";
                        base_addr = <0x15800>;
                        type = "pldo";
                };
  vreg@25 {
                        reg = <0x25>;
                        vreg_name = "pm8994_l26";
                        base_addr = <0x15900>;
                        type = "nldo";
                };
  vreg@26 {
                        reg = <0x26>;
                        vreg_name = "pm8994_l27";
                        base_addr = <0x15a00>;
                        type = "nldo";
                };
  vreg@27 {
                        reg = <0x27>;
                        vreg_name = "pm8994_l28";
                        base_addr = <0x15b00>;
                        type = "nldo";
                };
  vreg@28 {
                        reg = <0x28>;
                        vreg_name = "pm8994_l29";
                        base_addr = <0x15c00>;
                        type = "pldo";
                };
  vreg@29 {
                        reg = <0x29>;
                        vreg_name = "pm8994_l30";
                        base_addr = <0x15d00>;
                        type = "pldo";
                };
  vreg@2a {
                        reg = <0x2a>;
                        vreg_name = "pm8994_l31";
                        base_addr = <0x15e00>;
                        type = "nldo";
                };
  vreg@2b {
                        reg = <0x2b>;
                        vreg_name = "pm8994_l32";
                        base_addr = <0x15f00>;
                        type = "pldo";
                };
  vreg@2c {
                        reg = <0x2c>;
                        vreg_name = "pm8994_lvs1";
                        base_addr = <0x18000>;
                        type = "lvs";
                };
  vreg@2d {
                        reg = <0x2d>;
                        vreg_name = "pm8994_lvs2";
                        base_addr = <0x18100>;
                        type = "lvs";
                };
  vreg@2e {
                        reg = <0x2e>;
                        vreg_name = "pmi8994_s1";
                        base_addr = <0x31400>;
                        type = "hf-smps";
                };
  vreg@2f {
                        reg = <0x2f>;
                        vreg_name = "pmi8994_s2";
                        base_addr = <0x31700>;
                        type = "ft2p5-smps";
                };
  vreg@30 {
                        reg = <0x30>;
                        vreg_name = "pmi8994_s3";
                        base_addr = <0x31a00>;
                        type = "ft2p5-smps";
                };
  vreg@31 {
                        reg = <0x31>;
                        vreg_name = "pmi8994_s4";
                        base_addr = <0x3a000>;
                        type = "boost-smps";
                };
  vreg@32 {
                        reg = <0x32>;
                        vreg_name = "pmi8994_s5";
                        base_addr = <0x3a200>;
                        type = "boost-byp-smps";
                };
 };
};
# 3631 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-ion.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8994-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@21 {
   reg = <21>;
   qcom,ion-heap-type = "SYSTEM_CONTIG";
  };

  qcom,ion-heap@8 {
   compatible = "qcom,msm-ion-reserve";
   reg = <8>;
   qcom,heap-align = <0x1000>;
   linux,contiguous-region = <&secure_mem>;
   qcom,ion-heap-type = "SECURE_DMA";
   qcom,default-prefetch-size = <0x6c00000>;
  };

  qcom,ion-heap@22 {
   reg = <22>;
   linux,contiguous-region = <&adsp_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@27 {
   reg = <27>;
   linux,contiguous-region = <&qsecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@28 {
   reg = <28>;
   linux,contiguous-region = <&audio_mem>;
   qcom,ion-heap-type = "DMA";
  };

               adsp_venus_heap: qcom,ion-heap@23 {
   compatible = "qcom,msm-ion-reserve";
   reg = <23>;
   linux,contiguous-region = <&peripheral_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@13 {
   reg = <13>;
   linux,contiguous-region = <&fb_mem_1>;
   qcom,ion-heap-type = "DMA";
  };
                qcom,ion-heap@14 {
                        reg = <14>;
                        linux,contiguous-region = <&fb_mem_2>;
                        qcom,ion-heap-type = "DMA";
                };
 };
};
# 3632 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-iommu.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8994-iommu.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm-iommu-v1.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm-iommu-v1.dtsi"
&soc {
 jpeg_iommu: qcom,iommu@fda64000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfda64000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 67 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,needs-alt-core-clk;
  label = "jpeg_iommu";
  status = "disabled";
  qcom,msm-bus,name = "jpeg_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <62 512 0 0>,
    <62 512 0 1000>;

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x20ac
     0x215c
     0x220c
     0x2008
     0x200c
     0x2010
     0x2014>;

  qcom,iommu-bfb-data = <0x0000ffff
     0x0
     0x4
     0x4
     0x0
     0x0
     0x10
     0x50
     0x0
     0x10
     0x20
     0x0
     0x0
     0x0
     0x0>;

  qcom,iommu-ctx@fda6c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda6c000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "jpeg_enc0";
  };

  qcom,iommu-ctx@fda6d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda6d000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "jpeg_enc1";
  };

  qcom,iommu-ctx@fda6e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda6e000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "jpeg_dec";
  };
 };

 mdp_iommu: qcom,iommu@fd928000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfd928000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 73 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <1>;
  label = "mdp_iommu";
  qcom,msm-bus,name = "mdp_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <22 512 0 0>,
    <22 512 0 1000>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x2314
     0x2394
     0x2414
     0x2008
     0x200c
     0x2010
     0x2014
     0x2018
     0x201c
     0x2020>;

  qcom,iommu-bfb-data = <0xffffffff
     0x0
     0x00000004
     0x00000010
     0x00000000
     0x00000000
     0x00000034
     0x00000044
     0x0
     0x34
     0x74
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0>;

  qcom,iommu-ctx@fd930000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd930000 0x1000>;
   interrupts = <0 47 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "mdp_0";
  };

  qcom,iommu-ctx@fd931000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd931000 0x1000>;
   interrupts = <0 47 0>, <0 46 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "mdp_1";
   qcom,secure-context;
  };

  qcom,iommu-ctx@fd932000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd932000 0x1000>;
   interrupts = <0 47 0>, <0 46 0>;
   qcom,iommu-ctx-sids = <>;
   label = "mdp_2";
   qcom,secure-context;
  };
 };

 venus_iommu: qcom,iommu@fdc84000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfdc84000 0x10000
         0xfdce0004 0x4>;
  reg-names = "iommu_base", "clk_base";
  interrupts = <0 45 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <0>;
  qcom,needs-alt-core-clk;
  label = "venus_iommu";
  qcom,msm-bus,name = "venus_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <63 512 0 0>,
    <63 512 0 1000>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x2314
     0x2394
     0x2414
     0x2008
     0x200c
     0x2010
     0x2014
     0x2018
     0x201c
     0x2020
     0x2024
     0x2028
     0x202c
     0x2030
     0x2034
     0x2038>;

  qcom,iommu-bfb-data = <0xffffffff
     0xffffffff
     0x00000004
     0x00000008
     0x00000000
     0x00000000
     0x00000094
     0x000000b4
     0x0
     0x94
     0x114
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0>;

  venus_ns: qcom,iommu-ctx@fdc8c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdc8c000 0x1000>;
   interrupts = <0 42 0>;
   qcom,iommu-ctx-sids = <0 1 2 3 4 5>;
   label = "venus_ns";
  };

  venus_cp: qcom,iommu-ctx@fdc8d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdc8d000 0x1000>;
   interrupts = <0 42 0>, <0 43 0>;
   qcom,iommu-ctx-sids = <0x80 0x81 0x82 0x83 0x84 0x85>;
   label = "venus_cp";
   qcom,secure-context;
  };

  venus_fw: qcom,iommu-ctx@fdc8e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdc8e000 0x1000>;
   interrupts = <0 42 0>, <0 43 0>;
   qcom,iommu-ctx-sids = <0xc0 0xc6>;
   label = "venus_fw";
   qcom,secure-context;
  };
 };

 kgsl_iommu: qcom,iommu@fdb10000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfdb10000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 38 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  label = "kgsl_iommu";
  qcom,msm-bus,name = "kgsl_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <26 512 0 0>,
    <26 512 0 1000>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x2314
     0x2394
     0x2414
     0x2008>;

  qcom,iommu-bfb-data = <0x00000003
     0x0
     0x00000004
     0x00000010
     0x00000000
     0x00000000
     0x00000001
     0x00000021
     0x0
     0x1
     0x81
     0x0>;

  qcom,iommu-ctx@fdb18000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdb18000 0x1000>;
   interrupts = <0 241 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "gfx3d_user";
  };

  qcom,iommu-ctx@fdb19000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdb19000 0x1000>;
   interrupts = <0 241 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "gfx3d_priv";
  };

  qcom,iommu-ctx@fdb1a000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdb1a000 0x1000>;
   interrupts = <0 241 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "gfx3d_spare";
  };

 };

 vfe_iommu: qcom,iommu@fda44000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfda44000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 62 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <19>;
  qcom,needs-alt-core-clk;
  label = "vfe_iommu";
  qcom,msm-bus,name = "vfe_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <29 512 0 0>,
    <29 512 0 1000>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x20ac
     0x215c
     0x220c
     0x2008
     0x200c
     0x2010
     0x2014
     0x2018
     0x201c
     0x2020>;

  qcom,iommu-bfb-data = <0xffffffff
     0x00000000
     0x4
     0x8
     0x0
     0x0
     0x20
     0x78
     0x0
     0x20
     0x36
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0>;

  qcom,iommu-ctx@fda4c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda4c000 0x1000>;
   interrupts = <0 65 0>;
   qcom,iommu-ctx-sids = <0 1>;
   label = "vfe";
  };

  qcom,iommu-ctx@fda4d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda4d000 0x1000>;
   interrupts = <0 65 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "cpp";
  };

  qcom,iommu-ctx@fda4e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda4e000 0x1000>;
   interrupts = <0 65 0>, <0 64 0>;
   qcom,iommu-ctx-sids = <>;
   label = "vfe_secure";
   qcom,secure-context;
  };
 };

 copss_iommu: qcom,iommu@f9bc4000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xf9bc4000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 153 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <8>;
  label = "copss_iommu";
  qcom,msm-bus,name = "copss_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <88 512 0 0>,
    <88 512 0 1000>;
  status = "disabled";
  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0a
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008>;

  qcom,iommu-bfb-data = <0x3
     0x4
     0x4
     0x0
     0x0
     0x0
     0x1
     0x0
     0x0
     0x40
     0x44
     0x0
     0x0>;

  qcom,iommu-lpae-bfb-regs = <0x204c
         0x2514
         0x2540
         0x256c
         0x20ac
         0x215c
         0x220c
         0x22bc
         0x2314
         0x2394
         0x2414
         0x2494
         0x2000
         0x2008>;

  qcom,iommu-lpae-bfb-data = <0x3
         0x0
         0x4
         0x4
         0x0
         0x5
         0x0
         0x1
         0x0
         0x0
         0x40
         0x44
         0x3
         0x0>;


  copss_cb0: qcom,iommu-ctx@f9bcc000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bcc000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "copss_cb0";
  };

  copss_cb1: qcom,iommu-ctx@f9bcd000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bcd000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "copss_cb1";
  };

  copss_usb: qcom,iommu-ctx@f9bce000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bce000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "copss_usb";
  };

  copss_cb3: qcom,iommu-ctx@f9bcf000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bcf000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <3>;
   label = "copss_cb3";
  };

  copss_cb4: qcom,iommu-ctx@f9bd0000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bd0000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <4>;
   label = "copss_cb4";
  };

  copss_cb5: qcom,iommu-ctx@f9bd1000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bd1000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <5>;
   label = "copss_cb5";
  };

  copss_cb6: qcom,iommu-ctx@f9bd2000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bd2000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <6>;
   label = "copss_cb6";
  };

  copss_cb_7: qcom,iommu-ctx@f9bd3000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bd3000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <7>;
   label = "copss_cb7";
  };
 };

 vpu_iommu: qcom,iommu@fdee4000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfdee4000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 147 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <7>;
  label = "vpu_iommu";
  qcom,msm-bus,name = "vpu_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <93 512 0 0>,
    <93 512 0 1000>;
  status = "disabled";
  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0a
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x2494
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2008
     0x200c
     0x2010
     0x2014>;

  qcom,iommu-bfb-data = <0xffff
     0x4
     0x10
     0x0
     0x0
     0xf
     0x4b
     0x0
     0x1e00
     0x1e00
     0x5a0f
     0x0
     0x0
     0x0
     0x0
     0x0>;

  qcom,iommu-lpae-bfb-regs = <0x204c
         0x2514
         0x2540
         0x256c
         0x2314
         0x2394
         0x2414
         0x2494
         0x20ac
         0x215c
         0x220c
         0x22bc
         0x2008
         0x200c
         0x2010
         0x2000
         0x2014>;

  qcom,iommu-lpae-bfb-data = <0xffff
         0x0
         0x4
         0x10
         0x0
         0x0
         0xf
         0x4b
         0x1e00
         0x5a2d
         0x1e00
         0x5a0f
         0x0
         0x0
         0x0
         0x3
         0x0>;


  vpu_hlos: qcom,iommu-ctx@fdeec000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdeec000 0x1000>;
   interrupts = <0 145 0>;
   qcom,iommu-ctx-sids = <0 1 3>;
   label = "vpu_hlos";
  };

  vpu_cp: qcom,iommu-ctx@fdeed000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdeed000 0x1000>;
   interrupts = <0 145 0>, <0 144 0>;
   qcom,iommu-ctx-sids = <8 9>;
   label = "vpu_cp";
   qcom,secure-context;
  };

  vpu_fw: qcom,iommu-ctx@fdeee000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdeee000 0x1000>;
   interrupts = <0 145 0>, <0 144 0>;
   qcom,iommu-ctx-sids = <5 7 15>;
   label = "vpu_fw";
   qcom,secure-context;
  };
 };

 lpass_qdsp_iommu: qcom,iommu@fe054000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfe054000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 202 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <2>;
  label = "lpass_qdsp_iommu";
  status = "disabled";
  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0a
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008>;

  qcom,iommu-bfb-data = <0x3
     0x4
     0x4
     0x0
     0x0
     0x0
     0x10
     0x0
     0x0
     0x15e
     0x19e
     0x0
     0x0>;

  qcom,iommu-lpae-bfb-regs = <0x204c
         0x2514
         0x2540
         0x256c
         0x20ac
         0x215c
         0x220c
         0x22bc
         0x2314
         0x2394
         0x2414
         0x2494
         0x2000
         0x2008>;

  qcom,iommu-lpae-bfb-data = <0x3
         0x0
         0x4
         0x4
         0x0
         0x20
         0x0
         0x10
         0x0
         0x0
         0x15e
         0x19e
         0x3
         0x0>;


  lpass_q6_fw: qcom,iommu-ctx@fe05c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe05c000 0x1000>;
   interrupts = <0 265 0>, <0 203 0>;
   qcom,iommu-ctx-sids = <0 15>;
   label = "q6_fw";
   qcom,secure-context;
  };

  lpass_audio_shared: qcom,iommu-ctx@fe05d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe05d000 0x1000>;
   interrupts = <0 265 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "audio_shared";
  };

  lpass_q6_spare1: qcom,iommu-ctx@fe05e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe05e000 0x1000>;
   interrupts = <0 265 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "q6_spare1";
  };

  lpass_q6_spare2: qcom,iommu-ctx@fe05f000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe05f000 0x1000>;
   interrupts = <0 265 0>;
   qcom,iommu-ctx-sids = <3 4 5 6 7 8 9 10 11 12 13 14>;
   label = "q6_spare2";
  };
 };

 lpass_core_iommu: qcom,iommu@fe064000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfe064000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 166 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <6>;
  label = "lpass_core_iommu";
  status = "disabled";
  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0a
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008>;

  qcom,iommu-bfb-data = <0x3
     0x4
     0x4
     0x0
     0x0
     0x0
     0x4
     0x0
     0x0
     0x40
     0x50
     0x0
     0x0>;

  qcom,iommu-lpae-bfb-regs = <0x204c
         0x2514
         0x2540
         0x256c
         0x20ac
         0x215c
         0x220c
         0x22bc
         0x2314
         0x2394
         0x2414
         0x2494
         0x2000
         0x2008>;

  qcom,iommu-lpae-bfb-data = <0x3
         0x0
         0x4
         0x4
         0x0
         0xc
         0x0
         0x4
         0x0
         0x0
         0x40
         0x50
         0x3
         0x0>;


  lpass_core_image: qcom,iommu-ctx@fe06c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe06c000 0x1000>;
   interrupts = <0 267 0>, <0 180 0>;
   qcom,iommu-ctx-sids = <11>;
   label = "lpass_core_image";
   qcom,secure-context;
  };

  lpass_core_audio: qcom,iommu-ctx@fe06d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe06d000 0x1000>;
   interrupts = <0 267 0>;
   qcom,iommu-ctx-sids = <12>;
   label = "lpass_core_audio";
  };

  lpass_core_slimbus: qcom,iommu-ctx@fe06e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe06e000 0x1000>;
   interrupts = <0 267 0>;
   qcom,iommu-ctx-sids = <13>;
   label = "lpass_core_slimbus";
  };
 };

 vcap_iommu: qcom,iommu@fdfb6000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfdfb6000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 315 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,needs-alt-core-clk;
  label = "vcap_iommu";
  status = "disabled";
  qcom,msm-bus,name = "vcap_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <48 512 0 0>,
   <48 512 0 1000>;

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x2494
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2008
     0x200c
     0x2060>;

  qcom,iommu-bfb-data = <0x0ff
     0x00000004
     0x00000008
     0x0
     0x0
     0x00000008
     0x00000028
     0x0
     0x001000
     0x001000
     0x003008
     0x0
     0x0
     0x0
     0x1555>;

  qcom,iommu-ctx@fdfbe000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdfbe000 0x1000>;
   interrupts = <0 313 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "vcap_cb0";
  };

  qcom,iommu-ctx@fdfbf000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdfbf000 0x1000>;
   interrupts = <0 313 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "vcap_cb1";
  };

  qcom,iommu-ctx@fdfc0000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdfc0000 0x1000>;
   interrupts = <0 313 0>;
   qcom,iommu-ctx-sids = <>;
   label = "vcap_cb2";
  };
 };

 bcast_iommu: qcom,iommu@fc734000{
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfc734000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 279 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  label = "bcast_iommu";
  qcom,iommu-secure-id = <13>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x2494
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2008
     0x200c
     0x2010
     0x2014
     0x2018
     0x201c
     0x2020
     0x2060>;

  qcom,iommu-bfb-data = <0xffffffff
     0x1
     0x0000004
     0x0000004
     0x0
     0x0
     0x000055
     0x0000d9
     0x0
     0x000aa00
     0x0004200
     0x000e821
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x1555>;

  bcast_cb0_hlos: qcom,iommu-ctx@fc73c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfc73c000 0x1000>;
   interrupts = <0 276 0>;
   qcom,iommu-ctx-sids = <0 1 2 3 4 5 6 7
      8 9 10 11 12 13 14 15
      16 17 18 19 20 21 22 23
      24 25 26 27 28 29 30 31>;
   label = "bcast_cb0_hlos";
  };

  bcast_cb1_cpz: qcom,iommu-ctx@fc73d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfc73d000 0x1000>;
   interrupts = <0 276 0>;
   qcom,iommu-ctx-sids = <32 33 34 35 36 37 38 39
      40 41 42 43 44 45 46 47
      48 49 50 51 52 53 54 55
      56 57 58 59 60 61 62>;
   label = "bcast_cb1_cpz";
   qcom,secure-context;
  };

  bcast_cb2_demod: qcom,iommu-ctx@fc73e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfc73e000 0x1000>;
   interrupts = <0 276 0>;
   qcom,iommu-ctx-sids = <63>;
   label = "bcast_cb2_demod";
   qcom,secure-context;
  };

  bcast_cb3_apz: qcom,iommu-ctx@fc73f000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfc73f000 0x1000>;
   interrupts = <0 276 0>;
   qcom,iommu-ctx-sids = <>;
   label = "bcast_cb3_apz";
   qcom,secure-context;
  };
 };

 fd_iommu: qcom,iommu@0xfd864000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfd864000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 314 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  label = "fd_iommu";
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x2000
     0x204c
     0x2060
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008>;

  qcom,iommu-bfb-data = <0x00000003
     0x00000007
     0x1555
     0x0
     0x00000004
     0x00000008
     0x0601
     0x1a0d
     0x0400
     0x1a02
     0x0
     0x00000000
     0x00000002
     0x0000000a
     0x0>;

  qcom,iommu-ctx@fd86c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd86c000 0x1000>;
   interrupts = <0 318 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "camera_fd";
  };

  qcom,iommu-ctx@fd86d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd86d000 0x1000>;
   interrupts = <0 318 0>;
   qcom,iommu-ctx-sids = <>;
   label = "fd_1";
  };

  qcom,iommu-ctx@fd86e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd86e000 0x1000>;
   interrupts = <0 318 0>;
   qcom,iommu-ctx-sids = <>;
   label = "fd_2";
  };
 };

 cpp_iommu: qcom,iommu@0xfda84000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfda84000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 264 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  label = "cpp_iommu";
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x2000
     0x204c
     0x2060
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008
     0x200c>;

  qcom,iommu-bfb-data = <0x00000003
     0x3ff
     0x1555
     0x0
     0x00000004
     0x10
     0x1400
     0x164b2
     0x1400
     0x1640a
     0x0
     0x00000000
     0x0000000a
     0x32
     0x0
     0x0>;

  qcom,iommu-ctx@fda8c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda8c000 0x1000>;
   interrupts = <0 266 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "cpp_0";
  };

  qcom,iommu-ctx@fda8d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda8d000 0x1000>;
   interrupts = <0 266 0>;
   qcom,iommu-ctx-sids = <>;
   label = "cpp_1";
  };

  qcom,iommu-ctx@fda8e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda8e000 0x1000>;
   interrupts = <0 266 0>;
   qcom,iommu-ctx-sids = <>;
   label = "cpp_2";
  };
 };

};
# 14 "arch/arm64/boot/dts/qcom/msm8994-iommu.dtsi" 2

&soc {
 mdp_iommu_8994: qcom,iommu@fd9cc000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfd9cc000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 73 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <1>;
  label = "mdp_iommu";
  qcom,msm-bus,name = "mdp_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <22 512 0 0>,
    <22 512 0 1000>;

  status = "ok";
  vdd-supply = <&gdsc_mdss>;
  clocks = <&clock_mmss 0xcc07d687>,
   <&clock_mmss 0x684ccb41>;
  clock-names = "core_clk", "iface_clk";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x2000
     0x204c
     0x2060
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008
     0x200c
     0x2010
     0x2014
     0x2018>;

  qcom,iommu-bfb-data = <0x3
     0x7fffff
     0x1777
     0x0
     0x4
     0x10
     0x5000
     0x182c1
     0x5a1d
     0x1822d
     0x0
     0x0
     0x28
     0x68
     0x0
     0x0
     0x0
     0x0
    0x0>;

  qcom,iommu-ctx@fd9d4000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd9d4000 0x1000>;
   interrupts = <0 47 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "mdp_0";
  };

  qcom,iommu-ctx@fd9d5000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd9d5000 0x1000>;
   interrupts = <0 47 0>, <0 46 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "mdp_1";
   qcom,secure-context;
  };

  qcom,iommu-ctx@fd9d6000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd9d6000 0x1000>;
   interrupts = <0 47 0>, <0 46 0>;
   qcom,iommu-ctx-sids = <>;
   label = "mdp_2";
   qcom,secure-context;
  };
 };
};

&venus_iommu {
 status = "ok";
 vdd-supply = <&gdsc_venus>;
 clocks = <&clock_mmss 0x34fecbbe>,
  <&clock_mmss 0x6694087d>,
  <&clock_mmss 0xaf0dbde4>;
 clock-names = "core_clk", "iface_clk", "alt_core_clk";

 qcom,iommu-bfb-regs = <0x2000
    0x204c
    0x2060
    0x2514
    0x2540
    0x256c
    0x20ac
    0x215c
    0x220c
    0x22bc
    0x2314
    0x2394
    0x2414
    0x2494
    0x2008
    0x200c
    0x2010
    0x2014
    0x2018
    0x201c>;

 qcom,iommu-bfb-data = <0x3
    0x7ffffff
    0x1555
    0x0
    0x4
    0x8
    0x13607
    0x140a0
    0x4000
    0x14020
    0x0
    0x0
    0x94
    0x114
    0x0
    0x0
    0x0
    0x0
    0x0
    0x0>;

 venus_ns: qcom,iommu-ctx@fdc8c000 {
  qcom,iommu-ctx-sids = <0x00 0x21 0x45 0x47 0x48 0x49 0x4a
     0x4b 0x4c 0x65 0x67 0x69 0x6a 0x6b>;
  qcom,iommu-sid-mask = <0x0 0xf 0x0 0x0 0x0 0x0 0x0
     0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
 };

 venus_sec_bitstream: qcom,iommu-ctx@fdc8d000 {
  qcom,iommu-ctx-sids = <0x400 0x421 0x422 0x423 0x424 0x448
     0x44a 0x46a>;
  label = "venus_sec_bitstream";
 };

 venus_fw: qcom,iommu-ctx@fdc8e000 {
  qcom,iommu-ctx-sids = <0x600 0x606>;
 };

 venus_sec_pixel: qcom,iommu-ctx@fdc8f000 {
  compatible = "qcom,msm-smmu-v1-ctx";
  reg = <0xfdc8f000 0x1000>;
  interrupts = <0 42 0>, <0 43 0>;
  qcom,iommu-ctx-sids = <0x425 0x428 0x445 0x44c 0x465>;
  label = "venus_sec_pixel";
  qcom,secure-context;
 };

 venus_sec_non_pixel: qcom,iommu-ctx@fdc90000 {
  compatible = "qcom,msm-smmu-v1-ctx";
  reg = <0xfdc90000 0x1000>;
  interrupts = <0 42 0>, <0 43 0>;
  qcom,iommu-ctx-sids = <0x427 0x447 0x449 0x44b 0x467 0x469 0x46b
     0x500>;
  label = "venus_sec_non_pixel";
  qcom,secure-context;
 };
};

&jpeg_iommu {
 status = "ok";
 vdd-supply = <&gdsc_jpeg>;
 qcom,needs-alt-core-clk;
 qcom,needs-alt-iface-clk;
 clocks = <&clock_mmss 0x07eeae7b>,
  <&clock_mmss 0x2b877145>,
  <&clock_mmss 0xc4ff91d4>,
  <&clock_mmss 0x8f8b2d33>;
 clock-names = "core_clk", "iface_clk", "alt_iface_clk", "alt_core_clk";

 qcom,iommu-bfb-regs = <0x2000
    0x204c
    0x2060
    0x2514
    0x2540
    0x256c
    0x20ac
    0x215c
    0x220c
    0x22bc
    0x2314
    0x2394
    0x2414
    0x2494
    0x2008
    0x200c
    0x2010
    0x2014>;

 qcom,iommu-bfb-data = <0x3
    0x3ffff
    0x1555
    0x0
    0x4
    0x4
    0x2000
    0xe673
    0x2c00
    0xe616
    0x0
    0x0
    0x10
    0x68
    0x0
    0x0
    0x0
    0x0>;

 qcom,iommu-ctx@fda6f000 {
  compatible = "qcom,msm-smmu-v1-ctx";
  reg = <0xfda6f000 0x1000>;
  interrupts = <0 70 0>;
  qcom,iommu-ctx-sids = <3>;
  label = "jpeg_dma";
 };
};

&kgsl_iommu {
 status = "ok";
 vdd-supply = <&gdsc_oxili_cx>;
 qcom,alt-vdd-supply = <&gdsc_oxili_gx>;
 qcom,iommu-secure-id = <18>;
 clocks = <&clock_mmss 0x40c75e70>,
  <&clock_mmss 0xcc8b032c>;
 clock-names = "core_clk", "iface_clk";

 qcom,iommu-bfb-regs = <0x2000
    0x204c
    0x2060
    0x2514
    0x2540
    0x256c
    0x20ac
    0x215c
    0x220c
    0x22bc
    0x2314
    0x2394
    0x2414
    0x2494
    0x2008
    0x2600
    0x2604
    0x2608
    0x260c
    0x2610
    0x2614
    0x2618
    0x261c
    0x2620
    0x2624
    0x2628
    0x262c>;

 qcom,iommu-bfb-data = <0x3
    0x3
    0x1555
    0x0
    0x0
    0x10
    0x0
    0x120
    0x120
    0x10
    0x0
    0x0
    0x0
    0x1
    0x0
    0x7
    0x0
    0x20
    0x20
    0x0c
    0x0
    0x0
    0x0
    0x10
    0x0
    0x0
    0x10>;

 qcom,iommu-ctx@fdb18000 {
  qcom,iommu-ctx-sids = <0 1>;
 };

 qcom,iommu-ctx@fdb19000 {
  qcom,iommu-ctx-sids = <>;
 };

 qcom,iommu-ctx@fdb1a000 {
  qcom,iommu-ctx-sids = <2>;
  interrupts = <0 241 0>, <0 240 0>;
  qcom,secure-context;
  linux,contiguous-region = <&secure_mem>;
 };
};

&vfe_iommu {
 status = "ok";
 vdd-supply = <&gdsc_vfe>;
 qcom,needs-alt-core-clk;
 qcom,needs-alt-iface-clk;
 clocks = <&clock_mmss 0x8412c7db>,
  <&clock_mmss 0xbd885885>,
  <&clock_mmss 0xc4ff91d4>,
  <&clock_mmss 0x8f8b2d33>;
 clock-names = "core_clk", "iface_clk", "alt_iface_clk", "alt_core_clk";

 qcom,iommu-bfb-regs = <0x2000
    0x204c
    0x2060
    0x2514
    0x2540
    0x256c
    0x20ac
    0x215c
    0x220c
    0x22bc
    0x2314
    0x2394
    0x2414
    0x2494
    0x2008
    0x200c
    0x2010
    0x2014>;

 qcom,iommu-bfb-data = <0x3
    0xfffff
    0x1555
    0x0
    0x4
    0x4
    0x2400
    0x8844
    0x2400
    0x8812
    0x0
    0x0
    0x12
    0x5a
    0x0
    0x0
    0x0
    0x0>;
};

&fd_iommu {
 status = "ok";
 vdd-supply = <&gdsc_fd>;
 qcom,needs-alt-core-clk;
 qcom,needs-alt-iface-clk;
 clocks = <&clock_mmss 0x60d01d11>,
  <&clock_mmss 0x868a2c5c>,
  <&clock_mmss 0x3badcae4>,
  <&clock_mmss 0x7e624e15>;
 clock-names = "core_clk", "iface_clk", "alt_core_clk", "alt_iface_clk";
};

&cpp_iommu {
 status = "ok";
 vdd-supply = <&gdsc_cpp>;
        qcom,needs-alt-core-clk;
        qcom,needs-alt-iface-clk;
 clocks = <&clock_mmss 0xccfc9229>,
  <&clock_mmss 0xea097d83>,
                <&clock_mmss 0xc4ff91d4>,
                <&clock_mmss 0x8f8b2d33>;
 clock-names = "core_clk", "iface_clk", "alt_iface_clk", "alt_core_clk";
};
# 3633 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-iommu-domains.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8994-iommu-domains.dtsi"
&soc {
 qcom,iommu-domains {
  compatible = "qcom,iommu-domains";

  venus_domain_ns: qcom,iommu-domain1 {
   label = "venus_ns";
   qcom,iommu-contexts = <&venus_ns>;
   qcom,virtual-addr-pool = <0x5dc00000 0x7f000000
       0xdcc00000 0x1000000>;
  };

  venus_domain_sec_bitstream: qcom,iommu-domain2 {
   label = "venus_sec_bitstream";
   qcom,iommu-contexts = <&venus_sec_bitstream>;
   qcom,virtual-addr-pool = <0x4b000000 0x12c00000>;
   qcom,secure-domain;
  };

  venus_domain_sec_pixel: qcom,iommu-domain3 {
   label = "venus_sec_pixel";
   qcom,iommu-contexts = <&venus_sec_pixel>;
   qcom,virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-domain;
  };

  venus_domain_sec_non_pixel: qcom,iommu-domain4 {
   label = "venus_sec_non_pixel";
   qcom,iommu-contexts = <&venus_sec_non_pixel>;
   qcom,virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-domain;
  };
 };
};
# 3634 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-camera.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8994-camera.dtsi"
&soc {
 qcom,msm-cam@fd8c0000 {
  compatible = "qcom,msm-cam";
  reg = <0xfd8c0000 0x10000>;
  reg-names = "msm-cam";
 };

 qcom,csiphy@fda0ac00 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v3.1.1", "qcom,csiphy";
  reg = <0xfda0ac00 0x200>,
                      <0xfda00030 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 78 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x227e65bc>,
   <&clock_mmss 0x2cecfb84>,
   <&clock_mmss 0xc8a309be>,
   <&clock_mmss 0x02248c8b>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk",
   "csi_phy_clk", "csiphy_timer_src_clk",
   "csiphy_timer_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 240000000 0 200000000 0 0>;
 };

 qcom,csiphy@fda0b000 {
  cell-index = <1>;
  compatible = "qcom,csiphy-v3.1.1", "qcom,csiphy";
  reg = <0xfda0b000 0x200>,
                      <0xfda00038 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 79 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x6a2a6c36>,
   <&clock_mmss 0xb989f06d>,
   <&clock_mmss 0x7c0fe23a>,
   <&clock_mmss 0x690fe05b>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk",
   "csi_phy_clk", "csiphy_timer_src_clk",
   "csiphy_timer_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 240000000 0 200000000 0 0>;
 };

 qcom,csiphy@fda0b400 {
  cell-index = <2>;
  compatible = "qcom,csiphy-v3.1.1", "qcom,csiphy";
  reg = <0xfda0b400 0x200>,
                      <0xfda00040 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 80 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x4113589f>,
   <&clock_mmss 0xda05d9d8>,
   <&clock_mmss 0x62ffea9c>,
   <&clock_mmss 0x93daa279>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk",
   "csi_phy_clk", "csiphy_timer_src_clk",
   "csiphy_timer_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 240000000 0 200000000 0 0>;
 };

 qcom,csid@fda08000 {
  cell-index = <0>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0xfda08000 0x400>;
  reg-names = "csid";
  interrupts = <0 51 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1250000>;
  qcom,mipi-csi-vdd-supply = <&pm8994_l2>;
  qcom,gdscr-vdd-supply = <&gdsc_camss_top>;
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x227e65bc>,
   <&clock_mmss 0x30862ddb>,
   <&clock_mmss 0x6e29c972>,
   <&clock_mmss 0x83645ef5>,
   <&clock_mmss 0x6946f77b>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_clk", "csi_ahb_clk",
   "csi_src_clk", "csi_rdi_clk",
    "csi_pix_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 240000000 0 0 0 0 0>;
 };

 qcom,csid@fda08400 {
  cell-index = <1>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0xfda08400 0x400>;
  reg-names = "csid";
  interrupts = <0 52 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1250000>;
  qcom,mipi-csi-vdd-supply = <&pm8994_l2>;
  qcom,gdscr-vdd-supply = <&gdsc_camss_top>;
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x6a2a6c36>,
   <&clock_mmss 0xb150f052>,
   <&clock_mmss 0xccc15f06>,
   <&clock_mmss 0x4d2f3352>,
   <&clock_mmss 0x58d19bf3>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_clk", "csi_ahb_clk",
   "csi_src_clk", "csi_rdi_clk",
    "csi_pix_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 240000000 0 0 0 0 0>;
 };

 qcom,csid@fda08800 {
  cell-index = <2>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0xfda08800 0x400>;
  reg-names = "csid";
  interrupts = <0 53 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1250000>;
  qcom,mipi-csi-vdd-supply = <&pm8994_l2>;
  qcom,gdscr-vdd-supply = <&gdsc_camss_top>;
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x4113589f>,
   <&clock_mmss 0x74fc92e8>,
   <&clock_mmss 0x92d02d75>,
   <&clock_mmss 0xdc1b2081>,
   <&clock_mmss 0xf8ed0731>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_clk", "csi_ahb_clk",
   "csi_src_clk", "csi_rdi_clk",
    "csi_pix_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 240000000 0 0 0 0 0>;
 };

 qcom,csid@fda08c00 {
  cell-index = <3>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0xfda08C00 0x100>;
  reg-names = "csid";
  interrupts = <0 54 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1250000>;
  qcom,mipi-csi-vdd-supply = <&pm8994_l2>;
  qcom,gdscr-vdd-supply = <&gdsc_camss_top>;
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0xfd934012>,
   <&clock_mmss 0x39488fdd>,
   <&clock_mmss 0xee5e459c>,
   <&clock_mmss 0xb6750046>,
   <&clock_mmss 0xd82bd467>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_clk", "csi_ahb_clk",
   "csi_src_clk", "csi_rdi_clk",
    "csi_pix_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 240000000 0 0 0 0 0>;
 };

 qcom,ispif@fda0a000 {
  cell-index = <0>;
  compatible = "qcom,ispif-v3.0", "qcom,ispif";
  reg = <0xfda0A000 0x500>,
                      <0xfda00020 0x10>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 55 0>;
  interrupt-names = "ispif";
  qcom,num-isps = <0x2>;
  vdd-supply = <&gdsc_camss_top>;
  clocks = <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x227e65bc>,
   <&clock_mmss 0x30862ddb>,
   <&clock_mmss 0x83645ef5>,
   <&clock_mmss 0x6946f77b>,
   <&clock_mmss 0x6a2a6c36>,
   <&clock_mmss 0xb150f052>,
   <&clock_mmss 0x4d2f3352>,
   <&clock_mmss 0x58d19bf3>,
   <&clock_mmss 0x4113589f>,
   <&clock_mmss 0x74fc92e8>,
   <&clock_mmss 0xdc1b2081>,
   <&clock_mmss 0xf8ed0731>,
   <&clock_mmss 0xfd934012>,
   <&clock_mmss 0x39488fdd>,
   <&clock_mmss 0xb6750046>,
   <&clock_mmss 0xd82bd467>,
   <&clock_mmss 0xa0c2bd8f>,
   <&clock_mmss 0x373027a2>,
   <&clock_mmss 0x3023937a>,
   <&clock_mmss 0x4e357366>,
   <&clock_mmss 0xb8d03898>,
   <&clock_mmss 0xe66fa522>;
  clock-names = "ispif_ahb_clk",
   "csi0_src_clk", "csi0_clk",
   "csi0_pix_clk", "csi0_rdi_clk",
   "csi1_src_clk", "csi1_clk",
   "csi1_pix_clk", "csi1_rdi_clk",
   "csi2_src_clk", "csi2_clk",
   "csi2_pix_clk", "csi2_rdi_clk",
   "csi3_src_clk", "csi3_clk",
   "csi3_pix_clk", "csi3_rdi_clk",
   "vfe0_clk_src", "camss_vfe_vfe0_clk", "camss_csi_vfe0_clk",
   "vfe1_clk_src", "camss_vfe_vfe1_clk", "camss_csi_vfe1_clk";
  qcom,clock-rates = <0
   240000000 0 0 0
   240000000 0 0 0
   240000000 0 0 0
   240000000 0 0 0
   320000000 0 0
   320000000 0 0>;
 };

 vfe0: qcom,vfe@fda10000 {
  cell-index = <0>;
  compatible = "qcom,vfe46";
  reg = <0xfda10000 0x1000>,
   <0xfda40000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 57 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe>;
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0xc4ff91d4>,
   <&clock_mmss 0xa0c2bd8f>,
   <&clock_mmss 0x373027a2>,
   <&clock_mmss 0x3023937a>,
   <&clock_mmss 0xbd885885>,
   <&clock_mmss 0x8412c7db>;
  clock-names = "camss_top_ahb_clk" , "camss_ahb_clk",
   "vfe_clk_src", "camss_vfe_vfe_clk", "camss_csi_vfe_clk",
   "iface_clk", "bus_clk";
  qcom,clock-rates = <0 0 320000000 0 0 0 0>;

 };

 vfe1: qcom,vfe@fda14000 {
  cell-index = <1>;
  compatible = "qcom,vfe46";
  reg = <0xfda14000 0x1000>,
   <0xfda40000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 58 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe>;
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0xc4ff91d4>,
   <&clock_mmss 0x4e357366>,
   <&clock_mmss 0xb8d03898>,
   <&clock_mmss 0xe66fa522>,
   <&clock_mmss 0xbd885885>,
   <&clock_mmss 0x8412c7db>;
  clock-names = "camss_top_ahb_clk" , "camss_ahb_clk",
   "vfe_clk_src", "camss_vfe_vfe_clk", "camss_csi_vfe_clk",
   "iface_clk", "bus_clk";
  qcom,clock-rates = <0 0 320000000 0 0 0 0>;
 };


 qcom,jpeg@fda1c000 {
  cell-index = <0>;
  compatible = "qcom,jpeg";
  reg = <0xfda1c000 0x400>,
   <0xfda60000 0xc30>;
  reg-names = "jpeg";
  interrupts = <0 59 0>;
  interrupt-names = "jpeg";
  vdd-supply = <&gdsc_jpeg>;
  clock-names = "core_clk", "iface_clk", "bus_clk0",
   "camss_top_ahb_clk", "camss_ahb_clk";
  clocks = <&clock_mmss 0xa1f09a89>,
   <&clock_mmss 0x2b877145>,
   <&clock_mmss 0x07eeae7b>,
   <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0xc4ff91d4>;
  qcom,clock-rates = <320000000 0 0 0 0>;
 };

 qcom,jpeg@fda20000 {
  cell-index = <1>;
  compatible = "qcom,jpeg";
  reg = <0xfda20000 0x400>,
   <0xfda60000 0xc30>;
  reg-names = "jpeg";
  interrupts = <0 60 0>;
  interrupt-names = "jpeg";
  vdd-supply = <&gdsc_jpeg>;
  clock-names = "core_clk", "iface_clk", "bus_clk0", "camss_top_ahb_clk", "camss_ahb_clk";
  clocks = <&clock_mmss 0x32952078>,
         <&clock_mmss 0x2b877145>,
         <&clock_mmss 0x07eeae7b>,
         <&clock_mmss 0x8f8b2d33>,
         <&clock_mmss 0xc4ff91d4>;
  qcom,clock-rates = <320000000 0 0 0 0>;
 };

 qcom,jpeg@fda24000 {
  cell-index = <2>;
  compatible = "qcom,jpeg";
  reg = <0xfda24000 0x400>,
   <0xfda60000 0xc30>;
  reg-names = "jpeg";
  interrupts = <0 61 0>;
  interrupt-names = "jpeg";
  vdd-supply = <&gdsc_jpeg>;
  clock-names = "core_clk", "iface_clk", "bus_clk0", "camss_top_ahb_clk", "camss_ahb_clk";
  clocks = <&clock_mmss 0xd3a2ff99>,
         <&clock_mmss 0x2b877145>,
         <&clock_mmss 0x07eeae7b>,
         <&clock_mmss 0x8f8b2d33>,
         <&clock_mmss 0xc4ff91d4>;
  qcom,clock-rates = <266670000 0 0 0 0>;
 };

 qcom,jpeg@fdaa0000 {
  cell-index = <3>;
  compatible = "qcom,jpeg_dma";
  reg = <0xfdaa0000 0x400>,
   <0xfda60000 0xc30>;
  reg-names = "jpeg";
  interrupts = <0 304 0>;
  interrupt-names = "jpeg";
  vdd-supply = <&gdsc_jpeg>;
  clock-names = "core_clk", "iface_clk", "bus_clk0", "camss_top_ahb_clk", "camss_ahb_clk";
  clocks = <&clock_mmss 0x2336e65d>,
   <&clock_mmss 0x2b877145>,
   <&clock_mmss 0x07eeae7b>,
   <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0xc4ff91d4>;
  qcom,clock-rates = <266670000 0 0 0 0>;
 };


 qcom,irqrouter@fda00000 {
  cell-index = <0>;
  compatible = "qcom,irqrouter";
  reg = <0xfda00000 0x100>;
  reg-names = "irqrouter";
 };

 qcom,cpp@fda04000 {
  cell-index = <0>;
  compatible = "qcom,cpp";
  reg = <0xfda04000 0x100>,
   <0xfda80000 0x200>,
   <0xfda18000 0x008>;
  reg-names = "cpp", "cpp_vbif", "cpp_hw";
  interrupts = <0 49 0>;
  interrupt-names = "cpp";
  vdd-supply = <&gdsc_cpp>;
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x8382f56d>,
   <&clock_mmss 0xea097d83>,
   <&clock_mmss 0xccfc9229>,
   <&clock_mmss 0x3ca47975>,
   <&clock_mmss 0x33a23277>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "camss_top_ahb_clk", "cpp_core_clk",
   "camss_vfe_cpp_ahb_clk", "camss_vfe_cpp_axi_clk",
   "camss_vfe_cpp_clk","micro_iface_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 465000000 0 0 465000000 0 0>;
  qcom,min-clock-rate = <320000000>;
 };

 qcom,fd@fd878000 {
  cell-index = <0>;
  compatible = "qcom,face-detection";
  reg = <0xfd878000 0x800>,
   <0xfd87c000 0x800>,
   <0xfd860000 0x1000>;
  reg-names = "fd_core", "fd_misc", "fd_vbif";
  interrupts = <0 316 0>;
  interrupt-names = "fd";
  vdd-supply = <&gdsc_fd>;
  clocks = <&clock_mmss 0x3badcae4>,
   <&clock_mmss 0x7e624e15>,
   <&clock_mmss 0x60d01d11>,
   <&clock_mmss 0x868a2c5c>;
  clock-names = "fd_core_clk", "fd_core_uar_clk",
   "fd_axi_clk", "fd_ahb_clk";
  clock-rates = <60000000 60000000 75000000 40000000>,
    <200000000 200000000 150000000 40000000>,
    <400000000 400000000 333000000 80000000>;
 };

 cci: qcom,cci@fda0c000 {
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0xfda0c000 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "cci";
  interrupts = <0 50 0>;
  interrupt-names = "cci";
  qcom,gdscr-vdd-supply = <&gdsc_camss_top>;
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x822f3d97>,
   <&clock_mmss 0x12aec62d>,
   <&clock_mmss 0xc9a1bf11>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "camss_top_ahb_clk", "cci_src_clk",
   "cci_ahb_clk", "camss_cci_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 19200000 0 0 0 0>;
  pinctrl-names = "cci_default", "cci_suspend";
   pinctrl-0 = <&cci0_active &cci1_active>;
   pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&msm_gpio 17 0>,
   <&msm_gpio 18 0>,
   <&msm_gpio 19 0>,
   <&msm_gpio 20 0>;
  qcom,gpio-tbl-num = <0 1 2 3>;
  qcom,gpio-tbl-flags = <1 1 1 1>;
  qcom,gpio-tbl-label = "CCI_I2C_DATA0",
          "CCI_I2C_CLK0",
          "CCI_I2C_DATA1",
          "CCI_I2C_CLK1";
  i2c_freq_100Khz: qcom,i2c_standard_mode {
   status = "disabled";
  };
  i2c_freq_400Khz: qcom,i2c_fast_mode {
   status = "disabled";
  };
  i2c_freq_custom: qcom,i2c_custom_mode {
   status = "disabled";
  };
 };
};

&i2c_freq_100Khz {
 qcom,hw-thigh = <104>;
 qcom,hw-tlow = <88>;
 qcom,hw-tsu-sto = <105>;
 qcom,hw-tsu-sta = <119>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <84>;
 qcom,hw-tbuf = <116>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_400Khz {
 qcom,hw-thigh = <20>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <32>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_custom {
 qcom,hw-thigh = <15>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <25>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};
# 3635 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-gpu.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8994-gpu.dtsi"
&soc {
 msm_bus: qcom,kgsl-busmon{
  label = "kgsl-busmon";
  compatible = "qcom,kgsl-busmon";
 };

 gpubw: qcom,gpubw {
  compatible = "qcom,devbw";
  governor = "bw_vbif";
  qcom,src-dst-ports = <26 512>;
  qcom,bw-tbl =
   < 0 >,
   < 762 >,
   < 1144 >,
   < 1525 >,
   < 2288 >,
   < 3509 >,
   < 4066 >,
   < 5126 >,
   < 5928 >,
   < 7904 >,
   < 9887 >,
   < 11863 >;
 };

 qcom,gpu-bwmon {
  compatible = "qcom,bimc-bwmon";
  reg = <0xfc390000 0x300>, <0xfc381000 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 183 4>;
  qcom,mport = <2>;
  qcom,target-dev = <&gpubw>;
 };

 msm_gpu: qcom,kgsl-3d0@fdb00000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  reg = <0xfdb00000 0x40000>;
  reg-names = "kgsl_3d0_reg_memory";
  interrupts = <0 33 0>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;

  qcom,chipid = <0x04030000>;

  qcom,initial-pwrlevel = <2>;

  qcom,idle-timeout = <8>;
  qcom,strtstp-sleepwake;

  qcom,pm-qos-active-latency = <501>;
  qcom,pm-qos-wakeup-latency = <101>;





  qcom,clk-map = <0x00000086>;

  clocks = <&clock_mmss 0x40c75e70>,
   <&clock_mmss 0xcc8b032c>,
   <&clock_mmss 0x18e21c57>;
  clock-names = "core_clk", "iface_clk", "rbbmtimer_clk";


  qcom,gpubw-dev = <&gpubw>;
  qcom,bus-control;






  qcom,msm-bus,name = "grp3d";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <26 512 0 0>,
    <26 512 0 1200000>,
    <26 512 0 2400000>,
    <26 512 0 3200000>,
    <26 512 0 4224000>,
    <26 512 0 5376000>,
    <26 512 0 6681600>,
    <26 512 0 8448000>,
    <26 512 0 12748800>;


  vddcx-supply = <&gdsc_oxili_cx>;
  vdd-supply = <&gdsc_oxili_gx>;


  iommu = <&kgsl_iommu>;


  coresight-id = <67>;
  coresight-name = "coresight-gfx";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <4>;


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";

   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <600000000>;
    qcom,bus-freq = <8>;
    qcom,bus-min = <7>;
    qcom,bus-max = <8>;
   };

   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <400000000>;
    qcom,bus-freq = <6>;
    qcom,bus-min = <5>;
    qcom,bus-max = <7>;
   };

   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <300000000>;
    qcom,bus-freq = <4>;
    qcom,bus-min = <2>;
    qcom,bus-max = <5>;
   };

   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <150000000>;
    qcom,bus-freq = <2>;
    qcom,bus-min = <1>;
    qcom,bus-max = <3>;
   };

   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <27000000>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
    qcom,bus-freq = <0>;
   };
  };







  qcom,ocmem-bus-client {
                        qcom,msm-bus,name = "gpu-ocmem";
                        qcom,msm-bus,num-cases = <5>;
                        qcom,msm-bus,num-paths = <1>;
                        qcom,msm-bus,vectors-KBps =
    <89 662 0 9600000>,
    <89 662 0 6400000>,
    <89 662 0 4800000>,
    <89 662 0 2400000>,
                                <89 662 0 0>;
                };
 };
};
# 3636 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-sim-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-sim-video.dtsi"
&mdss_mdp {
 dsi_sim_vid: qcom,mdss_dsi_sim_video {
  qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <640>;
  qcom,mdss-dsi-panel-height = <480>;
  qcom,mdss-dsi-h-front-porch = <6>;
  qcom,mdss-dsi-h-back-porch = <6>;
  qcom,mdss-dsi-h-pulse-width = <2>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <6>;
  qcom,mdss-dsi-v-front-porch = <6>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [00 00 00 00 00 00 00 00 00 00 00 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 0>, <0 0>, <1 0>;
  qcom,panel-ack-disabled;
 };
};
# 3637 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi0-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi0-video.dtsi"
&mdss_mdp {
 dsi_dual_sim_vid_0: qcom,mdss_dsi_sim_video_0 {
  qcom,mdss-dsi-panel-name = "Sim dual 0 video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <44>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-panel-broadcast-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 200>, <1 20>;
  qcom,panel-ack-disabled;
 };
};
# 3638 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi1-video.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi1-video.dtsi"
&mdss_mdp {
 dsi_dual_sim_vid_1: qcom,mdss_dsi_sim_video_1 {
  qcom,mdss-dsi-panel-name = "Sim dual 1 video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi1>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_2";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <44>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-broadcast-mode;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 200>, <1 20>;
  qcom,panel-ack-disabled;
 };
};
# 3639 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-sim-cmd.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-sim-cmd.dtsi"
&mdss_mdp {
 dsi_sim_cmd: qcom,mdss_dsi_sim_cmd{
  qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,panel-ack-disabled;
 };
};
# 3640 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi0-cmd.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi0-cmd.dtsi"
&mdss_mdp {
 dsi_dual_sim_cmd_0: qcom,mdss_dsi_sim_cmd_0 {
  qcom,mdss-dsi-panel-name = "Sim dual 0 cmd mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <44>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,cmd-sync-wait-broadcast;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,panel-ack-disabled;
 };
};
# 3641 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi1-cmd.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi1-cmd.dtsi"
&mdss_mdp {
 dsi_dual_sim_cmd_1: qcom,mdss_dsi_sim_cmd_1 {
  qcom,mdss-dsi-panel-name = "Sim dual 1 cmd mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi1>;
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-destination = "display_2";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <44>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,cmd-sync-wait-broadcast;
  qcom,cmd-sync-wait-trigger;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,panel-ack-disabled;
 };
};
# 3641 "arch/arm64/boot/dts/qcom/msm8994.dtsi" 2
# 20 "arch/arm64/boot/dts/qcom/msm8994-v2.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-coresight-v2.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8994-coresight-v2.dtsi"
&soc {
 tmc_etr: tmc@fc326000 {
  compatible = "arm,coresight-tmc";
  reg = <0xfc326000 0x1000>,
        <0xfc37c000 0x3000>;
  reg-names = "tmc-base", "bam-base";
  interrupts = <0 270 0>;
  interrupt-names = "byte-cntr-irq";

  qcom,memory-size = <0x2000000>;
  qcom,tmc-flush-powerdown;
  qcom,sg-enable;

  coresight-id = <0>;
  coresight-name = "coresight-tmc-etr";
  coresight-nr-inports = <1>;
  coresight-ctis = <&cti0 &cti8>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpiu: tpiu@fc320000 {
  compatible = "arm,coresight-tpiu";
  reg = <0xfc320000 0x1000>,
        <0xfd512000 0x1000>;
  reg-names = "tpiu-base", "nidnt-base";

  coresight-id = <1>;
  coresight-name = "coresight-tpiu";
  coresight-nr-inports = <1>;

  vdd-supply = <&pm8994_l21>;
  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <200 800000>;

  vdd-io-supply = <&pm8994_l13>;
  qcom,vdd-io-voltage-level = <2950000 2950000>;
  qcom,vdd-io-current-level = <200 22000>;

  qcom,nidntsw;
  qcom,nidnt-swduart;
  qcom,nidnt-swdtrc;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 replicator: replicator@fc324000 {
  compatible = "qcom,coresight-replicator";
  reg = <0xfc324000 0x1000>;
  reg-names = "replicator-base";

  coresight-id = <2>;
  coresight-name = "coresight-replicator";
  coresight-nr-inports = <1>;
  coresight-outports = <0 1>;
  coresight-child-list = <&tmc_etr &tpiu>;
  coresight-child-ports = <0 0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tmc_etf: tmc@fc325000 {
  compatible = "arm,coresight-tmc";
  reg = <0xfc325000 0x1000>;
  reg-names = "tmc-base";

  coresight-id = <3>;
  coresight-name = "coresight-tmc-etf";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&replicator>;
  coresight-child-ports = <0>;
  coresight-default-sink;
  coresight-ctis = <&cti0 &cti8>;

  qcom,tmc-flush-powerdown;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_merg: funnel@fc323000 {
  compatible = "arm,coresight-funnel";
  reg = <0xfc323000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <4>;
  coresight-name = "coresight-funnel-merg";
  coresight-nr-inports = <2>;
  coresight-outports = <0>;
  coresight-child-list = <&tmc_etf>;
  coresight-child-ports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in0: funnel@fc321000 {
  compatible = "arm,coresight-funnel";
  reg = <0xfc321000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <5>;
  coresight-name = "coresight-funnel-in0";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_merg>;
  coresight-child-ports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in1: funnel@fc322000 {
  compatible = "arm,coresight-funnel";
  reg = <0xfc322000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <6>;
  coresight-name = "coresight-funnel-in1";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_merg>;
  coresight-child-ports = <1>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_apss1: funnel@fbb70000 {
  compatible = "arm,coresight-funnel";
  reg = <0xfbb70000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <7>;
  coresight-name = "coresight-funnel-apss1";
  coresight-nr-inports = <4>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in1>;
  coresight-child-ports = <6>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_apss: funnel@fbb60000 {
  compatible = "arm,coresight-funnel";
  reg = <0xfbb60000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <8>;
  coresight-name = "coresight-funnel-apss";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss1>;
  coresight-child-ports = <0>;

  qcom,funnel-save-restore;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_mmss: funnel@fc370000 {
  compatible = "arm,coresight-funnel";
  reg = <0xfc370000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <9>;
  coresight-name = "coresight-funnel-mmss";
  coresight-nr-inports = <4>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in1>;
  coresight-child-ports = <2>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpda_lmh: tpda@fbb91000 {
  compatible = "qcom,coresight-tpda";
  reg = <0xfbb91000 0x1000>;
  reg-names = "tpda-base";

  coresight-id = <10>;
  coresight-name = "coresight-tpda-lmh";
  coresight-nr-inports = <32>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss1>;
  coresight-child-ports = <3>;

  qcom,cmb-elem-size = <0 64>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpdm_lmh: tpdm@fbb90000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0xfbb90000 0x1000>;
  reg-names = "tpdm-base";

  coresight-id = <11>;
  coresight-name = "coresight-tpdm-lmh";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&tpda_lmh>;
  coresight-child-ports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 stm: stm@fc302000 {
  compatible = "arm,coresight-stm";
  reg = <0xfc302000 0x1000>,
        <0xfa280000 0x180000>;
  reg-names = "stm-base", "stm-data-base";

  coresight-id = <12>;
  coresight-name = "coresight-stm";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <7>;

  qcom,data-barrier;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm0: etm@fb840000 {
  compatible = "arm,coresight-etmv4";
  reg = <0xfb840000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <13>;
  coresight-name = "coresight-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <0>;
  coresight-etm-cpu = <&CPU0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm1: etm@fb940000 {
  compatible = "arm,coresight-etmv4";
  reg = <0xfb940000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <14>;
  coresight-name = "coresight-etm1";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <1>;
  coresight-etm-cpu = <&CPU1>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm2: etm@fba40000 {
  compatible = "arm,coresight-etmv4";
  reg = <0xfba40000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <15>;
  coresight-name = "coresight-etm2";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <2>;
  coresight-etm-cpu = <&CPU2>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm3: etm@fbb40000 {
  compatible = "arm,coresight-etmv4";
  reg = <0xfbb40000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <16>;
  coresight-name = "coresight-etm3";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <3>;
  coresight-etm-cpu = <&CPU3>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm4: etm@fbc40000 {
  compatible = "arm,coresight-etmv4";
  reg = <0xfbc40000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <17>;
  coresight-name = "coresight-etm4";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <4>;
  coresight-etm-cpu = <&CPU4>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm5: etm@fbd40000 {
  compatible = "arm,coresight-etmv4";
  reg = <0xfbd40000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <18>;
  coresight-name = "coresight-etm5";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <5>;
  coresight-etm-cpu = <&CPU5>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm6: etm@fbe40000 {
  compatible = "arm,coresight-etmv4";
  reg = <0xfbe40000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <19>;
  coresight-name = "coresight-etm6";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <6>;
  coresight-etm-cpu = <&CPU6>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm7: etm@fbf40000 {
  compatible = "arm,coresight-etmv4";
  reg = <0xfbf40000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <20>;
  coresight-name = "coresight-etm7";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <7>;
  coresight-etm-cpu = <&CPU7>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 audio_etm0 {
  compatible = "qcom,coresight-audio-etm";

  coresight-id = <21>;
  coresight-name = "coresight-audio-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <2>;
 };

 modem_etm0 {
  compatible = "qcom,coresight-modem-etm";

  coresight-id = <22>;
  coresight-name = "coresight-modem-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <1>;
 };

 wcn_etm0 {
  compatible = "qcom,coresight-wcn-etm";

  coresight-id = <23>;
  coresight-name = "coresight-wcn-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in1>;
  coresight-child-ports = <0>;
 };

 rpm_etm0 {
  compatible = "qcom,coresight-rpm-etm";

  coresight-id = <24>;
  coresight-name = "coresight-rpm-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <0>;
 };

 csr: csr@fc301000 {
  compatible = "qcom,coresight-csr";
  reg = <0xfc301000 0x1000>;
  reg-names = "csr-base";

  coresight-id = <25>;
  coresight-name = "coresight-csr";
  coresight-nr-inports = <0>;

  qcom,blk-size = <1>;
 };

 cti0: cti@fc310000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc310000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <26>;
  coresight-name = "coresight-cti0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti1: cti@fc311000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc311000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <27>;
  coresight-name = "coresight-cti1";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti2: cti@fc312000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc312000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <28>;
  coresight-name = "coresight-cti2";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti3: cti@fc313000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc313000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <29>;
  coresight-name = "coresight-cti3";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti4: cti@fc314000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc314000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <30>;
  coresight-name = "coresight-cti4";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti5: cti@fc315000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc315000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <31>;
  coresight-name = "coresight-cti5";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti6: cti@fc316000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc316000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <32>;
  coresight-name = "coresight-cti6";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-gpio-trigout = <2>;
  pinctrl-names = "cti-trigout-pctrl";
  pinctrl-0 = <&trigout_a>;
 };

 cti7: cti@fc317000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc317000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <33>;
  coresight-name = "coresight-cti7";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti8: cti@fc318000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc318000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <34>;
  coresight-name = "coresight-cti8";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-gpio-trigout = <4>;
  pinctrl-names = "cti-trigout-pctrl";
  pinctrl-0 = <&trigout_c>;
 };

 cti_cpu0: cti@fb820000 {
  compatible = "arm,coresight-cti";
  reg = <0xfb820000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <35>;
  coresight-name = "coresight-cti-cpu0";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_cpu1: cti@fb920000 {
  compatible = "arm,coresight-cti";
  reg = <0xfb920000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <36>;
  coresight-name = "coresight-cti-cpu1";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU1>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_cpu2: cti@fba20000 {
  compatible = "arm,coresight-cti";
  reg = <0xfba20000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <37>;
  coresight-name = "coresight-cti-cpu2";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU2>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_cpu3: cti@fbb2000 {
  compatible = "arm,coresight-cti";
  reg = <0xfbb20000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <38>;
  coresight-name = "coresight-cti-cpu3";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU3>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_cpu4: cti@fbc20000 {
  compatible = "arm,coresight-cti";
  reg = <0xfbc20000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <39>;
  coresight-name = "coresight-cti-cpu4";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU4>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_cpu5: cti@fbd20000 {
  compatible = "arm,coresight-cti";
  reg = <0xfbd20000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <40>;
  coresight-name = "coresight-cti-cpu5";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU5>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_cpu6: cti@fbe20000 {
  compatible = "arm,coresight-cti";
  reg = <0xfbe20000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <41>;
  coresight-name = "coresight-cti-cpu6";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU6>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_cpu7: cti@fbf2000 {
  compatible = "arm,coresight-cti";
  reg = <0xfbf20000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <42>;
  coresight-name = "coresight-cti-cpu7";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU7>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-save;
 };

 cti_video_cpu0: cti@fc338000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc338000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <43>;
  coresight-name = "coresight-cti-video-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_modem_cpu0: cti@fc33c000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc33c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <44>;
  coresight-name = "coresight-cti-modem-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_audio_cpu0: cti@fc360000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc360000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <45>;
  coresight-name = "coresight-cti-audio-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_rpm_cpu0: cti@fc364000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc364000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <46>;
  coresight-name = "coresight-cti-rpm-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 hwevent: hwevent@fd820018 {
  compatible = "qcom,coresight-hwevent";
  reg = <0xfd828018 0x80>,
        <0xf9112000 0x80>,
        <0xf9112080 0x4>,
        <0xf9112084 0x4>,
        <0xf9112088 0x14>,
        <0xf9112148 0x38>,
        <0xfd4ab160 0x80>,
        <0xfc401600 0x80>,
        <0xfd4ab360 0x80>,
        <0xfc520000 0x4>,
        <0xfc520058 0x80>,
        <0xfc528000 0x4>,
        <0xfc528058 0x80>;
  reg-names = "mmss-mux", "apcs-hwev", "apcs-spi", "apcs-ppi",
       "apcs-cpu", "apcs-cci", "ppss-mux", "gcc-mux",
       "tcsr-mux", "pcie0-sysctl", "pcie0-hwev",
       "pcie1-sysctl", "pcie1-hwev";

  coresight-id = <47>;
  coresight-name = "coresight-hwevent";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>,
    <&clock_mmss 0xea30b0e7>;
  clock-names = "core_clk", "core_a_clk", "core_mmss_clk";

  qcom,hwevent-clks = "core_mmss_clk";
 };

 fuse: fuse@fc4be024 {
  compatible = "arm,coresight-fuse";
  reg = <0xfc4be024 0x8>;
  reg-names = "fuse-base";

  coresight-id = <48>;
  coresight-name = "coresight-fuse";
  coresight-nr-inports = <0>;
 };
};
# 21 "arch/arm64/boot/dts/qcom/msm8994-v2.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-camera-v2.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8994-camera-v2.dtsi"
&vfe0 {
 qos-entries = <8>;
 qos-regs = <0x378 0x37C 0x380 0x384 0x388 0x38C
   0x390 0x394>;
 qos-settings = <0xAAA9AAA9
  0xAAA9AAA9
  0xAAA9AAA9
  0xAAA9AAA9
  0xAAA9AAA9
  0xAAA9AAA9
  0xAAA9AAA9
  0x0001AAA9>;
 vbif-entries = <1>;
 vbif-regs = <0x124>;
 vbif-settings = <0x3>;
 ds-entries = <17>;
 ds-regs = <0xBD8 0xBDC 0xBE0 0xBE4 0xBE8
  0xBEC 0xBF0 0xBF4 0xBF8 0xBFC 0xC00
  0xC04 0xC08 0xC0C 0xC10 0xC14 0xC18>;
 ds-settings = <0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0x00000103>;
 max-clk-nominal = <465000000>;
 max-clk-turbo = <600000000>;
};

&vfe1 {
 qos-entries = <8>;
 qos-regs = <0x378 0x37C 0x380 0x384 0x388 0x38C
   0x390 0x394>;
 qos-settings = <0xAAA9AAA9
  0xAAA9AAA9
  0xAAA9AAA9
  0xAAA9AAA9
  0xAAA9AAA9
  0xAAA9AAA9
  0xAAA9AAA9
  0x0001AAA9>;
 vbif-entries = <1>;
 vbif-regs = <0x124>;
 vbif-settings = <0x3>;
 ds-entries = <17>;
 ds-regs = <0xBD8 0xBDC 0xBE0 0xBE4 0xBE8
  0xBEC 0xBF0 0xBF4 0xBF8 0xBFC 0xC00
  0xC04 0xC08 0xC0C 0xC10 0xC14 0xC18>;
 ds-settings = <0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0xCCCC1111
  0x00000103>;
 max-clk-nominal = <465000000>;
 max-clk-turbo = <600000000>;
};
# 22 "arch/arm64/boot/dts/qcom/msm8994-v2.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM 8994v2";
 compatible = "qcom,msm8994";
 qcom,msm-id = <207 0x20000>;

 chosen {
  bootargs = "boot_cpus=0,1,2,3 sched_enable_hmp=1 sched_enable_power_aware=1 androidboot.rpmdevice=fc190000.qcom,rpm-stats-ver";
 };
};

&soc {

 arm64-cpu-erp@f9100000 {
  compatible = "arm,arm64-cpu-erp";
  reg = <0xf9100000 0x1000>;
  reg-names = "cci";
  interrupts = <0 328 0>,
        <0 329 0>,
        <0 330 0>,
        <0 331 0>,
        <0 22 0>;
  interrupt-names = "pri-dbe-irq",
      "sec-dbe-irq",
      "pri-ext-irq",
      "sec-ext-irq",
      "cci-irq";
 };

 cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  qcom,irq-is-percpu;
  interrupts = <1 7 0xff00>;
 };

 qcom,cpu-bwmon {
  compatible = "qcom,bimc-bwmon2";
 };

 htc_pnpmgr{
  compatible = "htc,perf_table_v2";
  htc,cluster-map = <0xF0>, <0x0F>;
  htc,perf_table = <960000>, <960000>, <960000>, <960000>, <960000>,
    <960000>, <960000>, <960000>, <960000>, <960000>;
 };

 qcom,lmh {
  compatible = "qcom,lmh";
  interrupts = <0 332 4>;
  reg = <0xF9117000 0x4>;
  qcom,lmh-trim-err-offset = <18>;
 };
};


&clock_gcc {
 compatible = "qcom,gcc-8994v2";
};

&clock_mmss {
 compatible = "qcom,mmsscc-8994v2";
};

&clock_cpu {
 compatible = "qcom,cpu-clock-8994-v2";
 vdd-dig-supply = <&pm8994_s2_corner_ao>;
 qcom,a53-speedbin0-v0 =
   < 0 0>,
   < 300000000 2>,
   < 384000000 3>,
   < 460800000 4>,
   < 600000000 5>,
   < 672000000 6>,
   < 768000000 7>,
   < 864000000 8>,
   < 960000000 9>,
   < 1248000000 10>,
   < 1344000000 11>,
   < 1478400000 12>,
   < 1555200000 13>;
 qcom,a57-speedbin0-v0 =
   < 0 0>,
   < 633600000 5>,
   < 768000000 6>,
   < 864000000 7>,
   < 960000000 8>,
   < 1248000000 9>,
   < 1344000000 10>,
   < 1440000000 11>,
   < 1536000000 12>,
   < 1632000000 13>,
   < 1728000000 14>,
   < 1824000000 16>,
   < 1958400000 17>;
 qcom,a57-speedbin1-v0 =
   < 0 0>,
   < 633600000 5>,
   < 768000000 6>,
   < 864000000 7>,
   < 960000000 8>,
   < 1248000000 9>,
   < 1344000000 10>,
   < 1440000000 11>,
   < 1536000000 12>,
   < 1632000000 13>,
   < 1766400000 15>;
 qcom,cci-speedbin0-v0 =
   < 0 0>,
   < 300000000 4>,
   < 384000000 5>,
   < 537600000 7>,
   < 600000000 9>,
   < 729600000 10>,
   < 787200000 11>;
};

&cci_cache {
 freq-tbl-khz =
  < 300000 >,
  < 384000 >,
  < 537600 >,
  < 600000 >,
  < 729600 >,
  < 787200 >;
};

&msm_cpufreq {
 qcom,cpufreq-table-0 =
  < 300000 >,
  < 384000 >,
  < 460800 >,
  < 600000 >,
  < 672000 >,
  < 768000 >,
  < 864000 >,
  < 960000 >,
  < 1248000 >,
  < 1344000 >,
  < 1478400 >,
  < 1555200 >;

 qcom,cpufreq-table-4 =
  < 633600 >,
  < 768000 >,
  < 864000 >,
  < 960000 >,
  < 1248000 >,
  < 1344000 >,
  < 1440000 >,
  < 1536000 >,
  < 1632000 >,
  < 1728000 >,
  < 1824000 >,
  < 1958400 >;
};

&devfreq_cpufreq {
 cpubw-cpufreq {
  cpu-to-dev-map-0 =
   < 300000 1525 >,
   < 384000 1525 >,
   < 460800 1525 >,
   < 600000 1525 >,
   < 672000 2288 >,
   < 768000 3509 >,
   < 864000 4066 >,
   < 960000 5928 >,
   < 1248000 7904 >,
   < 1344000 9887 >,
   < 1478400 11863 >,
   < 1555200 11863 >;
  cpu-to-dev-map-4 =
   < 633600 2288 >,
   < 768000 3509 >,
   < 864000 4066 >,
   < 960000 5126 >,
   < 1248000 5928 >,
   < 1344000 7904 >,
   < 1440000 7904 >,
   < 1536000 7904 >,
   < 1632000 9887 >,
   < 1728000 9887 >,
   < 1824000 11863 >,
   < 1958400 11863 >;
 };

 mincpubw-cpufreq {
  target-dev = <&mincpubw>;
  cpu-to-dev-map-0 =
   < 300000 1525 >,
   < 384000 2288 >,
   < 460800 2288 >,
   < 600000 3509 >,
   < 672000 4066 >,
   < 768000 5126 >,
   < 864000 5928 >,
   < 960000 5928 >,
   < 1248000 5928 >,
   < 1344000 5928 >,
   < 1478400 5928 >,
   < 1555200 5928 >;
  cpu-to-dev-map-4 =
   < 633600 3509 >,
   < 768000 5126 >,
   < 864000 5928 >,
   < 960000 5928 >,
   < 1248000 5928 >,
   < 1344000 5928 >,
   < 1440000 5928 >,
   < 1536000 5928 >,
   < 1632000 5928 >,
   < 1728000 5928 >,
   < 1824000 5928 >,
   < 1958400 5928 >;
 };

 cci-cpufreq {
  cpu-to-dev-map-0 =
   < 300000 300000 >,
   < 384000 300000 >,
   < 460800 300000 >,
   < 600000 300000 >,
   < 672000 384000 >,
   < 768000 384000 >,
   < 864000 537600 >,
   < 960000 600000 >,
   < 1248000 729600 >,
   < 1344000 787200 >,
   < 1478400 787200 >,
   < 1555200 787200 >;
  cpu-to-dev-map-4 =
   < 633600 384000 >,
   < 768000 537600 >,
   < 864000 600000 >,
   < 960000 600000 >,
   < 1248000 729600 >,
   < 1344000 729600 >,
   < 1440000 729600 >,
   < 1536000 787200 >,
   < 1632000 787200 >,
   < 1728000 787200 >,
   < 1824000 787200 >,
   < 1958400 787200 >;
 };
};


&gpubw {
  compatible = "qcom,devbw";
  governor = "bw_vbif";
  qcom,src-dst-ports = <26 512>;
  qcom,bw-tbl =
   < 0 >,
   < 762 >,
   < 1144 >,
   < 1525 >,
   < 2288 >,
   < 3509 >,
   < 4173 >,
   < 5271 >,
   < 5928 >,
   < 7904 >,
   < 9887 >,
   < 11863 >;
};


&msm_gpu {

 qcom,chipid = <0x04030001>;

 qcom,initial-pwrlevel = <4>;
 qcom,msm-bus,num-cases = <10>;
 qcom,msm-bus,vectors-KBps =
  <26 512 0 0>,
  <26 512 0 1600000>,
  <26 512 0 2400000>,
  <26 512 0 3680000>,
  <26 512 0 4376000>,
  <26 512 0 5528000>,
  <26 512 0 6216000>,
  <26 512 0 8288000>,
  <26 512 0 10368000>,
  <26 512 0 12440000>;


 qcom,gpu-pwrlevels {
  #address-cells = <1>;
  #size-cells = <0>;

  compatible = "qcom,gpu-pwrlevels";

  qcom,gpu-pwrlevel@0 {
   reg = <0>;
   qcom,gpu-freq = <600000000>;
   qcom,bus-freq = <8>;
   qcom,bus-min = <7>;
   qcom,bus-max = <9>;
  };

  qcom,gpu-pwrlevel@1 {
   reg = <1>;
   qcom,gpu-freq = <510000000>;
   qcom,bus-freq = <7>;
   qcom,bus-min = <6>;
   qcom,bus-max = <8>;
  };

  qcom,gpu-pwrlevel@2 {
   reg = <2>;
   qcom,gpu-freq = <450000000>;
   qcom,bus-freq = <6>;
   qcom,bus-min = <5>;
   qcom,bus-max = <7>;
  };

  qcom,gpu-pwrlevel@3 {
   reg = <3>;
   qcom,gpu-freq = <390000000>;
   qcom,bus-freq = <5>;
   qcom,bus-min = <4>;
   qcom,bus-max = <6>;
  };

  qcom,gpu-pwrlevel@4 {
   reg = <4>;
   qcom,gpu-freq = <305000000>;
   qcom,bus-freq = <3>;
   qcom,bus-min = <2>;
   qcom,bus-max = <4>;
  };
  qcom,gpu-pwrlevel@5 {
   reg = <5>;
   qcom,gpu-freq = <190000000>;
   qcom,bus-freq = <2>;
   qcom,bus-min = <1>;
   qcom,bus-max = <3>;
  };
  qcom,gpu-pwrlevel@6 {
   reg = <6>;
   qcom,gpu-freq = <27000000>;
   qcom,bus-freq = <0>;
   qcom,bus-min = <0>;
   qcom,bus-max = <0>;
  };
 };







 qcom,ocmem-bus-client {
                qcom,msm-bus,name = "gpu-ocmem";
                qcom,msm-bus,num-cases = <7>;
                qcom,msm-bus,num-paths = <1>;
                qcom,msm-bus,vectors-KBps =
   <89 662 0 9600000>,
   <89 662 0 8160000>,
   <89 662 0 7200000>,
   <89 662 0 6240000>,
   <89 662 0 4880000>,
   <89 662 0 3040000>,
   <89 662 0 0>;
 };
};

&ufs1 {
 freq-table-hz =
 <100000000 200000000>, <0 0>, <0 0>, <0 0>, <0 0>, <0 0>, <0 0>, <0 0>, <0 0>;
};


&mdss_mdp {
 qcom,mdp-settings = <0x0117c 0x0000ffff>,
       <0x01184 0xC000ff00>,
       <0x011e0 0x000000a4>,
       <0x011e4 0x00000000>,
       <0x012ac 0xc0000ccc>,
       <0x012b4 0xc0000ccc>,
       <0x012bc 0x00cccccc>,
       <0x012c4 0x000000cc>,
       <0x013a8 0x0cccc0c0>,
       <0x013b0 0xccccc0c0>,
       <0x013b8 0xccccc0c0>,
       <0x013d0 0x00ccc000>;
};


&msm_vidc {
 qcom,load-freq-tbl =
  <979200 510000000 0x0c000000>,
  <979200 510000000 0x01000414>,
  <979200 510000000 0x030fcfff>,
  <979200 510000000 0x04000000>,
  <783360 510000000 0x0c000000>,
  <783360 510000000 0x01000414>,
  <783360 510000000 0x030fcfff>,
  <783360 510000000 0x04000000>,
  <489600 320000000 0x0c000000>,
  <489600 320000000 0x01000414>,
  <489600 320000000 0x030fcfff>,
  <489600 320000000 0x04000000>,
  <244800 150000000 0x0c000000>,
  <244800 150000000 0x01000414>,
  <244800 150000000 0x030fcfff>,
  <244800 150000000 0x04000000>;
};

&cnss {
 wlan-bootstrap-gpio = <&msm_gpio 112 0>;
 pinctrl-names = "default";
 pinctrl-0 = <&cnss_default &cnss_lpass_default>;
};

# 1 "arch/arm64/boot/dts/qcom/msm8994-v2-pm.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8994-v2-pm.dtsi"
&soc {
 qcom,spm@f9065000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf9065000 0x1000>;
  qcom,name = "system-cci";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0X3c100c00>;
  qcom,saw2-spm-ctl = <0x0>;
  qcom,cpu-vctl-list = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,vctl-timeout-us = <50>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,supports-rpm-hs;
  qcom,saw2-pmic-data0 = <0x00030000>;
  qcom,saw2-pmic-data1 = <0x02030080>;
  qcom,pfm-port = <0x2>;
  qcom,saw2-spm-cmd-wfi = [00 03 00 0f];
  qcom,saw2-spm-cmd-pc = [00 60 70 50 01 03 11 3f 3f 3f 3f 50 00
   60 70 0f];
 };

 cluster0_spm: qcom,spm@f9012000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf9012000 0x1000>,
      <0xf900d210 0x8>;
  qcom,name = "a53-l2";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0x3c100c1c>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,saw2-spm-cmd-wfi = [03 2f 1b 0f];
  qcom,saw2-spm-cmd-ret = [18 7b 38 48 26 6b 18 03 2f 1b 18 7b
   26 6b 40 40 48 38 18 0f];
  qcom,saw2-spm-cmd-pc = [08 00 30 50 18 7b 48 26 6b 16 6b c0 e2
   d2 5b 18 03 2f 1b 18 7b d2 2b e2 3b c0 16 6b 26 6b 48
   18 00 30 50 08 0f];
 };

 cluster1_spm: qcom,spm@f9013000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf9013000 0x1000>,
      <0xf900f210 0x8>;
  qcom,name = "a57-l2";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0x3c100c30>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,cpu-vctl-list = <&CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,vctl-timeout-us = <50>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,saw2-pmic-data0 = <0x00030000>;
  qcom,saw2-pmic-data1 = <0x02030080>;
  qcom,pfm-port = <0x2>;
  qcom,saw2-spm-cmd-wfi = [03 2f 1b 0f];
  qcom,saw2-spm-cmd-ret = [18 7b 48 26 6b 18 03 2f 1b 18 7b 26
   6b 40 40 48 18 0f];
  qcom,saw2-spm-cmd-pc = [08 00 30 50 18 7b 48 26 6b 16 6b c0 e2
   d2 5b 18 b0 01 03 2f 1b 11 b0 3f 3f 3f 3f 18 7b d2 2b
   e2 3b c0 16 6b 26 6b 48 18 00 30 50 08 0f];
 };

 qcom,spm@f9089000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf9089000 0x1000>,
   <0xf908b060 0x8>;
  qcom,name = "cpu0";
  qcom,cpu = <&CPU0>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0X3c100c00>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,saw2-spm-cmd-wfi = [03 2f 0b 0f];
  qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b 1f 1f 1f 1f 1f 50
   03 2f 0b 50 2b 1f 1f 1f 1f 1f 1f 14 3b 70 70 c0 00 50
   0f];
  qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2
   a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14
   3b c0 50 00 40 30 0f];
 };

 qcom,spm@f9099000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf9099000 0x1000>,
   <0xf909b060 0x8>;
  qcom,name = "cpu1";
  qcom,cpu = <&CPU1>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0X3c100c00>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,saw2-spm-cmd-wfi = [03 2f 0b 0f];
  qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b 1f 1f 1f 1f 1f 50
   03 2f 0b 50 2b 1f 1f 1f 1f 1f 1f 14 3b 70 70 c0 00 50
   0f];
  qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2
   a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14
   3b c0 50 00 40 30 0f];
 };

 qcom,spm@f90a9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf90a9000 0x1000>,
      <0xf90ab060 0x8>;
  qcom,name = "cpu2";
  qcom,cpu = <&CPU2>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0X3c100c00>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,saw2-spm-cmd-wfi = [03 2f 0b 0f];
  qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b 1f 1f 1f 1f 1f 50
   03 2f 0b 50 2b 1f 1f 1f 1f 1f 1f 14 3b 70 70 c0 00 50
   0f];
  qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2
   a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14
   3b c0 50 00 40 30 0f];
 };

 qcom,spm@f90b9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf90b9000 0x1000>,
      <0xf90bb060 0x8>;
  qcom,name = "cpu3";
  qcom,cpu = <&CPU3>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0X3c100c00>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,saw2-spm-cmd-wfi = [03 2f 0b 0f];
  qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b 1f 1f 1f 1f 1f 50
   03 2f 0b 50 2b 1f 1f 1f 1f 1f 1f 14 3b 70 70 c0 00 50
   0f];
  qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2
   a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14
   3b c0 50 00 40 30 0f];
 };

 qcom,spm@f90c9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf90c9000 0x1000>,
      <0xf90cb060 0x8>;
  qcom,name = "cpu4";
  qcom,cpu = <&CPU4>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0X3c100c00>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,use-qchannel-for-wfi;
  qcom,saw2-spm-cmd-wfi = [03 50 2b 54 0f];
  qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b 1f 1f 1f 1f 1f 50
   03 2f 0b 50 2b 1f 1f 1f 1f 1f 1f 14 3b 70 70 c0 00 50
   0f];
  qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2
   a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14
   3b c0 50 00 40 30 0f];
 };

 qcom,spm@f90d9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf90d9000 0x1000>,
      <0xf90db060 0x8>;
  qcom,name = "cpu5";
  qcom,cpu = <&CPU5>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0X3c100c00>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,use-qchannel-for-wfi;
  qcom,saw2-spm-cmd-wfi = [03 50 2b 54 0f];
  qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b 1f 1f 1f 1f 1f 50
   03 2f 0b 50 2b 1f 1f 1f 1f 1f 1f 14 3b 70 70 c0 00 50
   0f];
  qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2
   a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14
   3b c0 50 00 40 30 0f];
 };

 qcom,spm@f90e9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf90e9000 0x1000>,
      <0xf90eb060 0x8>;
  qcom,name = "cpu6";
  qcom,cpu = <&CPU6>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0X3c100c00>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,use-qchannel-for-wfi;
  qcom,saw2-spm-cmd-wfi = [03 50 2b 54 0f];
  qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b 1f 1f 1f 1f 1f 50
   03 2f 0b 50 2b 1f 1f 1f 1f 1f 1f 14 3b 70 70 c0 00 50
   0f];
  qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2
   a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14
   3b c0 50 00 40 30 0f];
 };

 qcom,spm@f90f9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf90f9000 0x1000>,
      <0xf90fb060 0x8>;
  qcom,name = "cpu7";
  qcom,cpu = <&CPU7>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly = <0X3c100c00>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,use-qchannel-for-wfi;
  qcom,saw2-spm-cmd-wfi = [03 50 2b 54 0f];
  qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b 1f 1f 1f 1f 1f 50
   03 2f 0b 50 2b 1f 1f 1f 1f 1f 1f 14 3b 70 70 c0 00 50
   0f];
  qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2
   a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14
   3b c0 50 00 40 30 0f];
 };

 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "system";
   qcom,spm-device-names = "cci";
   qcom,default-level = <0>;

   qcom,pm-cluster-level@0{
    reg = <0>;
    label = "system-cci-wfi";
    qcom,spm-cci-mode = "wfi";
    qcom,latency-us = <90>;
    qcom,ss-power = <307>;
    qcom,energy-overhead = <81180>;
    qcom,time-overhead = <180>;
   };

   qcom,pm-cluster-level@1{
    reg = <1>;
    label = "system-cci-pc";
    qcom,spm-cci-mode = "pc";
    qcom,latency-us = <11260>;
    qcom,ss-power = <89>;
    qcom,energy-overhead = <6959381>;
    qcom,time-overhead = <5431>;
    qcom,min-child-idx = <2>;
    qcom,notify-rpm;
   };

   qcom,pm-cluster@0{
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "a53";
    qcom,spm-device-names = "l2";
    qcom,default-level=<0>;
    qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "a53-l2-wfi";
     qcom,spm-l2-mode = "wfi";
     qcom,latency-us = <60>;
     qcom,ss-power = <159>;
     qcom,energy-overhead = <29640>;
     qcom,time-overhead = <120>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "a53-l2-retention";
     qcom,spm-l2-mode = "retention";
     qcom,latency-us = <120>;
     qcom,ss-power = <148>;
     qcom,energy-overhead = <44460>;
     qcom,time-overhead = <180>;
     qcom,min-child-idx = <1>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "a53-l2-pc";
     qcom,spm-l2-mode = "pc";
     qcom,latency-us = <800>;
     qcom,ss-power = <104>;
     qcom,energy-overhead = <432250>;
     qcom,time-overhead = <1750>;
     qcom,min-child-idx = <3>;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      qcom,spm-cpu-mode = "wfi";
      qcom,latency-us = <50>;
      qcom,ss-power = <65>;
      qcom,energy-overhead = <10650>;
      qcom,time-overhead = <100>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      qcom,spm-cpu-mode = "retention";
      qcom,latency-us = <100>;
      qcom,ss-power = <51>;
      qcom,energy-overhead = <15975>;
      qcom,time-overhead = <150>;
      qcom,use-broadcast-timer;
     };

     qcom,pm-cpu-level@2 {
      reg = <2>;
      qcom,spm-cpu-mode = "standalone_pc";
      qcom,latency-us = <400>;
      qcom,ss-power = <50>;
      qcom,energy-overhead = <74550>;
      qcom,time-overhead = <700>;
      qcom,use-broadcast-timer;
     };

     qcom,pm-cpu-level@3 {
      reg = <3>;
      qcom,spm-cpu-mode = "pc";
      qcom,latency-us = <480>;
      qcom,ss-power = <30>;
      qcom,energy-overhead = <85200>;
      qcom,time-overhead = <800>;
      qcom,use-broadcast-timer;
     };
    };
   };

   qcom,pm-cluster@1{
    reg = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "a57";
    qcom,spm-device-names = "l2";
    qcom,default-level=<0>;
    qcom,cpu = <&CPU4 &CPU5 &CPU6 &CPU7>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "a57-l2-wfi";
     qcom,spm-l2-mode = "wfi";
     qcom,latency-us = <80>;
     qcom,ss-power = <270>;
     qcom,energy-overhead = <72160>;
     qcom,time-overhead = <160>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "a57-l2-retention";
     qcom,spm-l2-mode = "retention";
     qcom,latency-us = <190>;
     qcom,ss-power = <189>;
     qcom,energy-overhead = <157850>;
     qcom,time-overhead = <350>;
     qcom,min-child-idx = <1>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "a57-l2-pc";
     qcom,spm-l2-mode = "pc";
     qcom,latency-us = <1260>;
     qcom,ss-power = <93>;
     qcom,energy-overhead = <1318724>;
     qcom,time-overhead = <2924>;
     qcom,min-child-idx = <3>;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      qcom,spm-cpu-mode = "wfi";
      qcom,latency-us = <60>;
      qcom,ss-power = <117>;
      qcom,energy-overhead = <31200>;
      qcom,time-overhead = <120>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      qcom,spm-cpu-mode = "retention";
      qcom,latency-us = <120>;
      qcom,ss-power = <93>;
      qcom,energy-overhead = <46800>;
      qcom,time-overhead = <180>;
      qcom,use-broadcast-timer;
     };


     qcom,pm-cpu-level@2 {
      reg = <2>;
      qcom,spm-cpu-mode = "standalone_pc";
      qcom,latency-us = <475>;
      qcom,ss-power = <66>;
      qcom,energy-overhead = <201500>;
      qcom,time-overhead = <775>;
      qcom,use-broadcast-timer;
     };

     qcom,pm-cpu-level@3 {
      reg = <3>;
      qcom,spm-cpu-mode = "pc";
      qcom,latency-us = <636>;
      qcom,ss-power = <60>;
      qcom,energy-overhead = <248560>;
      qcom,time-overhead = <956>;
      qcom,use-broadcast-timer;
     };
    };
   };
  };

 };

 qcom,mpm@fc4281d0 {
  compatible = "qcom,mpm-v2";
  reg = <0xfc4281d0 0x1000>,
      <0xf900f008 0x4>;
  reg-names = "vmpm", "ipc";
  interrupts = <0 171 1>;
  clocks = <&clock_rpm 0x94adbf3d>;
  clock-names = "xo";

  qcom,ipc-bit-offset = <1>;

  qcom,gic-parent = <&intc>;
  qcom,gic-map = <2 216>,
   <47 165>,
   <52 212>,
   <55 172>,
   <62 222>,
   <0xff 20>,
   <0xff 23>,
   <0xff 33>,
   <0xff 34>,
   <0xff 35>,
   <0xff 40>,
   <0xff 48>,
   <0xff 51>,
   <0xff 54>,
   <0xff 56>,
   <0xff 57>,
   <0xff 58>,
   <0xff 59>,
   <0xff 60>,
   <0xff 61>,
   <0xff 70>,
   <0xff 74>,
   <0xff 75>,
   <0xff 77>,
   <0xff 78>,
   <0xff 79>,
   <0xff 94>,
   <0xff 97>,
   <0xff 99>,
   <0xff 102>,
   <0xff 105>,
   <0xff 109>,
   <0xff 126>,
   <0xff 155>,
   <0xff 163>,
   <0xff 164>,
   <0xff 170>,
   <0xff 173>,
   <0xff 174>,
   <0xff 175>,
   <0xff 176>,
   <0xff 177>,
   <0xff 178>,
   <0xff 179>,
   <0xff 181>,
   <0xff 188>,
   <0xff 189>,
   <0xff 190>,
   <0xff 191>,
   <0xff 192>,
   <0xff 193>,
   <0xff 194>,
   <0xff 195>,
   <0xff 196>,
   <0xff 197>,
   <0xff 198>,
   <0xff 200>,
   <0xff 201>,
   <0xff 202>,
   <0xff 203>,
   <0xff 204>,
   <0xff 205>,
   <0xff 206>,
   <0xff 207>,
   <0xff 211>,
   <0xff 212>,
   <0xff 215>,
   <0xff 224>,
   <0xff 240>,
   <0xff 261>,
   <0xff 263>,
   <0xff 268>,
   <0xff 270>,
   <0xff 271>,
   <0xff 272>,
   <0xff 273>,
   <0xff 275>,
   <0xff 283>,
   <0xff 284>,
   <0xff 286>,
   <0xff 298>,
   <0xff 302>,
   <0xff 303>,
   <0xff 310>,
   <0xff 311>,
   <0xff 313>,
   <0xff 329>,
   <0xff 332>,
   <0xff 333>,
   <0xff 348>,
   <0xff 350>,
   <0xff 360>,
   <0xff 361>,
   <0xff 362>,
   <0xff 363>,
   <0xff 364>;

  qcom,gpio-parent = <&msm_gpio>;
  qcom,gpio-map = <3 101>,
   <4 1 >,
   <5 5 >,
   <6 9 >,
   <7 18>,
   <8 22>,
   <9 26>,
   <10 29>,
   <11 34>,
   <12 36>,
   <13 37>,
   <14 41>,
   <15 42>,
   <16 46>,
   <17 50>,
   <18 52>,
   <19 53>,
   <20 54>,
   <21 55>,
   <22 57>,
   <23 40>,
   <24 61>,
   <25 64>,
   <26 65>,
   <27 66>,
   <28 67>,
   <29 72>,
   <30 73>,
   <31 74>,
   <32 75>,
   <33 76>,
   <34 77>,
   <35 82>,
   <36 86>,
   <37 90>,
   <38 95>,
   <39 96>,
   <40 100>,
   <41 71>,
   <42 108>,
   <43 111>,
   <44 115>,
   <45 127>;

 };

 qcom,pm@fe87f664 {
  compatible = "qcom,pm";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfe87f664 0x40>;
  clock-names = "cpu4_clk", "cpu5_clk", "cpu6_clk",
    "cpu7_clk", "l2_clk";
  clocks = <&clock_cpu 0x6c7dc3ea>,
    <&clock_cpu 0x6c7dc3ea>,
    <&clock_cpu 0x6c7dc3ea>,
    <&clock_cpu 0x6c7dc3ea>,
    <&clock_cpu 0x96854074>;

  qcom,tz-flushes-cache;

  qcom,no-pll-switch-for-retention;

  qcom,pm-snoc-client {
   compatible = "qcom,pm-snoc-client";
   qcom,msm-bus,name = "ocimem_snoc";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,vectors-KBps =
    <1 585 0 0>,
    <1 585 0 800000>;
  };

 };

 qcom,cpu-sleep-status@f908b008{
  compatible = "qcom,cpu-sleep-status";
  reg = <0xf908b008 0x100>;
  qcom,cpu-alias-addr = <0x10000>;
  qcom,sleep-status-mask= <0x80000>;
 };

 qcom,rpm-log@fc000000 {
  compatible = "qcom,rpm-log";
  reg = <0xfc000000 0x4000>,
   <0xfc190018 0x4>;
  qcom,rpm-addr-phys = <0xfc000000>;
  qcom,offset-version = <4>;
  qcom,offset-page-buffer-addr = <36>;
  qcom,offset-log-len = <40>;
  qcom,offset-log-len-mask = <44>;
  qcom,offset-page-indices = <56>;
 };

 qcom,rpm-stats@fc000000 {
  compatible = "qcom,rpm-stats";
  reg = <0xfc000000 0x1000>,
   <0xfc190014 0x4>,
   <0xfc19001c 0x4>;
  reg-names = "phys_addr_base", "offset_addr", "heap_phys_addrbase";
  qcom,sleep-stats-version = <2>;
 };

 qcom,rpm-stats@fc1a2ba0 {
  compatible = "qcom,rpm-stats";
  reg = <0xfc1a2ba0 0x60>;
  reg-names = "phys_addr_base";
  qcom,sleep-stats-version = <3>;
 };

 qcom,rpm-rbcpr-stats@fc000000 {
  compatible = "qcom,rpmrbcpr-stats";
  reg = <0xfc000000 0x1a0000>;
  qcom,start-offset = <0x190010>;
 };

 qcom,npa-dump@0xfc190020 {
  compatible = "qcom,npa-dump";
  reg = <0xfc190020 0x4>, <0xfc000000 0x1c00>;
 };

 qcom,rpm-stats-ver {
  compatible = "qcom,rpm-stats-ver";
  reg = <0xfc190000 0x4>;
  reg-names = "rpm_data_base";
 };
};
# 438 "arch/arm64/boot/dts/qcom/msm8994-v2.dtsi" 2
# 4 "arch/arm64/boot/dts/qcom/msm8994-v2-htc_hima-xc.dts" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-htc_hima.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8994-htc_hima.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm8994-pinctrl.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8994-pinctrl.dtsi"
&soc {
 tlmm_pinmux: pinctrl@fd510000 {
  compatible = "qcom,msm-tlmm-8994", "qcom,msm-tlmm-8974";
  reg = <0xfd510000 0x4000>;
  interrupts = <0 208 0>;


  gp: gp {
   qcom,num-pins = <146>;
   #qcom,pin-cells = <1>;

   msm_gpio: msm_gpio {
    compatible = "qcom,msm-tlmm-gp";
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    qcom,direct-connect-irqs = <8>;
    num_irqs = <146>;
   };
  };

  pmx-uartconsole {
   qcom,pins = <&gp 4>, <&gp 5>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "uart-console";

  uart_console_sleep: uart-console {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx-cir_active {
   qcom,pins = <&gp 8>, <&gp 9>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "pmx-cir_active";

   uart_cir_active: default {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx-cir_sleep {
   qcom,pins = <&gp 8>, <&gp 9>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "pmx-cir_sleep";

   uart_cir_sleep: sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx-cir_disable {
   qcom,pins = <&gp 8>, <&gp 9>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "pmx-cir_disable";

   uart_cir_disable: disable {
    drive-strength = <2>;
    output-low;
    bias-disable;
   };
  };

  blsp2_uart2_active {
   qcom,pins = <&gp 45>, <&gp 46>, <&gp 47>, <&gp 48>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <2>;
          label = "blsp2_uart2_active";
   hsuart_active: default {
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart2_sleep {
   qcom,pins = <&gp 45>, <&gp 46>, <&gp 47>, <&gp 48>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <0>;
          label = "blsp2_uart2_sleep";
   hsuart_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down;
    input-disable;
   };
  };

  pmx_mdss: pmx_mdss {
   label = "mdss-pins";
   qcom,pin-func = <0>;
   mdss_dsi_active: active {
    drive-strength = <8>;
    bias-disable = <0>;
   };
   mdss_dsi_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_mdss_te: pmx_mdss_te {
   label = "mdss-te-pins";
   qcom,pin-func = <0>;
   mdss_te_active: active {
    drive-strength = <2>;
    bias-pull-down = <0>;
    input-debounce = <0>;
   };
   mdss_te_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
    input-debounce = <0>;
   };
  };

  pmx_mdss_te_cmd: pmx_mdss_te_cmd {
   label = "mdss-te-pins";
   qcom,pin-func = <1>;
   mdss_te_cmd_active: active {
    drive-strength = <2>;
    bias-pull-down = <0>;
    input-debounce = <0>;
   };
   mdss_te_cmd_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
    input-debounce = <0>;
   };
  };

  pmx_mdss_p5v: pmx_mdss_p5v {
   label = "mdss-p5v-pins";
   qcom,pin-func = <0>;
   mdss_p5v_active: active {
    drive-strength = <8>;
    bias-disable = <0>;
    output-low;
   };
   mdss_p5v_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
    input-disable;
   };
  };

  pmx_mdss_n5v: pmx_mdss_n5v {
   label = "mdss-n5v-pins";
   qcom,pin-func = <0>;
   mdss_n5v_active: active {
    drive-strength = <8>;
    bias-disable = <0>;
    output-low;
   };
   mdss_n5v_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
    input-disable;
   };
  };

  pmx_mdss_rst: pmx_mdss_rst {
   label = "mdss-rst-pins";
   qcom,pin-func = <0>;
   mdss_rst_active: active {
    drive-strength = <2>;
    bias-disable = <0>;
    output-low;
   };
   mdss_rst_suspend: suspend {
    drive-strength = <2>;
    bias-pull-up;
    input-disable;
   };
  };

  pmx_hdmi_cec: pmx_hdmi_cec {
   qcom,pin-func = <1>;
   label = "hdmi-cec-pins";
   mdss_hdmi_cec_active: cec_active {
    drive-strength = <2>;
    bias-pull-up;
   };
   mdss_hdmi_cec_suspend: cec_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_hdmi_ddc: pmx_hdmi_ddc {
   qcom,pin-func = <1>;
   label = "hdmi-ddc-pins";
   mdss_hdmi_ddc_active: ddc_active {
    drive-strength = <2>;
    bias-pull-up;
   };
   mdss_hdmi_ddc_suspend: ddc_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_hdmi_hpd: pmx_hdmi_hpd {
   qcom,pin-func = <1>;
   label = "hdmi-hpd-pin";
   mdss_hdmi_hpd_active: hpd_active {
    drive-strength = <16>;
    bias-pull-down;
   };
   mdss_hdmi_hpd_suspend: hpd_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  mhl_intr: mhl_intr {
   qcom,pins = <&gp 57>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "mhl_intr";

   mhl_intr_active: mhl_intr_active {
    bias-pull-up;
    input-enable;
   };
  };

  mhl_reset: mhl_reset {
   qcom,pins = <&gp 58>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "mhl_reset";

   mhl_reset_active: mhl_reset_active {
    drive-strength = <2>;
    bias-pull-down;
    output-low;
   };
  };

  spi_0_active {

   qcom,pins = <&gp 0>, <&gp 1>, <&gp 3>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "spi_0-active";

   spi_0_active: spi_active {
          drive-strength = <12>;
          bias-disable = <0>;
          };
  };

  spi_0_suspend {

   qcom,pins = <&gp 0>, <&gp 1>, <&gp 3>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "spi_0-suspend";

   spi_0_suspend: spi_suspend {
          drive-strength = <2>;
          bias-pull-down;
          };
  };

  spi_cs1_active {

   qcom,pins = <&gp 8>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "spi_0-cs1-active";
   spi_0_cs1_active: cs1_active {
            drive-strength = <8>;
            bias-disable;
          };
  };

  spi_cs1_suspend {

   qcom,pins = <&gp 8>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "spi_0-cs1-suspend";
   spi_0_cs1_suspend: cs1_suspend {
            drive-strength = <8>;
            bias-pull-down;
          };
  };

  pmx_i2c_1 {
   qcom,pins = <&gp 2>, <&gp 3>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_1";

   status = "disabled";

   i2c_1_active: i2c_1_active {
    drive-strength = <2>;
    bias-disable;
   };

   i2c_1_sleep: i2c_1_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  audio_ext_devices {
   qcom,pins = <&gp 96>;
   qcom,num-grp-pins = <1>;
   label = "audio-ext-speakers";

   audio_ext_speakers: audio_ext_speakers {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

               spi_0_cs0_active {
                        qcom,pins = <&gp 2>;
                        qcom,num-grp-pins = <1>;
                        qcom,pin-func = <1>;
                        label = "spi_0_cs0_active";

                        spi_0_cs0_active: spi_0_cs0_active {
                                drive-strength = <8>;
                                bias-disable;
                        };
               };

               spi_0_cs0_suspend {
                        qcom,pins = <&gp 2>;
                        qcom,num-grp-pins = <1>;
                        qcom,pin-func = <0>;
                        label = "spi_0_cs0_suspend";

                        spi_0_cs0_suspend: spi_0_cs0_suspend {
                                drive-strength = <2>;
                                bias-disable;
                        };
               };

               spi_0_cs2_active {
                        qcom,pins = <&gp 11>;
                        qcom,num-grp-pins = <1>;
                        qcom,pin-func = <5>;
                        label = "spi_0_cs2_active";

                        spi_0_cs2_active: spi_0_cs2_active {
                                drive-strength = <8>;
                                bias-disable;
                        };
               };

               spi_0_cs2_suspend {
                        qcom,pins = <&gp 11>;
                        qcom,num-grp-pins = <1>;
                        qcom,pin-func = <0>;
                        label = "spi_0_cs2_suspend";

                        spi_0_cs2_suspend: spi_0_cs2_suspend {
                                drive-strength = <2>;
                                bias-disable;
                        };
               };


  sdc: sdc {





   qcom,num-pins = <10>;






   #qcom,pin-cells = <1>;
  };

  pmx_sdc1_clk {
   qcom,pins = <&sdc 0>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-clk";
   sdc1_clk_on: clk_on {
    bias-disable;
    drive-strength = <14>;
   };
   sdc1_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_cmd {
   qcom,pins = <&sdc 1>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-cmd";
   sdc1_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <12>;
   };
   sdc1_cmd_off: cmd_off {
    bias-pull-up = <0x3>;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_data {
   qcom,pins = <&sdc 2>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-data";
   sdc1_data_on: data_on {
    bias-pull-up;
    drive-strength = <12>;
   };
   sdc1_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_rclk {
   qcom,pins = <&sdc 3>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-rclk";
   sdc1_rclk_on: rclk_on {
    bias-pull-down;
    drive-strength = <14>;
   };
   sdc1_rclk_off: rclk_off {
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_clk {
   qcom,pins = <&sdc 4>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-clk";
   sdc2_clk_on: clk_on {
    bias-disable;
    drive-strength = <14>;
   };
   sdc2_clk_on_sdr104: clk_on_sdr104 {
    bias-disable;
    drive-strength = <16>;
   };
   sdc2_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_cmd {
   qcom,pins = <&sdc 5>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-cmd";
   sdc2_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_data {
   qcom,pins = <&sdc 6>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-data";
   sdc2_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc3_clk {
   qcom,pins = <&sdc 7>;
   qcom,num-grp-pins = <1>;
   label = "sdc3-clk";
   sdc3_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc3_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc3_cmd {
   qcom,pins = <&sdc 8>;
   qcom,num-grp-pins = <1>;
   label = "sdc3-cmd";
   sdc3_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc3_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc3_data {
   qcom,pins = <&sdc 9>;
   qcom,num-grp-pins = <1>;
   label = "sdc3-data";
   sdc3_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc3_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_i2c_2 {
   qcom,pins = <&gp 6>, <&gp 7>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_2";

   i2c_2_active: i2c_2_active {
    drive-strength = <8>;
    bias-disable;
   };

   i2c_2_sleep: i2c_2_sleep {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_i2c_1_5 {
   qcom,pins = <&gp 23>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "pmx_i2c_1_5";

   i2c_1_5_active: i2c_1_5_active {
    drive-strength = <8>;
    bias-disable;
   };

   i2c_1_5_sleep: i2c_1_5_sleep {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_i2c_1_5_1 {
   qcom,pins = <&gp 24>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "pmx_i2c_1_5_1";

   i2c_1_5_1_active: i2c_1_5_1_active {
    drive-strength = <8>;
    bias-disable;
   };

   i2c_1_5_1_sleep: i2c_1_5_1_sleep {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_i2c_2_4 {
   qcom,pins = <&gp 55>, <&gp 56>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <4>;
   label = "pmx_i2c_2_4";

   i2c_2_4_active: i2c_2_4_active {
    drive-strength = <8>;
    bias-disable;
   };

   i2c_2_4_sleep: i2c_2_4_sleep {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_i2c_5 {
   qcom,pins = <&gp 83>, <&gp 84>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_5";

   i2c_5_active: i2c_5_active {
    drive-strength = <8>;
    bias-disable;
   };

   i2c_5_sleep: i2c_5_sleep {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_fm_int_active {

   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_fm_int_active";

   fm_int_active: fm_int_active {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_fm_int_suspend {

   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_fm_int_suspend";

   fm_int_suspend: fm_int_suspend {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_fm_status_int_active {
   qcom,pins = <&gp 11>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_fm_status_int_active";

   fm_status_int_active: fm_status_int_active {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_fm_status_int_suspend {
   qcom,pins = <&gp 11>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_fm_status_int_suspend";

   fm_status_int_suspend: fm_status_int_suspend {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_fm_rst_active {
   qcom,pins = <&gp 62>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_fm_rst_active";

   fm_rst_active: fm_rst_active {
    drive-strength = <16>;
    bias-pull-down;
   };
  };

  pmx_fm_rst_suspend {
   qcom,pins = <&gp 62>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_fm_rst_suspend";

   fm_rst_suspend: fm_rst_suspend {
    drive-strength = <16>;
    bias-pull-down;
   };
  };

  pmx_i2c_6 {
   qcom,pins = <&gp 28>, <&gp 27>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_6";

   i2c_6_active: i2c_6_active {
    drive-strength = <8>;
    bias-disable;
   };

   i2c_6_sleep: i2c_6_sleep {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_rd_nfc_int{
   qcom,pins = <&gp 29>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_int";

   nfc_int_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_int_suspend: suspend {
    drive-strength = <6>;
    bias-pull-up;
   };
  };

  pmx_nfc_reset{
   qcom,pins = <&gp 30>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_disable";

   nfc_disable_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_disable_suspend: suspend {
    drive-strength = <6>;
    bias-disable;
   };
  };

  pmx_ts:pmx_ts {



   label = "pmx_ts";

   ts_active: ts_active {


   };

   ts_suspend: ts_suspend {


   };
  };

  pmx_key_vol:pmx_key_vol {
   qcom,pins = <&gp 54>, <&gp 77>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <2>;
   label = "pmx_key_vol";
   key_vol_active: key_vol_active {
    drive-strength = <2>;
    bias-pull-up;
   };
   key_vol_suspend: key_vol_suspend {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  pmx_key_pwr:pmx_key_pwr {
   qcom,pins = <&gp 64>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_key_pwr";
   key_pwr_active: key_pwr_active {
    drive-strength = <2>;
    bias-disable;
   };
   key_pwr_suspend: key_pwr_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };


  tpiu_seta_1 {
   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-seta-1";
   seta_1: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_2 {
   qcom,pins = <&gp 28>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-seta-2";
   seta_2: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_3 {

   qcom,num-grp-pins = <1>;
   qcom,pin-func = <10>;
   label = "tpiu-seta-3";
   seta_3: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_4 {

   qcom,num-grp-pins = <1>;
   qcom,pin-func = <11>;
   label = "tpiu-seta-4";
   seta_4: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_5 {
   qcom,pins = <&gp 63>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-seta-5";
   seta_5: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_6 {

   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-seta-6";
   seta_6: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_7 {
   qcom,pins = <&gp 65>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-seta-7";
   seta_7: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_8 {
   qcom,pins = <&gp 66>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-8";
   seta_8: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_9 {
   qcom,pins = <&gp 67>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-9";
   seta_9: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_10 {
   qcom,pins = <&gp 74>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-10";
   seta_10: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_11 {
   qcom,pins = <&gp 75>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-11";
   seta_11: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_12 {
   qcom,pins = <&gp 76>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-12";
   seta_12: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_13 {

   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-13";
   seta_13: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_14 {
   qcom,pins = <&gp 85>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-14";
   seta_14: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_15 {
   qcom,pins = <&gp 86>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-15";
   seta_15: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_16 {
   qcom,pins = <&gp 87>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-seta-16";
   seta_16: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_17 {
   qcom,pins = <&gp 89>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-17";
   seta_17: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_18 {
   qcom,pins = <&gp 90>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-18";
   seta_18: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_1 {
   qcom,pins = <&gp 13>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-setb-1";
   setb_1: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_2 {
   qcom,pins = <&gp 14>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-setb-2";
   setb_2: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_3 {
   qcom,pins = <&gp 15>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-setb-3";
   setb_3: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_4 {
   qcom,pins = <&gp 16>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-setb-4";
   setb_4: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_5 {
   qcom,pins = <&gp 17>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-5";
   setb_5: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_6 {
   qcom,pins = <&gp 18>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-6";
   setb_6: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_7 {
   qcom,pins = <&gp 19>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-7";
   setb_7: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_8 {
   qcom,pins = <&gp 21>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-8";
   setb_8: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_9 {
   qcom,pins = <&gp 22>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-9";
   setb_9: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_11 {
   qcom,pins = <&gp 25>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-setb-11";
   setb_11: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_12 {
   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-12";
   setb_12: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_13 {
   qcom,pins = <&gp 57>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-13";
   setb_13: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_14 {
   qcom,pins = <&gp 58>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-14";
   setb_14: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_15 {
   qcom,pins = <&gp 91>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-15";
   setb_15: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_16 {

   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-setb-16";
   setb_16: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_17 {
   qcom,pins = <&gp 93>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-17";
   setb_17: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_18 {
   qcom,pins = <&gp 94>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-18";
   setb_18: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  cti_trigout_a {
   qcom,pins = <&gp 56>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "cti-trigout-a";
   trigout_a: trigout_a {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cti_trigout_c {
   qcom,pins = <&gp 41>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "cti-trigout-c";
   trigout_c: trigout_c {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cci0_active {

   qcom,pins = <&gp 17>, <&gp 18>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "cci0-active";

   cci0_active: cci0_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cci0_suspend {

   qcom,pins = <&gp 17>, <&gp 18>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cci0-suspend";

   cci0_suspend: cci0_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cci1_active {

   qcom,pins = <&gp 19>, <&gp 20>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "cci1-active";

   cci1_active: cci1_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cci1_suspend {

   qcom,pins = <&gp 19>, <&gp 20>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cci1-suspend";

   cci1_suspend: cci1_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cam_sensor_mclk0_active {

   qcom,pins = <&gp 13>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam_sensor_mclk0_active";

   cam_sensor_mclk0_active: cam_sensor_mclk0_active {
    drive-strength = <8>;
    bias-disable;
   };
  };
  mcugpio_int {
   qcom,pins = <&gp 42>, <&gp 91>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "mcugpio";
   mcu_init: mcu_init {
    drive-strength = <2>;
    bias-disable;
    input-enable;
   };
  };

  cam_sensor_mclk0_suspend {

   qcom,pins = <&gp 13>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_mclk0_suspend";

   cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {
    drive-strength = <8>;
    bias-pull-none;
    output-low;
   };
  };

  cam_sensor_rear_active {

   qcom,pins = <&gp 103>, <&gp 102>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_rear_active";

   cam_sensor_rear_active: cam_sensor_rear_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_rear_suspend {

   qcom,pins = <&gp 103>, <&gp 102>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_rear_suspend";

   cam_sensor_rear_suspend: cam_sensor_rear_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk1_active {

   qcom,pins = <&gp 14>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam_sensor_mclk1_active";

   cam_sensor_mclk1_active: cam_sensor_mclk1_active {
    drive-strength = <8>;
    bias-disable;
   };
  };

  cam_sensor_mclk1_suspend {

   qcom,pins = <&gp 14>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_mclk1_suspend";

   cam_sensor_mclk1_suspend: cam_sensor_mclk1_suspend {
    drive-strength = <8>;
    bias-pull-none;
    output-low;
   };
  };

  cam_sensor_rear2_active {

   qcom,pins = <&gp 109>, <&gp 107>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_rear2_active";

   cam_sensor_rear2_active: cam_sensor_rear2_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_rear2_suspend {

   qcom,pins = <&gp 109>, <&gp 107>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_rear2_suspend";

   cam_sensor_rear2_suspend: cam_sensor_rear2_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk2_active {

   qcom,pins = <&gp 15>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam_sensor_mclk2_active";

   cam_sensor_mclk2_active: cam_sensor_mclk2_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk2_suspend {

   qcom,pins = <&gp 15>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_mclk2_suspend";

   cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cam_sensor_front_active {

   qcom,pins = <&gp 105>, <&gp 106>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_front_active";

   cam_sensor_front_active: cam_sensor_front_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_front_suspend {

   qcom,pins = <&gp 105>, <&gp 106>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_front_suspend";

   cam_sensor_front_suspend: cam_sensor_front_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cnss_pmux: cnss_pmux {
   qcom,pins = <&gp 113>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cnss_pins";
   cnss_default: default {





    drive-strength = <2>;
    bias-disable;

   };
  };

  cnss_lpass: cnss_lpass {
   qcom,pins = <&gp 112>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cnss-lpass";

   cnss_lpass_default: cnss_lpass_default {
    drive-strength = <16>;
    bias-pull-down;
   };
  };

  pcie0_clkreq {
   qcom,pins = <&gp 54>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "pcie0-clkreq";

   pcie0_clkreq_default: pcie0_clkreq_default {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  pcie0_perst {

   qcom,num-grp-pins = <1>;
   label = "pcie0-perst";

   pcie0_perst_default: pcie0_perst_default {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pcie1_clkreq {
   qcom,pins = <&gp 36>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "pcie1-clkreq";

   pcie1_clkreq_default: pcie1_clkreq_default {
    drive-strength = <2>;




    bias-disable;

   };
  };

  pcie1_perst {
   qcom,pins = <&gp 35>;
   qcom,num-grp-pins = <1>;
   label = "pcie1-perst";

   pcie1_perst_default: pcie1_perst_default {
    drive-strength = <2>;




    bias-disable;

   };
  };

  pcie1_wake {
   qcom,pins = <&gp 37>;
   qcom,num-grp-pins = <1>;
   label = "pcie1-wake";

   pcie1_wake_default: pcie1_wake_default {
    drive-strength = <2>;




    bias-disable;

   };
  };


        wlan_wake_host_pin {
            qcom,pins = <&gp 111>;
            qcom,num-grp-pins = <1>;
            label = "wlan_wake_host_pin";
            wlan_wake_host: wlan_wake_host {
                drive-strength = <2>;
                bias-pull-down;
            };
        };

  wlan_seci_in_pin_low {
   qcom,pins = <&gp 134>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "wlan_seci_in_pin_low";
   wlan_seci_low: wlan_seci_low {
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };

  wlan_seci_in_pin_default {
   qcom,pins = <&gp 134>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "wlan_seci_in_pin_default";
   wlan_seci_default: wlan_seci_default {
    drive-strength = <2>;
    bias-disable;
   };
  };



  wcd_clk2_reserve {
   qcom,pins = <&gp 69>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "wcd_clk2_reserve";
   wcd_clk2_sleep: wcd_clk2_sleep {
    drive-strength = <2>;
    bias-pull-down;
    input-disable;
   };
   wcd_clk2_active: wcd_clk2_active {
    drive-strength = <2>;
    bias-pull-down;
    input-disable;
   };

   pcie1_wake_sleep: pcie1_wake_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_sec_aux_pcm {
   qcom,pins = <&gp 79>, <&gp 80>, <&gp 82>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "sec_aux_pcm";
   sec_aux_pcm_sleep: sec_aux_pcm_sleep {
    drive-strength = <8>;
    bias-pull-down;
    input-disable;
   };
   sec_aux_pcm_active: sec_aux_pcm_active {
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };

  pmx_sec_aux_pcm_din {
   qcom,pins = <&gp 81>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "sec_aux_pcm_din";
   sec_aux_pcm_din_sleep: sec_aux_pcm_din_sleep {
    drive-strength = <8>;
    bias-pull-down;
    input-disable;
   };
   sec_aux_pcm_din_active: sec_aux_pcm_din_active {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_aux_pcm_ftm {
   qcom,pins = <&gp 79>, <&gp 80>, <&gp 81>, <&gp 82>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <0>;
   label = "ftm_sec_aux_pcm";
   ftm_sec_aux_pcm_sleep: ftm_sec_aux_pcm_sleep {
    drive-strength = <8>;
    bias-pull-down;
    input-disable;
   };
   ftm_sec_aux_pcm_active: ftm_sec_aux_pcm_active {
    drive-strength = <8>;
    bias-disable;
    input-enable;
   };
  };


  pmx_pri_mi2s {
   qcom,pins = <&gp 65>, <&gp 66>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "pri_mi2s";
   pri_mi2s_sleep: pri_mi2s_sleep {
    drive-strength = <2>;
    bias-disable;
   };
   pri_mi2s_active: pri_mi2s_active {
    drive-strength = <2>;
    bias-disable;
    output-high;
   };
  };

  pmx_pri_mi2s_sd0 {
   qcom,pins = <&gp 67>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "pri_mi2s_sd0";
   pri_mi2s_sd0_sleep: pri_mi2s_sd0_sleep {
    drive-strength = <2>;
    bias-disable;
   };
   pri_mi2s_sd0_active: pri_mi2s_sd0_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_tert_mi2s {
   qcom,pins = <&gp 74>, <&gp 75>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "tert_mi2s";
   tert_mi2s_sleep: tert_mi2s_sleep {
    drive-strength = <2>;
    bias-pull-down;
    input-disable;
   };
   tert_mi2s_active: tert_mi2s_active {
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };

  pmx_tert_mi2s_sd0 {
   qcom,pins = <&gp 76>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tert_mi2s_sd0";
   tert_mi2s_sd0_sleep: tert_mi2s_sd0_sleep {
    drive-strength = <2>;
    bias-pull-down;
    input-disable;
   };
   tert_mi2s_sd0_active: tert_mi2s_sd0_active {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_quat_mi2s {
   qcom,pins = <&gp 58>, <&gp 59>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "quat_mi2s";
   quat_mi2s_sleep: quat_mi2s_sleep {
    drive-strength = <2>;
    bias-disable;
    input-disable;
   };
   quat_mi2s_active: quat_mi2s_active {
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };

  pmx_quat_mi2s_sd0 {
   qcom,pins = <&gp 60>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "quat_mi2s_sd0";
   quat_mi2s_sd0_sleep: quat_mi2s_sd0_sleep {
    drive-strength = <2>;
    bias-disable;
    input-disable;
   };
   quat_mi2s_sd0_active: quat_mi2s_sd0_active {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_quat_mi2s_sd1 {
   qcom,pins = <&gp 61>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "quat_mi2s_sd1";
   quat_mi2s_sd1_sleep: quat_mi2s_sd1_sleep {
    drive-strength = <2>;
    bias-disable;
    input-disable;
   };
   quat_mi2s_sd1_active: quat_mi2s_sd1_active {
    drive-strength = <8>;
    bias-disable;
   };
  };

  tsif0_signals {
   qcom,pins = <&gp 89>,
    <&gp 90>,
    <&gp 91>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "tsif0-signals";
   tsif0_signals_active: tsif0_signals_active {
    drive_strength = <2>;
    bias-pull-down;
   };
  };


  tsif0_sync {
   qcom,pins = <&gp 110>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tsif0-sync";
   tsif0_sync_active: tsif0_sync_active {
    drive_strength = <2>;
    bias-pull-down;
   };
  };

  tsif1_signals {
   qcom,pins = <&gp 93>,
    <&gp 94>,
    <&gp 95>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "tsif1-signals";
   tsif1_signals_active: tsif1_signals_active {
    drive_strength = <2>;
    bias-pull-down;
   };
  };


  tsif1_sync {

   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tsif1-sync";
   tsif1_sync_active: tsif1_sync_active {
    drive_strength = <2>;
    bias-pull-down;
   };
  };

  headset_pins {
   qcom,pins = <&gp 53>,<&gp 96>;
   qcom,num-grp-pins = <2>;
   label = "headset_pins";
   headset_gpios: headset_gpios {
    drive-strength = <2>;
    qcom,pin-func = <0>;
    bias-disable;
   };
  };


  bluetooth_wake_host_pin_on {
   qcom,pins = <&gp 108>;
   qcom,num-grp-pins = <1>;
   label = "bt_wake_host_pin_on";
   bt_wake_host_gpio_on: bt_wake_host_gpio_on {
    drive-strength = <2>;
    qcom,pin-func = <0>;
    bias-pull-up;
    input-disable;
   };
  };
  bluetooth_wake_host_pin_off {
   qcom,pins = <&gp 108>;
   qcom,num-grp-pins = <1>;
   label = "bt_wake_host_pin_off";
   bt_wake_host_gpio_off: bt_wake_host_gpio_off {
    drive-strength = <2>;
    qcom,pin-func = <0>;
    bias-pull-down;
    input-disable;
   };
  };



  fullseg_gpio {
   qcom,pins = <&gp 0>,<&gp 2>,<&gp 74>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <0>;
   label = "fullseg_gpio";
   fullseg_default: fullseg_default {
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };
  fullseg_gpio1 {
   qcom,pins = <&gp 1>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "fullseg_gpio1";
   fullseg1_default: fullseg1_default {
    drive-strength = <2>;
    bias-pull-down;
   };
  };
  fullseg_gpio94 {
   qcom,pins = <&gp 94>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "fullseg_gpio94";
   fullseg94_default: fullseg94_default {
    drive-strength = <2>;
    bias-disable;
    output-high;
    input-disable;
   };
  };
  fullseg_tsif {
   qcom,pins = <&gp 89>,<&gp 90>,<&gp 110>,<&gp 91>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "fullseg_tsif";
   tsif_default: tsif_default {
    drive-strength = <8>;
    bias-disable;
   };
  };


 };
};
# 15 "arch/arm64/boot/dts/qcom/msm8994-htc_hima.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-mtp.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8994-mtp.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm8994-pinctrl.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8994-pinctrl.dtsi"
&soc {
 tlmm_pinmux: pinctrl@fd510000 {
  compatible = "qcom,msm-tlmm-8994", "qcom,msm-tlmm-8974";
  reg = <0xfd510000 0x4000>;
  interrupts = <0 208 0>;


  gp: gp {
   qcom,num-pins = <146>;
   #qcom,pin-cells = <1>;

   msm_gpio: msm_gpio {
    compatible = "qcom,msm-tlmm-gp";
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    qcom,direct-connect-irqs = <8>;
    num_irqs = <146>;
   };
  };

  pmx-uartconsole {
   qcom,pins = <&gp 4>, <&gp 5>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "uart-console";

  uart_console_sleep: uart-console {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx-cir_active {
   qcom,pins = <&gp 8>, <&gp 9>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "pmx-cir_active";

   uart_cir_active: default {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx-cir_sleep {
   qcom,pins = <&gp 8>, <&gp 9>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "pmx-cir_sleep";

   uart_cir_sleep: sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx-cir_disable {
   qcom,pins = <&gp 8>, <&gp 9>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "pmx-cir_disable";

   uart_cir_disable: disable {
    drive-strength = <2>;
    output-low;
    bias-disable;
   };
  };

  blsp2_uart2_active {
   qcom,pins = <&gp 45>, <&gp 46>, <&gp 47>, <&gp 48>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <2>;
          label = "blsp2_uart2_active";
   hsuart_active: default {
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp2_uart2_sleep {
   qcom,pins = <&gp 45>, <&gp 46>, <&gp 47>, <&gp 48>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <0>;
          label = "blsp2_uart2_sleep";
   hsuart_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down;
    input-disable;
   };
  };

  pmx_mdss: pmx_mdss {
   label = "mdss-pins";
   qcom,pin-func = <0>;
   mdss_dsi_active: active {
    drive-strength = <8>;
    bias-disable = <0>;
   };
   mdss_dsi_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_mdss_te: pmx_mdss_te {
   label = "mdss-te-pins";
   qcom,pin-func = <0>;
   mdss_te_active: active {
    drive-strength = <2>;
    bias-pull-down = <0>;
    input-debounce = <0>;
   };
   mdss_te_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
    input-debounce = <0>;
   };
  };

  pmx_mdss_te_cmd: pmx_mdss_te_cmd {
   label = "mdss-te-pins";
   qcom,pin-func = <1>;
   mdss_te_cmd_active: active {
    drive-strength = <2>;
    bias-pull-down = <0>;
    input-debounce = <0>;
   };
   mdss_te_cmd_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
    input-debounce = <0>;
   };
  };

  pmx_mdss_p5v: pmx_mdss_p5v {
   label = "mdss-p5v-pins";
   qcom,pin-func = <0>;
   mdss_p5v_active: active {
    drive-strength = <8>;
    bias-disable = <0>;
    output-low;
   };
   mdss_p5v_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
    input-disable;
   };
  };

  pmx_mdss_n5v: pmx_mdss_n5v {
   label = "mdss-n5v-pins";
   qcom,pin-func = <0>;
   mdss_n5v_active: active {
    drive-strength = <8>;
    bias-disable = <0>;
    output-low;
   };
   mdss_n5v_suspend: suspend {
    drive-strength = <2>;
    bias-pull-down;
    input-disable;
   };
  };

  pmx_mdss_rst: pmx_mdss_rst {
   label = "mdss-rst-pins";
   qcom,pin-func = <0>;
   mdss_rst_active: active {
    drive-strength = <2>;
    bias-disable = <0>;
    output-low;
   };
   mdss_rst_suspend: suspend {
    drive-strength = <2>;
    bias-pull-up;
    input-disable;
   };
  };

  pmx_hdmi_cec: pmx_hdmi_cec {
   qcom,pin-func = <1>;
   label = "hdmi-cec-pins";
   mdss_hdmi_cec_active: cec_active {
    drive-strength = <2>;
    bias-pull-up;
   };
   mdss_hdmi_cec_suspend: cec_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_hdmi_ddc: pmx_hdmi_ddc {
   qcom,pin-func = <1>;
   label = "hdmi-ddc-pins";
   mdss_hdmi_ddc_active: ddc_active {
    drive-strength = <2>;
    bias-pull-up;
   };
   mdss_hdmi_ddc_suspend: ddc_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_hdmi_hpd: pmx_hdmi_hpd {
   qcom,pin-func = <1>;
   label = "hdmi-hpd-pin";
   mdss_hdmi_hpd_active: hpd_active {
    drive-strength = <16>;
    bias-pull-down;
   };
   mdss_hdmi_hpd_suspend: hpd_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  mhl_intr: mhl_intr {
   qcom,pins = <&gp 57>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "mhl_intr";

   mhl_intr_active: mhl_intr_active {
    bias-pull-up;
    input-enable;
   };
  };

  mhl_reset: mhl_reset {
   qcom,pins = <&gp 58>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "mhl_reset";

   mhl_reset_active: mhl_reset_active {
    drive-strength = <2>;
    bias-pull-down;
    output-low;
   };
  };

  spi_0_active {

   qcom,pins = <&gp 0>, <&gp 1>, <&gp 3>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "spi_0-active";

   spi_0_active: spi_active {
          drive-strength = <12>;
          bias-disable = <0>;
          };
  };

  spi_0_suspend {

   qcom,pins = <&gp 0>, <&gp 1>, <&gp 3>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "spi_0-suspend";

   spi_0_suspend: spi_suspend {
          drive-strength = <2>;
          bias-pull-down;
          };
  };

  spi_cs1_active {

   qcom,pins = <&gp 8>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "spi_0-cs1-active";
   spi_0_cs1_active: cs1_active {
            drive-strength = <8>;
            bias-disable;
          };
  };

  spi_cs1_suspend {

   qcom,pins = <&gp 8>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "spi_0-cs1-suspend";
   spi_0_cs1_suspend: cs1_suspend {
            drive-strength = <8>;
            bias-pull-down;
          };
  };

  pmx_i2c_1 {
   qcom,pins = <&gp 2>, <&gp 3>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_1";

   status = "disabled";

   i2c_1_active: i2c_1_active {
    drive-strength = <2>;
    bias-disable;
   };

   i2c_1_sleep: i2c_1_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  audio_ext_devices {
   qcom,pins = <&gp 96>;
   qcom,num-grp-pins = <1>;
   label = "audio-ext-speakers";

   audio_ext_speakers: audio_ext_speakers {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

               spi_0_cs0_active {
                        qcom,pins = <&gp 2>;
                        qcom,num-grp-pins = <1>;
                        qcom,pin-func = <1>;
                        label = "spi_0_cs0_active";

                        spi_0_cs0_active: spi_0_cs0_active {
                                drive-strength = <8>;
                                bias-disable;
                        };
               };

               spi_0_cs0_suspend {
                        qcom,pins = <&gp 2>;
                        qcom,num-grp-pins = <1>;
                        qcom,pin-func = <0>;
                        label = "spi_0_cs0_suspend";

                        spi_0_cs0_suspend: spi_0_cs0_suspend {
                                drive-strength = <2>;
                                bias-disable;
                        };
               };

               spi_0_cs2_active {
                        qcom,pins = <&gp 11>;
                        qcom,num-grp-pins = <1>;
                        qcom,pin-func = <5>;
                        label = "spi_0_cs2_active";

                        spi_0_cs2_active: spi_0_cs2_active {
                                drive-strength = <8>;
                                bias-disable;
                        };
               };

               spi_0_cs2_suspend {
                        qcom,pins = <&gp 11>;
                        qcom,num-grp-pins = <1>;
                        qcom,pin-func = <0>;
                        label = "spi_0_cs2_suspend";

                        spi_0_cs2_suspend: spi_0_cs2_suspend {
                                drive-strength = <2>;
                                bias-disable;
                        };
               };


  sdc: sdc {





   qcom,num-pins = <10>;






   #qcom,pin-cells = <1>;
  };

  pmx_sdc1_clk {
   qcom,pins = <&sdc 0>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-clk";
   sdc1_clk_on: clk_on {
    bias-disable;
    drive-strength = <14>;
   };
   sdc1_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_cmd {
   qcom,pins = <&sdc 1>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-cmd";
   sdc1_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <12>;
   };
   sdc1_cmd_off: cmd_off {
    bias-pull-up = <0x3>;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_data {
   qcom,pins = <&sdc 2>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-data";
   sdc1_data_on: data_on {
    bias-pull-up;
    drive-strength = <12>;
   };
   sdc1_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_rclk {
   qcom,pins = <&sdc 3>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-rclk";
   sdc1_rclk_on: rclk_on {
    bias-pull-down;
    drive-strength = <14>;
   };
   sdc1_rclk_off: rclk_off {
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_clk {
   qcom,pins = <&sdc 4>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-clk";
   sdc2_clk_on: clk_on {
    bias-disable;
    drive-strength = <14>;
   };
   sdc2_clk_on_sdr104: clk_on_sdr104 {
    bias-disable;
    drive-strength = <16>;
   };
   sdc2_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_cmd {
   qcom,pins = <&sdc 5>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-cmd";
   sdc2_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_data {
   qcom,pins = <&sdc 6>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-data";
   sdc2_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc3_clk {
   qcom,pins = <&sdc 7>;
   qcom,num-grp-pins = <1>;
   label = "sdc3-clk";
   sdc3_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc3_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc3_cmd {
   qcom,pins = <&sdc 8>;
   qcom,num-grp-pins = <1>;
   label = "sdc3-cmd";
   sdc3_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc3_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc3_data {
   qcom,pins = <&sdc 9>;
   qcom,num-grp-pins = <1>;
   label = "sdc3-data";
   sdc3_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc3_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_i2c_2 {
   qcom,pins = <&gp 6>, <&gp 7>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_2";

   i2c_2_active: i2c_2_active {
    drive-strength = <8>;
    bias-disable;
   };

   i2c_2_sleep: i2c_2_sleep {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_i2c_1_5 {
   qcom,pins = <&gp 23>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "pmx_i2c_1_5";

   i2c_1_5_active: i2c_1_5_active {
    drive-strength = <8>;
    bias-disable;
   };

   i2c_1_5_sleep: i2c_1_5_sleep {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_i2c_1_5_1 {
   qcom,pins = <&gp 24>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "pmx_i2c_1_5_1";

   i2c_1_5_1_active: i2c_1_5_1_active {
    drive-strength = <8>;
    bias-disable;
   };

   i2c_1_5_1_sleep: i2c_1_5_1_sleep {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_i2c_2_4 {
   qcom,pins = <&gp 55>, <&gp 56>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <4>;
   label = "pmx_i2c_2_4";

   i2c_2_4_active: i2c_2_4_active {
    drive-strength = <8>;
    bias-disable;
   };

   i2c_2_4_sleep: i2c_2_4_sleep {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_i2c_5 {
   qcom,pins = <&gp 83>, <&gp 84>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_5";

   i2c_5_active: i2c_5_active {
    drive-strength = <8>;
    bias-disable;
   };

   i2c_5_sleep: i2c_5_sleep {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_fm_int_active {

   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_fm_int_active";

   fm_int_active: fm_int_active {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_fm_int_suspend {

   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_fm_int_suspend";

   fm_int_suspend: fm_int_suspend {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_fm_status_int_active {
   qcom,pins = <&gp 11>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_fm_status_int_active";

   fm_status_int_active: fm_status_int_active {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_fm_status_int_suspend {
   qcom,pins = <&gp 11>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_fm_status_int_suspend";

   fm_status_int_suspend: fm_status_int_suspend {
    drive-strength = <16>;
    bias-pull-up;
   };
  };

  pmx_fm_rst_active {
   qcom,pins = <&gp 62>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_fm_rst_active";

   fm_rst_active: fm_rst_active {
    drive-strength = <16>;
    bias-pull-down;
   };
  };

  pmx_fm_rst_suspend {
   qcom,pins = <&gp 62>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_fm_rst_suspend";

   fm_rst_suspend: fm_rst_suspend {
    drive-strength = <16>;
    bias-pull-down;
   };
  };

  pmx_i2c_6 {
   qcom,pins = <&gp 28>, <&gp 27>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_6";

   i2c_6_active: i2c_6_active {
    drive-strength = <8>;
    bias-disable;
   };

   i2c_6_sleep: i2c_6_sleep {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_rd_nfc_int{
   qcom,pins = <&gp 29>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_int";

   nfc_int_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_int_suspend: suspend {
    drive-strength = <6>;
    bias-pull-up;
   };
  };

  pmx_nfc_reset{
   qcom,pins = <&gp 30>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_disable";

   nfc_disable_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_disable_suspend: suspend {
    drive-strength = <6>;
    bias-disable;
   };
  };

  pmx_ts:pmx_ts {



   label = "pmx_ts";

   ts_active: ts_active {


   };

   ts_suspend: ts_suspend {


   };
  };

  pmx_key_vol:pmx_key_vol {
   qcom,pins = <&gp 54>, <&gp 77>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <2>;
   label = "pmx_key_vol";
   key_vol_active: key_vol_active {
    drive-strength = <2>;
    bias-pull-up;
   };
   key_vol_suspend: key_vol_suspend {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  pmx_key_pwr:pmx_key_pwr {
   qcom,pins = <&gp 64>;
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_key_pwr";
   key_pwr_active: key_pwr_active {
    drive-strength = <2>;
    bias-disable;
   };
   key_pwr_suspend: key_pwr_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };


  tpiu_seta_1 {
   qcom,pins = <&gp 27>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-seta-1";
   seta_1: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_2 {
   qcom,pins = <&gp 28>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-seta-2";
   seta_2: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_3 {

   qcom,num-grp-pins = <1>;
   qcom,pin-func = <10>;
   label = "tpiu-seta-3";
   seta_3: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_4 {

   qcom,num-grp-pins = <1>;
   qcom,pin-func = <11>;
   label = "tpiu-seta-4";
   seta_4: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_5 {
   qcom,pins = <&gp 63>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "tpiu-seta-5";
   seta_5: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_6 {

   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-seta-6";
   seta_6: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_7 {
   qcom,pins = <&gp 65>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-seta-7";
   seta_7: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_8 {
   qcom,pins = <&gp 66>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-8";
   seta_8: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_9 {
   qcom,pins = <&gp 67>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-9";
   seta_9: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_10 {
   qcom,pins = <&gp 74>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-seta-10";
   seta_10: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_11 {
   qcom,pins = <&gp 75>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-11";
   seta_11: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_12 {
   qcom,pins = <&gp 76>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-12";
   seta_12: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_13 {

   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-13";
   seta_13: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_14 {
   qcom,pins = <&gp 85>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-14";
   seta_14: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_15 {
   qcom,pins = <&gp 86>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-seta-15";
   seta_15: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_16 {
   qcom,pins = <&gp 87>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-seta-16";
   seta_16: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_17 {
   qcom,pins = <&gp 89>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-17";
   seta_17: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_seta_18 {
   qcom,pins = <&gp 90>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-seta-18";
   seta_18: seta {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_1 {
   qcom,pins = <&gp 13>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-setb-1";
   setb_1: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_2 {
   qcom,pins = <&gp 14>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "tpiu-setb-2";
   setb_2: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_3 {
   qcom,pins = <&gp 15>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-setb-3";
   setb_3: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_4 {
   qcom,pins = <&gp 16>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <3>;
   label = "tpiu-setb-4";
   setb_4: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_5 {
   qcom,pins = <&gp 17>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-5";
   setb_5: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_6 {
   qcom,pins = <&gp 18>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-6";
   setb_6: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_7 {
   qcom,pins = <&gp 19>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-7";
   setb_7: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_8 {
   qcom,pins = <&gp 21>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-8";
   setb_8: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_9 {
   qcom,pins = <&gp 22>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <6>;
   label = "tpiu-setb-9";
   setb_9: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_11 {
   qcom,pins = <&gp 25>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <8>;
   label = "tpiu-setb-11";
   setb_11: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_12 {
   qcom,pins = <&gp 26>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-12";
   setb_12: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_13 {
   qcom,pins = <&gp 57>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-13";
   setb_13: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_14 {
   qcom,pins = <&gp 58>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-14";
   setb_14: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_15 {
   qcom,pins = <&gp 91>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-15";
   setb_15: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_16 {

   qcom,num-grp-pins = <1>;
   qcom,pin-func = <5>;
   label = "tpiu-setb-16";
   setb_16: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_17 {
   qcom,pins = <&gp 93>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-17";
   setb_17: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  tpiu_setb_18 {
   qcom,pins = <&gp 94>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <7>;
   label = "tpiu-setb-18";
   setb_18: setb {
    drive-strength = <16>;
    bias-disable;
   };
  };

  cti_trigout_a {
   qcom,pins = <&gp 56>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <9>;
   label = "cti-trigout-a";
   trigout_a: trigout_a {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cti_trigout_c {
   qcom,pins = <&gp 41>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "cti-trigout-c";
   trigout_c: trigout_c {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cci0_active {

   qcom,pins = <&gp 17>, <&gp 18>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "cci0-active";

   cci0_active: cci0_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cci0_suspend {

   qcom,pins = <&gp 17>, <&gp 18>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cci0-suspend";

   cci0_suspend: cci0_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cci1_active {

   qcom,pins = <&gp 19>, <&gp 20>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "cci1-active";

   cci1_active: cci1_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cci1_suspend {

   qcom,pins = <&gp 19>, <&gp 20>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "cci1-suspend";

   cci1_suspend: cci1_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cam_sensor_mclk0_active {

   qcom,pins = <&gp 13>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam_sensor_mclk0_active";

   cam_sensor_mclk0_active: cam_sensor_mclk0_active {
    drive-strength = <8>;
    bias-disable;
   };
  };
  mcugpio_int {
   qcom,pins = <&gp 42>, <&gp 91>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <0>;
   label = "mcugpio";
   mcu_init: mcu_init {
    drive-strength = <2>;
    bias-disable;
    input-enable;
   };
  };

  cam_sensor_mclk0_suspend {

   qcom,pins = <&gp 13>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_mclk0_suspend";

   cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {
    drive-strength = <8>;
    bias-pull-none;
    output-low;
   };
  };

  cam_sensor_rear_active {

   qcom,pins = <&gp 103>, <&gp 102>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_rear_active";

   cam_sensor_rear_active: cam_sensor_rear_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_rear_suspend {

   qcom,pins = <&gp 103>, <&gp 102>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_rear_suspend";

   cam_sensor_rear_suspend: cam_sensor_rear_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk1_active {

   qcom,pins = <&gp 14>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam_sensor_mclk1_active";

   cam_sensor_mclk1_active: cam_sensor_mclk1_active {
    drive-strength = <8>;
    bias-disable;
   };
  };

  cam_sensor_mclk1_suspend {

   qcom,pins = <&gp 14>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_mclk1_suspend";

   cam_sensor_mclk1_suspend: cam_sensor_mclk1_suspend {
    drive-strength = <8>;
    bias-pull-none;
    output-low;
   };
  };

  cam_sensor_rear2_active {

   qcom,pins = <&gp 109>, <&gp 107>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_rear2_active";

   cam_sensor_rear2_active: cam_sensor_rear2_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_rear2_suspend {

   qcom,pins = <&gp 109>, <&gp 107>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_rear2_suspend";

   cam_sensor_rear2_suspend: cam_sensor_rear2_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk2_active {

   qcom,pins = <&gp 15>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "cam_sensor_mclk2_active";

   cam_sensor_mclk2_active: cam_sensor_mclk2_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_mclk2_suspend {

   qcom,pins = <&gp 15>;
   qcom,num-grp-pins = <1>;
   label = "cam_sensor_mclk2_suspend";

   cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  cam_sensor_front_active {

   qcom,pins = <&gp 105>, <&gp 106>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_front_active";

   cam_sensor_front_active: cam_sensor_front_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cam_sensor_front_suspend {

   qcom,pins = <&gp 105>, <&gp 106>;
   qcom,num-grp-pins = <2>;
   label = "cam_sensor_front_suspend";

   cam_sensor_front_suspend: cam_sensor_front_suspend {
    drive-strength = <2>;
    bias-disable;
   };
  };

  cnss_pmux: cnss_pmux {
   qcom,pins = <&gp 113>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cnss_pins";
   cnss_default: default {





    drive-strength = <2>;
    bias-disable;

   };
  };

  cnss_lpass: cnss_lpass {
   qcom,pins = <&gp 112>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "cnss-lpass";

   cnss_lpass_default: cnss_lpass_default {
    drive-strength = <16>;
    bias-pull-down;
   };
  };

  pcie0_clkreq {
   qcom,pins = <&gp 54>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "pcie0-clkreq";

   pcie0_clkreq_default: pcie0_clkreq_default {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  pcie0_perst {

   qcom,num-grp-pins = <1>;
   label = "pcie0-perst";

   pcie0_perst_default: pcie0_perst_default {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pcie1_clkreq {
   qcom,pins = <&gp 36>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "pcie1-clkreq";

   pcie1_clkreq_default: pcie1_clkreq_default {
    drive-strength = <2>;




    bias-disable;

   };
  };

  pcie1_perst {
   qcom,pins = <&gp 35>;
   qcom,num-grp-pins = <1>;
   label = "pcie1-perst";

   pcie1_perst_default: pcie1_perst_default {
    drive-strength = <2>;




    bias-disable;

   };
  };

  pcie1_wake {
   qcom,pins = <&gp 37>;
   qcom,num-grp-pins = <1>;
   label = "pcie1-wake";

   pcie1_wake_default: pcie1_wake_default {
    drive-strength = <2>;




    bias-disable;

   };
  };


        wlan_wake_host_pin {
            qcom,pins = <&gp 111>;
            qcom,num-grp-pins = <1>;
            label = "wlan_wake_host_pin";
            wlan_wake_host: wlan_wake_host {
                drive-strength = <2>;
                bias-pull-down;
            };
        };

  wlan_seci_in_pin_low {
   qcom,pins = <&gp 134>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "wlan_seci_in_pin_low";
   wlan_seci_low: wlan_seci_low {
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };

  wlan_seci_in_pin_default {
   qcom,pins = <&gp 134>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "wlan_seci_in_pin_default";
   wlan_seci_default: wlan_seci_default {
    drive-strength = <2>;
    bias-disable;
   };
  };



  wcd_clk2_reserve {
   qcom,pins = <&gp 69>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "wcd_clk2_reserve";
   wcd_clk2_sleep: wcd_clk2_sleep {
    drive-strength = <2>;
    bias-pull-down;
    input-disable;
   };
   wcd_clk2_active: wcd_clk2_active {
    drive-strength = <2>;
    bias-pull-down;
    input-disable;
   };

   pcie1_wake_sleep: pcie1_wake_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_sec_aux_pcm {
   qcom,pins = <&gp 79>, <&gp 80>, <&gp 82>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "sec_aux_pcm";
   sec_aux_pcm_sleep: sec_aux_pcm_sleep {
    drive-strength = <8>;
    bias-pull-down;
    input-disable;
   };
   sec_aux_pcm_active: sec_aux_pcm_active {
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };

  pmx_sec_aux_pcm_din {
   qcom,pins = <&gp 81>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "sec_aux_pcm_din";
   sec_aux_pcm_din_sleep: sec_aux_pcm_din_sleep {
    drive-strength = <8>;
    bias-pull-down;
    input-disable;
   };
   sec_aux_pcm_din_active: sec_aux_pcm_din_active {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_aux_pcm_ftm {
   qcom,pins = <&gp 79>, <&gp 80>, <&gp 81>, <&gp 82>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <0>;
   label = "ftm_sec_aux_pcm";
   ftm_sec_aux_pcm_sleep: ftm_sec_aux_pcm_sleep {
    drive-strength = <8>;
    bias-pull-down;
    input-disable;
   };
   ftm_sec_aux_pcm_active: ftm_sec_aux_pcm_active {
    drive-strength = <8>;
    bias-disable;
    input-enable;
   };
  };


  pmx_pri_mi2s {
   qcom,pins = <&gp 65>, <&gp 66>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "pri_mi2s";
   pri_mi2s_sleep: pri_mi2s_sleep {
    drive-strength = <2>;
    bias-disable;
   };
   pri_mi2s_active: pri_mi2s_active {
    drive-strength = <2>;
    bias-disable;
    output-high;
   };
  };

  pmx_pri_mi2s_sd0 {
   qcom,pins = <&gp 67>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "pri_mi2s_sd0";
   pri_mi2s_sd0_sleep: pri_mi2s_sd0_sleep {
    drive-strength = <2>;
    bias-disable;
   };
   pri_mi2s_sd0_active: pri_mi2s_sd0_active {
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_tert_mi2s {
   qcom,pins = <&gp 74>, <&gp 75>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "tert_mi2s";
   tert_mi2s_sleep: tert_mi2s_sleep {
    drive-strength = <2>;
    bias-pull-down;
    input-disable;
   };
   tert_mi2s_active: tert_mi2s_active {
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };

  pmx_tert_mi2s_sd0 {
   qcom,pins = <&gp 76>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tert_mi2s_sd0";
   tert_mi2s_sd0_sleep: tert_mi2s_sd0_sleep {
    drive-strength = <2>;
    bias-pull-down;
    input-disable;
   };
   tert_mi2s_sd0_active: tert_mi2s_sd0_active {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_quat_mi2s {
   qcom,pins = <&gp 58>, <&gp 59>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <1>;
   label = "quat_mi2s";
   quat_mi2s_sleep: quat_mi2s_sleep {
    drive-strength = <2>;
    bias-disable;
    input-disable;
   };
   quat_mi2s_active: quat_mi2s_active {
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };

  pmx_quat_mi2s_sd0 {
   qcom,pins = <&gp 60>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "quat_mi2s_sd0";
   quat_mi2s_sd0_sleep: quat_mi2s_sd0_sleep {
    drive-strength = <2>;
    bias-disable;
    input-disable;
   };
   quat_mi2s_sd0_active: quat_mi2s_sd0_active {
    drive-strength = <8>;
    bias-disable;
   };
  };

  pmx_quat_mi2s_sd1 {
   qcom,pins = <&gp 61>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "quat_mi2s_sd1";
   quat_mi2s_sd1_sleep: quat_mi2s_sd1_sleep {
    drive-strength = <2>;
    bias-disable;
    input-disable;
   };
   quat_mi2s_sd1_active: quat_mi2s_sd1_active {
    drive-strength = <8>;
    bias-disable;
   };
  };

  tsif0_signals {
   qcom,pins = <&gp 89>,
    <&gp 90>,
    <&gp 91>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "tsif0-signals";
   tsif0_signals_active: tsif0_signals_active {
    drive_strength = <2>;
    bias-pull-down;
   };
  };


  tsif0_sync {
   qcom,pins = <&gp 110>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tsif0-sync";
   tsif0_sync_active: tsif0_sync_active {
    drive_strength = <2>;
    bias-pull-down;
   };
  };

  tsif1_signals {
   qcom,pins = <&gp 93>,
    <&gp 94>,
    <&gp 95>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "tsif1-signals";
   tsif1_signals_active: tsif1_signals_active {
    drive_strength = <2>;
    bias-pull-down;
   };
  };


  tsif1_sync {

   qcom,num-grp-pins = <1>;
   qcom,pin-func = <1>;
   label = "tsif1-sync";
   tsif1_sync_active: tsif1_sync_active {
    drive_strength = <2>;
    bias-pull-down;
   };
  };

  headset_pins {
   qcom,pins = <&gp 53>,<&gp 96>;
   qcom,num-grp-pins = <2>;
   label = "headset_pins";
   headset_gpios: headset_gpios {
    drive-strength = <2>;
    qcom,pin-func = <0>;
    bias-disable;
   };
  };


  bluetooth_wake_host_pin_on {
   qcom,pins = <&gp 108>;
   qcom,num-grp-pins = <1>;
   label = "bt_wake_host_pin_on";
   bt_wake_host_gpio_on: bt_wake_host_gpio_on {
    drive-strength = <2>;
    qcom,pin-func = <0>;
    bias-pull-up;
    input-disable;
   };
  };
  bluetooth_wake_host_pin_off {
   qcom,pins = <&gp 108>;
   qcom,num-grp-pins = <1>;
   label = "bt_wake_host_pin_off";
   bt_wake_host_gpio_off: bt_wake_host_gpio_off {
    drive-strength = <2>;
    qcom,pin-func = <0>;
    bias-pull-down;
    input-disable;
   };
  };



  fullseg_gpio {
   qcom,pins = <&gp 0>,<&gp 2>,<&gp 74>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <0>;
   label = "fullseg_gpio";
   fullseg_default: fullseg_default {
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };
  fullseg_gpio1 {
   qcom,pins = <&gp 1>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "fullseg_gpio1";
   fullseg1_default: fullseg1_default {
    drive-strength = <2>;
    bias-pull-down;
   };
  };
  fullseg_gpio94 {
   qcom,pins = <&gp 94>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "fullseg_gpio94";
   fullseg94_default: fullseg94_default {
    drive-strength = <2>;
    bias-disable;
    output-high;
    input-disable;
   };
  };
  fullseg_tsif {
   qcom,pins = <&gp 89>,<&gp 90>,<&gp 110>,<&gp 91>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "fullseg_tsif";
   tsif_default: tsif_default {
    drive-strength = <8>;
    bias-disable;
   };
  };


 };
};
# 14 "arch/arm64/boot/dts/qcom/msm8994-mtp.dtsi" 2

/ {
 bt_qca6174 {
  compatible = "qca,qca6174";
  qca,bt-reset-gpio = <&pm8994_gpios 19 0>;
  qca,bt-vdd-pa-supply = <&bt_vreg>;
  qca,bt-vdd-io-supply = <&pm8994_s4>;
  qca,bt-vdd-xtal-supply = <&pm8994_l30>;
  qca,bt-vdd-io-voltage-level = <1800000 1800000>;
  qca,bt-vdd-xtal-voltage-level = <1800000 1800000>;
 };
};

&sdhc_1 {
 vdd-supply = <&pm8994_l20>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <200 570000>;

 vdd-io-supply = <&pm8994_s4>;
 qcom,vdd-io-always-on;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <200 325000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on &sdc1_rclk_on>;
 pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off &sdc1_rclk_off>;

 qcom,nonremovable;

 htc,slot-type = <0>;
 htc,clk-rates = <400000 20000000 25000000 50000000 100000000 192000000 400000000>;
 qcom,clk-rates = <400000 20000000 25000000 50000000 100000000 192000000 384000000>;
 qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";
 status = "ok";
 htc,bkops_support;
};

&sdhc_2 {
 vdd-supply = <&pm8994_l21>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <200 800000>;

 vdd-io-supply = <&pm8994_l13>;
 qcom,vdd-io-voltage-level = <1800000 2950000>;
 qcom,vdd-io-current-level = <200 22000>;

 #address-cells = <0>;
 interrupt-parent = <&sdhc_2>;
 interrupts = <0 1 2>;
 #interrupt-cells = <1>;
 interrupt-map-mask = <0xffffffff>;
 interrupt-map = <0 &intc 0 125 0
   1 &intc 0 221 0
   2 &pm8994_gpios 5 0x3>;
 interrupt-names = "hc_irq", "pwr_irq", "status_irq";
 cd-gpios = <&pm8994_gpios 5 0x1>;

 pinctrl-names = "active", "active_sdr104", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on>;
 pinctrl-1 = <&sdc2_clk_on_sdr104 &sdc2_cmd_on &sdc2_data_on>;
 pinctrl-2 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off>;

 htc,slot-type = <1>;
 qcom,clk-rates = <400000 20000000 25000000 50000000 100000000 200000000>;
 qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
 status = "ok";
};

&ufsphy1 {
 status = "ok";
};

&ufs1 {
 status = "ok";
};

&pm8994_vadc {
 chan@5 {
  label = "vcoin";
  reg = <5>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@7 {
  label = "vph_pwr";
  reg = <7>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@13 {
  label = "hs_remote_sensor_mpp4";
  reg = <0x13>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@73 {
  label = "msm_therm";
  reg = <0x73>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@74 {
  label = "emmc_therm";
  reg = <0x74>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@75 {
  label = "pa_therm0";
  reg = <0x75>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@77 {
  label = "pa_therm1";
  reg = <0x77>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@78 {
  label = "quiet_therm";
  reg = <0x78>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@7c {
  label = "xo_therm";
  reg = <0x7c>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <5>;
  qcom,fast-avg-setup = <0>;
 };
};

&pm8994_adc_tm {
 chan@73 {
  label = "msm_therm";
  reg = <0x73>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x48>;
  qcom,thermal-node;
 };

 chan@74 {
  label = "emmc_therm";
  reg = <0x74>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x68>;
  qcom,thermal-node;
 };

 chan@75 {
  label = "pa_therm0";
  reg = <0x75>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x70>;
  qcom,thermal-node;
 };

 chan@77 {
  label = "pa_therm1";
  reg = <0x77>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x78>;
  qcom,thermal-node;
 };

 chan@78 {
  label = "quiet_therm";
  reg = <0x78>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x80>;
  qcom,thermal-node;
 };
};

&pmi8994_vadc {
 chan@0 {
  label = "usbin";
  reg = <0>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <4>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@1 {
  label = "dcin";
  reg = <1>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <4>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@10 {
  label = "usb_id_mpp1_ch16";
  reg = <0x10>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@20 {
  label = "usb_id_mpp1";
  reg = <0x20>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@43 {
  label = "usb_dp";
  reg = <0x43>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@44 {
  label = "usb_dm";
  reg = <0x44>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };
};

&pmx_hdmi_cec {
 qcom,num-grp-pins = <1>;
 qcom,pins = <&gp 31>;
};

&pmx_hdmi_ddc {
 qcom,num-grp-pins = <2>;
 qcom,pins = <&gp 32>, <&gp 33>;
};

&pmx_hdmi_hpd {
 qcom,num-grp-pins = <1>;
 qcom,pins = <&gp 34>;
};

&mdss_hdmi_tx {
 pinctrl-names = "hdmi_hpd_active", "hdmi_ddc_active",
    "hdmi_cec_active", "hdmi_active",
    "hdmi_sleep";
 pinctrl-0 = <&mdss_hdmi_hpd_active &mdss_hdmi_ddc_suspend
      >;
 pinctrl-1 = <&mdss_hdmi_hpd_active &mdss_hdmi_ddc_active
      >;
 pinctrl-2 = <&mdss_hdmi_hpd_active
      &mdss_hdmi_ddc_suspend>;
 pinctrl-3 = <&mdss_hdmi_hpd_active &mdss_hdmi_ddc_active
      >;
 pinctrl-4 = <&mdss_hdmi_hpd_suspend &mdss_hdmi_ddc_suspend
      >;
};

&soc {
 i2c@f9924000 {
  status = "ok";
 };

 i2c@f9927000 {
  nxp_pn544_nfc@28 {
   compatible = "nxp,pn544-nfc";
   reg = <0x28>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <29 0x4>;
   nxp,ven-gpio = <&msm_gpio 30 0x00>;
   nxp,irq-gpio = <&msm_gpio 29 0x00>;
   nxp,fwdl-gpio = <&msm_gpio 38 0x00>;
   nxp,ven_isinvert = <0>;
   nxp,isalive = <1>;
  };

                tps_65132@3E {
                        compatible = "disp-tps-65132";
                        reg = <0x3E>;
                };
 };

 i2c@f9928000 {
  status = "ok";
  sii8620@72 {
   compatible = "mhl-sii8620";
   reg = <0x72>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <26 0x8>;
   mhl-intr-gpio = <&msm_gpio 26 0>;
   mhl-rst-gpio = <&msm_gpio 25 0>;
   mhl-fw-wake-gpio = <&msm_gpio 93 0>;
   mhl-dpdn-gpio = <&msm_gpio 57 0>;
   mhl-dpdn-gpio_ = <&msm_gpio 57 0>;
   avcc_1v-supply = <&pm8994_l25>;
   vbus_dwc3-supply = <&pmi8994_otg_supply>;
   qcom,hdmi-tx-map = <&mdss_hdmi_tx>;
  };
 };

 sound {
  qcom,model = "msm8994-tomtom-mtp-snd-card";
# 440 "arch/arm64/boot/dts/qcom/msm8994-mtp.dtsi"
  qcom,cdc-micbias2-headset-only;
  qcom,hdmi-audio-rx;
  asoc-codec = <&stub_codec>, <&hdmi_audio>;
  asoc-codec-names = "msm-stub-codec.1", "msm-hdmi-audio-codec-rx";
 };
};

&pm8994_gpios {
 gpio@c200 {
  qcom,mode = <0>;
  qcom,pull = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  status = "okay";
 };

 gpio@c300 {

  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,invert = <0>;
  qcom,output-type = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c400 {
  qcom,mode = <0>;
  qcom,pull = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  status = "okay";
 };

 gpio@c600 {

  qcom,mode = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <2>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c700 {

  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,output-type = <0>;
  qcom,invert = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c800 {

  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,output-type = <0>;
  qcom,invert = <1>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
  qcom,master-en = <0>;
  status = "okay";
 };

 gpio@c900 {

  qcom,mode = <0>;
  qcom,pull = <4>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <0>;
  status = "okay";
 };

 gpio@cd00 {

  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,output-type = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@ce00 {

  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,output-type = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <2>;
  qcom,out-strength = <1>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@d100 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,invert = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <3>;
  qcom,out-strength = <2>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@d200 {
  qcom,mode = <1>;
  qcom,pull = <4>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,invert = <0>;
  qcom,master-en = <0>;
  status = "okay";
 };

 gpio@c000 {
  qcom,mode = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <0>;
 };

 gpio@d000 {
  qcom,mode = <0>;
  qcom,pull = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
 };
};

&pm8994_mpps {
 mpp@a100 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <0>;
  status = "okay";
 };

 mpp@a300 {

  qcom,mode = <4>;
  qcom,src-sel = <0>;
  qcom,ain-route = <3>;
  qcom,master-en = <1>;
  qcom,invert = <1>;
  status = "okay";
 };

 mpp@a700 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };
};

&slim_msm {
 tomtom_codec {
  qcom,cdc-micbias1-ext-cap;
  qcom,cdc-micbias3-ext-cap;
  qcom,cdc-micbias4-ext-cap;
  cdc-vdd-spkdrv-supply = <&pmi8994_boost_pin_ctrl>;
  qcom,cdc-vdd-spkdrv-voltage = <5000000 5000000>;
  qcom,cdc-vdd-spkdrv-current = <600000>;

  cdc-vdd-spkdrv-2-supply = <&pmi8994_boost_pin_ctrl>;
  qcom,cdc-vdd-spkdrv-2-voltage = <5000000 5000000>;
  qcom,cdc-vdd-spkdrv-2-current = <600000>;

  qcom,cdc-on-demand-supplies = "cdc-vdd-spkdrv",
           "cdc-vdd-spkdrv-2";
 };
};

&pmi8994_gpios {
 gpio@c000 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c200 {
  qcom,mode = <0>;
  qcom,pull = <4>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <0>;
  status = "okay";
 };

 gpio@c300 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c400 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
 };

 gpio@c500 {
  qcom,mode = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
 };

 gpio@c600 {

  qcom,mode = <0>;
  qcom,pull = <4>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <0>;
 };

 gpio@c700 {

  qcom,mode = <0>;
  qcom,pull = <4>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <0>;
 };

 gpio@c800 {

  qcom,mode = <0>;
  qcom,pull = <4>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <0>;
 };

 gpio@c900 {

  qcom,mode = <0>;
  qcom,pull = <4>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <0>;
 };
};

&pmi8994_mpps {
 mpp@a000 {
  qcom,mode = <4>;
  qcom,invert = <1>;
  qcom,ain-route = <0>;
  qcom,master-en = <1>;
  qcom,src-sel = <0>;
  status = "okay";
 };

 mpp@a300 {

  qcom,mode = <1>;
  qcom,vin-sel = <2>;
  qcom,master-en = <1>;
  status = "okay";
 };
};

&blsp2_uart2 {
 status = "ok";
};

&blsp1_uart2 {
 status= "ok";
  pinctrl-names = "default";
  pinctrl-0 = <&uart_console_sleep>;
};

&pcie0 {
 status = "disabled";
};

&usb3 {
 status = "ok";
};

&hsphy0 {
 status = "ok";
};

&ssphy0 {
 status = "ok";
};

&qcom_crypto1fde {
 status = "okay";
};

&qcom_crypto2fde {
 status = "okay";
};

&qcom_crypto1pfe {
 status = "okay";
};

&qcom_crypto2pfe {
 status = "okay";
};

&qcom_cedev {
 status = "okay";
};

&i2c_5 {
 silabs4705@11 {
  status = "ok";
  compatible = "silabs,si4705";
  reg = <0x11>;
  vdd-supply = <&pm8994_s4>;
  silabs,vdd-supply-voltage = <1800000 1800000>;
  va-supply = <&bt_vreg>;
  silabs,va-supply-voltage = <3300000 3300000>;
  pinctrl-names = "pmx_fm_active","pmx_fm_suspend";
  pinctrl-0 = <&fm_int_active &fm_status_int_active &fm_rst_active>;
  pinctrl-1 = <&fm_int_suspend &fm_status_int_suspend &fm_rst_suspend>;



  #address-cells = <0>;
  interrupts = <0 1>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <
      0 &msm_gpio 9 2
      1 &msm_gpio 11 1
    >;
  interrupt-names = "silabs_fm_int", "silabs_fm_status_int";
 };
};

/{
 mtp_batterydata: qcom,battery-data {
  qcom,batt-id-range-pct = <15>;
# 1 "arch/arm64/boot/dts/qcom/batterydata-hima-id1.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/batterydata-hima-id1.dtsi"
qcom,hima-id1-batterydata {
 qcom,max-voltage-uv = <4350000>;
 qcom,v-cutoff-uv = <3400000>;
 qcom,chg-term-ua = <100000>;
 qcom,nom-batt-capacity-mah = <2840>;
 qcom,batt-id-kohm = <10>;
 qcom,battery-beta = <4360>;
 qcom,battery-type = "hima_id1";
 qcom,checksum = <0x2DD6>;
 htc,batt_id = <1>;
 htc,id_raw_min = <2000>;
 htc,id_raw_max = <23000>;

 qcom,fg-profile-data = [
   F3 83 9F 7D
   BB 81 32 7C
   43 83 4D 6B
   13 71 5C 7F
   0C 82 9A 9A
   D0 BD 12 CB
   5D 0E 08 88
   33 7E 19 82
   87 7C 53 83
   96 68 14 7B
   D3 87 42 82
   F9 99 54 BD
   6F CA 5B 0D
   4E 0B 7A 5B
   14 70 B8 FE
   6C 37 30 44
   3F 39 00 00
   E0 45 25 2A
   D7 45 00 00
   00 00 00 00
   00 00 00 00
   4F 70 C4 70
   BA 74 99 83
   C7 74 71 60
   86 67 1D 80
   A0 74 81 5B
   95 91 9C C1
   1F 4C 69 5D
   67 A0 71 0C
   28 00 FF 36
   F0 11 30 03
   00 00 00 00
 ];
};
# 807 "arch/arm64/boot/dts/qcom/msm8994-mtp.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/batterydata-hima-id2.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/batterydata-hima-id2.dtsi"
qcom,hima-id2-batterydata {
 qcom,max-voltage-uv = <4350000>;
 qcom,v-cutoff-uv = <3400000>;
 qcom,chg-term-ua = <100000>;
 qcom,nom-batt-capacity-mah = <2840>;
 qcom,batt-id-kohm = <33>;
 qcom,battery-beta = <4360>;
 qcom,battery-type = "hima_id2";
 qcom,checksum = <0x2DD6>;
 htc,batt_id = <2>;
 htc,id_raw_min = <23001>;
 htc,id_raw_max = <200000>;

 qcom,fg-profile-data = [
   1A 88 0B 84
   CD 83 62 7E
   56 83 F5 55
   CC 80 C7 86
   2F 82 A8 98
   1E B6 61 C1
   6A 19 39 88
   1B 85 C2 88
   0F 84 5D 83
   FA 5E 00 83
   DE 8D 58 82
   39 98 A7 B5
   11 C1 5E 19
   5C 0B FD 5B
   14 70 B8 FE
   A3 44 4F 47
   8E 42 00 00
   AD 47 25 32
   8E 32 00 00
   00 00 00 00
   00 00 00 00
   19 70 1F 70
   1A 59 E6 88
   16 75 E1 62
   76 4C 93 80
   AF 6F 0D 59
   E8 8D 7C 93
   1F D3 5A 51
   5C A0 71 0C
   28 00 FF 36
   F0 11 30 03
   00 00 00 00
 ];
};
# 808 "arch/arm64/boot/dts/qcom/msm8994-mtp.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/batterydata-hima-unknown.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/batterydata-hima-unknown.dtsi"
qcom,hima-id_unknown-batterydata {
 qcom,max-voltage-uv = <4350000>;
 qcom,v-cutoff-uv = <3400000>;
 qcom,chg-term-ua = <100000>;
 qcom,nom-batt-capacity-mah = <2840>;
 qcom,batt-id-kohm = <10>;
 qcom,battery-beta = <4360>;
 qcom,battery-type = "hima_id_unknown";
 qcom,checksum = <0x2DD6>;
 htc,batt_id = <255>;
 htc,id_raw_min = <2000>;
 htc,id_raw_max = <200000>;

 qcom,fg-profile-data = [
   F3 83 9F 7D
   BB 81 32 7C
   43 83 4D 6B
   13 71 5C 7F
   0C 82 9A 9A
   D0 BD 12 CB
   5D 0E 08 88
   33 7E 19 82
   87 7C 53 83
   96 68 14 7B
   D3 87 42 82
   F9 99 54 BD
   6F CA 5B 0D
   4E 0B 7A 5B
   14 70 B8 FE
   6C 37 30 44
   3F 39 00 00
   E0 45 25 2A
   D7 45 00 00
   00 00 00 00
   00 00 00 00
   4F 70 C4 70
   BA 74 99 83
   C7 74 71 60
   86 67 1D 80
   A0 74 81 5B
   95 91 9C C1
   1F 4C 69 5D
   67 A0 71 0C
   28 00 FF 36
   F0 11 30 03
   00 00 00 00
 ];
};
# 809 "arch/arm64/boot/dts/qcom/msm8994-mtp.dtsi" 2
 };
};

&pmi8994_fg {
 qcom,battery-data = <&mtp_batterydata>;
};

&pmi8994_haptics {
 status = "okay";
 qcom,vmax-mv = <3100>;
};

&pmi8994_charger {
 qcom,ext-sense-type;
 qcom,dc-psy-type = "Wipower";
 qcom,dcin-vadc = <&pmi8994_vadc>;
 qcom,wipower-default-ilim-map = <4000000 20000000 550 700 300>;
 qcom,wipower-pt-ilim-map = <4000000 7140000 550 700 300>,
     <7140000 8140000 550 700 300>,
     <8140000 9140000 500 700 300>,
     <9140000 9950000 500 700 300>;
 qcom,wipower-div2-ilim-map = <4000000 4820000 550 700 300>,
     <4820000 5820000 550 700 300>,
     <5820000 6820000 550 650 650>,
     <6820000 7820000 550 700 600>,
     <7820000 8500000 550 700 550>;
};

&cnss {
 pinctrl-names = "default";
 pinctrl-0 = <&cnss_default &pcie0_clkreq_default>;
};

&i2c_11 {
 smb1357-charger@1c {
  compatible = "qcom,smb1357-charger";
  reg = <0x1c>;
  qcom,parallel-charger;
  qcom,float-voltage-mv = <4400>;
  qcom,recharge-thresh-mv = <100>;
 };
};
# 16 "arch/arm64/boot/dts/qcom/msm8994-htc_hima.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-htc-common.dtsi" 1




&peripheral_mem {

 reg = <0 0 0 0>;
};

&modem_mem {
 reg = <0 0x07000000 0 0x6a00000>;
};

/ {
 memory {
  venus_mem: venus_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0 0x0f400000 0 0x0500000>;
   label = "venus_mem";
  };

  lpass_mem: lpass_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0 0x0da00000 0 0x1a00000>;
   label = "lpass_mem";
  };

  ramoops_mem: ramoops_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0 0x05800000 0 0x00200000>;
   label = "ramoops_mem";
  };

  htc_reserve_region: htc_reserve_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0 0x05a00000 0 0x00900000>;
   label = "htc_reserve";

   #address-cells = <2>;
   #size-cells = <2>;
   htc_mnemosyne_mem: htc_mnemosyne_mem@0 {
    reg = <0x0 0x5FE0000 0x0 0x2000>;
   };
  };

                htc_smlog_mem: htc_smlog_region@0 {
                        linux,reserve-contiguous-region;
                        linux,reserve-region;
                        reg = <0 0x04400000 0 0x01400000>;
                        label = "htc_smlog_mem";
                };
 };
};

&soc {
 qcom,venus@fdce0000 {

  linux,contiguous-region = <&venus_mem>;
 };

 qcom,lpass@fe200000 {

  linux,contiguous-region = <&lpass_mem>;
 };

 htc_ramoops@0 {
  compatible = "htc,ramoops";
  linux,contiguous-region = <&ramoops_mem>;
  record-size = <0x00010000>;
  console-size = <0x00100000>;
  ftrace-size = <0x000c0000>;
 };

        htc_radio_smem {
                compatible = "htc,htc_radio_smem";
                reg = <0x05ff0000 0x10000>;
                linux,contiguous-region = <&htc_smlog_mem>;
                reg-names = "smem-start-addr";
        };
};
# 17 "arch/arm64/boot/dts/qcom/msm8994-htc_hima.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-htc_hima-family.dtsi" 1




&blsp1_uart3 {
 status= "ok";
 rst = <&pm8994_gpios 12 0x00>;
 cir_ls_en = <&msm_gpio 41 0x00>;
 qcom,config-gpio = <2>;
 qcom,tx-gpio = <&msm_gpio 8 0x00>;
 qcom,rx-gpio = <&msm_gpio 9 0x00>;
 pinctrl-names = "default", "sleep", "disable";
 pinctrl-0 = <&uart_cir_active>;
 pinctrl-1 = <&uart_cir_sleep>;
 pinctrl-2 = <&uart_cir_disable>;
 qcom,power-save;
 vddcir-supply = <&pm8994_l23>;
 htc,cir-dynamic-disable;
};

&soc {
 htc,railways-info@fc1a2b70 {
  compatible = "htc,railways-info";
  reg = <0xfc1a2b70 0x30>;
 };

 headset_mgr {
  compatible = "htc_headset,mgr";
  pinctrl-names = "headset_gpios";
  pinctrl-0 = <&headset_gpios>;



  mgr,bias_gpio = <&pmi8994_gpios 4 0>;
  mgr,wire_alt = <2>;
  mgr,hs_typenum = <2>;
  mgr,hs_type = <2 1>;
  mgr,adc_max = <1541 254>;
  mgr,adc_min = <255 0>;
 };

 headset_pmic {
  compatible = "htc_headset,pmic";
  interrupt-parent = <&msm_gpio>;
  hs_pmic,key_gpio = <&msm_gpio 96 0x00>;
  hs_pmic,driver_flag = <4>;
  hs_pmic,hpin_gpio = <&msm_gpio 53 0x00>;
  hs_pmic,hpin_irq = <0>;
  hs_pmic,key_irq = <0>;
  hs_pmic,key_enable_gpio = <0>;
  hs_pmic,adc_mic = <0>;
  hs_pmic,adc_remote = <0 56 57 146 147 339>;
  hs_pmic,adc_channel = <19>;
  hs_pmic,adc_mpp = <0>;
  hs_pmic,adc_amux = <0>;
  hs_pmic,hs_controller = <0>;
  hs_pmic,hs_switch = <0>;
  qcom,headset-vadc = <&pm8994_vadc>;
 };
# 68 "arch/arm64/boot/dts/qcom/msm8994-htc_hima-family.dtsi"
 hall_ak8789 {
  compatible = "hall_sensor,ak8789";
  hall,att_used = <2>;
  hall,att_gpio = <&pm8994_gpios 11 0>;
  hall,att_gpio_s = <&pm8994_gpios 2 0>;
 };


 sound {
  tert_mi2s_pinctrl {
   compatible = "aud_pinctrl_dev";
   pinctrl_type = <0>;
   dev_id = <2>;
   pinctrl-names = "tert_mi2s_sleep",
     "tert_mi2s_active";

   pinctrl-0 = <&tert_mi2s_sleep>, <&tert_mi2s_sd0_sleep>;
   pinctrl-1 = <&tert_mi2s_active>, <&tert_mi2s_sd0_active>;
  };
 };

 htc_mnemosyne@0 {
  compatible = "htc,mnemosyne";
  linux,contiguous-region = <&htc_mnemosyne_mem>;
 };

 gpio_keys {
  compatible = "gpio-keys";
  input-name = "gpio-keys";
  pinctrl-names = "tlmm_gpio_key_active", "tlmm_gpio_key_suspend";
  pinctrl-0 = <&key_vol_active &key_pwr_active>;
  pinctrl-1 = <&key_vol_suspend &key_pwr_suspend>;

  power_key {
   label = "power_key";
   gpios = <&msm_gpio 64 0x1>;
   linux,input-type = <1>;
   linux,code = <116>;
   gpio-key,wakeup;
   debounce-interval = <20>;
  };

  vol_up {
   label = "volume_up";
   gpios = <&msm_gpio 77 0x1>;
   linux,input-type = <1>;
   linux,code = <115>;
   debounce-interval = <20>;
  };

  vol_down {
   label = "volume_down";
   gpios = <&msm_gpio 54 0x1>;
   linux,input-type = <1>;
   linux,code = <114>;
   debounce-interval = <20>;
  };
 };

 keycombo {
  compatible = "keycombo";

  clr_gpio = <&msm_gpio 12 0x1>;
  key_down_delay = <0>;
  keys_down = <116 0>;

  keys_up = <115 0>;
 };

 keyreset {
  compatible = "keyreset";
  key_down_delay = <9000>;
  keys_down = <116 115 0>;
 };
};

&pm8994_gpios {
 gpio@c100 {

  qcom,mode = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@ca00 {

  qcom,mode = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@cb00 {
  qcom,mode = <0>;
  qcom,pull = <5>;
  qcom,output-type = <0>;
  qcom,invert = <1>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
  qcom,master-en = <1>;
  status = "okay";
 };
};
# 18 "arch/arm64/boot/dts/qcom/msm8994-htc_hima.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-htc_hima-family-ramdumpheap.dtsi" 1




&peripheral_mem {
        htc,ramdump-heap;
};

&modem_mem {
        htc,ramdump-heap;
};

&adsp_mem {
        htc,ramdump-heap;
};

&secure_mem {
 htc,ramdump-heap;
};

&qsecom_mem {
 htc,ramdump-heap;
};

&audio_mem {
 htc,ramdump-heap;
};

&htc_smlog_mem {
 htc,ramdump-heap;
};

/ {
        memory {
                venus_mem: venus_region@0 {
                        htc,ramdump-heap;
                };

                lpass_mem: lpass_region@0 {
                        htc,ramdump-heap;
                };
        };
};


&soc {
        qcom,ion {
                qcom,ion-heap@8 {
   htc,ramdump-heap;
                };

                qcom,ion-heap@22 {
   htc,ramdump-heap;
                };
 };
};
# 19 "arch/arm64/boot/dts/qcom/msm8994-htc_hima.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-touch-hima.dtsi" 1
&pmx_ts {
 qcom,pins = <&gp 40>;
 qcom,pin-func = <0>;
 qcom,num-grp-pins = <1>;
};

&ts_active {
 drive-strength = <2>;
 bias-pull-up;
};

&ts_suspend {
 drive-strength = <2>;
 bias-pull-up;
};

&soc {
 touch_fw_update {
  compatible = "htc,touch_fwu";
 };

 i2c@f9924000 {
  synaptics_dsx@20 {
   compatible = "synaptics,dsx";
   reg = <0x20>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <40 0x2>;
   synaptics,irq-gpio = <&msm_gpio 40 0x00>;
   synaptics,irq-flags = <0x2008>;
   synaptics,reset-gpio = <&msm_gpio 39 0x00>;
   synaptics,reset-on-state = <0>;
   synaptics,reset-active-ms = <1>;
   synaptics,reset-delay-ms = <20>;
   synaptics,switch-gpio = <&msm_gpio 92 0x00>;
   synaptics,update-feature = <2>;
   synaptics,support-glove = <1>;
   synaptics,support-cover = <1>;
   synaptics,hall-block-time = <1000>;
   synaptics,display-coords = <0 1080 0 1920>;
   pinctrl-names = "pmx_ts_active", "pmx_ts_suspend";
   pinctrl-0 = <&ts_active>;
   pinctrl-1 = <&ts_suspend>;

   config_5 {
    pr_number = <1826300>;
    uncover_setting = [FC C0 19 1E 80 08 52 48 D2];
    cover_setting = [FC C0 0D 0F 50 32 1A 0D A0];
    glove_setting = [FA E6 19 1E 50 32 40 1A D2];
    config = [
     02 12 00 00 04 2F 03 02
     05 37 04 7F 07 C3 41 F6
     40 00 00 20 00 0F 1B 01
     1E 05 E4 15 9E 05 28 37
     FE 3A FE 63 CA BE DA FC
     3C C0 C4 05 03 19 1E 80
     0F 0A 78 00 01 01 07 04
     04 32 28 08 C8 71 71 FF
     FF F1 F4 52 48 01 40 28
     2D FF 00 00 00 00 01 05
     0A 01 FF 00 D2 00 80 03
     1B 00 00 FF 64 00 FF FF
     A6 C8 00 7D 00 E6 80 00
     00 00 00 14 00 00 00 3A
     02 32 21 0C 0C 30 30 00
     31 1D 64 00 00 C8 00 01
     00 05 05 07 07 02 58 02
     01 03 01 14 00 14 00 00
     00 03 00 02 2C 81 14 00
     14 00 00 02 05 00 03 2C
     01 14 00 14 00 00 04 02
     00 01 28 01 14 00 14 00
     00 06 02 00 01 2A 81 14
     00 14 00 00 08 02 00 01
     2C 01 14 00 14 00 00 0A
     02 00 01 2C 83 26 00 26
     00 00 00 05 00 03 2C 83
     26 00 26 00 00 02 02 00
     01 28 03 26 00 26 00 00
     05 02 00 01 2A 02 21 00
     21 00 00 08 02 00 01 2D
     02 21 00 21 00 00 0C 05
     00 02 28 01 1C 00 1C 00
     00 0F 05 00 02 29 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 1A 00 03 00 64 00
     14 0A 05 01 28 27 27 28
     01 01 34 00 03 00 00 00
     00 00 32 00 06 08 04 01
     07 02 01 02 00 1B 10 08
     03 11 05 73 0A C8 14 30
     46 80 05 14 B4 04 01 02
     00 04 0D 18 16 15 14 13
     12 0F 0E 0C 0B 0A 09 08
     04 07 FF FF FF FF FF 00
     01 02 03 04 05 06 07 08
     09 0A 0B 0C 0D 0E 0F 10
     11 12 13 14 15 16 17 18
     19 1A FF FF FF FF FF 00
     10 00 10 00 10 00 10 73
     7A 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 7A 73 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 00 10 00 10 00
     10 00 10 00 44 20 01 04
     0A 05
    ];
   };

   config_4 {
    pr_number = <1817745>;
    config = [
     20 15 01 19 00 2F 03 02
     05 37 04 7F 07 C3 41 F6
     40 00 00 00 00 0F 1B 01
     1E 05 E4 15 9E 05 28 37
     FE 3A FE 63 CA BE DA AA
     3C E6 C4 05 05 19 1E 80
     0F 0A 78 00 01 01 07 04
     04 1E 28 19 C8 71 71 FF
     FF F1 F4 52 48 00 40 28
     2D FF 00 00 00 00 01 05
     0A 01 FF 00 D2 00 80 03
     1B 00 00 FF 64 00 FF FF
     BF 96 00 7D 00 E6 80 00
     00 00 00 14 00 00 00 3A
     02 32 21 0C 0C 30 30 00
     31 01 64 00 00 C8 00 01
     00 05 05 07 07 02 64 00
     01 03 01 14 00 14 00 00
     00 03 00 02 2C 81 14 00
     14 00 00 02 05 00 03 2C
     01 14 00 14 00 00 04 02
     00 01 28 01 14 00 14 00
     00 06 02 00 01 2A 81 14
     00 14 00 00 08 02 00 01
     2C 01 14 00 14 00 00 0A
     02 00 01 2C 83 26 00 26
     00 00 00 05 00 03 2C 83
     26 00 26 00 00 02 02 00
     01 28 03 26 00 26 00 00
     05 02 00 01 2A 02 21 00
     21 00 00 08 02 00 01 2D
     02 21 00 21 00 00 0C 05
     00 02 28 01 1C 00 1C 00
     00 0F 05 00 02 29 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 1A 00 03 00 A6 00
     14 0A 05 01 28 27 27 28
     01 01 34 00 03 00 00 00
     00 00 32 00 06 08 04 01
     07 02 01 02 00 1B 18 0C
     03 11 05 73 0A C8 14 20
     46 80 05 14 B4 04 01 02
     00 04 0D 18 16 15 14 13
     12 0F 0E 0C 0B 0A 09 08
     04 07 FF FF FF FF FF 00
     01 02 03 04 05 06 07 08
     09 0A 0B 0C 0D 0E 0F 10
     11 12 13 14 15 16 17 18
     19 1A FF FF FF FF FF 00
     10 00 10 00 10 00 10 73
     7A 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 7A 73 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 00 10 00 10 00
     10 00 10 00 44 20 01 02
     0A 02
    ];
   };

   config_3 {
    pr_number = <1812806>;
    config = [
     20 14 01 08 04 0F 03 02
     05 37 04 7F 07 C3 41 F6
     40 00 00 00 00 0F 1B 01
     1E 05 E4 15 9E 05 2D 37
     FE 3A FE 63 CA BE DA AA
     3C E6 C4 05 05 19 1E 80
     0F 0A 78 00 01 01 07 04
     04 0A C0 0A C8 71 71 FF
     FF F1 F4 40 19 00 40 28
     26 FF 00 00 00 00 01 21
     0A 01 FF 00 D2 00 80 03
     1B 00 00 FF 64 00 FF FF
     BF 96 00 7D 00 E6 80 00
     00 00 00 14 00 00 00 3A
     02 32 21 0C 0C 30 30 00
     31 01 64 00 00 C8 00 01
     00 05 05 07 07 02 64 00
     01 03 01 14 00 14 00 00
     00 03 00 02 2C 81 14 00
     14 00 00 02 05 00 03 2C
     01 14 00 14 00 00 04 02
     00 01 28 01 14 00 14 00
     00 06 02 00 01 2A 81 14
     00 14 00 00 08 02 00 01
     2C 01 14 00 14 00 00 0A
     02 00 01 2C 83 26 00 26
     00 00 00 05 00 03 2C 83
     26 00 26 00 00 02 02 00
     01 28 03 26 00 26 00 00
     05 02 00 01 2A 02 21 00
     21 00 00 08 02 00 01 2D
     02 21 00 21 00 00 0C 05
     00 02 28 01 1C 00 1C 00
     00 0F 05 00 02 29 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 1A 00 03 00 A6 00
     14 0A 05 01 28 27 27 28
     01 01 34 00 03 00 00 00
     00 00 32 00 06 08 04 01
     07 02 01 02 00 1B 18 0C
     03 11 05 73 0A C8 14 20
     46 80 05 14 B4 04 01 02
     00 04 0D 18 16 15 14 13
     12 0F 0E 0C 0B 0A 09 08
     04 07 FF FF FF FF FF 00
     01 02 03 04 05 06 07 08
     09 0A 0B 0C 0D 0E 0F 10
     11 12 13 14 15 16 17 18
     19 1A FF FF FF FF FF 00
     10 00 10 00 10 00 10 73
     7A 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 7A 73 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 00 10 00 10 00
     10 00 10 00 55 50 01 02
     0A 02
    ];
   };

   config_2 {
    pr_number = <1776733>;
    config = [
     20 14 12 11 04 0F 03 02
     05 37 04 7F 07 C3 41 F6
     40 00 00 00 00 0F 1B 01
     1E 05 E4 15 9E 05 2D 37
     FE 3A FE 63 CA BE DA AA
     3C E6 C4 05 05 19 1E 80
     0F 0A 78 00 01 01 07 04
     04 0A C0 19 C8 71 71 FF
     FF F1 F4 40 19 00 40 28
     26 FF 00 00 00 00 01 21
     0A 01 FF 00 D2 00 80 03
     1B 00 00 FF 64 00 FF FF
     BF 96 00 7D 00 E6 80 80
     0A 00 00 00 00 14 00 00
     00 3A 02 32 21 0C 0C 30
     30 00 31 01 64 00 00 C8
     00 01 00 05 05 07 07 02
     64 00 01 03 01 14 00 14
     00 00 00 03 00 02 2C 81
     14 00 14 00 00 02 05 00
     03 2C 01 14 00 14 00 00
     04 02 00 01 28 01 14 00
     14 00 00 06 02 00 01 2A
     81 14 00 14 00 00 08 02
     00 01 2C 01 14 00 14 00
     00 0A 02 00 01 2C 83 26
     00 26 00 00 00 05 00 03
     2C 83 26 00 26 00 00 02
     02 00 01 28 03 26 00 26
     00 00 05 02 00 01 2A 02
     21 00 21 00 00 08 02 00
     01 2D 02 21 00 21 00 00
     0C 05 00 02 28 01 1C 00
     1C 00 00 0F 05 00 02 29
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 1A 00 03 00
     A6 00 14 0A 05 01 28 27
     27 28 01 01 34 00 03 00
     00 00 00 00 32 00 06 08
     04 01 07 02 01 02 00 1B
     18 0C 03 11 05 73 0A C8
     14 20 46 80 05 14 B4 04
     01 02 00 04 00 00 00 FF
     FF FF FF FF FF FF FF 51
     51 51 51 CD 0D 04 83 10
     10 10 10 0D 18 16 15 14
     13 12 0F 0E 0C 0B 0A 09
     08 04 07 FF FF FF FF FF
     00 01 02 03 04 05 06 07
     08 09 0A 0B 0C 0D 0E 0F
     10 11 12 13 14 15 16 17
     18 19 1A FF FF FF FF FF
     00 10 00 10 00 10 00 10
     73 7A 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 7A 73 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 80 00 10 00 10
     00 10 00 10 00 37 37 01
     02 0A 02
    ];
   };

   config_1 {
    pr_number = <1774299>;
    config = [
     20 14 11 06 04 0F 03 02
     05 37 04 7F 07 C3 41 F6
     40 00 00 00 00 0F 1B 01
     1E 05 E4 15 9E 05 2D 37
     FE 3A FE 63 CA BE DA AA
     3C E6 C4 05 05 19 1E 80
     0F 0A 8C 00 01 01 07 04
     04 0A C0 19 C8 71 71 FF
     FF F1 F4 40 19 00 40 40
     32 FF 00 00 00 00 00 21
     0A 01 FF 00 D2 00 80 03
     1B 00 00 FF 64 00 FF FF
     BF 96 D0 07 00 C0 80 80
     0A 00 00 00 00 14 00 00
     00 3A 02 32 21 0C 0C 30
     30 00 31 01 64 00 00 C8
     00 01 00 05 05 07 07 02
     F4 01 01 03 01 14 00 14
     00 00 00 03 00 02 2C 01
     14 00 14 00 02 00 05 00
     03 2C 01 14 00 14 00 04
     00 02 00 01 28 01 14 00
     14 00 06 00 02 00 01 2A
     81 14 00 14 00 08 00 02
     00 01 2C 01 14 00 14 00
     0A 00 02 00 01 2C 03 26
     00 26 00 00 00 05 00 03
     2C 03 26 00 26 00 00 02
     02 00 01 28 03 26 00 26
     00 00 05 02 00 01 2A 02
     21 00 21 00 00 08 02 00
     01 2D 02 21 00 21 00 00
     0C 05 00 02 28 01 1C 00
     1C 00 00 0F 05 00 02 29
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 1A 00 03 00
     A6 00 14 0A 05 01 28 27
     27 28 01 01 34 00 03 00
     00 00 00 00 32 00 06 08
     04 01 07 02 01 02 00 1B
     10 0C 03 11 0A 73 0A C8
     14 20 46 80 03 14 00 04
     01 02 00 04 00 00 00 FF
     FF FF FF FF FF FF FF 51
     51 51 51 CD 0D 04 83 10
     10 10 10 0D 18 16 15 14
     13 12 0F 0E 0C 0B 0A 09
     08 04 07 FF FF FF FF FF
     00 01 02 03 04 05 06 07
     08 09 0A 0B 0C 0D 0E 0F
     10 11 12 13 14 15 16 17
     18 19 1A FF FF FF FF FF
     00 10 00 10 00 10 00 10
     80 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 80 00 10 00 10
     00 10 00 10 00 37 37 00
     00 02 0A 00
    ];
   };

   config_0 {
    pr_number = <1757676>;
    config = [
     20 14 10 17 04 0E 03 02
     05 37 04 7F 07 C3 41 F6
     40 00 00 00 00 0F 1B 01
     1E 05 E4 15 9E 05 2D 37
     FE 3A FE 63 CA BE DA 86
     80 C4 C4 05 03 20 32 80
     0F 0A 20 00 01 01 07 04
     04 0A C0 19 64 26 26 80
     80 00 00 6E 19 01 40 40
     32 FF 00 00 00 00 00 00
     25 0A 01 FF 00 D3 00 80
     04 1B 00 00 FF 63 07 FF
     FF BF 96 B8 0B 00 C0 80
     80 0A 00 00 00 00 14 00
     00 00 3A 02 32 21 0C 0C
     30 30 00 31 1D 66 00 00
     28 00 63 00 04 04 00 00
     00 B1 08 01 03 00 1C 00
     14 00 00 00 02 00 01 2B
     00 1C 00 14 00 00 02 02
     00 01 28 80 1C 00 14 00
     00 05 02 00 01 2A 80 1A
     00 14 00 00 08 02 00 01
     2D 80 1A 00 14 00 00 0A
     05 00 02 28 80 1A 00 14
     00 00 0A 05 00 02 29 83
     26 00 26 00 00 00 05 00
     03 2C 83 26 00 26 00 00
     02 02 00 01 28 83 26 00
     26 00 00 05 02 00 01 2A
     83 26 00 26 00 00 08 02
     00 01 2D 83 26 00 26 00
     00 0A 05 00 02 28 83 26
     00 26 00 00 0A 05 00 02
     29 03 04 07 03 06 06 06
     06 06 06 06 03 03 03 03
     00 00 00 00 00 18 00 03
     00 A6 00 14 64 05 01 28
     27 27 28 02 35 01 01 34
     00 03 00 02 00 00 00 32
     00 00 08 04 01 07 02 01
     02 00 1B 1C 0C 03 11 0A
     32 0A 32 14 20 46 80 03
     14 4B 04 01 02 00 04 00
     00 00 FF FF FF FF FF FF
     FF FF 51 51 51 51 CD 0D
     04 83 10 10 10 10 0D 18
     16 15 14 13 12 0F 0E 0C
     0B 0A 09 08 04 07 FF FF
     FF FF FF 00 01 02 03 04
     05 06 07 08 09 0A 0B 0C
     0D 0E 0F 10 11 12 13 14
     15 16 17 18 19 1A FF FF
     FF FF FF 00 10 00 10 00
     10 00 10 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 80
     80 80 80 80 80 80 80 00
     10 00 10 00 10 00 10 00
     FF
    ];
   };
  };

  maxim@48 {
   compatible = "maxim,max1187x_tsc";
   reg = <0x48>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <40 0>;
   gpio_tirq = <&msm_gpio 40 0x00>;
   gpio_reset = <&msm_gpio 39 0x00>;
   gpio_switch = <&msm_gpio 92 0x00>;
   num_fw_mappings = <1>;
   chip_id = <0x78>;
   filename = "max11876a.bin";
   filesize = <0xC000>;
   file_codesize = <0xC000>;
   defaults_allow = <1>;
   default_config_id = <0x4101>;
   default_chip_id = <0x78>;
   i2c_words = <123>;
   coordinate_settings = <0x4>;
   panel_min_x = <0>;
   panel_max_x = <1620>;
   panel_min_y = <0>;
   panel_max_y = <2880>;
   lcd_x = <1080>;
   lcd_y = <1920>;
   num_rows = <28>;
   num_cols = <16>;
   input_protocol = <1>;
   button_code0 = <0>;
   button_code1 = <0>;
   button_code2 = <0>;
   button_code3 = <0>;
   update_feature = <2>;
   tw_mask = <0xF>;
   report_mode = <2>;
   hall_block_touch_time = <1000>;
   pinctrl-names = "pmx_ts_active", "pmx_ts_suspend";
   pinctrl-0 = <&ts_active>;
   pinctrl-1 = <&ts_suspend>;

   config2 {
    config_id = <0x4101>;
    chip_id = <0x78>;
    major_ver = <1>;
    minor_ver = <31>;
    protocol_ver = <8>;
    vendor_pin = <0xC>;
    support_glove = <1>;
    support_cover = <1>;
    filter_range = <0 30 75 75>;
    config_touch = [
     4301 101C 007D 001E 0A02 0809 0704 0605
     FF03 FF02 01FF 00FF FF0D 0B0A 0C0E 0FFF
     11FF 1210 FFFF 1513 FF14 1716 1918 FFFF
     1B1A 0100 0302 0504 0706 0908 0B0A 0D0C
     0F0E FFFF FFFF FFFF FFFF FFFF FFFF FFFF
     FFFF 0B3F 8653 0332 0001 0502 079E 03E8
     0A8C 05DC 00A0 0D00 0A05 FFFF FFFF FFFF
     FFFF 03E8 FFFF FFFF FFFF FFFF FFFF FFFF
     2ED7
    ];
    config_cal = [
     FFF5 FFEA FFDF 001C 001C 001C 001C 001C
     001C 001C 001C 001C 001C 001C 001C 001C
     001C 001C 001C 001C 001C 001C 001C 001C
     001C 001C 001C 0003 0003 0003 0003 0003
     0003 0003 0003 0003 0003 0003 0003 0003
     0003 0003 0003 0000 0000 0000 0000 0000
     0000 0000 0000 FFFF FF1E 00FF 010E 010E
     0104 00E1 0113 0113 00F5 00F5 000A 0001
     0001 0002 0002 0003 0001 0001 0002 0002
     0003 0AD7
    ];
    config_private = [
     01E0 00FA 002D 047B F008 0028 001E 0190
     02EE 00AA 0064 0018 04E2 0096 0000 B232
     0000 3200 FEFE FFFF 00FF FF15 4E21 0503
     7896 52EE FFFF FFFF FFFF FFFF FFFF FFFF
     FFFF 04D0
    ];
    config_lin_x = [
     002D 361E 664E 8D7D AD9D CDBD EDDD 934D
    ];
    config_lin_y = [
     0030 3820 6850 9080 B0A0 D0C0 F0E0 A360
    ];
   };

   config1 {
    config_id = <0x0067>;
    chip_id = <0x78>;
    major_ver = <1>;
    minor_ver = <30>;
    protocol_ver = <8>;
    vendor_pin = <0xC>;
    config_touch = [
     0067 101C 0078 001E 0A01 0809 0704 0605
     FF03 FF02 01FF 00FF FF0D 0B0A 0C0E 0FFF
     11FF 1210 FFFF 1513 FF14 1716 1918 FFFF
     1B1A 0100 0302 0504 0706 0908 0B0A 0D0C
     0F0E FFFF FFFF FFFF FFFF FFFF FFFF FFFF
     FFFF 0B3F 8653 0111 0001 3202 0708 0898
     0578 04B0 0096 1900 0A0A FFFF FFFF FFFF
     FFFF 03E8 FFFF FFFF FFFF FFFF FFFF FFFF
     20EB
    ];
    config_cal = [
     FFF5 FFEA FFDF 001C 001C 001C 001C 001C
     001C 001C 001C 001C 001C 001C 001C 001C
     001C 001C 001C 001C 001C 001C 001C 001C
     001C 001C 001C 0003 0003 0003 0003 0003
     0003 0003 0003 0003 0003 0003 0003 0003
     0003 0003 0003 0000 0000 0000 0000 0000
     0000 0000 0000 FFFF FF1E 00FF 00FF 00FF
     00FF 00FF 00FF 00FF 00FF 00FF 000A 0001
     0001 0002 0002 0003 0001 0001 0002 0002
     0003 0ABE
    ];
    config_private = [
     0118 0069 0064 0038 F0FF 1428 001E 0190
     03B6 00AA 0064 0018 04E2 003C 1400 B232
     FFFF FF00 FEFE FFFF 00FF FF15 4E21 0DC3
     7864 524C FFFF FFFF FFFF FFFF FFFF FFFF
     FFFF FDBB
    ];
    config_lin_x = [
     002B 3016 644C 8876 AA99 CBBB F0E0 8437
    ];
    config_lin_y = [
     0030 2E17 664B 8F7D AE9F CABC EADA 8844
    ];
   };

   config0 {
    config_id = <0x5700>;
    chip_id = <0x78>;
    major_ver = <1>;
    minor_ver = <30>;
    protocol_ver = <8>;
    vendor_pin = <0xF>;
    config_touch = [
     5700 1420 0078 001E 0A02 090C 0B07 0608
     FF03 0502 010A 0004 FF0E 0D10 FF11 12FF
     0FFF 13FF 14FF 1915 FF16 171B 181C 1D1A
     1F1E FFFF 0100 0302 0504 0706 0908 0B0A
     0D0C 0F0E 1110 1312 FFFF 1300 1301 FFFF
     FFFF 0B3F 8653 FF13 0001 1402 0834 0AF0
     06A4 04B0 01F4 1A00 1408 0046 0028 FFFF
     FFFF 0BB8 FFFF FFFF FFFF FFFF FFFF FFFF
     F93C
    ];
    config_cal = [
     FFF5 FFEA FFDF 001C 001C 001C 001C 001C
     001C 001C 001C 001C 001C 001C 001C 001C
     001C 001C 001C 001C 001C 001C 001C 001C
     001C 001C 001C 0002 0002 0003 0003 0003
     0003 0003 0003 0003 0003 0003 0003 0003
     0003 0003 0003 0003 0003 0003 0003 0003
     0003 0003 0003 FFFF FF1E 00FF 012C 012C
     0118 00FF 0140 0140 0140 0140 000A 0001
     0001 0002 0002 0003 0001 0001 0002 0002
     0003 0C4B
    ];
    config_private = [
     0118 0069 0032 0248 E206 1428 001E 0190
     03B6 00AA 0064 0018 04E2 0032 1400 B232
     FEFD 32FF FEFE FFFF 00FF FF55 4E21 0DC3
     7864 524C FFFF FFFF FFFF FFFF FFFF FFFF
     FFFF 23D3
    ];
    config_lin_x = [
     002B 3016 644C 8876 AA99 CBBB F0E0 8437
    ];
    config_lin_y = [
     0030 2E17 664B 8F7D AE9F CABC EADA 8844
    ];
   };
  };
 };
};
# 20 "arch/arm64/boot/dts/qcom/msm8994-htc_hima.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-camera-sensor-hima.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8994-camera-sensor-hima.dtsi"
&soc {
 led_flash0: qcom,camera-flash {
  cell-index = <0>;
  compatible = "qcom,camera-flash";
  qcom,flash-type = <1>;
  qcom,flash-source = <&pmi8994_flash0 &pmi8994_flash1>;
  qcom,torch-source = <&pmi8994_torch0 &pmi8994_torch1>;
 };
};
&cci {
 actuator0: qcom,actuator@0 {
  cell-index = <0>;
  reg = <0x0>;
  compatible = "qcom,actuator";
  qcom,cci-master = <0>;
 };

 qcom,camera@0 {
  cell-index = <0>;
  compatible = "htc,t4ka7";
  reg = <0x0>;
  qcom,slave-id = <0x20 0x0 0x2c30>;
  qcom,csiphy-sd-index = <0>;
  qcom,csid-sd-index = <0>;
  qcom,mount-angle = <90>;
  qcom,sensor-name = "t4ka7";
  qcom,actuator-src = <&actuator0>;
  qcom,led-flash-src = <&led_flash0>;
  cam_vdig-supply = <&pm8994_gpios 6 0>;
  cam_vio-supply = <&pm8994_lvs1>;
  cam_vana-supply = <&pm8994_gpios 3 0>;
  cam_vaf-supply = <&pm8994_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_vaf";
  qcom,cam-vreg-type = <2 0 2 0>;
  qcom,cam-vreg-min-voltage = <0 0 0 2800000>;
  qcom,cam-vreg-max-voltage = <0 0 0 2800000>;
  qcom,cam-vreg-op-mode = <0 0 0 0>;
  qcom,cam-vreg-gpios-index = <4 99 3 99>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active &cam_sensor_rear_active>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend &cam_sensor_rear_suspend>;
  gpios = <&msm_gpio 13 0>,
   <&msm_gpio 103 0>,
   <&msm_gpio 104 0>,
   <&pm8994_gpios 3 0>,
   <&pm8994_gpios 6 0>,
   <&pm8994_gpios 17 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-vdig = <5>;
  qcom,gpio-req-tbl-num = <0 1 2 3 4 5>;
  qcom,gpio-req-tbl-flags = <1 0 0 0 0 0>;
  qcom,gpio-req-tbl-label = "CAM_MCLK0",
       "CAM_RESET0",
       "CAM_VCM_PD",
       "CAM_A2V8_EN",
       "CAM2_D1V2_EN",
       "SENSOR_GPIO_VDIG";

  qcom,csi-lane-assign = <0x4320>;
  qcom,csi-lane-mask = <0x1F>;
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <1>;
  qcom,cci-master = <0>;
  status = "ok";
  clocks = <&clock_mmss 0x266b3853>,
    <&clock_mmss 0xcf0c61e0>;
  clock-names = "cam_src_clk", "cam_clk";
 };
# 136 "arch/arm64/boot/dts/qcom/msm8994-camera-sensor-hima.dtsi"
 qcom,camera@2 {
  cell-index = <2>;
  compatible = "htc,vd6869";
  reg = <0x2>;
  qcom,slave-id = <0x20 0x0 0x0365>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <270>;
  qcom,sensor-name = "vd6869";
  cam_vdig-supply = <&pm8994_gpios 7 0>;
  cam_vio-supply = <&pm8994_lvs1>;
  cam_vana-supply = <&pm8994_gpios 3 0>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-type = <2 0 2>;
  qcom,cam-vreg-min-voltage = <0 0 0>;
  qcom,cam-vreg-max-voltage = <0 0 0>;
  qcom,cam-vreg-op-mode = <0 0 0>;
  qcom,cam-vreg-gpios-index = <3 99 2>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_active &cam_sensor_front_active>;
  pinctrl-1 = <&cam_sensor_mclk1_suspend &cam_sensor_front_suspend>;
  gpios = <&msm_gpio 14 0>,
   <&msm_gpio 105 0>,
   <&pm8994_gpios 3 0>,
   <&pm8994_gpios 7 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1 2 3>;
  qcom,gpio-req-tbl-flags = <1 0 0 0>;
  qcom,gpio-req-tbl-label = "CAM_MCLK1",
       "CAM_RESET1",
       "CAM2_A2V9_EN",
       "CAM2_D1V2_EN";

  qcom,csi-lane-assign = <0x4320>;
  qcom,csi-lane-mask = <0x1F>;
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <1>;
  qcom,cci-master = <1>;
  status = "ok";
  clocks = <&clock_mmss 0xa73cad0c>,
    <&clock_mmss 0xd1410ed4>;
  clock-names = "cam_src_clk", "cam_clk";
 };

 qcom,camera@3 {
  cell-index = <3>;
  compatible = "htc,ov13850_front";
  reg = <0x3>;
  qcom,slave-id = <0x6c 0x300a 0xd850>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <270>;
  qcom,sensor-name = "ov13850_front";
  cam_vdig-supply = <&pm8994_gpios 7 0>;
  cam_vio-supply = <&pm8994_lvs1>;
  cam_vana-supply = <&pm8994_gpios 3 0>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-type = <2 0 2>;
  qcom,cam-vreg-min-voltage = <0 0 0>;
  qcom,cam-vreg-max-voltage = <0 0 0>;
  qcom,cam-vreg-op-mode = <0 0 0>;
  qcom,cam-vreg-gpios-index = <3 99 2>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_active &cam_sensor_front_active>;
  pinctrl-1 = <&cam_sensor_mclk1_suspend &cam_sensor_front_suspend>;
  gpios = <&msm_gpio 14 0>,
   <&msm_gpio 105 0>,
   <&pm8994_gpios 3 0>,
   <&pm8994_gpios 7 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1 2 3>;
  qcom,gpio-req-tbl-flags = <1 0 0 0>;
  qcom,gpio-req-tbl-label = "CAM_MCLK1",
       "CAM_RESET1",
       "CAM2_A2V9_EN",
       "CAM2_D1V2_EN";

  qcom,csi-lane-assign = <0x4320>;
  qcom,csi-lane-mask = <0x1F>;
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <1>;
  qcom,cci-master = <1>;
  status = "ok";
  clocks = <&clock_mmss 0xa73cad0c>,
    <&clock_mmss 0xd1410ed4>;
  clock-names = "cam_src_clk", "cam_clk";
 };

 qcom,camera@4 {
  cell-index = <4>;
  compatible = "htc,ov4688_front";
  reg = <0x4>;
  qcom,slave-id = <0x20 0x300A 0x4688>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <270>;
  qcom,sensor-name = "ov4688_front";
  cam_vdig-supply = <&pm8994_gpios 7 0>;
  cam_vio-supply = <&pm8994_lvs1>;
  cam_vana-supply = <&pm8994_gpios 3 0>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-type = <2 0 2>;
  qcom,cam-vreg-min-voltage = <0 0 0>;
  qcom,cam-vreg-max-voltage = <0 0 0>;
  qcom,cam-vreg-op-mode = <0 0 0>;
  qcom,cam-vreg-gpios-index = <3 99 2>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_active &cam_sensor_front_active>;
  pinctrl-1 = <&cam_sensor_mclk1_suspend &cam_sensor_front_suspend>;
  gpios = <&msm_gpio 14 0>,
   <&msm_gpio 105 0>,
   <&pm8994_gpios 3 0>,
   <&pm8994_gpios 7 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-req-tbl-num = <0 1 2 3>;
  qcom,gpio-req-tbl-flags = <1 0 0 0>;
  qcom,gpio-req-tbl-label = "CAM_MCLK1",
       "CAM_RESET1",
       "CAM2_A2V9_EN",
       "CAM2_D1V2_EN";

  qcom,csi-lane-assign = <0x4320>;
  qcom,csi-lane-mask = <0x1F>;
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <1>;
  qcom,cci-master = <1>;
  status = "ok";
  clocks = <&clock_mmss 0xa73cad0c>,
    <&clock_mmss 0xd1410ed4>;
  clock-names = "cam_src_clk", "cam_clk";
 };
};
# 21 "arch/arm64/boot/dts/qcom/msm8994-htc_hima.dtsi" 2

/ {
 model = "HTC Corporation. MSM8994 HIMA";
 compatible = "qcom,msm8994-mtp", "qcom,msm8994", "qcom,mtp";
};

# 1 "arch/arm64/boot/dts/qcom/dsi-panel-hima.dtsi" 1
# 18 "arch/arm64/boot/dts/qcom/dsi-panel-hima.dtsi"
&mdss_mdp {
 qcom,mdss_dsi_hima_jdi_1080p_cmd {
  compatible = "qcom,mdss_dsi_hima_jdi_1080p_cmd";
  qcom,mdss-dsi-panel-name = "HIMA FHD JDI/Renesas cmd mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <38>;
  qcom,mdss-dsi-h-back-porch = <27>;
  qcom,mdss-dsi-h-pulse-width = <10>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
   29 01 00 00 00 00 02 b0 04

   29 01 00 00 00 00 18 ce 6c 40 43 49 55 62 71 82 94 a8 b9 cb db e9 f5 fc ff 01 5a 00 00 54 20

   29 01 00 00 00 00 07 b9 03 82 3c 10 3c 87

   29 01 00 00 00 00 07 ba 03 78 64 10 64 b4

   29 01 00 00 00 00 04 bb 01 00 00

   29 01 00 00 00 00 22 ca 01 02 9a a4 b8 b4 b0 a4 08 28 05 87 b0 50 01 ff 05 f8 0c 0c 50 40 13 13 f0 08 10 10 3f 3f 3f 3f ff

   29 01 00 00 00 00 02 d6 01

   29 01 00 00 00 00 02 b0 03

   05 01 00 00 78 00 01 11

   05 01 00 00 00 00 01 53

   05 01 00 00 00 00 02 55 42

   05 01 00 00 00 00 01 5e

   05 01 00 00 00 00 01 35

   05 01 00 00 14 00 02 29 00

  ];
  qcom,mdss-dsi-off-command = [
   05 01 00 00 00 00 01 28

   05 01 00 00 30 00 01 10

   29 01 00 00 00 00 02 b0 04

   29 01 00 00 00 00 02 b1 01

  ];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-panel-broadcast-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [2d 32 22 00 60 64 26 36 29 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x21>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 100>, <0 100>, <1 100>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  htc,mdss-camera-blk = <148>;
  htc,mdss-camera-dua-blk = <148>;
  htc,panel-id = <0>;
  htc,mdss-skip-first-pinctl = <1>;
  qcom,cont-splash-enabled;
 };

 qcom,mdss_dsi_hima_tianma_renesas_1080p_video {
  compatible = "qcom,mdss_dsi_hima_tianma_renesas_1080p_video";
  qcom,mdss-dsi-panel-name = "HIMA FHD Tianma/Renesas video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <123>;
  qcom,mdss-dsi-h-back-porch = <68>;
  qcom,mdss-dsi-h-pulse-width = <20>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <3>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-pan-physical-width-dimension = <62>;
  qcom,mdss-pan-physical-height-dimension = <110>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
   29 00 00 00 00 00 02 B0 04
   39 00 00 00 00 00 02 3A 70
   15 00 00 00 00 00 02 51 FF
   15 00 00 00 00 00 02 53 2C
   15 00 00 00 00 00 02 55 02
   15 00 00 00 00 00 02 35 00
   29 00 00 00 00 00 1A D3 1B 33 BB BB B3 33 33 33 00
          01 00 A0 E8 A0 0D 46 46 33 3B
          37 72 57 3D BF 33
   29 00 00 00 00 00 21 CA 01 01 97 75 97 A8 BB A8 08
          2F 05 78 0A 4A 37 A0 01 A0 08
          08 20 10 08 08 CB F2 10 10 3F
          3F 3F 3F
   29 00 00 00 00 00 07 B9 07 7A 45 20 13 4B
   29 00 00 00 00 00 07 BA 07 7C 57 20 13 99
   29 00 00 00 00 00 18 CE 75 00 01 02 03 45 C5 DC E3
          ED F4 F7 F9 FB FD FE FF 01 5F
          04 04 44 20
   05 00 00 00 0A 00 01 29
   05 01 00 00 80 00 01 11
  ];
  qcom,mdss-dsi-off-command = [
   05 00 00 00 00 00 01 28
   29 00 00 00 33 00 1A D3 13 33 BB B3 B3 33 33 33 00
          01 00 A0 E8 A0 0D 46 46 33 3B
          37 72 57 3D BF 33
   05 01 00 00 51 00 01 10
  ];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-panel-broadcast-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [E6 38 26 00 68 6C 2A 3C 2C 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2B>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 100>, <0 100>, <1 100>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,cont-splash-enabled;
  htc,mdss-max-brt-level = <4095>;
  htc,mdss-camera-blk = <148>;
  htc,mdss-camera-dua-blk = <148>;
  htc,panel-id = <1>;
  htc,mdss-skip-first-pinctl = <1>;
  htc,mdss-bl-brt = <40 50 1420 2550 3580 4095>;
 };

 qcom,mdss_dsi_hima_tdi_res69338_1080p_video {
  compatible = "qcom,mdss_dsi_hima_tdi_res69338_1080p_video";
  qcom,mdss-dsi-panel-name = "HIMA FHD TDI/Renesas video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <151>;
  qcom,mdss-dsi-h-back-porch = <40>;
  qcom,mdss-dsi-h-pulse-width = <20>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-back-porch = <3>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-pan-physical-width-dimension = <62>;
  qcom,mdss-pan-physical-height-dimension = <110>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
   23 00 00 00 05 00 02 B0 04
   15 00 00 00 00 00 02 55 02
   29 00 00 00 00 00 07 B9 07 75 40 20 0A 4B
   29 00 00 00 00 00 07 BA 07 8A 40 20 0A 99
   29 00 00 00 00 00 18 CE 75 01 02 03 54 A0 C3 D3 D4
          D5 DF E0 ED EE EF F0 FF 01 5F
          04 04 44 00
   29 00 00 00 00 00 21 CA 01 01 97 75 97 A8 BB A8 04
          2F 05 70 0A 4A 37 A0 01 A0 08
          08 20 10 08 08 DD D0 10 10 3F
          3F 3F 3F
   29 00 00 00 05 00 02 D6 01
   29 00 00 00 05 00 02 B0 03

   15 00 00 00 00 00 02 51 FF
   15 00 00 00 00 00 02 53 2C
   15 00 00 00 00 00 02 35 00

   05 00 00 00 78 00 01 29
   05 01 00 00 00 00 01 11
  ];
  qcom,mdss-dsi-off-command = [
   05 00 00 00 15 00 01 28
   05 01 00 00 3C 00 01 10
  ];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-panel-broadcast-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [E6 38 26 00 68 6C 2A 3C 2C 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2B>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 100>, <0 100>, <1 100>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,cont-splash-enabled;
  htc,mdss-max-brt-level = <4095>;
  htc,mdss-camera-blk = <148>;
  htc,mdss-camera-dua-blk = <148>;
  htc,panel-id = <2>;
  htc,mdss-skip-first-pinctl = <1>;
  htc,mdss-bl-brt = <40 50 1420 2550 3580 4095>;
 };
};
# 28 "arch/arm64/boot/dts/qcom/msm8994-htc_hima.dtsi" 2

&mdss_mdp {
 qcom,mdss-pref-prim-intf = "dsi";
 qcom,mdss-dram-channels = <1>;
};

&pmx_mdss {
 qcom,num-grp-pins = <1>;
 qcom,pins = <&gp 78>;
};

&pmx_mdss_te {
 qcom,num-grp-pins = <1>;
 qcom,pins = <&gp 10>;
};

&pmx_mdss_p5v {
 qcom,num-grp-pins = <1>;
 qcom,pins = <&gp 0>;
};

&pmx_mdss_n5v {
 qcom,num-grp-pins = <1>;
 qcom,pins = <&gp 2>;
};

&pmx_mdss_rst {
 qcom,num-grp-pins = <1>;
 qcom,pins = <&gp 78>;
};

&mdss_dsi0 {
 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_dsi_active &mdss_te_active &mdss_p5v_active &mdss_n5v_active &mdss_rst_active>;
 pinctrl-1 = <&mdss_dsi_suspend &mdss_te_suspend &mdss_p5v_suspend &mdss_n5v_suspend &mdss_rst_suspend>;

 htc,lcm_p5v-gpio = <&msm_gpio 0 0>;
 htc,lcm_n5v-gpio = <&msm_gpio 2 0>;
 htc,lcm_bl_en-gpio = <&msm_gpio 3 0>;
 htc,lcm_rst-gpio = <&msm_gpio 78 0>;
};

&soc {

 hsphy0: hsphy@f92f8800 {
  qcom,hsphy-init = <0x00D3D8E7>;
  qcom,hsphy-host-init = <0x00D3CCE7>;
 };

 i2c@f9927000 {

  htc_mcu@72 {
   compatible = "htc_mcu";
   reg = <0x72>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <42 0x0>;
   mcu,intr-gpio = <&msm_gpio 42 0>;
   mcu,gs_chip_layout = <1>;
   mcu,acceleration_axes = <7>;
   mcu,magnetic_axes = <7>;
   mcu,gyro_axes = <7>;
   mcu,Cpu_wake_mcu-gpio = <&msm_gpio 21 0>;
   mcu,Reset-gpio = <&msm_gpio 16 0>;
   mcu,Chip_mode-gpio = <&msm_gpio 44 0>;
   mcu,mcu_status-gpio = <&msm_gpio 91 0>;
   mcu,als_levels = <5 27 49 247 665 2715 5108 9161 12407 65535>;
   mcu,als_goldl = <0x29>;
   mcu,als_goldh = <0x0A>;
   mcu,als_polling = <1>;
   mcu,ps_thd_add = <0x32>;
   mcu,ps_thd_fixed = <0x15>;
   pinctrl-names = "mcu_gpio_init";
   pinctrl-0 = <&mcu_init>;
   touch_enable = <1>;
   vibrate_ms = <25>;
   SR_2v85-supply = <&pm8994_l19>;
  };

  htc_mcu_flash@39 {
   compatible = "htc_mcu_flash";
   reg = <0x39>;
  };

  htc_mcu_dload@02 {
   compatible = "htc_mcu_dload";
   reg = <0x02>;
  };

 };

 htc,htc_nc_pins {
  compatible = "htc,nc_pin";

  pinctrl-names = "default";
  pinctrl-0 = <&hima_nc_pins_in_pd &hima_nc_pins_out_low>;
 };
};

&spmi_bus {
    qcom,pmi8994@3 {
        qcom,leds@d000 {
            compatible = "qcom,leds-qpnp";
            reg = <0xd000 0x100>;
            label = "rgb";
            status = "okay";

            qcom,rgb_0 {
                label = "rgb";
                qcom,id = <3>;
                qcom,mode = "pwm";
                pwms = <&pmi8994_pwm_3 0 0>;
                qcom,pwm-us = <1000>;
                qcom,max-current = <12>;
                qcom,default-state = "off";
                linux,name = "amber";
                qcom,pwm_coefficient = <20>;
            };

            qcom,rgb_1 {
                label = "rgb";
                qcom,id = <4>;
                qcom,mode = "pwm";
                pwms = <&pmi8994_pwm_2 0 0>;
                qcom,pwm-us = <1000>;
                qcom,max-current = <12>;
                qcom,default-state = "off";
                linux,name = "green";
                qcom,pwm_coefficient = <35>;
            };

        };
    };
};

&tlmm_pinmux {
 hima_nc_pins_in_pd {
  qcom,num-grp-pins = <17>;
  qcom,pins =
      <&gp 1>,
      <&gp 11>,
      <&gp 15>,
      <&gp 31>,
      <&gp 49>,

      <&gp 50>,
      <&gp 51>,
      <&gp 52>,
      <&gp 89>,
      <&gp 90>,

      <&gp 94>,
      <&gp 107>,
      <&gp 109>,
      <&gp 110>,
      <&gp 101>,

      <&gp 130>,
      <&gp 132>;
  qcom,pin-func = <0>;
  label = "hima_nc_pins_in_pd";
  hima_nc_pins_in_pd: hima_nc_pins_in_pd {
   drive-strength = <2>;
   bias-pull-down;
   input-enable;
  };
 };

 hima_nc_pins_out_low {
  qcom,num-grp-pins = <4>;
  qcom,pins =
      <&gp 118>,
      <&gp 128>,
      <&gp 142>,
      <&gp 143>;
  qcom,pin-func = <0>;
  label = "hima_nc_pins_out_low";
  hima_nc_pins_out_low: hima_nc_pins_out_low {
   drive-strength = <2>;
   bias-disable;
   output-low;
  };
 };
};

&uart_console_sleep {
 /delete-property/ bias-pull-down;
 bias-disable;
};
# 5 "arch/arm64/boot/dts/qcom/msm8994-v2-htc_hima-xc.dts" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-htc_hima-pm-pmi-gpio.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8994-htc_hima-pm-pmi-gpio.dtsi"
&pm8994_mpps {
 mpp@a100 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <0>;
  status = "okay";
 };

 mpp@a400 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <0>;
  status = "okay";
 };

 mpp@a700 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <0>;
  status = "okay";
 };
};


&pm8994_gpios {
 gpio@c000 {
  qcom,mode = <0>;
  qcom,pull = <4>;
  qcom,output-type = <0>;
  qcom,invert = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
  qcom,master-en = <0>;
  status = "okay";
 };

 gpio@cc00 {
  qcom,master-en = <0>;
 };

 gpio@cf00 {
  qcom,mode = <0>;
  qcom,pull = <4>;
  qcom,output-type = <0>;
  qcom,invert = <0>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@d200 {
  qcom,mode = <0>;
  qcom,pull = <4>;
  qcom,output-type = <0>;
  qcom,invert = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
  qcom,master-en = <0>;
  status = "okay";
 };

 gpio@d300 {
  qcom,mode = <0>;
  qcom,pull = <4>;
  qcom,output-type = <0>;
  qcom,invert = <0>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@d500 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,invert = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,out-strength = <1>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };
};


&pmi8994_mpps {
 mpp@a000 {
  qcom,mode = <4>;
  qcom,invert = <1>;
  qcom,ain-route = <0>;
  qcom,master-en = <1>;
  qcom,src-sel = <0>;
  status = "okay";
 };

 mpp@a100 {
  qcom,master-en = <0>;
  status = "okay";
 };
};


&pmi8994_gpios {
 gpio@c000 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,invert = <1>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c100 {
  qcom,mode = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c500 {
  qcom,mode = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };
};
# 6 "arch/arm64/boot/dts/qcom/msm8994-v2-htc_hima-xc.dts" 2

/ {
 model = "HTC Corporation. MSM8994v2 HIMA XC";
 qcom,msm-id = <368 0x20000>, <363 0x20000>, <372 0x20000>,
               <361 0x20000>, <367 0x20000>, <362 0x20000>,
               <355 0x20000>,
               <368 0x20001>, <363 0x20001>, <372 0x20001>,
               <361 0x20001>, <367 0x20001>, <362 0x20001>,
               <355 0x20001>;
 qcom,board-id = <2 0>;
};
