{"Source Block": ["oh/elink/hdl/emaxi.v@151:161@HdlIdDef", "   reg [7:0] \t       wstrb_b;\n   reg [63 : 0]        wdata_aligned;\n   reg [7 : 0] \t       wstrb_aligned;\n   \n   reg \t\t       txrr_access;\n   reg \t\t       txrr_access_reg;\n   reg [31:0] \t       txrr_data;\n   reg [31:0] \t       txrr_srcaddr;\n   \n   //wires\n   wire \t       aw_go;\n"], "Clone Blocks": [["oh/elink/hdl/emaxi.v@153:163", "   reg [7 : 0] \t       wstrb_aligned;\n   \n   reg \t\t       txrr_access;\n   reg \t\t       txrr_access_reg;\n   reg [31:0] \t       txrr_data;\n   reg [31:0] \t       txrr_srcaddr;\n   \n   //wires\n   wire \t       aw_go;\n   wire \t       w_go;\n   wire \t       readinfo_wren;\n"], ["oh/elink/hdl/emaxi.v@148:158", "   reg [7:0] \t       awlen_b;\n   reg \t\t       wvalid_b;\n   reg [63:0] \t       wdata_b;\n   reg [7:0] \t       wstrb_b;\n   reg [63 : 0]        wdata_aligned;\n   reg [7 : 0] \t       wstrb_aligned;\n   \n   reg \t\t       txrr_access;\n   reg \t\t       txrr_access_reg;\n   reg [31:0] \t       txrr_data;\n   reg [31:0] \t       txrr_srcaddr;\n"], ["oh/elink/hdl/emaxi.v@152:162", "   reg [63 : 0]        wdata_aligned;\n   reg [7 : 0] \t       wstrb_aligned;\n   \n   reg \t\t       txrr_access;\n   reg \t\t       txrr_access_reg;\n   reg [31:0] \t       txrr_data;\n   reg [31:0] \t       txrr_srcaddr;\n   \n   //wires\n   wire \t       aw_go;\n   wire \t       w_go;\n"]], "Diff Content": {"Delete": [[156, "   reg \t\t       txrr_access_reg;\n"]], "Add": []}}