INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asus/ROPUF/ROPUF.srcs/sources_1/new/ropuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ropuf
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/asus/ROPUF/ROPUF.srcs/sources_1/new/ropuf.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asus/ROPUF/ROPUF.srcs/sim_1/new/ropuf_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ropuf_testbench
