

================================================================
== Vivado HLS Report for 'deltaPhiHLS_float_s'
================================================================
* Date:           Fri Jun 14 18:41:40 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS_LR
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvd1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.12|     2.655|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   28|   28|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.31>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%phi1_read = call float @_ssdm_op_Read.ap_auto.float(float %phi1) nounwind" [HLS_LR/.settings/LRutility.h:47]   --->   Operation 30 'read' 'phi1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [3/3] (2.31ns)   --->   "%tmp_1 = fcmp olt float %phi1_read, 0.000000e+00" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 31 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.31> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 2> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 32 [2/3] (2.31ns)   --->   "%tmp_1 = fcmp olt float %phi1_read, 0.000000e+00" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 32 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.31> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 2> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 33 [1/3] (2.31ns)   --->   "%tmp_1 = fcmp olt float %phi1_read, 0.000000e+00" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 33 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.31> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 2> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.70>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast float %phi1_read to i32" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 34 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32, i32 23, i32 30)" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 35 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32 to i23" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 36 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.78ns)   --->   "%icmp_ln32 = icmp ne i8 %tmp, -1" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 37 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (1.11ns)   --->   "%icmp_ln32_1 = icmp eq i23 %trunc_ln32, 0" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 38 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln32)   --->   "%or_ln32 = or i1 %icmp_ln32_1, %icmp_ln32" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 39 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln32)   --->   "%and_ln32 = and i1 %or_ln32, %tmp_1" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 40 'and' 'and_ln32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln32)   --->   "%xor_ln33 = xor i32 %bitcast_ln32, -2147483648" [HLS_LR/.settings/LRutility.h:33->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 41 'xor' 'xor_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln32)   --->   "%bitcast_ln33 = bitcast i32 %xor_ln33 to float" [HLS_LR/.settings/LRutility.h:33->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 42 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.59ns) (out node of the LUT)   --->   "%select_ln32 = select i1 %and_ln32, float %bitcast_ln33, float %phi1_read" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 43 'select' 'select_ln32' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.31>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast float %select_ln32 to i32" [HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 44 'bitcast' 'bitcast_ln40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln40, i32 23, i32 30)" [HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 45 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i32 %bitcast_ln40 to i23" [HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 46 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.78ns)   --->   "%icmp_ln40 = icmp ne i8 %tmp_2, -1" [HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 47 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (1.11ns)   --->   "%icmp_ln40_1 = icmp eq i23 %trunc_ln40, 0" [HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 48 'icmp' 'icmp_ln40_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [3/3] (2.31ns)   --->   "%tmp_3 = fcmp ole float %select_ln32, 0x400921FB60000000" [HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 49 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.31> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 2> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.31>
ST_6 : Operation 50 [2/3] (2.31ns)   --->   "%tmp_3 = fcmp ole float %select_ln32, 0x400921FB60000000" [HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 50 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.31> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 2> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.65>
ST_7 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln40)   --->   "%or_ln40 = or i1 %icmp_ln40_1, %icmp_ln40" [HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 51 'or' 'or_ln40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/3] (2.31ns)   --->   "%tmp_3 = fcmp ole float %select_ln32, 0x400921FB60000000" [HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 52 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.31> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 2> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln40 = and i1 %or_ln40, %tmp_3" [HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 53 'and' 'and_ln40' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%guard_variable_for_f_1 = load i1* @guard_variable_for_f, align 1" [HLS_LR/.settings/LRutility.h:42->HLS_LR/.settings/LRutility.h:48]   --->   Operation 54 'load' 'guard_variable_for_f_1' <Predicate = (!and_ln40)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %guard_variable_for_f_1, label %._crit_edge1.i, label %codeRepl" [HLS_LR/.settings/LRutility.h:42->HLS_LR/.settings/LRutility.h:48]   --->   Operation 55 'br' <Predicate = (!and_ln40)> <Delay = 0.00>
ST_7 : Operation 56 [6/6] (2.56ns)   --->   "%tmp_2_i_i_i = fmul float %phi1_read, 0x3FC45F3060000000" [HLS_LR/.settings/LRutility.h:42->HLS_LR/.settings/LRutility.h:48]   --->   Operation 56 'fmul' 'tmp_2_i_i_i' <Predicate = (!and_ln40 & !guard_variable_for_f_1)> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "store i1 true, i1* @guard_variable_for_f, align 1" [HLS_LR/.settings/LRutility.h:42->HLS_LR/.settings/LRutility.h:48]   --->   Operation 57 'store' <Predicate = (!and_ln40 & !guard_variable_for_f_1)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 58 [1/1] (0.83ns)   --->   "br i1 %and_ln40, label %"reduceRangeHLS<float>.exit", label %0" [HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.83>
ST_8 : Operation 59 [5/6] (2.56ns)   --->   "%tmp_2_i_i_i = fmul float %phi1_read, 0x3FC45F3060000000" [HLS_LR/.settings/LRutility.h:42->HLS_LR/.settings/LRutility.h:48]   --->   Operation 59 'fmul' 'tmp_2_i_i_i' <Predicate = (!and_ln40 & !guard_variable_for_f_1)> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 60 [4/6] (2.56ns)   --->   "%tmp_2_i_i_i = fmul float %phi1_read, 0x3FC45F3060000000" [HLS_LR/.settings/LRutility.h:42->HLS_LR/.settings/LRutility.h:48]   --->   Operation 60 'fmul' 'tmp_2_i_i_i' <Predicate = (!and_ln40 & !guard_variable_for_f_1)> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 61 [3/6] (2.56ns)   --->   "%tmp_2_i_i_i = fmul float %phi1_read, 0x3FC45F3060000000" [HLS_LR/.settings/LRutility.h:42->HLS_LR/.settings/LRutility.h:48]   --->   Operation 61 'fmul' 'tmp_2_i_i_i' <Predicate = (!and_ln40 & !guard_variable_for_f_1)> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 62 [2/6] (2.56ns)   --->   "%tmp_2_i_i_i = fmul float %phi1_read, 0x3FC45F3060000000" [HLS_LR/.settings/LRutility.h:42->HLS_LR/.settings/LRutility.h:48]   --->   Operation 62 'fmul' 'tmp_2_i_i_i' <Predicate = (!and_ln40 & !guard_variable_for_f_1)> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.56>
ST_12 : Operation 63 [1/6] (2.56ns)   --->   "%tmp_2_i_i_i = fmul float %phi1_read, 0x3FC45F3060000000" [HLS_LR/.settings/LRutility.h:42->HLS_LR/.settings/LRutility.h:48]   --->   Operation 63 'fmul' 'tmp_2_i_i_i' <Predicate = (!and_ln40 & !guard_variable_for_f_1)> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "store float %tmp_2_i_i_i, float* @n, align 4" [HLS_LR/.settings/LRutility.h:42->HLS_LR/.settings/LRutility.h:48]   --->   Operation 64 'store' <Predicate = (!and_ln40 & !guard_variable_for_f_1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.56>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%n_load = load float* @n, align 4" [HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48]   --->   Operation 65 'load' 'n_load' <Predicate = (!and_ln40)> <Delay = 0.00>
ST_13 : Operation 66 [6/6] (2.56ns)   --->   "%tmp_3_i = fmul float %n_load, 0x401921FB60000000" [HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48]   --->   Operation 66 'fmul' 'tmp_3_i' <Predicate = (!and_ln40)> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.56>
ST_14 : Operation 67 [5/6] (2.56ns)   --->   "%tmp_3_i = fmul float %n_load, 0x401921FB60000000" [HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48]   --->   Operation 67 'fmul' 'tmp_3_i' <Predicate = (!and_ln40)> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.56>
ST_15 : Operation 68 [4/6] (2.56ns)   --->   "%tmp_3_i = fmul float %n_load, 0x401921FB60000000" [HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48]   --->   Operation 68 'fmul' 'tmp_3_i' <Predicate = (!and_ln40)> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.56>
ST_16 : Operation 69 [3/6] (2.56ns)   --->   "%tmp_3_i = fmul float %n_load, 0x401921FB60000000" [HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48]   --->   Operation 69 'fmul' 'tmp_3_i' <Predicate = (!and_ln40)> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.56>
ST_17 : Operation 70 [2/6] (2.56ns)   --->   "%tmp_3_i = fmul float %n_load, 0x401921FB60000000" [HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48]   --->   Operation 70 'fmul' 'tmp_3_i' <Predicate = (!and_ln40)> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.56>
ST_18 : Operation 71 [1/6] (2.56ns)   --->   "%tmp_3_i = fmul float %n_load, 0x401921FB60000000" [HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48]   --->   Operation 71 'fmul' 'tmp_3_i' <Predicate = (!and_ln40)> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.46>
ST_19 : Operation 72 [10/10] (2.46ns)   --->   "%tmp_4_i = fsub float %phi1_read, %tmp_3_i" [HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48]   --->   Operation 72 'fsub' 'tmp_4_i' <Predicate = (!and_ln40)> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.46>
ST_20 : Operation 73 [9/10] (2.46ns)   --->   "%tmp_4_i = fsub float %phi1_read, %tmp_3_i" [HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48]   --->   Operation 73 'fsub' 'tmp_4_i' <Predicate = (!and_ln40)> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.46>
ST_21 : Operation 74 [8/10] (2.46ns)   --->   "%tmp_4_i = fsub float %phi1_read, %tmp_3_i" [HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48]   --->   Operation 74 'fsub' 'tmp_4_i' <Predicate = (!and_ln40)> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.46>
ST_22 : Operation 75 [7/10] (2.46ns)   --->   "%tmp_4_i = fsub float %phi1_read, %tmp_3_i" [HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48]   --->   Operation 75 'fsub' 'tmp_4_i' <Predicate = (!and_ln40)> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.46>
ST_23 : Operation 76 [6/10] (2.46ns)   --->   "%tmp_4_i = fsub float %phi1_read, %tmp_3_i" [HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48]   --->   Operation 76 'fsub' 'tmp_4_i' <Predicate = (!and_ln40)> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.46>
ST_24 : Operation 77 [5/10] (2.46ns)   --->   "%tmp_4_i = fsub float %phi1_read, %tmp_3_i" [HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48]   --->   Operation 77 'fsub' 'tmp_4_i' <Predicate = (!and_ln40)> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.46>
ST_25 : Operation 78 [4/10] (2.46ns)   --->   "%tmp_4_i = fsub float %phi1_read, %tmp_3_i" [HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48]   --->   Operation 78 'fsub' 'tmp_4_i' <Predicate = (!and_ln40)> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.46>
ST_26 : Operation 79 [3/10] (2.46ns)   --->   "%tmp_4_i = fsub float %phi1_read, %tmp_3_i" [HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48]   --->   Operation 79 'fsub' 'tmp_4_i' <Predicate = (!and_ln40)> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.46>
ST_27 : Operation 80 [2/10] (2.46ns)   --->   "%tmp_4_i = fsub float %phi1_read, %tmp_3_i" [HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48]   --->   Operation 80 'fsub' 'tmp_4_i' <Predicate = (!and_ln40)> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.46>
ST_28 : Operation 81 [1/10] (2.46ns)   --->   "%tmp_4_i = fsub float %phi1_read, %tmp_3_i" [HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48]   --->   Operation 81 'fsub' 'tmp_4_i' <Predicate = (!and_ln40)> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 0.83>
ST_29 : Operation 82 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i"   --->   Operation 82 'br' <Predicate = (!and_ln40 & !guard_variable_for_f_1)> <Delay = 0.00>
ST_29 : Operation 83 [1/1] (0.83ns)   --->   "br label %"reduceRangeHLS<float>.exit"" [HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48]   --->   Operation 83 'br' <Predicate = (!and_ln40)> <Delay = 0.83>
ST_29 : Operation 84 [1/1] (0.00ns)   --->   "%p_0_i = phi float [ %tmp_4_i, %._crit_edge1.i ], [ %phi1_read, %_ifconv ]" [HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48]   --->   Operation 84 'phi' 'p_0_i' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 85 [1/1] (0.00ns)   --->   "ret float %p_0_i" [HLS_LR/.settings/LRutility.h:48]   --->   Operation 85 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.12ns, clock uncertainty: 0.391ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	wire read on port 'phi1' (HLS_LR/.settings/LRutility.h:47) [4]  (0 ns)
	'fcmp' operation ('tmp_1', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48) [11]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48) [11]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48) [11]  (2.32 ns)

 <State 4>: 1.71ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln32_1', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48) [9]  (1.12 ns)
	'or' operation ('or_ln32', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48) [10]  (0 ns)
	'and' operation ('and_ln32', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48) [12]  (0 ns)
	'select' operation ('select_ln32', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48) [15]  (0.593 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48) [22]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48) [22]  (2.32 ns)

 <State 7>: 2.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48) [22]  (2.32 ns)
	'and' operation ('and_ln40', HLS_LR/.settings/LRutility.h:40->HLS_LR/.settings/LRutility.h:48) [23]  (0.337 ns)

 <State 8>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i_i_i', HLS_LR/.settings/LRutility.h:42->HLS_LR/.settings/LRutility.h:48) [29]  (2.56 ns)

 <State 9>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i_i_i', HLS_LR/.settings/LRutility.h:42->HLS_LR/.settings/LRutility.h:48) [29]  (2.56 ns)

 <State 10>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i_i_i', HLS_LR/.settings/LRutility.h:42->HLS_LR/.settings/LRutility.h:48) [29]  (2.56 ns)

 <State 11>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i_i_i', HLS_LR/.settings/LRutility.h:42->HLS_LR/.settings/LRutility.h:48) [29]  (2.56 ns)

 <State 12>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i_i_i', HLS_LR/.settings/LRutility.h:42->HLS_LR/.settings/LRutility.h:48) [29]  (2.56 ns)

 <State 13>: 2.56ns
The critical path consists of the following:
	'load' operation ('n_load', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) on static variable 'n' [34]  (0 ns)
	'fmul' operation ('tmp_3_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) [35]  (2.56 ns)

 <State 14>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) [35]  (2.56 ns)

 <State 15>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) [35]  (2.56 ns)

 <State 16>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) [35]  (2.56 ns)

 <State 17>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) [35]  (2.56 ns)

 <State 18>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) [35]  (2.56 ns)

 <State 19>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) [36]  (2.46 ns)

 <State 20>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) [36]  (2.46 ns)

 <State 21>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) [36]  (2.46 ns)

 <State 22>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) [36]  (2.46 ns)

 <State 23>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) [36]  (2.46 ns)

 <State 24>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) [36]  (2.46 ns)

 <State 25>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) [36]  (2.46 ns)

 <State 26>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) [36]  (2.46 ns)

 <State 27>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) [36]  (2.46 ns)

 <State 28>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) [36]  (2.46 ns)

 <State 29>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_0_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) with incoming values : ('phi1', HLS_LR/.settings/LRutility.h:47) ('tmp_4_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) [39]  (0.835 ns)
	'phi' operation ('p_0_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) with incoming values : ('phi1', HLS_LR/.settings/LRutility.h:47) ('tmp_4_i', HLS_LR/.settings/LRutility.h:43->HLS_LR/.settings/LRutility.h:48) [39]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
