<!DOCTYPE html>
<html></html>
<script type="text/javascript" src="/vendor/bower_components/jquery/jquery.js"></script>
<script type="text/javascript" src="/vendor/bower_components/typeahead.js/dist/bloodhound.js"></script>
<script type="text/javascript" src="/vendor/bower_components/typeahead.js/dist/typeahead.jquery.js"></script>
<script type="text/javascript" src="/scripts/autocomplete.js"></script>
<link rel="stylesheet" href="/vendor/bower_components/bootstrap/dist/css/bootstrap.css">
<link rel="stylesheet" href="/typeahead.css">
<input id="search" type="text" placeholder="Mnemonic" class="typeahead">
<h1>ADDSD -- Add Scalar Double-Precision Floating-Point Values</h1>
<h2>Short description</h2>
<p> Adds the low double-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the double-precision floating-point result in the destination operand.</p>
<h2>Long description</h2>
<p> Adds the low double-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the double-precision floating-point result in the destination operand. The source operand can be an XMM register or a 64-bit memory location. The destination operand is an XMM register. See Chapter 11 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an overview of a scalar double-precision floating-point operation. In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15). 128-bit Legacy SSE version: Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged. VEX.128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.</p>
<h2>Affected flags</h2>
<p></p>
<script type="text/javascript">window.onload = function () { initTypeAhead(); }</script>