module up_down_counter (
 input wire clk,
 input wire reset,
 input wire up_down,
 output reg [3:0] count
);
 always @(posedge clk or posedge reset) begin
 if (reset)
 count <= 0;
 else if (up_down)
 count <= count + 1;
 else
 count <= count - 1;
 end
endmodule



module tb_up_down_counter;
 reg clk;
 reg reset;
 reg up_down;
 wire [3:0] count;
 up_down_counter uut (
 .clk(clk),
 .reset(reset),
 .up_down(up_down),
 .count(count)
 );
 initial begin
 clk = 0;
 reset = 1;
 up_down = 1;
 #10 reset = 0;
 #20 up_down = 1;
 #100 up_down = 0;
 #100 $finish;
 end
 always #5 clk = ~clk;
endmodule
