// Seed: 4074330311
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_12;
  tri1 id_13;
  assign module_1.id_2 = 0;
  logic [7:0][1] id_14;
  id_15(
      id_12
  );
  assign id_3 = 1'b0;
  id_16(
      id_13
  );
endmodule
module module_1;
  id_2 :
  assert property (@(posedge id_1 or 1 or id_2) 1) disable id_3[1];
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
