
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: LAPTOP-6FQD1N4B

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202309synp1, Build 280R, Built Jun 20 2024 08:13:40, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
26       C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38)

*******************************************************************
Modules that may have changed as a result of file changes: 71
MID:  lib.cell.view
0        work.APBM.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
1        work.APBS.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
3        work.BANKCTRLM.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
4        work.BANKCTRL_GPIO.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
5        work.BANKCTRL_HSIO.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
6        work.BANKEN.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
7        work.CLKBUF_DIFF.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
8        work.CLKBUF_DIFF_ODT.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
9        work.CORELNKTMR_V.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
10       work.CRN_COMMON.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
11       work.CRN_INT.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
12       work.CRYPTO.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
13       work.CRYPTO_SOC.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
14       work.DEBUG.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
15       work.DLL.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
16       work.DRI.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
17       work.ENFORCE.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
18       work.GLITCHDETECT.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
19       work.GPSS_COMMON.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
20       work.HS_IO_CLK.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
21       work.ICB_BANKCLK.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
22       work.ICB_CLKDIV.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
23       work.ICB_CLKDIVDELAY.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
24       work.ICB_CLKINT.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
25       work.ICB_CLKSTOP.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
26       work.ICB_CLKSTOP_EN.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
27       work.ICB_INT.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
28       work.ICB_MUXING.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
29       work.ICB_NGMUX.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
30       work.INIT.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
31       work.IOD.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
32       work.LANECTRL.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
33       work.LANERST.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
34       work.OSC_RC160MHZ.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
35       work.OSC_RC200MHZ.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
36       work.OSC_RC2MHZ.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
37       work.PCIE.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
38       work.PCIE_COMMON.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
39       work.PFSOC_SCSM.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
40       work.PF_SPI.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
41       work.PLL.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
42       work.QUADRST.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
43       work.QUADRST_PCIE.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
44       work.SCB.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
46       work.SYSCTRL_RESET_STATUS.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
47       work.SYSRESET.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
48       work.SYS_SERVICES.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
49       work.TAMPER.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
50       work.TVS.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
51       work.TX_PLL.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
52       work.UPROM.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
53       work.USPI.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
54       work.VOLTAGEDETECT.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
55       work.VREFBANKDYN.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
56       work.VREFCTRL.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
57       work.XCVR.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
58       work.XCVR_64B6XB.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
59       work.XCVR_8B10B.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
60       work.XCVR_APB_LINK.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
61       work.XCVR_APB_LINK_V.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
62       work.XCVR_APB_LINK_V2.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
63       work.XCVR_DUAL_PCS.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
64       work.XCVR_PIPE.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
65       work.XCVR_PIPE_AXI0.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
66       work.XCVR_PIPE_AXI1.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
67       work.XCVR_PMA.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
68       work.XCVR_REF_CLK.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
69       work.XCVR_REF_CLK_N.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
70       work.XCVR_REF_CLK_P.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
71       work.XCVR_TEST.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)
72       work.XCVR_VV.verilog may have changed because the following files changed:
                        C:\repo2\gpb\dmd\P1060973_FPGA\component\polarfire_syn_comps.v (2025-04-25 20:23:31, 2025-04-25 20:24:38) <-- (module definition)

*******************************************************************
Unmodified files: 29
FID:  path (timestamp)
0        C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\generic\acg5.v (2024-07-25 23:12:34)
1        C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd2008\arith.vhd (2024-07-25 23:03:50)
2        C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd2008\location.map (2024-07-25 23:03:50)
3        C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd2008\numeric.vhd (2024-07-25 23:29:38)
4        C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd2008\std.vhd (2024-07-25 23:04:16)
5        C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd2008\std1164.vhd (2024-07-25 23:03:50)
6        C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd2008\std_textio.vhd (2024-07-25 23:03:50)
7        C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd2008\unsigned.vhd (2024-07-25 23:03:50)
8        C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd\hyperents.vhd (2024-07-25 23:03:50)
9        C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd\math_real.vhd (2024-07-25 23:29:32)
10       C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (2024-07-25 23:03:50)
11       C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd\umr_capim.vhd (2024-07-25 23:03:50)
12       C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vlog\hypermods.v (2024-07-25 23:03:48)
13       C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vlog\scemi_objects.v (2024-07-25 23:03:48)
14       C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vlog\scemi_pipes.svh (2024-07-25 23:03:48)
27       C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ADDR_DECODER.v (2025-04-24 22:03:43)
37       C:\repo2\gpb\dmd\P1060973_FPGA\hdl\CLK_DIV.V (2025-04-23 21:47:32)
38       C:\repo2\gpb\dmd\P1060973_FPGA\hdl\CLK_GEN.v (2025-04-23 21:47:32)
39       C:\repo2\gpb\dmd\P1060973_FPGA\hdl\FREQ_COUNTER.v (2025-04-23 21:47:32)
28       C:\repo2\gpb\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v (2025-04-23 21:47:32)
40       C:\repo2\gpb\dmd\P1060973_FPGA\hdl\Timer_Counter.v (2025-04-23 21:47:32)
29       C:\repo2\gpb\dmd\P1060973_FPGA\hdl\afifo.v (2025-04-23 21:47:32)
30       C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmd_server.v (2025-04-23 21:47:32)
31       C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd (2025-04-23 21:47:32)
32       C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_buffer.v (2025-04-23 21:47:32)
33       C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_read.v (2025-04-23 21:47:32)
34       C:\repo2\gpb\dmd\P1060973_FPGA\hdl\msg_write.v (2025-04-23 21:47:32)
35       C:\repo2\gpb\dmd\P1060973_FPGA\hdl\opb_emu_target.v (2025-04-25 19:15:17)
36       C:\repo2\gpb\dmd\P1060973_FPGA\hdl\top.v (2025-04-25 20:23:27)

*******************************************************************
Unchanged modules: 15
MID:  lib.cell.view
2        work.AdderDecode.verilog
82       work.CLOCK_DIV.verilog
83       work.ClkGen.verilog
84       work.OSCILLATOR_COUNTER.verilog
45       work.SCRATCH_PAD_REGISTER.verilog
85       work.TIMER_COUNTER.verilog
73       work.afifo.verilog
74       work.cmd_server.verilog
75       work.cmn_uart.rtl
76       work.cmn_uart.vhdl
77       work.msg_buffer.verilog
78       work.msg_read.verilog
79       work.msg_write.verilog
80       work.opb_emu_target.verilog
81       work.top.verilog
