

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Tue Apr 10 00:18:54 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mnist_fp32_naive
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  129|  129|  129|  129|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  128|  128|         2|          -|          -|    64|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    103|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     81|
|Register         |        -|      -|      51|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     117|    423|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |mnist_fp32_naive_g8j_U43  |mnist_fp32_naive_g8j  |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |ii_1_fu_100_p2     |     +    |      0|  0|  15|           7|           1|
    |ap_block_state2    |    and   |      0|  0|   8|           1|           1|
    |ap_condition_94    |    and   |      0|  0|   8|           1|           1|
    |tmp_9_fu_141_p2    |    and   |      0|  0|   8|           1|           1|
    |exitcond_fu_94_p2  |   icmp   |      0|  0|  11|           7|           8|
    |notlhs_fu_123_p2   |   icmp   |      0|  0|  11|           8|           2|
    |notrhs_fu_129_p2   |   icmp   |      0|  0|  18|          23|           1|
    |ap_block_state1    |    or    |      0|  0|   8|           1|           1|
    |ap_block_state3    |    or    |      0|  0|   8|           1|           1|
    |tmp_7_fu_135_p2    |    or    |      0|  0|   8|           1|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 103|          51|          18|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  21|          4|    1|          4|
    |ap_done           |   9|          2|    1|          2|
    |data_in_V_blk_n   |   9|          2|    1|          2|
    |data_out_V_blk_n  |   9|          2|    1|          2|
    |data_out_V_din    |  15|          3|   32|         96|
    |ii_reg_78         |   9|          2|    7|         14|
    |real_start        |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  81|         17|   44|        122|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   3|   0|    3|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |ii_1_reg_150    |   7|   0|    7|          0|
    |ii_reg_78       |   7|   0|    7|          0|
    |start_once_reg  |   1|   0|    1|          0|
    |tmp_1_reg_155   |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  51|   0|   51|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     relu     | return value |
|start_full_n       |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     relu     | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     relu     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     relu     | return value |
|start_out          | out |    1| ap_ctrl_hs |     relu     | return value |
|start_write        | out |    1| ap_ctrl_hs |     relu     | return value |
|data_in_V_dout     |  in |   32|   ap_fifo  |   data_in_V  |    pointer   |
|data_in_V_empty_n  |  in |    1|   ap_fifo  |   data_in_V  |    pointer   |
|data_in_V_read     | out |    1|   ap_fifo  |   data_in_V  |    pointer   |
|data_out_V_din     | out |   32|   ap_fifo  |  data_out_V  |    pointer   |
|data_out_V_full_n  |  in |    1|   ap_fifo  |  data_out_V  |    pointer   |
|data_out_V_write   | out |    1|   ap_fifo  |  data_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

