Synthesizing design: sub_bytes.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg85/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { sub_bytes.sv}
Running PRESTO HDLC
Compiling source file ./source/sub_bytes.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate sub_bytes -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|   sub_bytes/17   |  256   |    8    |      8       | N  |
|   sub_bytes/18   |  256   |    8    |      8       | N  |
|   sub_bytes/19   |  256   |    8    |      8       | N  |
|   sub_bytes/20   |  256   |    8    |      8       | N  |
|   sub_bytes/21   |  256   |    8    |      8       | N  |
|   sub_bytes/22   |  256   |    8    |      8       | N  |
|   sub_bytes/23   |  256   |    8    |      8       | N  |
|   sub_bytes/24   |  256   |    8    |      8       | N  |
|   sub_bytes/25   |  256   |    8    |      8       | N  |
|   sub_bytes/26   |  256   |    8    |      8       | N  |
|   sub_bytes/27   |  256   |    8    |      8       | N  |
|   sub_bytes/28   |  256   |    8    |      8       | N  |
|   sub_bytes/29   |  256   |    8    |      8       | N  |
|   sub_bytes/30   |  256   |    8    |      8       | N  |
|   sub_bytes/31   |  256   |    8    |      8       | N  |
|   sub_bytes/32   |  256   |    8    |      8       | N  |
===========================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'sub_bytes'.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
create_clock "clk" -name "clk" -period 5.0
Warning: Can't find object 'clk' in design 'sub_bytes'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
# Step 3: Compile the design
compile -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |           |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sub_bytes'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'sub_bytes' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:50 4326336.0      0.00       0.0      31.9                          
    0:00:50 4326336.0      0.00       0.0      31.9                          
    0:00:50 4326336.0      0.00       0.0      31.9                          
    0:00:50 4326336.0      0.00       0.0      31.9                          
    0:00:50 4326336.0      0.00       0.0      31.9                          
    0:00:50 4326336.0      0.00       0.0      31.9                          
    0:00:50 4326336.0      0.00       0.0      31.9                          
    0:00:50 4326336.0      0.00       0.0      31.9                          
    0:00:50 4326336.0      0.00       0.0      31.9                          
    0:00:52 4328640.0      0.00       0.0      26.7                          
    0:00:52 4332096.0      0.00       0.0      21.8                          
    0:00:54 4332096.0      0.00       0.0      21.6                          
    0:00:55 4332096.0      0.00       0.0      21.6                          
    0:00:55 4332096.0      0.00       0.0      21.6                          
    0:00:55 4332096.0      0.00       0.0      21.6                          
    0:00:55 4332096.0      0.00       0.0      21.6                          
    0:00:55 4332096.0      0.00       0.0      21.5                          
    0:00:55 4332096.0      0.00       0.0      21.5                          
    0:00:55 4332096.0      0.00       0.0      21.5                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:55 4332096.0      0.00       0.0      21.5                          
    0:00:55 4332096.0      0.00       0.0      21.5                          
    0:00:55 4332096.0      0.00       0.0      21.5                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:55 4332096.0      0.00       0.0      21.5                          
    0:00:56 4334400.0      0.00       0.0      13.5 alt52/net131012          
    0:00:56 4339008.0      0.00       0.0      10.4 alt52/net122888          
    0:00:56 4343904.0      0.00       0.0       7.1 alt16/net129189          
    0:00:57 4348224.0      0.00       0.0       4.6 alt40/net118216          
    0:00:57 4353408.0      0.00       0.0       2.7 alt46/net120764          
    0:00:57 4358736.0      0.00       0.0       1.0 alt10/net128869          
    0:00:57 4363200.0      0.00       0.0       0.2 alt40/net119013          
    0:00:57 4366368.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:57 4366368.0      0.00       0.0       0.0                          
    0:00:57 4366368.0      0.00       0.0       0.0                          
    0:00:58 4356000.0      0.00       0.0       0.0                          
    0:00:59 4349448.0      0.00       0.0       0.0                          
    0:00:59 4345488.0      0.00       0.0       0.0                          
    0:00:59 4343544.0      0.00       0.0       0.0                          
    0:00:59 4343400.0      0.00       0.0       0.0                          
    0:00:59 4343256.0      0.00       0.0       0.0                          
    0:00:59 4343112.0      0.00       0.0       0.0                          
    0:00:59 4342968.0      0.00       0.0       0.0                          
    0:00:59 4342824.0      0.00       0.0       0.0                          
    0:00:59 4342680.0      0.00       0.0       0.0                          
    0:00:59 4342536.0      0.00       0.0       0.0                          
    0:00:59 4342392.0      0.00       0.0       0.0                          
    0:00:59 4342248.0      0.00       0.0       0.0                          
    0:00:59 4342104.0      0.00       0.0       0.0                          
    0:00:59 4341960.0      0.00       0.0       0.0                          
    0:00:59 4341816.0      0.00       0.0       0.0                          
    0:00:59 4341816.0      0.00       0.0       0.0                          
    0:01:00 4341816.0      0.00       0.0       0.0                          
    0:01:00 4341816.0      0.00       0.0       0.0                          
    0:01:00 4341816.0      0.00       0.0       0.0                          
    0:01:00 4341816.0      0.00       0.0       0.0                          
    0:01:00 4341816.0      0.00       0.0       0.0                          
    0:01:00 4341816.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/sub_bytes.rep
report_area >> reports/sub_bytes.rep
report_power -hier >> reports/sub_bytes.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/sub_bytes.v"
Writing verilog file '/home/ecegrid/a/mg85/ece337/337Project/mapped/sub_bytes.v'.
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
quit

Thank you...
Done


