#define NULL ((void*)0)
typedef unsigned long size_t;  // Customize by platform.
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;  // Either arithmetic or pointer type.
/* By default, we understand bool (as a convenience). */
typedef int bool;
#define false 0
#define true 1

/* Forward declarations */
typedef  struct TYPE_20__   TYPE_8__ ;
typedef  struct TYPE_19__   TYPE_7__ ;
typedef  struct TYPE_18__   TYPE_6__ ;
typedef  struct TYPE_17__   TYPE_5__ ;
typedef  struct TYPE_16__   TYPE_4__ ;
typedef  struct TYPE_15__   TYPE_3__ ;
typedef  struct TYPE_14__   TYPE_2__ ;
typedef  struct TYPE_13__   TYPE_1__ ;
typedef  struct TYPE_12__   TYPE_11__ ;

/* Type definitions */
typedef  int /*<<< orphan*/  uint32_t ;
struct TYPE_18__ {int /*<<< orphan*/  os_func_data; TYPE_5__* os_func; } ;
typedef  TYPE_6__ esp_flash_t ;
struct TYPE_19__ {int cs_io_num; size_t host_id; size_t cs_id; } ;
typedef  TYPE_7__ esp_flash_spi_device_config_t ;
struct TYPE_20__ {int spics_in; int* spics_out; } ;
struct TYPE_17__ {int /*<<< orphan*/  (* end ) (int /*<<< orphan*/ ) ;int /*<<< orphan*/  (* start ) (int /*<<< orphan*/ ) ;} ;
struct TYPE_16__ {scalar_t__ pad_driver; } ;
struct TYPE_15__ {int data; } ;
struct TYPE_14__ {int oen_inv_sel; scalar_t__ oen_sel; } ;
struct TYPE_13__ {scalar_t__ sig_in_sel; } ;
struct TYPE_12__ {int enable_w1ts; TYPE_4__* pin; TYPE_3__ enable1_w1ts; TYPE_2__* func_out_sel_cfg; TYPE_1__* func_in_sel_cfg; } ;

/* Variables and functions */
 TYPE_11__ GPIO ; 
 int /*<<< orphan*/ * GPIO_PIN_MUX_REG ; 
 int PIN_FUNC_GPIO ; 
 int /*<<< orphan*/  FUNC0 (int /*<<< orphan*/ ,int) ; 
 int /*<<< orphan*/  FUNC1 (int /*<<< orphan*/ ) ; 
 int /*<<< orphan*/  FUNC2 (int,int,int) ; 
 int /*<<< orphan*/  FUNC3 (int,int,int,int) ; 
 TYPE_8__* spi_periph_signal ; 
 int /*<<< orphan*/  FUNC4 (int /*<<< orphan*/ ) ; 
 int /*<<< orphan*/  FUNC5 (int /*<<< orphan*/ ) ; 

void FUNC6(esp_flash_t *chip, const esp_flash_spi_device_config_t *config, bool use_iomux)
{
    //Not using spicommon_cs_initialize since we don't want to put the whole
    //spi_periph_signal into the DRAM. Copy these data from flash before the
    //cache disabling
    int cs_io_num = config->cs_io_num;
    int spics_in = spi_periph_signal[config->host_id].spics_in;
    int spics_out = spi_periph_signal[config->host_id].spics_out[config->cs_id];
    uint32_t iomux_reg = GPIO_PIN_MUX_REG[cs_io_num];

    //To avoid the panic caused by flash data line conflicts during cs line
    //initialization, disable the cache temporarily
    chip->os_func->start(chip->os_func_data);
    if (use_iomux) {
        GPIO.func_in_sel_cfg[spics_in].sig_in_sel = 0;
        FUNC1(iomux_reg);
        GPIO.func_out_sel_cfg[spics_out].oen_sel = 0;
        GPIO.func_out_sel_cfg[spics_out].oen_inv_sel = false;
        FUNC0(iomux_reg, 1);
    } else {
        FUNC1(iomux_reg);
        if (cs_io_num < 32) {
            GPIO.enable_w1ts = (0x1 << cs_io_num);
        } else {
            GPIO.enable1_w1ts.data = (0x1 << (cs_io_num - 32));
        }
        GPIO.pin[cs_io_num].pad_driver = 0;
        FUNC3(cs_io_num, spics_out, false, false);
        if (config->cs_id == 0) {
            FUNC2(cs_io_num, spics_in, false);
        }
        FUNC0(iomux_reg, PIN_FUNC_GPIO);
    }
    chip->os_func->end(chip->os_func_data);
}