# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do CPU_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Admin/Documents/ELEC374Project/ELEC374Project {C:/Users/Admin/Documents/ELEC374Project/ELEC374Project/shr_32bit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shr
# 
# Top level modules:
# 	shr
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Admin/Documents/ELEC374Project/ELEC374Project {C:/Users/Admin/Documents/ELEC374Project/ELEC374Project/registerTB.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module registerTB
# 
# Top level modules:
# 	registerTB
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  registerTB
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps registerTB 
# Loading work.registerTB
# ** Error: (vsim-3033) C:/Users/Admin/Documents/ELEC374Project/ELEC374Project/registerTB.v(6): Instantiation of 'register' failed. The design unit was not found.
# 
#         Region: /registerTB
#         Searched libraries:
#             C:/altera/13.0sp1/modelsim_ase/altera/verilog/altera
#             C:/altera/13.0sp1/modelsim_ase/altera/verilog/220model
#             C:/altera/13.0sp1/modelsim_ase/altera/verilog/sgate
#             C:/altera/13.0sp1/modelsim_ase/altera/verilog/altera_mf
#             C:/altera/13.0sp1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/altera/13.0sp1/modelsim_ase/altera/verilog/cycloneiii
#             C:/Users/Admin/Documents/ELEC374Project/ELEC374Project/simulation/modelsim/rtl_work
#             C:/Users/Admin/Documents/ELEC374Project/ELEC374Project/simulation/modelsim/rtl_work
#             C:/Users/Admin/Documents/ELEC374Project/ELEC374Project/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./CPU_run_msim_rtl_verilog.do PAUSED at line 12
# Load canceled
