Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:32:50 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/v_fltr_496/post_route_timing.rpt
| Design       : v_fltr_496
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
more_inst/buff2_reg[0]_srl2/CLK
                               more_inst/dout_reg[0]/D        8.835         
more_inst/buff2_reg[1]_srl2/CLK
                               more_inst/dout_reg[1]/D        8.835         
more_inst/buff2_reg[2]_srl2/CLK
                               more_inst/dout_reg[2]/D        8.835         
more_inst/buff2_reg[3]_srl2/CLK
                               more_inst/dout_reg[3]/D        8.835         
more_inst/buff2_reg[4]_srl2/CLK
                               more_inst/dout_reg[4]/D        8.835         
more_inst/buff2_reg[5]_srl2/CLK
                               more_inst/dout_reg[5]/D        8.835         
more_inst/buff2_reg[6]_srl2/CLK
                               more_inst/dout_reg[6]/D        8.835         
more_inst/buff2_reg[7]_srl2/CLK
                               more_inst/dout_reg[7]/D        8.835         
fifo10/dout_reg[0]_srl32/CLK   more_inst/buff2_reg[0]_srl2/D  9.023         
fifo10/dout_reg[1]_srl32/CLK   more_inst/buff2_reg[1]_srl2/D  9.023         
fifo10/dout_reg[2]_srl32/CLK   more_inst/buff2_reg[2]_srl2/D  9.023         
fifo10/dout_reg[3]_srl32/CLK   more_inst/buff2_reg[3]_srl2/D  9.023         
fifo10/dout_reg[4]_srl32/CLK   more_inst/buff2_reg[4]_srl2/D  9.023         
fifo10/dout_reg[5]_srl32/CLK   more_inst/buff2_reg[5]_srl2/D  9.023         
fifo10/dout_reg[6]_srl32/CLK   more_inst/buff2_reg[6]_srl2/D  9.023         
fifo10/dout_reg[7]_srl32/CLK   more_inst/buff2_reg[7]_srl2/D  9.023         
fifo0/buff1_reg[0]/C           fifo10/dout_reg[0]_srl32/D     9.325         
fifo0/buff1_reg[1]/C           fifo10/dout_reg[1]_srl32/D     9.325         
fifo0/buff1_reg[2]/C           fifo10/dout_reg[2]_srl32/D     9.325         
fifo0/buff1_reg[3]/C           fifo10/dout_reg[3]_srl32/D     9.325         
fifo0/buff1_reg[4]/C           fifo10/dout_reg[4]_srl32/D     9.325         
fifo0/buff1_reg[5]/C           fifo10/dout_reg[5]_srl32/D     9.325         
fifo0/buff1_reg[6]/C           fifo10/dout_reg[6]_srl32/D     9.325         
fifo0/buff1_reg[7]/C           fifo10/dout_reg[7]_srl32/D     9.325         



