# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../testing_circuit.srcs/sources_1/new/CUT.vhd" \
"../../../../testing_circuit.srcs/sources_1/new/LFSR.vhd" \
"../../../../testing_circuit.srcs/sources_1/new/SISR.vhd" \
"../../../../testing_circuit.srcs/sources_1/new/test_circuit.vhd" \
"../../../../testing_circuit.srcs/sim_1/new/test_circuit_TB.vhd" \

# Do not sort compile order
nosort
