
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7.3 <build 94852>)
| Date         : Mon Nov 21 20:34:19 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared              2277           6  {sys_clk}
 top|pclk_mod_in          1000.000     {0 500}        Declared              2911           0  {pclk_mod_in}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          13.461       {0 6.73}       Generated (sys_clk)    228           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT1}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          2.692        {0 1.346}      Generated (sys_clk)     49           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    360           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    160           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           3  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top|pclk_mod_in                         
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz      80.691 MHz         20.000         12.393          7.607
 top|pclk_mod_in              1.000 MHz      97.409 MHz       1000.000         10.266        989.734
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                             74.289 MHz     140.766 MHz         13.461          7.104          6.357
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                            371.471 MHz     521.105 MHz          2.692          1.919          0.773
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     139.645 MHz         10.000          7.161          2.839
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     113.882 MHz         20.000          8.781         11.219
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz    1356.852 MHz          2.500          0.737          1.763
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      7.607       0.000              0           4236
 top|pclk_mod_in        top|pclk_mod_in            989.734       0.000              0          19084
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     6.357       0.000              0            754
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -2.943     -34.830             15             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.773       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.149       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.839       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -3.319     -30.295             12             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    11.219       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.450       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.763       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.516       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.084       0.000              0           4236
 top|pclk_mod_in        top|pclk_mod_in              0.218       0.000              0          19084
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.161       0.000              0            754
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.203       0.000              0             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.364       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.218       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.122       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.217       0.000              0             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.099       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    -0.099      -0.197              2             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.405       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.863       0.000              0              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -2.345     -81.500             40             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.026       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.648       0.000              0            129
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.132       0.000              0             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.662       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.445       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0           2277
 top|pclk_mod_in                                   499.102       0.000              0           2911
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     5.832       0.000              0            228
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.171      -1.368              8             49
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.750       0.000              0            360
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.750       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     10.423       0.000              0           4236
 top|pclk_mod_in        top|pclk_mod_in            991.724       0.000              0          19084
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     7.676       0.000              0            754
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -2.327     -26.454             15             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     1.200       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.805       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.506       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -2.607     -23.579             12             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    13.132       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.843       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.870       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     2.243       0.000              0              9
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.134       0.000              0           4236
 top|pclk_mod_in        top|pclk_mod_in              0.240       0.000              0          19084
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.211       0.000              0            754
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.227       0.000              0             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.318       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.243       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.178       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.256       0.000              0             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.119       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.132       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.343       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.756       0.000              0              9
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -1.743     -61.028             40             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.476       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    18.182       0.000              0            129
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.197       0.000              0             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.545       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.392       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.447       0.000              0           2277
 top|pclk_mod_in                                   499.447       0.000              0           2911
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     6.177       0.000              0            228
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.171      -1.368              8             49
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.840       0.000              0            360
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     6.000       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.844       0.000              0              1
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_top_fifo_to_led/u_WS2812/i[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RZ7/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.349  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.648
  Launch Clock Delay      :  4.413
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.849       4.413         sys_clk_g        
 CLMA_86_100/CLK                                                           r       u_top_fifo_to_led/u_WS2812/i[3]/opit_0_inv_A2Q21/CLK

 CLMA_86_100/Q3                    tco                   0.261       4.674 r       u_top_fifo_to_led/u_WS2812/i[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=29)       0.665       5.339         u_top_fifo_to_led/u_WS2812/i [3]
                                                         0.276       5.615 f       u_top_fifo_to_led/u_WS2812/N207.fsub_5/gateop_A2/Cout
                                                         0.000       5.615         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [6]
 CLMA_82_105/COUT                  td                    0.097       5.712 r       u_top_fifo_to_led/u_WS2812/N207.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.712         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [8]
 CLMA_82_109/Y1                    td                    0.381       6.093 r       u_top_fifo_to_led/u_WS2812/N207.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.260       6.353         u_top_fifo_to_led/u_WS2812/N207 [9]
 CLMA_82_109/Y3                    td                    0.169       6.522 r       u_top_fifo_to_led/u_WS2812/N209_or_4/gateop_perm/Z
                                   net (fanout=2)        0.417       6.939         u_top_fifo_to_led/u_WS2812/_N27807
 CLMA_82_104/Y2                    td                    0.389       7.328 r       u_top_fifo_to_led/u_WS2812/N209_mux_27/gateop_perm/Z
                                   net (fanout=15)       0.643       7.971         u_top_fifo_to_led/u_WS2812/_N13819
 CLMA_66_104/Y2                    td                    0.165       8.136 r       u_top_fifo_to_led/u_WS2812/N209_mux_4/gateop_perm/Z
                                   net (fanout=2)        1.363       9.499         u_top_fifo_to_led/u_WS2812/N209 [4]
 CLMA_66_144/Y1                    td                    0.276       9.775 r       u_top_fifo_to_led/u_WS2812/N210_4/gateop/F
                                   net (fanout=1)        1.767      11.542         u_top_fifo_to_led/u_WS2812/N210 [4]
 CLMA_94_52/Y1                     td                    0.382      11.924 r       u_top_fifo_to_led/u_WS2812/N211_26/gateop_perm/Z
                                   net (fanout=1)        0.829      12.753         u_top_fifo_to_led/u_WS2812/_N27594
 CLMS_66_57/Y1                     td                    0.169      12.922 r       u_top_fifo_to_led/u_WS2812/N211_44/gateop_perm/Z
                                   net (fanout=1)        1.538      14.460         u_top_fifo_to_led/u_WS2812/_N28037
 CLMS_66_145/Y1                    td                    0.209      14.669 r       u_top_fifo_to_led/u_WS2812/RGB_RZ/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.671      16.340         u_top_fifo_to_led/u_WS2812/N6878
 CLMA_86_176/M0                                                            r       u_top_fifo_to_led/u_WS2812/RZ7/opit_0_inv/D

 Data arrival time                                                  16.340         Logic Levels: 9  
                                                                                   Logic: 2.774ns(23.258%), Route: 9.153ns(76.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.500      23.648         sys_clk_g        
 CLMA_86_176/CLK                                                           r       u_top_fifo_to_led/u_WS2812/RZ7/opit_0_inv/CLK
 clock pessimism                                         0.416      24.064                          
 clock uncertainty                                      -0.050      24.014                          

 Setup time                                             -0.067      23.947                          

 Data required time                                                 23.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.947                          
 Data arrival time                                                  16.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.607                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_WS2812/i[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RZ4/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.348  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.649
  Launch Clock Delay      :  4.413
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.849       4.413         sys_clk_g        
 CLMA_86_100/CLK                                                           r       u_top_fifo_to_led/u_WS2812/i[3]/opit_0_inv_A2Q21/CLK

 CLMA_86_100/Q3                    tco                   0.261       4.674 r       u_top_fifo_to_led/u_WS2812/i[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=29)       0.665       5.339         u_top_fifo_to_led/u_WS2812/i [3]
                                                         0.276       5.615 f       u_top_fifo_to_led/u_WS2812/N207.fsub_5/gateop_A2/Cout
                                                         0.000       5.615         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [6]
 CLMA_82_105/COUT                  td                    0.097       5.712 r       u_top_fifo_to_led/u_WS2812/N207.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.712         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [8]
 CLMA_82_109/Y1                    td                    0.381       6.093 r       u_top_fifo_to_led/u_WS2812/N207.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.260       6.353         u_top_fifo_to_led/u_WS2812/N207 [9]
 CLMA_82_109/Y3                    td                    0.169       6.522 r       u_top_fifo_to_led/u_WS2812/N209_or_4/gateop_perm/Z
                                   net (fanout=2)        0.417       6.939         u_top_fifo_to_led/u_WS2812/_N27807
 CLMA_82_104/Y2                    td                    0.389       7.328 r       u_top_fifo_to_led/u_WS2812/N209_mux_27/gateop_perm/Z
                                   net (fanout=15)       0.643       7.971         u_top_fifo_to_led/u_WS2812/_N13819
 CLMA_66_104/Y2                    td                    0.165       8.136 r       u_top_fifo_to_led/u_WS2812/N209_mux_4/gateop_perm/Z
                                   net (fanout=2)        1.363       9.499         u_top_fifo_to_led/u_WS2812/N209 [4]
 CLMA_66_144/Y1                    td                    0.276       9.775 r       u_top_fifo_to_led/u_WS2812/N210_4/gateop/F
                                   net (fanout=1)        1.767      11.542         u_top_fifo_to_led/u_WS2812/N210 [4]
 CLMA_94_52/Y1                     td                    0.382      11.924 r       u_top_fifo_to_led/u_WS2812/N211_26/gateop_perm/Z
                                   net (fanout=1)        0.829      12.753         u_top_fifo_to_led/u_WS2812/_N27594
 CLMS_66_57/Y1                     td                    0.169      12.922 r       u_top_fifo_to_led/u_WS2812/N211_44/gateop_perm/Z
                                   net (fanout=1)        1.538      14.460         u_top_fifo_to_led/u_WS2812/_N28037
 CLMS_66_145/Y1                    td                    0.209      14.669 r       u_top_fifo_to_led/u_WS2812/RGB_RZ/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.668      16.337         u_top_fifo_to_led/u_WS2812/N6878
 CLMS_78_189/M0                                                            r       u_top_fifo_to_led/u_WS2812/RZ4/opit_0_inv/D

 Data arrival time                                                  16.337         Logic Levels: 9  
                                                                                   Logic: 2.774ns(23.264%), Route: 9.150ns(76.736%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.501      23.649         sys_clk_g        
 CLMS_78_189/CLK                                                           r       u_top_fifo_to_led/u_WS2812/RZ4/opit_0_inv/CLK
 clock pessimism                                         0.416      24.065                          
 clock uncertainty                                      -0.050      24.015                          

 Setup time                                             -0.067      23.948                          

 Data required time                                                 23.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.948                          
 Data arrival time                                                  16.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.611                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_WS2812/i[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RZ14/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.656
  Launch Clock Delay      :  4.413
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.849       4.413         sys_clk_g        
 CLMA_86_100/CLK                                                           r       u_top_fifo_to_led/u_WS2812/i[3]/opit_0_inv_A2Q21/CLK

 CLMA_86_100/Q3                    tco                   0.261       4.674 r       u_top_fifo_to_led/u_WS2812/i[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=29)       0.665       5.339         u_top_fifo_to_led/u_WS2812/i [3]
                                                         0.276       5.615 f       u_top_fifo_to_led/u_WS2812/N207.fsub_5/gateop_A2/Cout
                                                         0.000       5.615         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [6]
 CLMA_82_105/COUT                  td                    0.097       5.712 r       u_top_fifo_to_led/u_WS2812/N207.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.712         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [8]
 CLMA_82_109/Y1                    td                    0.381       6.093 r       u_top_fifo_to_led/u_WS2812/N207.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.260       6.353         u_top_fifo_to_led/u_WS2812/N207 [9]
 CLMA_82_109/Y3                    td                    0.169       6.522 r       u_top_fifo_to_led/u_WS2812/N209_or_4/gateop_perm/Z
                                   net (fanout=2)        0.417       6.939         u_top_fifo_to_led/u_WS2812/_N27807
 CLMA_82_104/Y2                    td                    0.389       7.328 r       u_top_fifo_to_led/u_WS2812/N209_mux_27/gateop_perm/Z
                                   net (fanout=15)       0.643       7.971         u_top_fifo_to_led/u_WS2812/_N13819
 CLMA_66_104/Y2                    td                    0.165       8.136 r       u_top_fifo_to_led/u_WS2812/N209_mux_4/gateop_perm/Z
                                   net (fanout=2)        1.363       9.499         u_top_fifo_to_led/u_WS2812/N209 [4]
 CLMA_66_144/Y1                    td                    0.276       9.775 r       u_top_fifo_to_led/u_WS2812/N210_4/gateop/F
                                   net (fanout=1)        1.767      11.542         u_top_fifo_to_led/u_WS2812/N210 [4]
 CLMA_94_52/Y1                     td                    0.382      11.924 r       u_top_fifo_to_led/u_WS2812/N211_26/gateop_perm/Z
                                   net (fanout=1)        0.829      12.753         u_top_fifo_to_led/u_WS2812/_N27594
 CLMS_66_57/Y1                     td                    0.169      12.922 r       u_top_fifo_to_led/u_WS2812/N211_44/gateop_perm/Z
                                   net (fanout=1)        1.538      14.460         u_top_fifo_to_led/u_WS2812/_N28037
 CLMS_66_145/Y1                    td                    0.209      14.669 r       u_top_fifo_to_led/u_WS2812/RGB_RZ/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.434      16.103         u_top_fifo_to_led/u_WS2812/N6878
 CLMS_102_161/M2                                                           r       u_top_fifo_to_led/u_WS2812/RZ14/opit_0_inv/D

 Data arrival time                                                  16.103         Logic Levels: 9  
                                                                                   Logic: 2.774ns(23.730%), Route: 8.916ns(76.270%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.508      23.656         sys_clk_g        
 CLMS_102_161/CLK                                                          r       u_top_fifo_to_led/u_WS2812/RZ14/opit_0_inv/CLK
 clock pessimism                                         0.416      24.072                          
 clock uncertainty                                      -0.050      24.022                          

 Setup time                                             -0.067      23.955                          

 Data required time                                                 23.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.955                          
 Data arrival time                                                  16.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/byte1[3][1]/opit_0/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/o_para_list[25]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.426
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.543       3.691         sys_clk_g        
 CLMA_114_244/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/byte1[3][1]/opit_0/CLK

 CLMA_114_244/Q2                   tco                   0.218       3.909 f       u_top_uart_cmd_resolve/u_m_decoder/byte1[3][1]/opit_0/Q
                                   net (fanout=1)        0.218       4.127         u_top_uart_cmd_resolve/u_m_decoder/byte1[3] [1]
 CLMS_114_257/CD                                                           f       u_top_uart_cmd_resolve/u_m_decoder/o_para_list[25]/opit_0_inv/D

 Data arrival time                                                   4.127         Logic Levels: 0  
                                                                                   Logic: 0.218ns(50.000%), Route: 0.218ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.862       4.426         sys_clk_g        
 CLMS_114_257/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/o_para_list[25]/opit_0_inv/CLK
 clock pessimism                                        -0.416       4.010                          
 clock uncertainty                                       0.000       4.010                          

 Hold time                                               0.033       4.043                          

 Data required time                                                  4.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.043                          
 Data arrival time                                                   4.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_data_tx/data0[426]/opit_0/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RGB[17][10]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.697
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.549       3.697         sys_clk_g        
 CLMA_106_120/CLK                                                          r       u_top_fifo_to_led/u_data_tx/data0[426]/opit_0/CLK

 CLMA_106_120/Q1                   tco                   0.218       3.915 f       u_top_fifo_to_led/u_data_tx/data0[426]/opit_0/Q
                                   net (fanout=1)        0.250       4.165         u_top_fifo_to_led/data0 [426]
 CLMA_106_124/AD                                                           f       u_top_fifo_to_led/u_WS2812/RGB[17][10]/opit_0/D

 Data arrival time                                                   4.165         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.581%), Route: 0.250ns(53.419%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.859       4.423         sys_clk_g        
 CLMA_106_124/CLK                                                          r       u_top_fifo_to_led/u_WS2812/RGB[17][10]/opit_0/CLK
 clock pessimism                                        -0.416       4.007                          
 clock uncertainty                                       0.000       4.007                          

 Hold time                                               0.033       4.040                          

 Data required time                                                  4.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.040                          
 Data arrival time                                                   4.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.125                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_data_tx/data0[659]/opit_0/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RGB[32][19]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.306  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.388
  Launch Clock Delay      :  3.666
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.518       3.666         sys_clk_g        
 CLMA_82_81/CLK                                                            r       u_top_fifo_to_led/u_data_tx/data0[659]/opit_0/CLK

 CLMA_82_81/Q0                     tco                   0.218       3.884 f       u_top_fifo_to_led/u_data_tx/data0[659]/opit_0/Q
                                   net (fanout=1)        0.213       4.097         u_top_fifo_to_led/data0 [659]
 CLMA_86_80/M2                                                             f       u_top_fifo_to_led/u_WS2812/RGB[32][19]/opit_0/D

 Data arrival time                                                   4.097         Logic Levels: 0  
                                                                                   Logic: 0.218ns(50.580%), Route: 0.213ns(49.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.824       4.388         sys_clk_g        
 CLMA_86_80/CLK                                                            r       u_top_fifo_to_led/u_WS2812/RGB[32][19]/opit_0/CLK
 clock pessimism                                        -0.416       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                              -0.016       3.956                          

 Data required time                                                  3.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.956                          
 Data arrival time                                                   4.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.141                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_G/block_mean_temp[8]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/DA0[2]
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.314
  Launch Clock Delay      :  3.951
  Clock Pessimism Removal :  0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.819       3.951         pclk_mod_in_g    
 CLMA_106_212/CLK                                                          r       u_top_color_block_mean/u_block_mean_G/block_mean_temp[8]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_106_212/Q1                   tco                   0.261       4.212 r       u_top_color_block_mean/u_block_mean_G/block_mean_temp[8]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.930       5.142         u_top_color_block_mean/u_block_mean_G/block_mean_temp [8]
 APM_110_172/P[14]                 td                    2.182       7.324 r       u_top_color_block_mean/u_block_mean_G/N967/gopapm/P[14]
                                   net (fanout=1)        1.557       8.881         u_top_color_block_mean/u_block_mean_G/N1441 [14]
 APM_110_224/P[14]                 td                    2.182      11.063 r       u_mux_command_control/N34/gopapm/P[14]
                                   net (fanout=1)        1.226      12.289         u_mux_command_control/N34 [14]
 CLMA_106_244/Y1                   td                    0.276      12.565 r       u_mux_command_control/block_mean_21[14]/gateop_perm/Z
                                   net (fanout=1)        1.378      13.943         block_mean[14]   
 DRM_62_268/DA0[2]                                                         r       u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/DA0[2]

 Data arrival time                                                  13.943         Logic Levels: 3  
                                                                                   Logic: 4.901ns(49.049%), Route: 5.091ns(50.951%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.783         _N13             
 USCM_74_104/CLK_USCM              td                    0.000    1001.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.531    1003.314         pclk_mod_in_g    
 DRM_62_268/CLKA[0]                                                        r       u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.349    1003.663                          
 clock uncertainty                                      -0.050    1003.613                          

 Setup time                                              0.064    1003.677                          

 Data required time                                               1003.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.677                          
 Data arrival time                                                  13.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       989.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_G/block_mean_temp[8]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.314
  Launch Clock Delay      :  3.951
  Clock Pessimism Removal :  0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.819       3.951         pclk_mod_in_g    
 CLMA_106_212/CLK                                                          r       u_top_color_block_mean/u_block_mean_G/block_mean_temp[8]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_106_212/Q1                   tco                   0.261       4.212 r       u_top_color_block_mean/u_block_mean_G/block_mean_temp[8]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.930       5.142         u_top_color_block_mean/u_block_mean_G/block_mean_temp [8]
 APM_110_172/P[14]                 td                    2.182       7.324 r       u_top_color_block_mean/u_block_mean_G/N967/gopapm/P[14]
                                   net (fanout=1)        1.557       8.881         u_top_color_block_mean/u_block_mean_G/N1441 [14]
 APM_110_224/P[12]                 td                    2.182      11.063 r       u_mux_command_control/N34/gopapm/P[12]
                                   net (fanout=1)        0.671      11.734         u_mux_command_control/N34 [12]
 CLMA_114_236/Y3                   td                    0.169      11.903 r       u_mux_command_control/block_mean_21[12]/gateop_perm/Z
                                   net (fanout=1)        1.580      13.483         block_mean[12]   
 DRM_62_268/DA0[0]                                                         r       u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                  13.483         Logic Levels: 3  
                                                                                   Logic: 4.794ns(50.294%), Route: 4.738ns(49.706%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.783         _N13             
 USCM_74_104/CLK_USCM              td                    0.000    1001.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.531    1003.314         pclk_mod_in_g    
 DRM_62_268/CLKA[0]                                                        r       u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.349    1003.663                          
 clock uncertainty                                      -0.050    1003.613                          

 Setup time                                              0.064    1003.677                          

 Data required time                                               1003.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.677                          
 Data arrival time                                                  13.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.194                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_R/block_mean_temp[6]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/DA0[3]
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.241  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.333
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.791       3.923         pclk_mod_in_g    
 CLMA_126_176/CLK                                                          r       u_top_color_block_mean/u_block_mean_R/block_mean_temp[6]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_126_176/Q1                   tco                   0.261       4.184 r       u_top_color_block_mean/u_block_mean_R/block_mean_temp[6]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.031       5.215         u_top_color_block_mean/u_block_mean_R/block_mean_temp [6]
 APM_110_148/P[14]                 td                    2.182       7.397 r       u_top_color_block_mean/u_block_mean_R/N967/gopapm/P[14]
                                   net (fanout=1)        1.264       8.661         u_top_color_block_mean/u_block_mean_R/N1441 [14]
 APM_110_188/P[11]                 td                    2.182      10.843 r       u_mux_command_control/N28/gopapm/P[11]
                                   net (fanout=1)        1.065      11.908         u_mux_command_control/N28 [11]
 CLMA_106_220/Y0                   td                    0.214      12.122 r       u_mux_command_control/block_mean_21[19]/gateop_perm/Z
                                   net (fanout=1)        1.190      13.312         block_mean[19]   
 DRM_62_228/DA0[3]                                                         r       u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/DA0[3]

 Data arrival time                                                  13.312         Logic Levels: 3  
                                                                                   Logic: 4.839ns(51.539%), Route: 4.550ns(48.461%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.783         _N13             
 USCM_74_104/CLK_USCM              td                    0.000    1001.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.550    1003.333         pclk_mod_in_g    
 DRM_62_228/CLKA[0]                                                        r       u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.349    1003.682                          
 clock uncertainty                                      -0.050    1003.632                          

 Setup time                                              0.064    1003.696                          

 Data required time                                               1003.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.696                          
 Data arrival time                                                  13.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.384                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
Endpoint    : u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/D
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.976
  Launch Clock Delay      :  3.320
  Clock Pessimism Removal :  -0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916       0.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054       1.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.783         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.537       3.320         pclk_mod_in_g    
 CLMA_82_220/CLK                                                           r       u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK

 CLMA_82_220/Q3                    tco                   0.218       3.538 f       u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/Q
                                   net (fanout=1)        0.291       3.829         u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr1 [6]
 CLMA_86_220/M2                                                            f       u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/D

 Data arrival time                                                   3.829         Logic Levels: 0  
                                                                                   Logic: 0.218ns(42.829%), Route: 0.291ns(57.171%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.844       3.976         pclk_mod_in_g    
 CLMA_86_220/CLK                                                           r       u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/CLK
 clock pessimism                                        -0.349       3.627                          
 clock uncertainty                                       0.000       3.627                          

 Hold time                                              -0.016       3.611                          

 Data required time                                                  3.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.611                          
 Data arrival time                                                   3.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.218                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_B/h_reg[5][2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_color_block_mean/u_block_mean_B/h_reg[5][4]/opit_0_inv_A2Q21/Cin
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.001
  Launch Clock Delay      :  3.323
  Clock Pessimism Removal :  -0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916       0.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054       1.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.783         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.540       3.323         pclk_mod_in_g    
 CLMA_42_244/CLK                                                           r       u_top_color_block_mean/u_block_mean_B/h_reg[5][2]/opit_0_inv_A2Q21/CLK

 CLMA_42_244/Q3                    tco                   0.218       3.541 f       u_top_color_block_mean/u_block_mean_B/h_reg[5][2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.141       3.682         u_top_color_block_mean/u_block_mean_B/h_reg[5] [2]
 CLMA_42_244/COUT                  td                    0.121       3.803 r       u_top_color_block_mean/u_block_mean_B/h_reg[5][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.803         u_top_color_block_mean/u_block_mean_B/_N1268
 CLMA_42_248/CIN                                                           r       u_top_color_block_mean/u_block_mean_B/h_reg[5][4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   3.803         Logic Levels: 1  
                                                                                   Logic: 0.339ns(70.625%), Route: 0.141ns(29.375%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.869       4.001         pclk_mod_in_g    
 CLMA_42_248/CLK                                                           r       u_top_color_block_mean/u_block_mean_B/h_reg[5][4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.349       3.652                          
 clock uncertainty                                       0.000       3.652                          

 Hold time                                              -0.109       3.543                          

 Data required time                                                  3.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.543                          
 Data arrival time                                                   3.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_B/h_reg[33][2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_color_block_mean/u_block_mean_B/h_reg[33][4]/opit_0_inv_A2Q21/Cin
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.031
  Launch Clock Delay      :  3.352
  Clock Pessimism Removal :  -0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916       0.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054       1.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.783         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.569       3.352         pclk_mod_in_g    
 CLMA_78_244/CLK                                                           r       u_top_color_block_mean/u_block_mean_B/h_reg[33][2]/opit_0_inv_A2Q21/CLK

 CLMA_78_244/Q3                    tco                   0.218       3.570 f       u_top_color_block_mean/u_block_mean_B/h_reg[33][2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.142       3.712         u_top_color_block_mean/u_block_mean_B/h_reg[33] [2]
 CLMA_78_244/COUT                  td                    0.121       3.833 r       u_top_color_block_mean/u_block_mean_B/h_reg[33][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.833         u_top_color_block_mean/u_block_mean_B/_N1688
 CLMA_78_248/CIN                                                           r       u_top_color_block_mean/u_block_mean_B/h_reg[33][4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   3.833         Logic Levels: 1  
                                                                                   Logic: 0.339ns(70.478%), Route: 0.142ns(29.522%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.899       4.031         pclk_mod_in_g    
 CLMA_78_248/CLK                                                           r       u_top_color_block_mean/u_block_mean_B/h_reg[33][4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.349       3.682                          
 clock uncertainty                                       0.000       3.682                          

 Hold time                                              -0.109       3.573                          

 Data required time                                                  3.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.573                          
 Data arrival time                                                   3.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[21]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.175
  Launch Clock Delay      :  7.366
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.796       7.366         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_34_64/QB0[5]                  tco                   2.006       9.372 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[5]
                                   net (fanout=1)        4.559      13.931         read_data[21]    
 CLMS_86_337/C4                                                            r       video_timing_data_m0/vout_data_r[21]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.931         Logic Levels: 0  
                                                                                   Logic: 2.006ns(30.556%), Route: 4.559ns(69.444%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      14.470 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.470         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      14.524 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      15.609         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      15.609 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      17.265         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435      17.700 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      18.096         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      18.096 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.540      19.636         video_clk        
 CLMS_86_337/CLK                                                           r       video_timing_data_m0/vout_data_r[21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.935      20.571                          
 clock uncertainty                                      -0.150      20.421                          

 Setup time                                             -0.133      20.288                          

 Data required time                                                 20.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.288                          
 Data arrival time                                                  13.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.357                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.175
  Launch Clock Delay      :  7.366
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.796       7.366         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_34_64/QB0[4]                  tco                   2.006       9.372 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=1)        4.556      13.928         read_data[20]    
 CLMS_86_337/D4                                                            r       video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.928         Logic Levels: 0  
                                                                                   Logic: 2.006ns(30.570%), Route: 4.556ns(69.430%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      14.470 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.470         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      14.524 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      15.609         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      15.609 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      17.265         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435      17.700 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      18.096         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      18.096 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.540      19.636         video_clk        
 CLMS_86_337/CLK                                                           r       video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.935      20.571                          
 clock uncertainty                                      -0.150      20.421                          

 Setup time                                             -0.132      20.289                          

 Data required time                                                 20.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.289                          
 Data arrival time                                                  13.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.361                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[19]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.175
  Launch Clock Delay      :  7.366
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.796       7.366         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_34_64/QB0[3]                  tco                   2.006       9.372 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[3]
                                   net (fanout=1)        4.431      13.803         read_data[19]    
 CLMS_86_337/A4                                                            r       video_timing_data_m0/vout_data_r[19]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.803         Logic Levels: 0  
                                                                                   Logic: 2.006ns(31.164%), Route: 4.431ns(68.836%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      14.470 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.470         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      14.524 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      15.609         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      15.609 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      17.265         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435      17.700 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      18.096         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      18.096 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.540      19.636         video_clk        
 CLMS_86_337/CLK                                                           r       video_timing_data_m0/vout_data_r[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.935      20.571                          
 clock uncertainty                                      -0.150      20.421                          

 Setup time                                             -0.130      20.291                          

 Data required time                                                 20.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.291                          
 Data arrival time                                                  13.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.488                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/din_q[6]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.430
  Launch Clock Delay      :  6.188
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.553       6.188         video_clk        
 CLMA_82_344/CLK                                                           r       video_timing_data_m0/vout_data_r[22]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_344/Q0                    tco                   0.218       6.406 f       video_timing_data_m0/vout_data_r[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.283       6.689         vout_data[22]    
 CLMA_90_345/AD                                                            f       dvi_encoder_m0/encg/din_q[6]/opit_0/D

 Data arrival time                                                   6.689         Logic Levels: 0  
                                                                                   Logic: 0.218ns(43.513%), Route: 0.283ns(56.487%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.860       7.430         video_clk        
 CLMA_90_345/CLK                                                           r       dvi_encoder_m0/encg/din_q[6]/opit_0/CLK
 clock pessimism                                        -0.935       6.495                          
 clock uncertainty                                       0.000       6.495                          

 Hold time                                               0.033       6.528                          

 Data required time                                                  6.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.528                          
 Data arrival time                                                   6.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/din_q[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.188
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.553       6.188         video_clk        
 CLMA_82_344/CLK                                                           r       video_timing_data_m0/vout_data_r[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_344/Q1                    tco                   0.218       6.406 f       video_timing_data_m0/vout_data_r[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.300       6.706         vout_data[16]    
 CLMA_86_344/M3                                                            f       dvi_encoder_m0/encg/din_q[0]/opit_0/D

 Data arrival time                                                   6.706         Logic Levels: 0  
                                                                                   Logic: 0.218ns(42.085%), Route: 0.300ns(57.915%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.863       7.433         video_clk        
 CLMA_86_344/CLK                                                           r       dvi_encoder_m0/encg/din_q[0]/opit_0/CLK
 clock pessimism                                        -0.935       6.498                          
 clock uncertainty                                       0.000       6.498                          

 Hold time                                              -0.016       6.482                          

 Data required time                                                  6.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.482                          
 Data arrival time                                                   6.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.224                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.418
  Launch Clock Delay      :  6.178
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.543       6.178         video_clk        
 CLMS_46_125/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK

 CLMS_46_125/Q1                    tco                   0.218       6.396 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Q
                                   net (fanout=24)       0.281       6.677         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rempty
 CLMA_46_116/A0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/L0

 Data arrival time                                                   6.677         Logic Levels: 0  
                                                                                   Logic: 0.218ns(43.687%), Route: 0.281ns(56.313%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.848       7.418         video_clk        
 CLMA_46_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/CLK
 clock pessimism                                        -0.935       6.483                          
 clock uncertainty                                       0.000       6.483                          

 Hold time                                              -0.125       6.358                          

 Data required time                                                  6.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.358                          
 Data arrival time                                                   6.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.576  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.158
  Launch Clock Delay      :  7.401
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.828    9147.401         ntclkbufg_1      
 CLMS_38_101/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_38_101/Q0                    tco                   0.261    9147.662 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.908    9149.570         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [6]
 CLMS_38_105/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                9149.570         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.033%), Route: 1.908ns(87.967%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.523    9146.177         video_clk        
 CLMS_38_105/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.667    9146.844                          
 clock uncertainty                                      -0.150    9146.694                          

 Setup time                                             -0.067    9146.627                          

 Data required time                                               9146.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.627                          
 Data arrival time                                                9149.570                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.943                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.580  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.152
  Launch Clock Delay      :  7.399
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.826    9147.399         ntclkbufg_1      
 CLMA_50_96/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_50_96/Q2                     tco                   0.261    9147.660 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.669    9149.329         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMA_50_97/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                9149.329         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.523%), Route: 1.669ns(86.477%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.517    9146.171         video_clk        
 CLMA_50_97/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.667    9146.838                          
 clock uncertainty                                      -0.150    9146.688                          

 Setup time                                             -0.067    9146.621                          

 Data required time                                               9146.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.621                          
 Data arrival time                                                9149.329                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.708                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.577  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.154
  Launch Clock Delay      :  7.398
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.825    9147.398         ntclkbufg_1      
 CLMA_42_101/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_42_101/Q3                    tco                   0.261    9147.659 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.611    9149.270         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMA_38_100/M1                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                9149.270         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.942%), Route: 1.611ns(86.058%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.519    9146.173         video_clk        
 CLMA_38_100/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.667    9146.840                          
 clock uncertainty                                      -0.150    9146.690                          

 Setup time                                             -0.067    9146.623                          

 Data required time                                               9146.623                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.623                          
 Data arrival time                                                9149.270                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.647                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.576  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.391
  Launch Clock Delay      :  6.148
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.510    9496.148         ntclkbufg_1      
 CLMA_30_89/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_89/Q1                     tco                   0.218    9496.366 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.738    9497.104         frame_read_write_m0/read_fifo_aclr
 DRM_34_84/RSTB[0]                                                         f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                9497.104         Logic Levels: 0  
                                                                                   Logic: 0.218ns(22.803%), Route: 0.738ns(77.197%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.821    9497.396         video_clk        
 DRM_34_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.667    9496.729                          
 clock uncertainty                                       0.150    9496.879                          

 Hold time                                               0.022    9496.901                          

 Data required time                                               9496.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.901                          
 Data arrival time                                                9497.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.203                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.575  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.403
  Launch Clock Delay      :  6.161
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.523    9496.161         ntclkbufg_1      
 CLMA_46_104/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_46_104/Q0                    tco                   0.218    9496.379 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.709    9497.088         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [5]
 CLMS_46_105/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                9497.088         Logic Levels: 0  
                                                                                   Logic: 0.218ns(23.517%), Route: 0.709ns(76.483%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.833    9497.408         video_clk        
 CLMS_46_105/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.667    9496.741                          
 clock uncertainty                                       0.150    9496.891                          

 Hold time                                              -0.016    9496.875                          

 Data required time                                               9496.875                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.875                          
 Data arrival time                                                9497.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.580  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.423
  Launch Clock Delay      :  6.176
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.538    9496.176         ntclkbufg_1      
 CLMA_38_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_38_116/Q0                    tco                   0.218    9496.394 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.715    9497.109         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [10]
 CLMS_38_121/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                9497.109         Logic Levels: 0  
                                                                                   Logic: 0.218ns(23.365%), Route: 0.715ns(76.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.853    9497.428         video_clk        
 CLMS_38_121/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                        -0.667    9496.761                          
 clock uncertainty                                       0.150    9496.911                          

 Hold time                                              -0.016    9496.895                          

 Data required time                                               9496.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.895                          
 Data arrival time                                                9497.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.183
  Launch Clock Delay      :  7.379
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.811       7.379         video_clk5x      
 CLMS_134_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK

 CLMS_134_305/Q1                   tco                   0.261       7.640 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/Q
                                   net (fanout=41)       1.371       9.011         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [2]
 CLMA_106_356/A4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.011         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.993%), Route: 1.371ns(84.007%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.701 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.701         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.755 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.840         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.840 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       6.496         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       6.929 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       7.325         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       7.325 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.550       8.875         video_clk5x      
 CLMA_106_356/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.189      10.064                          
 clock uncertainty                                      -0.150       9.914                          

 Setup time                                             -0.130       9.784                          

 Data required time                                                  9.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.784                          
 Data arrival time                                                   9.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.773                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.181
  Launch Clock Delay      :  7.379
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.811       7.379         video_clk5x      
 CLMS_134_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK

 CLMS_134_305/Q1                   tco                   0.261       7.640 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/Q
                                   net (fanout=41)       1.356       8.996         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [2]
 CLMA_102_352/A4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.996         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.141%), Route: 1.356ns(83.859%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.701 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.701         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.755 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.840         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.840 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       6.496         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       6.929 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       7.325         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       7.325 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.548       8.873         video_clk5x      
 CLMA_102_352/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.189      10.062                          
 clock uncertainty                                      -0.150       9.912                          

 Setup time                                             -0.130       9.782                          

 Data required time                                                  9.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.782                          
 Data arrival time                                                   8.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.786                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.181
  Launch Clock Delay      :  7.379
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.811       7.379         video_clk5x      
 CLMS_134_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK

 CLMS_134_305/Q1                   tco                   0.261       7.640 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/Q
                                   net (fanout=41)       1.350       8.990         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [2]
 CLMS_102_353/C4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.990         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.201%), Route: 1.350ns(83.799%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.701 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.701         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.755 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.840         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.840 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       6.496         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       6.929 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       7.325         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       7.325 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.548       8.873         video_clk5x      
 CLMS_102_353/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.189      10.062                          
 clock uncertainty                                      -0.150       9.912                          

 Setup time                                             -0.133       9.779                          

 Data required time                                                  9.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.779                          
 Data arrival time                                                   8.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.789                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.384
  Launch Clock Delay      :  6.137
  Clock Pessimism Removal :  -1.246
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       4.237 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       4.633         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.633 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.504       6.137         video_clk5x      
 CLMA_134_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK

 CLMA_134_300/Q1                   tco                   0.219       6.356 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/Q
                                   net (fanout=1)        0.134       6.490         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [2]
 CLMA_134_300/M3                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/D

 Data arrival time                                                   6.490         Logic Levels: 0  
                                                                                   Logic: 0.219ns(62.040%), Route: 0.134ns(37.960%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.816       7.384         video_clk5x      
 CLMA_134_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/CLK
 clock pessimism                                        -1.246       6.138                          
 clock uncertainty                                       0.000       6.138                          

 Hold time                                              -0.012       6.126                          

 Data required time                                                  6.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.126                          
 Data arrival time                                                   6.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.386
  Launch Clock Delay      :  6.137
  Clock Pessimism Removal :  -1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       4.237 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       4.633         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.633 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.504       6.137         video_clk5x      
 CLMA_134_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/CLK

 CLMA_134_300/Q0                   tco                   0.218       6.355 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/Q
                                   net (fanout=1)        0.250       6.605         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [4]
 CLMA_130_297/M2                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/D

 Data arrival time                                                   6.605         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.581%), Route: 0.250ns(53.419%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.818       7.386         video_clk5x      
 CLMA_130_297/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK
 clock pessimism                                        -1.189       6.197                          
 clock uncertainty                                       0.000       6.197                          

 Hold time                                              -0.016       6.181                          

 Data required time                                                  6.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.181                          
 Data arrival time                                                   6.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.424                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.384
  Launch Clock Delay      :  6.132
  Clock Pessimism Removal :  -1.211
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       4.237 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       4.633         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.633 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.499       6.132         video_clk5x      
 CLMS_134_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK

 CLMS_134_305/Q3                   tco                   0.218       6.350 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/Q
                                   net (fanout=1)        0.235       6.585         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [2]
 CLMA_134_300/M1                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D

 Data arrival time                                                   6.585         Logic Levels: 0  
                                                                                   Logic: 0.218ns(48.124%), Route: 0.235ns(51.876%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.816       7.384         video_clk5x      
 CLMA_134_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
 clock pessimism                                        -1.211       6.173                          
 clock uncertainty                                       0.000       6.173                          

 Hold time                                              -0.016       6.157                          

 Data required time                                                  6.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.157                          
 Data arrival time                                                   6.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.486  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.135
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      28.115 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.115         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      28.182 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      29.486         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      29.486 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006      31.492         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523      32.015 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      32.492         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      32.492 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.817      34.309         video_clk        
 CLMA_94_304/CLK                                                           r       dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_304/Q0                    tco                   0.261      34.570 r       dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.291      35.861         dvi_encoder_m0/green [7]
 CLMA_98_304/A2                                                            r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q_perm/L2

 Data arrival time                                                  35.861         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.817%), Route: 1.291ns(83.183%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      30.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.621         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      30.675 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      31.760         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      31.760 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      33.416         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433      33.849 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396      34.245         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      34.245 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.502      35.747         video_clk5x      
 CLMA_98_304/CLK                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.766      36.513                          
 clock uncertainty                                      -0.150      36.363                          

 Setup time                                             -0.353      36.010                          

 Data required time                                                 36.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.010                          
 Data arrival time                                                  35.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.149                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.135
  Launch Clock Delay      :  7.384
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      28.115 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.115         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      28.182 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      29.486         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      29.486 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006      31.492         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523      32.015 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      32.492         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      32.492 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.814      34.306         video_clk        
 CLMA_98_305/CLK                                                           r       dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_98_305/Q1                    tco                   0.261      34.567 r       dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.151      35.718         dvi_encoder_m0/blue [6]
 CLMA_98_304/C2                                                            r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/L2

 Data arrival time                                                  35.718         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.484%), Route: 1.151ns(81.516%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      30.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.621         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      30.675 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      31.760         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      31.760 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      33.416         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433      33.849 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396      34.245         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      34.245 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.502      35.747         video_clk5x      
 CLMA_98_304/CLK                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.766      36.513                          
 clock uncertainty                                      -0.150      36.363                          

 Setup time                                             -0.356      36.007                          

 Data required time                                                 36.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.007                          
 Data arrival time                                                  35.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.289                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.486  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.151
  Launch Clock Delay      :  7.403
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      28.115 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.115         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      28.182 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      29.486         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      29.486 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006      31.492         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523      32.015 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      32.492         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      32.492 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.833      34.325         video_clk        
 CLMA_86_320/CLK                                                           r       dvi_encoder_m0/encr/dout[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_320/Q0                    tco                   0.261      34.586 r       dvi_encoder_m0/encr/dout[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.095      35.681         dvi_encoder_m0/green [8]
 CLMA_90_320/A2                                                            r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                  35.681         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.248%), Route: 1.095ns(80.752%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      30.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.621         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      30.675 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      31.760         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      31.760 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      33.416         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433      33.849 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396      34.245         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      34.245 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.518      35.763         video_clk5x      
 CLMA_90_320/CLK                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.766      36.529                          
 clock uncertainty                                      -0.150      36.379                          

 Setup time                                             -0.353      36.026                          

 Data required time                                                 36.026                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.026                          
 Data arrival time                                                  35.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.476  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.376
  Launch Clock Delay      :  6.134
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.499       6.134         video_clk        
 CLMA_102_312/CLK                                                          r       dvi_encoder_m0/encr/dout[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_312/Q3                   tco                   0.218       6.352 f       dvi_encoder_m0/encr/dout[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.501       6.853         dvi_encoder_m0/green [9]
 CLMA_106_312/A0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.853         Logic Levels: 0  
                                                                                   Logic: 0.218ns(30.320%), Route: 0.501ns(69.680%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.808       7.376         video_clk5x      
 CLMA_106_312/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.610                          
 clock uncertainty                                       0.150       6.760                          

 Hold time                                              -0.125       6.635                          

 Data required time                                                  6.635                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.635                          
 Data arrival time                                                   6.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.218                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.479  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.388
  Launch Clock Delay      :  6.143
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.508       6.143         video_clk        
 CLMA_146_304/CLK                                                          r       dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_146_304/Q0                   tco                   0.218       6.361 f       dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.484       6.845         dvi_encoder_m0/blue [1]
 CLMA_146_313/B1                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.845         Logic Levels: 0  
                                                                                   Logic: 0.218ns(31.054%), Route: 0.484ns(68.946%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.820       7.388         video_clk5x      
 CLMA_146_313/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.622                          
 clock uncertainty                                       0.150       6.772                          

 Hold time                                              -0.167       6.605                          

 Data required time                                                  6.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.605                          
 Data arrival time                                                   6.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.478  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.408
  Launch Clock Delay      :  6.164
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.529       6.164         video_clk        
 CLMS_142_333/CLK                                                          r       dvi_encoder_m0/encr/dout[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_142_333/Q0                   tco                   0.218       6.382 f       dvi_encoder_m0/encr/dout[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.505       6.887         dvi_encoder_m0/green [0]
 CLMA_146_328/A1                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.887         Logic Levels: 0  
                                                                                   Logic: 0.218ns(30.152%), Route: 0.505ns(69.848%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.840       7.408         video_clk5x      
 CLMA_146_328/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.642                          
 clock uncertainty                                       0.150       6.792                          

 Hold time                                              -0.166       6.626                          

 Data required time                                                  6.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.626                          
 Data arrival time                                                   6.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.363  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.135
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=6)        1.861      10.262         s00_axi_wready   
 CLMS_46_45/Y0                     td                    0.164      10.426 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=34)       0.789      11.215         u_aq_axi_master/N5
                                                         0.276      11.491 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.491         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1039
 CLMA_58_20/COUT                   td                    0.097      11.588 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.588         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1041
                                                         0.060      11.648 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.648         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1043
 CLMA_58_24/COUT                   td                    0.097      11.745 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.745         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1045
 CLMA_58_28/Y1                     td                    0.381      12.126 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.581      12.707         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [9]
 CLMA_50_25/Y0                     td                    0.164      12.871 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[9]/gateop_perm/Z
                                   net (fanout=1)        0.608      13.479         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [9]
                                                         0.438      13.917 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_4/gateop_A2/Cout
                                                         0.000      13.917         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [10]
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  13.917         Logic Levels: 5  
                                                                                   Logic: 2.645ns(40.793%), Route: 3.839ns(59.207%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.497      16.135         ntclkbufg_1      
 CLMA_50_41/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.935      17.070                          
 clock uncertainty                                      -0.150      16.920                          

 Setup time                                             -0.164      16.756                          

 Data required time                                                 16.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.756                          
 Data arrival time                                                  13.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.839                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.138
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=6)        1.861      10.262         s00_axi_wready   
 CLMS_46_45/Y0                     td                    0.164      10.426 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=34)       0.789      11.215         u_aq_axi_master/N5
                                                         0.276      11.491 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.491         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1039
 CLMA_58_20/Y3                     td                    0.380      11.871 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.416      12.287         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [3]
 CLMS_54_21/Y1                     td                    0.169      12.456 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[3]/gateop_perm/Z
                                   net (fanout=2)        0.588      13.044         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3]
                                                         0.442      13.486 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.fsub_4/gateop_A2/Cout
                                                         0.000      13.486         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [5]
 CLMA_54_36/COUT                   td                    0.095      13.581 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      13.581         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [7]
 CLMA_54_40/CIN                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  13.581         Logic Levels: 4  
                                                                                   Logic: 2.494ns(40.566%), Route: 3.654ns(59.434%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.500      16.138         ntclkbufg_1      
 CLMA_54_40/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.935      17.073                          
 clock uncertainty                                      -0.150      16.923                          

 Setup time                                             -0.171      16.752                          

 Data required time                                                 16.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.752                          
 Data arrival time                                                  13.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/CEB[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.376  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.122
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=6)        1.887      10.288         s00_axi_wready   
 CLMA_50_48/Y0                     td                    0.164      10.452 r       u_aq_axi_master/N6/gateop_perm/Z
                                   net (fanout=16)       3.153      13.605         wr_burst_data_req
 DRM_122_188/CEB[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/CEB[0]

 Data arrival time                                                  13.605         Logic Levels: 1  
                                                                                   Logic: 1.132ns(18.341%), Route: 5.040ns(81.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.484      16.122         ntclkbufg_1      
 DRM_122_188/CLKB[0]                                                       r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.935      17.057                          
 clock uncertainty                                      -0.150      16.907                          

 Setup time                                             -0.074      16.833                          

 Data required time                                                 16.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.833                          
 Data arrival time                                                  13.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[31]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.165
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.527       6.165         ntclkbufg_1      
 CLMS_26_101/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_101/Q2                    tco                   0.218       6.383 f       u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.367       6.750         s00_axi_araddr[31]
 HMEMC_16_1/SRB_IOL35_TX_DATA[1]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[31]

 Data arrival time                                                   6.750         Logic Levels: 0  
                                                                                   Logic: 0.218ns(37.265%), Route: 0.367ns(62.735%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.935       6.498                          
 clock uncertainty                                       0.000       6.498                          

 Hold time                                               0.130       6.628                          

 Data required time                                                  6.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.628                          
 Data arrival time                                                   6.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.122                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[24]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.338  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.160
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.522       6.160         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q2                     tco                   0.218       6.378 f       u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.379       6.757         s00_axi_araddr[24]
 HMEMC_16_1/SRB_IOL36_IODLY_CTRL[2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[24]

 Data arrival time                                                   6.757         Logic Levels: 0  
                                                                                   Logic: 0.218ns(36.516%), Route: 0.379ns(63.484%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.935       6.498                          
 clock uncertainty                                       0.000       6.498                          

 Hold time                                               0.133       6.631                          

 Data required time                                                  6.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.631                          
 Data arrival time                                                   6.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.126                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.165
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.527       6.165         ntclkbufg_1      
 CLMS_26_101/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_101/Q3                    tco                   0.218       6.383 f       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.400       6.783         s00_axi_araddr[30]
 HMEMC_16_1/SRB_IOL35_TX_DATA[3]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]

 Data arrival time                                                   6.783         Logic Levels: 0  
                                                                                   Logic: 0.218ns(35.275%), Route: 0.400ns(64.725%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.935       6.498                          
 clock uncertainty                                       0.000       6.498                          

 Hold time                                               0.116       6.614                          

 Data required time                                                  6.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.614                          
 Data arrival time                                                   6.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.169                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.575  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.176
  Launch Clock Delay      :  7.418
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     351.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.179         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     351.246 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     352.550         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     352.550 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006     354.556         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523     355.079 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     355.556         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     355.556 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.848     357.404         video_clk        
 CLMA_46_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_46_116/Q1                    tco                   0.261     357.665 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.280     359.945         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMS_46_117/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                 359.945         Logic Levels: 0  
                                                                                   Logic: 0.261ns(10.272%), Route: 2.280ns(89.728%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     351.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     351.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085     352.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     352.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656     353.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438     354.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396     354.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     354.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.538     356.176         ntclkbufg_1      
 CLMS_46_117/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.667     356.843                          
 clock uncertainty                                      -0.150     356.693                          

 Setup time                                             -0.067     356.626                          

 Data required time                                                356.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                356.626                          
 Data arrival time                                                 359.945                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.319                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.574  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.140
  Launch Clock Delay      :  7.381
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     351.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.179         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     351.246 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     352.550         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     352.550 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006     354.556         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523     355.079 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     355.556         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     355.556 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.811     357.367         video_clk        
 CLMA_50_85/CLK                                                            r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q0                     tco                   0.261     357.628 r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.944     359.572         read_req         
 CLMA_50_84/M0                                                             r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                 359.572         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.837%), Route: 1.944ns(88.163%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     351.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     351.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085     352.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     352.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656     353.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438     354.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396     354.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     354.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.502     356.140         ntclkbufg_1      
 CLMA_50_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.667     356.807                          
 clock uncertainty                                      -0.150     356.657                          

 Setup time                                             -0.067     356.590                          

 Data required time                                                356.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                356.590                          
 Data arrival time                                                 359.572                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.982                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.575  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.176
  Launch Clock Delay      :  7.418
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     351.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.179         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     351.246 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     352.550         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     352.550 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006     354.556         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523     355.079 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     355.556         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     355.556 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.848     357.404         video_clk        
 CLMA_46_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/CLK

 CLMA_46_116/Q0                    tco                   0.261     357.665 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/Q
                                   net (fanout=1)        1.889     359.554         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [11]
 CLMS_46_117/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                 359.554         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.140%), Route: 1.889ns(87.860%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     351.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     351.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085     352.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     352.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656     353.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438     354.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396     354.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     354.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.538     356.176         ntclkbufg_1      
 CLMS_46_117/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.667     356.843                          
 clock uncertainty                                      -0.150     356.693                          

 Setup time                                             -0.067     356.626                          

 Data required time                                                356.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                356.626                          
 Data arrival time                                                 359.554                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.928                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.580  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.391
  Launch Clock Delay      :  6.144
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.509       6.144         video_clk        
 CLMA_46_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMA_46_92/Q2                     tco                   0.218       6.362 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.713       7.075         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [1]
 CLMS_46_93/M2                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                   7.075         Logic Levels: 0  
                                                                                   Logic: 0.218ns(23.416%), Route: 0.713ns(76.584%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.818       7.391         ntclkbufg_1      
 CLMS_46_93/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                        -0.667       6.724                          
 clock uncertainty                                       0.150       6.874                          

 Hold time                                              -0.016       6.858                          

 Data required time                                                  6.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.858                          
 Data arrival time                                                   7.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.426
  Launch Clock Delay      :  6.178
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.543       6.178         video_clk        
 CLMA_46_120/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_46_120/Q2                    tco                   0.218       6.396 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.734       7.130         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMS_46_121/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                   7.130         Logic Levels: 0  
                                                                                   Logic: 0.218ns(22.899%), Route: 0.734ns(77.101%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.853       7.426         ntclkbufg_1      
 CLMS_46_121/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.667       6.759                          
 clock uncertainty                                       0.150       6.909                          

 Hold time                                              -0.016       6.893                          

 Data required time                                                  6.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.893                          
 Data arrival time                                                   7.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.580  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.391
  Launch Clock Delay      :  6.144
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.509       6.144         video_clk        
 CLMA_46_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_46_92/Q0                     tco                   0.218       6.362 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.750       7.112         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMS_46_93/M0                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                   7.112         Logic Levels: 0  
                                                                                   Logic: 0.218ns(22.521%), Route: 0.750ns(77.479%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.818       7.391         ntclkbufg_1      
 CLMS_46_93/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.667       6.724                          
 clock uncertainty                                       0.150       6.874                          

 Hold time                                              -0.016       6.858                          

 Data required time                                                  6.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.858                          
 Data arrival time                                                   7.112                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.175
  Launch Clock Delay      :  7.403
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.833       7.403         ntclkbufg_0      
 CLMA_66_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_66_92/Q2                     tco                   0.261       7.664 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=145)      0.695       8.359         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2]
 CLMA_58_92/Y0                     td                    0.383       8.742 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.262       9.004         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N27648
 CLMA_58_92/Y1                     td                    0.382       9.386 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.436       9.822         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_54_93/Y0                     td                    0.164       9.986 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[0]_3/gateop_perm/Z
                                   net (fanout=40)       1.284      11.270         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N13776
 CLMA_106_88/Y0                    td                    0.282      11.552 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[8]/gateop_perm/Z
                                   net (fanout=1)        2.436      13.988         u_ipsl_hmic_h_top/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  13.988         Logic Levels: 4  
                                                                                   Logic: 1.472ns(22.354%), Route: 5.113ns(77.646%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.540      26.175         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.186      27.361                          
 clock uncertainty                                      -0.150      27.211                          

 Setup time                                             -2.004      25.207                          

 Data required time                                                 25.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.207                          
 Data arrival time                                                  13.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[4]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.175
  Launch Clock Delay      :  7.403
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.833       7.403         ntclkbufg_0      
 CLMA_66_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_66_92/Q2                     tco                   0.261       7.664 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=145)      0.695       8.359         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2]
 CLMA_58_92/Y0                     td                    0.383       8.742 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.262       9.004         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N27648
 CLMA_58_92/Y1                     td                    0.382       9.386 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.436       9.822         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_54_93/Y0                     td                    0.164       9.986 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[0]_3/gateop_perm/Z
                                   net (fanout=40)       1.252      11.238         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N13776
 CLMA_94_76/Y2                     td                    0.284      11.522 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[2]/gateop_perm/Z
                                   net (fanout=1)        2.281      13.803         u_ipsl_hmic_h_top/ddrc_paddr [4]
 HMEMC_16_1/SRB_IOL4_TX_DATA[5]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[4]

 Data arrival time                                                  13.803         Logic Levels: 4  
                                                                                   Logic: 1.474ns(23.031%), Route: 4.926ns(76.969%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.540      26.175         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.186      27.361                          
 clock uncertainty                                      -0.150      27.211                          

 Setup time                                             -1.855      25.356                          

 Data required time                                                 25.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.356                          
 Data arrival time                                                  13.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.553                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[5]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.175
  Launch Clock Delay      :  7.403
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.833       7.403         ntclkbufg_0      
 CLMA_66_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_66_92/Q2                     tco                   0.261       7.664 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=145)      0.695       8.359         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2]
 CLMA_58_92/Y0                     td                    0.383       8.742 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.262       9.004         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N27648
 CLMA_58_92/Y1                     td                    0.382       9.386 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.436       9.822         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_54_93/Y0                     td                    0.164       9.986 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[0]_3/gateop_perm/Z
                                   net (fanout=40)       1.104      11.090         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N13776
 CLMA_90_93/Y0                     td                    0.282      11.372 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[3]/gateop_perm/Z
                                   net (fanout=1)        2.374      13.746         u_ipsl_hmic_h_top/ddrc_paddr [5]
 HMEMC_16_1/SRB_IOL4_TX_DATA[2]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[5]

 Data arrival time                                                  13.746         Logic Levels: 4  
                                                                                   Logic: 1.472ns(23.207%), Route: 4.871ns(76.793%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.540      26.175         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.186      27.361                          
 clock uncertainty                                      -0.150      27.211                          

 Setup time                                             -1.873      25.338                          

 Data required time                                                 25.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.338                          
 Data arrival time                                                  13.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.592                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.429
  Launch Clock Delay      :  6.179
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.544       6.179         ntclkbufg_0      
 CLMA_30_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6/opit_0_inv_L5Q_perm/CLK

 CLMA_30_128/Q3                    tco                   0.218       6.397 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.113       6.510         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6
 CLMA_30_120/D4                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.510         Logic Levels: 0  
                                                                                   Logic: 0.218ns(65.861%), Route: 0.113ns(34.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.859       7.429         ntclkbufg_0      
 CLMA_30_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.935       6.494                          
 clock uncertainty                                       0.000       6.494                          

 Hold time                                              -0.083       6.411                          

 Data required time                                                  6.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.411                          
 Data arrival time                                                   6.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.099                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_ack/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.429
  Launch Clock Delay      :  6.184
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.549       6.184         ntclkbufg_0      
 CLMA_30_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9/opit_0_inv_L5Q_perm/CLK

 CLMA_30_120/Q2                    tco                   0.218       6.402 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.249       6.651         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9
 CLMA_30_125/M2                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_ack/opit_0_inv/D

 Data arrival time                                                   6.651         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.681%), Route: 0.249ns(53.319%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.859       7.429         ntclkbufg_0      
 CLMA_30_125/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_ack/opit_0_inv/CLK
 clock pessimism                                        -0.935       6.494                          
 clock uncertainty                                       0.000       6.494                          

 Hold time                                              -0.016       6.478                          

 Data required time                                                  6.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.478                          
 Data arrival time                                                   6.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.427
  Launch Clock Delay      :  6.177
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.542       6.177         ntclkbufg_0      
 CLMS_26_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4/opit_0_inv_L5Q_perm/CLK

 CLMS_26_133/Q0                    tco                   0.218       6.395 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.361       6.756         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_4
 CLMA_26_116/CD                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/D

 Data arrival time                                                   6.756         Logic Levels: 0  
                                                                                   Logic: 0.218ns(37.651%), Route: 0.361ns(62.349%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.857       7.427         ntclkbufg_0      
 CLMA_26_116/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.935       6.492                          
 clock uncertainty                                       0.000       6.492                          

 Hold time                                               0.033       6.525                          

 Data required time                                                  6.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.525                          
 Data arrival time                                                   6.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.153
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        1.944      24.252         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMS_26_93/M2                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  24.252         Logic Levels: 0  
                                                                                   Logic: 1.404ns(41.935%), Route: 1.944ns(58.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.518      26.153         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                         0.766      26.919                          
 clock uncertainty                                      -0.150      26.769                          

 Setup time                                             -0.067      26.702                          

 Data required time                                                 26.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.702                          
 Data arrival time                                                  24.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.187
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.050      23.358         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_121/Y2                    td                    0.165      23.523 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.251      23.774         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_124/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.774         Logic Levels: 1  
                                                                                   Logic: 1.569ns(54.669%), Route: 1.301ns(45.331%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.552      26.187         ntclkbufg_0      
 CLMA_26_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.766      26.953                          
 clock uncertainty                                      -0.150      26.803                          

 Setup time                                             -0.277      26.526                          

 Data required time                                                 26.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.526                          
 Data arrival time                                                  23.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.752                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.187
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.050      23.358         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_121/Y2                    td                    0.165      23.523 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.251      23.774         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_124/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.774         Logic Levels: 1  
                                                                                   Logic: 1.569ns(54.669%), Route: 1.301ns(45.331%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.552      26.187         ntclkbufg_0      
 CLMA_26_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.766      26.953                          
 clock uncertainty                                      -0.150      26.803                          

 Setup time                                             -0.277      26.526                          

 Data required time                                                 26.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.526                          
 Data arrival time                                                  23.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.752                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.754  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.432
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449      24.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      24.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.053      25.965 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.669      26.634         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_124/D4                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.634         Logic Levels: 0  
                                                                                   Logic: 1.053ns(61.150%), Route: 0.669ns(38.850%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.862      27.432         ntclkbufg_0      
 CLMA_26_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766      26.666                          
 clock uncertainty                                       0.150      26.816                          

 Hold time                                              -0.083      26.733                          

 Data required time                                                 26.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.733                          
 Data arrival time                                                  26.634                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.099                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.754  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.432
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449      24.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      24.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.053      25.965 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.671      26.636         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_124/C4                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.636         Logic Levels: 0  
                                                                                   Logic: 1.053ns(61.079%), Route: 0.671ns(38.921%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.862      27.432         ntclkbufg_0      
 CLMA_26_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766      26.666                          
 clock uncertainty                                       0.150      26.816                          

 Hold time                                              -0.082      26.734                          

 Data required time                                                 26.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.734                          
 Data arrival time                                                  26.636                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.098                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.719  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.397
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449      24.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      24.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.009      25.921 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.942      26.863         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_93/A4                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.863         Logic Levels: 0  
                                                                                   Logic: 1.009ns(51.717%), Route: 0.942ns(48.283%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.827      27.397         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766      26.631                          
 clock uncertainty                                       0.150      26.781                          

 Hold time                                              -0.075      26.706                          

 Data required time                                                 26.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.706                          
 Data arrival time                                                  26.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.974
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.509 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.509         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.563 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.648         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.648 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       6.304         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       6.753 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       7.158         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       7.412 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.062       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.992       8.466                          
 clock uncertainty                                      -0.150       8.316                          

 Setup time                                             -0.120       8.196                          

 Data required time                                                  8.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.196                          
 Data arrival time                                                   6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.974
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.509 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.509         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.563 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.648         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.648 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       6.304         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       6.753 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       7.158         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       7.412 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.062       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.992       8.466                          
 clock uncertainty                                      -0.150       8.316                          

 Setup time                                             -0.120       8.196                          

 Data required time                                                  8.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.196                          
 Data arrival time                                                   6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.974
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.509 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.509         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.563 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.648         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.648 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       6.304         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       6.753 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       7.158         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       7.412 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.062       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.992       8.466                          
 clock uncertainty                                      -0.150       8.316                          

 Setup time                                             -0.120       8.196                          

 Data required time                                                  8.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.196                          
 Data arrival time                                                   6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  4.963
  Clock Pessimism Removal :  -0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       4.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       4.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       4.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.051       4.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.368       5.331 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.331         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.331         Logic Levels: 0  
                                                                                   Logic: 0.368ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.992       5.000                          
 clock uncertainty                                       0.000       5.000                          

 Hold time                                              -0.074       4.926                          

 Data required time                                                  4.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.926                          
 Data arrival time                                                   5.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  4.963
  Clock Pessimism Removal :  -0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       4.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       4.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       4.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.051       4.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.368       5.331 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.331         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.331         Logic Levels: 0  
                                                                                   Logic: 0.368ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.992       5.000                          
 clock uncertainty                                       0.000       5.000                          

 Hold time                                              -0.074       4.926                          

 Data required time                                                  4.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.926                          
 Data arrival time                                                   5.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  4.963
  Clock Pessimism Removal :  -0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       4.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       4.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       4.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.051       4.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.368       5.331 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.331         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.331         Logic Levels: 0  
                                                                                   Logic: 0.368ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.992       5.000                          
 clock uncertainty                                       0.000       5.000                          

 Hold time                                              -0.074       4.926                          

 Data required time                                                  4.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.926                          
 Data arrival time                                                   5.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.744  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  7.422
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.852       7.422         ntclkbufg_0      
 CLMA_26_112/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_26_112/Q0                    tco                   0.261       7.683 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.601       8.284         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_26_92/Y1                     td                    0.169       8.453 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.590       9.043         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.043         Logic Levels: 1  
                                                                                   Logic: 0.430ns(26.527%), Route: 1.191ns(73.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       6.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       6.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       7.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       7.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       8.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       9.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       9.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.766      10.678                          
 clock uncertainty                                      -0.150      10.528                          

 Setup time                                              0.031      10.559                          

 Data required time                                                 10.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.559                          
 Data arrival time                                                   9.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.719  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  7.397
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.827       7.397         ntclkbufg_0      
 CLMA_26_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_26_92/Q1                     tco                   0.261       7.658 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.732       8.390         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.390         Logic Levels: 0  
                                                                                   Logic: 0.261ns(26.284%), Route: 0.732ns(73.716%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       6.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       6.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       7.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       7.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       8.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       9.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       9.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.766      10.678                          
 clock uncertainty                                      -0.150      10.528                          

 Setup time                                             -0.568       9.960                          

 Data required time                                                  9.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.960                          
 Data arrival time                                                   8.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.570                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.719  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  7.397
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.827       7.397         ntclkbufg_0      
 CLMA_26_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_92/Q0                     tco                   0.261       7.658 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.593       8.251         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.251         Logic Levels: 0  
                                                                                   Logic: 0.261ns(30.562%), Route: 0.593ns(69.438%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       6.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       6.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       7.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       7.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       8.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       9.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       9.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.766      10.678                          
 clock uncertainty                                      -0.150      10.528                          

 Setup time                                             -0.564       9.964                          

 Data required time                                                  9.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.964                          
 Data arrival time                                                   8.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.713                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.153
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.518       6.153         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q0                     tco                   0.218       6.371 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.461       6.832         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   6.832         Logic Levels: 0  
                                                                                   Logic: 0.218ns(32.106%), Route: 0.461ns(67.894%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.766       5.138                          
 clock uncertainty                                       0.150       5.288                          

 Hold time                                               0.681       5.969                          

 Data required time                                                  5.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.969                          
 Data arrival time                                                   6.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.863                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.172
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.537       6.172         ntclkbufg_0      
 CLMA_26_108/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMA_26_108/Q2                    tco                   0.218       6.390 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.502       6.892         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   6.892         Logic Levels: 0  
                                                                                   Logic: 0.218ns(30.278%), Route: 0.502ns(69.722%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.766       5.138                          
 clock uncertainty                                       0.150       5.288                          

 Hold time                                               0.651       5.939                          

 Data required time                                                  5.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.939                          
 Data arrival time                                                   6.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.953                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.167
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.532       6.167         ntclkbufg_0      
 CLMS_26_105/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_105/Q0                    tco                   0.219       6.386 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.529       6.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   6.915         Logic Levels: 0  
                                                                                   Logic: 0.219ns(29.278%), Route: 0.529ns(70.722%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.766       5.138                          
 clock uncertainty                                       0.150       5.288                          

 Hold time                                               0.674       5.962                          

 Data required time                                                  5.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.962                          
 Data arrival time                                                   6.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.953                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.173
  Launch Clock Delay      :  7.392
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.819    9147.392         ntclkbufg_1      
 CLMA_30_89/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_89/Q1                     tco                   0.261    9147.653 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       1.124    9148.777         frame_read_write_m0/read_fifo_aclr
 CLMA_46_116/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                9148.777         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.845%), Route: 1.124ns(81.155%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.538    9146.192         video_clk        
 CLMA_46_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.667    9146.859                          
 clock uncertainty                                      -0.150    9146.709                          

 Recovery time                                          -0.277    9146.432                          

 Data required time                                               9146.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.432                          
 Data arrival time                                                9148.777                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.345                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.173
  Launch Clock Delay      :  7.392
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.819    9147.392         ntclkbufg_1      
 CLMA_30_89/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_89/Q1                     tco                   0.261    9147.653 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       1.124    9148.777         frame_read_write_m0/read_fifo_aclr
 CLMA_46_116/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/RS

 Data arrival time                                                9148.777         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.845%), Route: 1.124ns(81.155%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.538    9146.192         video_clk        
 CLMA_46_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/CLK
 clock pessimism                                         0.667    9146.859                          
 clock uncertainty                                      -0.150    9146.709                          

 Recovery time                                          -0.277    9146.432                          

 Data required time                                               9146.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.432                          
 Data arrival time                                                9148.777                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.345                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.549  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.176
  Launch Clock Delay      :  7.392
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.819    9147.392         ntclkbufg_1      
 CLMA_30_89/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_89/Q1                     tco                   0.261    9147.653 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.987    9148.640         frame_read_write_m0/read_fifo_aclr
 CLMA_50_116/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS

 Data arrival time                                                9148.640         Logic Levels: 0  
                                                                                   Logic: 0.261ns(20.913%), Route: 0.987ns(79.087%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.541    9146.195         video_clk        
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                         0.667    9146.862                          
 clock uncertainty                                      -0.150    9146.712                          

 Recovery time                                          -0.277    9146.435                          

 Data required time                                               9146.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.435                          
 Data arrival time                                                9148.640                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.205                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.588  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.403
  Launch Clock Delay      :  6.148
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.510    9496.148         ntclkbufg_1      
 CLMA_30_89/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_89/Q1                     tco                   0.218    9496.366 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.547    9496.913         frame_read_write_m0/read_fifo_aclr
 CLMS_38_101/RSCO                  td                    0.110    9497.023 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000    9497.023         ntR13            
 CLMS_38_105/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/RS

 Data arrival time                                                9497.023         Logic Levels: 1  
                                                                                   Logic: 0.328ns(37.486%), Route: 0.547ns(62.514%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.833    9497.408         video_clk        
 CLMS_38_105/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.667    9496.741                          
 clock uncertainty                                       0.150    9496.891                          

 Removal time                                            0.000    9496.891                          

 Data required time                                               9496.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.891                          
 Data arrival time                                                9497.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.132                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.588  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.403
  Launch Clock Delay      :  6.148
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.510    9496.148         ntclkbufg_1      
 CLMA_30_89/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_89/Q1                     tco                   0.218    9496.366 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.547    9496.913         frame_read_write_m0/read_fifo_aclr
 CLMS_38_101/RSCO                  td                    0.110    9497.023 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000    9497.023         ntR13            
 CLMS_38_105/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS

 Data arrival time                                                9497.023         Logic Levels: 1  
                                                                                   Logic: 0.328ns(37.486%), Route: 0.547ns(62.514%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.833    9497.408         video_clk        
 CLMS_38_105/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                        -0.667    9496.741                          
 clock uncertainty                                       0.150    9496.891                          

 Removal time                                            0.000    9496.891                          

 Data required time                                               9496.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.891                          
 Data arrival time                                                9497.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.132                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.595  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.410
  Launch Clock Delay      :  6.148
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.510    9496.148         ntclkbufg_1      
 CLMA_30_89/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_89/Q1                     tco                   0.218    9496.366 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.570    9496.936         frame_read_write_m0/read_fifo_aclr
 CLMA_42_109/RSCO                  td                    0.110    9497.046 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9497.046         ntR10            
 CLMA_42_113/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                9497.046         Logic Levels: 1  
                                                                                   Logic: 0.328ns(36.526%), Route: 0.570ns(63.474%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.840    9497.415         video_clk        
 CLMA_42_113/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.667    9496.748                          
 clock uncertainty                                       0.150    9496.898                          

 Removal time                                            0.000    9496.898                          

 Data required time                                               9496.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.898                          
 Data arrival time                                                9497.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.148                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.142
  Launch Clock Delay      :  7.374
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.801       7.374         ntclkbufg_1      
 CLMA_50_45/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_45/Q0                     tco                   0.261       7.635 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=85)       1.132       8.767         frame_read_write_m0/write_fifo_aclr
 CLMS_66_29/RSCO                   td                    0.118       8.885 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.885         ntR44            
 CLMS_66_33/RSCO                   td                    0.089       8.974 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.974         ntR43            
 CLMS_66_37/RSCO                   td                    0.089       9.063 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.063         ntR42            
 CLMS_66_41/RSCO                   td                    0.089       9.152 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.152         ntR41            
 CLMS_66_45/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS

 Data arrival time                                                   9.152         Logic Levels: 4  
                                                                                   Logic: 0.646ns(36.333%), Route: 1.132ns(63.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.504      16.142         ntclkbufg_1      
 CLMS_66_45/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         1.186      17.328                          
 clock uncertainty                                      -0.150      17.178                          

 Recovery time                                           0.000      17.178                          

 Data required time                                                 17.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.178                          
 Data arrival time                                                   9.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.026                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.142
  Launch Clock Delay      :  7.374
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.801       7.374         ntclkbufg_1      
 CLMA_50_45/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_45/Q0                     tco                   0.261       7.635 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=85)       1.132       8.767         frame_read_write_m0/write_fifo_aclr
 CLMS_66_29/RSCO                   td                    0.118       8.885 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.885         ntR44            
 CLMS_66_33/RSCO                   td                    0.089       8.974 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.974         ntR43            
 CLMS_66_37/RSCO                   td                    0.089       9.063 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.063         ntR42            
 CLMS_66_41/RSCO                   td                    0.089       9.152 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.152         ntR41            
 CLMS_66_45/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/RS

 Data arrival time                                                   9.152         Logic Levels: 4  
                                                                                   Logic: 0.646ns(36.333%), Route: 1.132ns(63.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.504      16.142         ntclkbufg_1      
 CLMS_66_45/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
 clock pessimism                                         1.186      17.328                          
 clock uncertainty                                      -0.150      17.178                          

 Recovery time                                           0.000      17.178                          

 Data required time                                                 17.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.178                          
 Data arrival time                                                   9.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.026                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.142
  Launch Clock Delay      :  7.374
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.801       7.374         ntclkbufg_1      
 CLMA_50_45/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_45/Q0                     tco                   0.261       7.635 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=85)       1.132       8.767         frame_read_write_m0/write_fifo_aclr
 CLMS_66_29/RSCO                   td                    0.118       8.885 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.885         ntR44            
 CLMS_66_33/RSCO                   td                    0.089       8.974 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.974         ntR43            
 CLMS_66_37/RSCO                   td                    0.089       9.063 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.063         ntR42            
 CLMS_66_41/RSCO                   td                    0.089       9.152 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.152         ntR41            
 CLMS_66_45/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/RS

 Data arrival time                                                   9.152         Logic Levels: 4  
                                                                                   Logic: 0.646ns(36.333%), Route: 1.132ns(63.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.504      16.142         ntclkbufg_1      
 CLMS_66_45/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/CLK
 clock pessimism                                         1.186      17.328                          
 clock uncertainty                                      -0.150      17.178                          

 Recovery time                                           0.000      17.178                          

 Data required time                                                 17.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.178                          
 Data arrival time                                                   9.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.026                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.379
  Launch Clock Delay      :  6.130
  Clock Pessimism Removal :  -1.208
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.492       6.130         ntclkbufg_1      
 CLMA_50_45/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_45/Q0                     tco                   0.218       6.348 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=85)       0.274       6.622         frame_read_write_m0/write_fifo_aclr
 CLMA_50_41/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/RS

 Data arrival time                                                   6.622         Logic Levels: 0  
                                                                                   Logic: 0.218ns(44.309%), Route: 0.274ns(55.691%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.806       7.379         ntclkbufg_1      
 CLMA_50_41/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                        -1.208       6.171                          
 clock uncertainty                                       0.000       6.171                          

 Removal time                                           -0.211       5.960                          

 Data required time                                                  5.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.960                          
 Data arrival time                                                   6.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.662                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.382
  Launch Clock Delay      :  6.130
  Clock Pessimism Removal :  -1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.492       6.130         ntclkbufg_1      
 CLMA_50_45/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_45/Q0                     tco                   0.218       6.348 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=85)       0.407       6.755         frame_read_write_m0/write_fifo_aclr
 CLMA_54_36/RSCO                   td                    0.110       6.865 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/RSOUT
                                   net (fanout=1)        0.000       6.865         ntR50            
 CLMA_54_40/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/RS

 Data arrival time                                                   6.865         Logic Levels: 1  
                                                                                   Logic: 0.328ns(44.626%), Route: 0.407ns(55.374%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.809       7.382         ntclkbufg_1      
 CLMA_54_40/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.186       6.196                          
 clock uncertainty                                       0.000       6.196                          

 Removal time                                            0.000       6.196                          

 Data required time                                                  6.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.196                          
 Data arrival time                                                   6.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.669                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.387
  Launch Clock Delay      :  6.130
  Clock Pessimism Removal :  -1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.492       6.130         ntclkbufg_1      
 CLMA_50_45/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_45/Q0                     tco                   0.218       6.348 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=85)       0.407       6.755         frame_read_write_m0/write_fifo_aclr
 CLMA_54_36/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS

 Data arrival time                                                   6.755         Logic Levels: 0  
                                                                                   Logic: 0.218ns(34.880%), Route: 0.407ns(65.120%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.814       7.387         ntclkbufg_1      
 CLMA_54_36/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -1.186       6.201                          
 clock uncertainty                                       0.000       6.201                          

 Removal time                                           -0.211       5.990                          

 Data required time                                                  5.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.990                          
 Data arrival time                                                   6.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.342  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.140
  Launch Clock Delay      :  7.417
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.847       7.417         ntclkbufg_0      
 CLMS_26_137/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_137/Q0                    tco                   0.261       7.678 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=66)       1.322       9.000         u_ipsl_hmic_h_top/global_reset_n
 CLMS_54_85/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.000         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.488%), Route: 1.322ns(83.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.505      26.140         ntclkbufg_0      
 CLMS_54_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.935      27.075                          
 clock uncertainty                                      -0.150      26.925                          

 Recovery time                                          -0.277      26.648                          

 Data required time                                                 26.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.648                          
 Data arrival time                                                   9.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.648                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.342  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.140
  Launch Clock Delay      :  7.417
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.847       7.417         ntclkbufg_0      
 CLMS_26_137/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_137/Q0                    tco                   0.261       7.678 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=66)       1.322       9.000         u_ipsl_hmic_h_top/global_reset_n
 CLMS_54_85/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.000         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.488%), Route: 1.322ns(83.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.505      26.140         ntclkbufg_0      
 CLMS_54_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.935      27.075                          
 clock uncertainty                                      -0.150      26.925                          

 Recovery time                                          -0.277      26.648                          

 Data required time                                                 26.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.648                          
 Data arrival time                                                   9.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.648                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.342  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.140
  Launch Clock Delay      :  7.417
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.847       7.417         ntclkbufg_0      
 CLMS_26_137/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_137/Q0                    tco                   0.261       7.678 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=66)       1.322       9.000         u_ipsl_hmic_h_top/global_reset_n
 CLMS_54_85/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.000         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.488%), Route: 1.322ns(83.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.505      26.140         ntclkbufg_0      
 CLMS_54_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.935      27.075                          
 clock uncertainty                                      -0.150      26.925                          

 Recovery time                                          -0.277      26.648                          

 Data required time                                                 26.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.648                          
 Data arrival time                                                   9.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.648                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.412
  Launch Clock Delay      :  6.172
  Clock Pessimism Removal :  -1.209
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.537       6.172         ntclkbufg_0      
 CLMS_26_137/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_137/Q0                    tco                   0.218       6.390 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=66)       0.157       6.547         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_136/RSCO                  td                    0.101       6.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.648         ntR133           
 CLMA_26_140/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv/RS

 Data arrival time                                                   6.648         Logic Levels: 1  
                                                                                   Logic: 0.319ns(67.017%), Route: 0.157ns(32.983%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.842       7.412         ntclkbufg_0      
 CLMA_26_140/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv/CLK
 clock pessimism                                        -1.209       6.203                          
 clock uncertainty                                       0.000       6.203                          

 Removal time                                            0.000       6.203                          

 Data required time                                                  6.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.203                          
 Data arrival time                                                   6.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.445                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.412
  Launch Clock Delay      :  6.172
  Clock Pessimism Removal :  -1.209
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.537       6.172         ntclkbufg_0      
 CLMS_26_137/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_137/Q0                    tco                   0.218       6.390 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=66)       0.157       6.547         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_136/RSCO                  td                    0.101       6.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.648         ntR133           
 CLMA_26_140/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv/RS

 Data arrival time                                                   6.648         Logic Levels: 1  
                                                                                   Logic: 0.319ns(67.017%), Route: 0.157ns(32.983%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.842       7.412         ntclkbufg_0      
 CLMA_26_140/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv/CLK
 clock pessimism                                        -1.209       6.203                          
 clock uncertainty                                       0.000       6.203                          

 Removal time                                            0.000       6.203                          

 Data required time                                                  6.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.203                          
 Data arrival time                                                   6.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.445                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[3]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.412
  Launch Clock Delay      :  6.172
  Clock Pessimism Removal :  -1.209
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.537       6.172         ntclkbufg_0      
 CLMS_26_137/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_137/Q0                    tco                   0.218       6.390 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=66)       0.157       6.547         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_136/RSCO                  td                    0.101       6.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.648         ntR133           
 CLMA_26_140/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[3]/opit_0_inv/RS

 Data arrival time                                                   6.648         Logic Levels: 1  
                                                                                   Logic: 0.319ns(67.017%), Route: 0.157ns(32.983%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.842       7.412         ntclkbufg_0      
 CLMA_26_140/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[3]/opit_0_inv/CLK
 clock pessimism                                        -1.209       6.203                          
 clock uncertainty                                       0.000       6.203                          

 Removal time                                            0.000       6.203                          

 Data required time                                                  6.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.203                          
 Data arrival time                                                   6.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.445                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.808       7.378         ntclkbufg_0      
 CLMA_38_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_84/Q0                     tco                   0.261       7.639 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=5)        2.306       9.945         nt_ddr_init_done 
 IOL_151_110/DO                    td                    0.128      10.073 r       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.073         ddr_init_done_obuf/ntO
 IOBD_152_110/PAD                  td                    2.141      12.214 r       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.144      12.358         ddr_init_done    
 U13                                                                       r       ddr_init_done (port)

 Data arrival time                                                  12.358         Logic Levels: 2  
                                                                                   Logic: 2.530ns(50.803%), Route: 2.450ns(49.197%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.853       7.423         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_38_125/Q0                    tco                   0.261       7.684 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.126       9.810         nt_ddrphy_rst_done
 IOL_151_117/DO                    td                    0.128       9.938 r       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.938         ddrphy_rst_done_obuf/ntO
 IOBS_152_117/PAD                  td                    2.141      12.079 r       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.095      12.174         ddrphy_rst_done  
 T10                                                                       r       ddrphy_rst_done (port)

 Data arrival time                                                  12.174         Logic Levels: 2  
                                                                                   Logic: 2.530ns(53.252%), Route: 2.221ns(46.748%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.211 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485       5.696         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.696 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       7.531         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.480       8.011 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       8.011         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    2.020      10.031 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096      10.127         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                  10.127         Logic Levels: 1  
                                                                                   Logic: 2.500ns(96.302%), Route: 0.096ns(3.698%)
====================================================================================================

====================================================================================================

Startpoint  : rgb_r[0] (port)
Endpoint    : u_top_color_block_mean/rgb_r_d[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N16                                                     0.000       0.000 r       rgb_r[0] (port)  
                                   net (fanout=1)        0.068       0.068         rgb_r[0]         
 IOBS_152_133/DIN                  td                    0.916       0.984 r       rgb_r_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.984         rgb_r_ibuf[0]/ntD
 IOL_151_133/RX_DATA_DD            td                    0.092       1.076 r       rgb_r_ibuf[0]/opit_1/OUT
                                   net (fanout=3)        0.382       1.458         write_data[16]   
 CLMA_130_128/M0                                                           r       u_top_color_block_mean/rgb_r_d[0]/opit_0_inv/D

 Data arrival time                                                   1.458         Logic Levels: 2  
                                                                                   Logic: 1.008ns(69.136%), Route: 0.450ns(30.864%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_top_color_block_mean/u_block_mean_R/h_reg[4][0]/opit_0_inv_A2Q1/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.916       1.061 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.061         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.092       1.153 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=1018)     0.403       1.556         nt_rst_n         
 CLMA_130_105/RS                                                           r       u_top_color_block_mean/u_block_mean_R/h_reg[4][0]/opit_0_inv_A2Q1/RS

 Data arrival time                                                   1.556         Logic Levels: 2  
                                                                                   Logic: 1.008ns(64.781%), Route: 0.548ns(35.219%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_top_color_block_mean/u_block_mean_R/h_reg[4][2]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.916       1.061 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.061         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.092       1.153 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=1018)     0.403       1.556         nt_rst_n         
 CLMA_130_105/RS                                                           r       u_top_color_block_mean/u_block_mean_R/h_reg[4][2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   1.556         Logic Levels: 2  
                                                                                   Logic: 1.008ns(64.781%), Route: 0.548ns(35.219%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_62_248/CLKB[0]      u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.102       10.000          0.898           High Pulse Width  DRM_62_248/CLKB[0]      u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_62_288/CLKB[0]      u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{top|pclk_mod_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           Low Pulse Width   DRM_62_188/CLKA[0]      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_62_188/CLKA[0]      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_62_164/CLKA[0]      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.832       6.730           0.898           High Pulse Width  DRM_34_84/CLKB[0]       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.832       6.730           0.898           High Pulse Width  DRM_34_104/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.832       6.730           0.898           High Pulse Width  DRM_34_64/CLKB[0]       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.171      1.346           1.517           High Pulse Width  IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           Low Pulse Width   IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           High Pulse Width  IOL_151_350/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.750       5.000           3.250           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 1.750       5.000           3.250           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 4.102       5.000           0.898           Low Pulse Width   DRM_34_84/CLKA[0]       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.750       10.000          4.250           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 5.750       10.000          4.250           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.380       10.000          0.620           High Pulse Width  CLMS_54_85/CLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/IOCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.820       2.500           1.680           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.820       2.500           1.680           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_top_fifo_to_led/u_WS2812/i[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RZ7/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.900
  Launch Clock Delay      :  3.422
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.441       3.422         sys_clk_g        
 CLMA_86_100/CLK                                                           r       u_top_fifo_to_led/u_WS2812/i[3]/opit_0_inv_A2Q21/CLK

 CLMA_86_100/Q3                    tco                   0.200       3.622 r       u_top_fifo_to_led/u_WS2812/i[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=29)       0.520       4.142         u_top_fifo_to_led/u_WS2812/i [3]
                                                         0.212       4.354 f       u_top_fifo_to_led/u_WS2812/N207.fsub_5/gateop_A2/Cout
                                                         0.000       4.354         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [6]
 CLMA_82_105/COUT                  td                    0.080       4.434 r       u_top_fifo_to_led/u_WS2812/N207.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.434         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [8]
 CLMA_82_109/Y1                    td                    0.292       4.726 r       u_top_fifo_to_led/u_WS2812/N207.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.228       4.954         u_top_fifo_to_led/u_WS2812/N207 [9]
 CLMA_82_109/Y3                    td                    0.129       5.083 r       u_top_fifo_to_led/u_WS2812/N209_or_4/gateop_perm/Z
                                   net (fanout=2)        0.339       5.422         u_top_fifo_to_led/u_WS2812/_N27807
 CLMA_82_104/Y2                    td                    0.299       5.721 r       u_top_fifo_to_led/u_WS2812/N209_mux_27/gateop_perm/Z
                                   net (fanout=15)       0.502       6.223         u_top_fifo_to_led/u_WS2812/_N13819
 CLMA_66_104/Y2                    td                    0.126       6.349 r       u_top_fifo_to_led/u_WS2812/N209_mux_4/gateop_perm/Z
                                   net (fanout=2)        0.981       7.330         u_top_fifo_to_led/u_WS2812/N209 [4]
 CLMA_66_144/Y1                    td                    0.207       7.537 f       u_top_fifo_to_led/u_WS2812/N210_4/gateop/F
                                   net (fanout=1)        1.338       8.875         u_top_fifo_to_led/u_WS2812/N210 [4]
 CLMA_94_52/Y1                     td                    0.293       9.168 r       u_top_fifo_to_led/u_WS2812/N211_26/gateop_perm/Z
                                   net (fanout=1)        0.672       9.840         u_top_fifo_to_led/u_WS2812/_N27594
 CLMS_66_57/Y1                     td                    0.137       9.977 f       u_top_fifo_to_led/u_WS2812/N211_44/gateop_perm/Z
                                   net (fanout=1)        1.161      11.138         u_top_fifo_to_led/u_WS2812/_N28037
 CLMS_66_145/Y1                    td                    0.177      11.315 f       u_top_fifo_to_led/u_WS2812/RGB_RZ/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.354      12.669         u_top_fifo_to_led/u_WS2812/N6878
 CLMA_86_176/M0                                                            f       u_top_fifo_to_led/u_WS2812/RZ7/opit_0_inv/D

 Data arrival time                                                  12.669         Logic Levels: 9  
                                                                                   Logic: 2.152ns(23.272%), Route: 7.095ns(76.728%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.195      22.900         sys_clk_g        
 CLMA_86_176/CLK                                                           r       u_top_fifo_to_led/u_WS2812/RZ7/opit_0_inv/CLK
 clock pessimism                                         0.276      23.176                          
 clock uncertainty                                      -0.050      23.126                          

 Setup time                                             -0.034      23.092                          

 Data required time                                                 23.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.092                          
 Data arrival time                                                  12.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_WS2812/i[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RZ4/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.244  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.902
  Launch Clock Delay      :  3.422
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.441       3.422         sys_clk_g        
 CLMA_86_100/CLK                                                           r       u_top_fifo_to_led/u_WS2812/i[3]/opit_0_inv_A2Q21/CLK

 CLMA_86_100/Q3                    tco                   0.200       3.622 r       u_top_fifo_to_led/u_WS2812/i[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=29)       0.520       4.142         u_top_fifo_to_led/u_WS2812/i [3]
                                                         0.212       4.354 f       u_top_fifo_to_led/u_WS2812/N207.fsub_5/gateop_A2/Cout
                                                         0.000       4.354         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [6]
 CLMA_82_105/COUT                  td                    0.080       4.434 r       u_top_fifo_to_led/u_WS2812/N207.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.434         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [8]
 CLMA_82_109/Y1                    td                    0.292       4.726 r       u_top_fifo_to_led/u_WS2812/N207.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.228       4.954         u_top_fifo_to_led/u_WS2812/N207 [9]
 CLMA_82_109/Y3                    td                    0.129       5.083 r       u_top_fifo_to_led/u_WS2812/N209_or_4/gateop_perm/Z
                                   net (fanout=2)        0.339       5.422         u_top_fifo_to_led/u_WS2812/_N27807
 CLMA_82_104/Y2                    td                    0.299       5.721 r       u_top_fifo_to_led/u_WS2812/N209_mux_27/gateop_perm/Z
                                   net (fanout=15)       0.502       6.223         u_top_fifo_to_led/u_WS2812/_N13819
 CLMA_66_104/Y2                    td                    0.126       6.349 r       u_top_fifo_to_led/u_WS2812/N209_mux_4/gateop_perm/Z
                                   net (fanout=2)        0.981       7.330         u_top_fifo_to_led/u_WS2812/N209 [4]
 CLMA_66_144/Y1                    td                    0.207       7.537 f       u_top_fifo_to_led/u_WS2812/N210_4/gateop/F
                                   net (fanout=1)        1.338       8.875         u_top_fifo_to_led/u_WS2812/N210 [4]
 CLMA_94_52/Y1                     td                    0.293       9.168 r       u_top_fifo_to_led/u_WS2812/N211_26/gateop_perm/Z
                                   net (fanout=1)        0.672       9.840         u_top_fifo_to_led/u_WS2812/_N27594
 CLMS_66_57/Y1                     td                    0.137       9.977 f       u_top_fifo_to_led/u_WS2812/N211_44/gateop_perm/Z
                                   net (fanout=1)        1.161      11.138         u_top_fifo_to_led/u_WS2812/_N28037
 CLMS_66_145/Y1                    td                    0.177      11.315 f       u_top_fifo_to_led/u_WS2812/RGB_RZ/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.306      12.621         u_top_fifo_to_led/u_WS2812/N6878
 CLMS_78_189/M0                                                            f       u_top_fifo_to_led/u_WS2812/RZ4/opit_0_inv/D

 Data arrival time                                                  12.621         Logic Levels: 9  
                                                                                   Logic: 2.152ns(23.394%), Route: 7.047ns(76.606%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.197      22.902         sys_clk_g        
 CLMS_78_189/CLK                                                           r       u_top_fifo_to_led/u_WS2812/RZ4/opit_0_inv/CLK
 clock pessimism                                         0.276      23.178                          
 clock uncertainty                                      -0.050      23.128                          

 Setup time                                             -0.034      23.094                          

 Data required time                                                 23.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.094                          
 Data arrival time                                                  12.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.473                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_WS2812/i[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RZ14/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.904
  Launch Clock Delay      :  3.422
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.441       3.422         sys_clk_g        
 CLMA_86_100/CLK                                                           r       u_top_fifo_to_led/u_WS2812/i[3]/opit_0_inv_A2Q21/CLK

 CLMA_86_100/Q3                    tco                   0.200       3.622 r       u_top_fifo_to_led/u_WS2812/i[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=29)       0.520       4.142         u_top_fifo_to_led/u_WS2812/i [3]
                                                         0.212       4.354 f       u_top_fifo_to_led/u_WS2812/N207.fsub_5/gateop_A2/Cout
                                                         0.000       4.354         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [6]
 CLMA_82_105/COUT                  td                    0.080       4.434 r       u_top_fifo_to_led/u_WS2812/N207.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.434         u_top_fifo_to_led/u_WS2812/u_top_fifo_to_led/u_WS2812/N207.co [8]
 CLMA_82_109/Y1                    td                    0.292       4.726 r       u_top_fifo_to_led/u_WS2812/N207.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.228       4.954         u_top_fifo_to_led/u_WS2812/N207 [9]
 CLMA_82_109/Y3                    td                    0.129       5.083 r       u_top_fifo_to_led/u_WS2812/N209_or_4/gateop_perm/Z
                                   net (fanout=2)        0.339       5.422         u_top_fifo_to_led/u_WS2812/_N27807
 CLMA_82_104/Y2                    td                    0.299       5.721 r       u_top_fifo_to_led/u_WS2812/N209_mux_27/gateop_perm/Z
                                   net (fanout=15)       0.502       6.223         u_top_fifo_to_led/u_WS2812/_N13819
 CLMA_66_104/Y2                    td                    0.126       6.349 r       u_top_fifo_to_led/u_WS2812/N209_mux_4/gateop_perm/Z
                                   net (fanout=2)        0.981       7.330         u_top_fifo_to_led/u_WS2812/N209 [4]
 CLMA_66_144/Y1                    td                    0.207       7.537 f       u_top_fifo_to_led/u_WS2812/N210_4/gateop/F
                                   net (fanout=1)        1.338       8.875         u_top_fifo_to_led/u_WS2812/N210 [4]
 CLMA_94_52/Y1                     td                    0.293       9.168 r       u_top_fifo_to_led/u_WS2812/N211_26/gateop_perm/Z
                                   net (fanout=1)        0.672       9.840         u_top_fifo_to_led/u_WS2812/_N27594
 CLMS_66_57/Y1                     td                    0.137       9.977 f       u_top_fifo_to_led/u_WS2812/N211_44/gateop_perm/Z
                                   net (fanout=1)        1.161      11.138         u_top_fifo_to_led/u_WS2812/_N28037
 CLMS_66_145/Y1                    td                    0.177      11.315 f       u_top_fifo_to_led/u_WS2812/RGB_RZ/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.180      12.495         u_top_fifo_to_led/u_WS2812/N6878
 CLMS_102_161/M2                                                           f       u_top_fifo_to_led/u_WS2812/RZ14/opit_0_inv/D

 Data arrival time                                                  12.495         Logic Levels: 9  
                                                                                   Logic: 2.152ns(23.719%), Route: 6.921ns(76.281%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.199      22.904         sys_clk_g        
 CLMS_102_161/CLK                                                          r       u_top_fifo_to_led/u_WS2812/RZ14/opit_0_inv/CLK
 clock pessimism                                         0.276      23.180                          
 clock uncertainty                                      -0.050      23.130                          

 Setup time                                             -0.034      23.096                          

 Data required time                                                 23.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.096                          
 Data arrival time                                                  12.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/byte1[3][1]/opit_0/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/o_para_list[25]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.226  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.436
  Launch Clock Delay      :  2.934
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.229       2.934         sys_clk_g        
 CLMA_114_244/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/byte1[3][1]/opit_0/CLK

 CLMA_114_244/Q2                   tco                   0.185       3.119 f       u_top_uart_cmd_resolve/u_m_decoder/byte1[3][1]/opit_0/Q
                                   net (fanout=1)        0.201       3.320         u_top_uart_cmd_resolve/u_m_decoder/byte1[3] [1]
 CLMS_114_257/CD                                                           f       u_top_uart_cmd_resolve/u_m_decoder/o_para_list[25]/opit_0_inv/D

 Data arrival time                                                   3.320         Logic Levels: 0  
                                                                                   Logic: 0.185ns(47.927%), Route: 0.201ns(52.073%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.455       3.436         sys_clk_g        
 CLMS_114_257/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/o_para_list[25]/opit_0_inv/CLK
 clock pessimism                                        -0.276       3.160                          
 clock uncertainty                                       0.000       3.160                          

 Hold time                                               0.026       3.186                          

 Data required time                                                  3.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.186                          
 Data arrival time                                                   3.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_data_tx/data0[426]/opit_0/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RGB[17][10]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.427
  Launch Clock Delay      :  2.940
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.235       2.940         sys_clk_g        
 CLMA_106_120/CLK                                                          r       u_top_fifo_to_led/u_data_tx/data0[426]/opit_0/CLK

 CLMA_106_120/Q1                   tco                   0.185       3.125 f       u_top_fifo_to_led/u_data_tx/data0[426]/opit_0/Q
                                   net (fanout=1)        0.223       3.348         u_top_fifo_to_led/data0 [426]
 CLMA_106_124/AD                                                           f       u_top_fifo_to_led/u_WS2812/RGB[17][10]/opit_0/D

 Data arrival time                                                   3.348         Logic Levels: 0  
                                                                                   Logic: 0.185ns(45.343%), Route: 0.223ns(54.657%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.446       3.427         sys_clk_g        
 CLMA_106_124/CLK                                                          r       u_top_fifo_to_led/u_WS2812/RGB[17][10]/opit_0/CLK
 clock pessimism                                        -0.276       3.151                          
 clock uncertainty                                       0.000       3.151                          

 Hold time                                               0.027       3.178                          

 Data required time                                                  3.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.178                          
 Data arrival time                                                   3.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_fifo_to_led/u_data_tx/data0[659]/opit_0/CLK
Endpoint    : u_top_fifo_to_led/u_WS2812/RGB[32][19]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.400
  Launch Clock Delay      :  2.916
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.211       2.916         sys_clk_g        
 CLMA_82_81/CLK                                                            r       u_top_fifo_to_led/u_data_tx/data0[659]/opit_0/CLK

 CLMA_82_81/Q0                     tco                   0.186       3.102 r       u_top_fifo_to_led/u_data_tx/data0[659]/opit_0/Q
                                   net (fanout=1)        0.193       3.295         u_top_fifo_to_led/data0 [659]
 CLMA_86_80/M2                                                             r       u_top_fifo_to_led/u_WS2812/RGB[32][19]/opit_0/D

 Data arrival time                                                   3.295         Logic Levels: 0  
                                                                                   Logic: 0.186ns(49.077%), Route: 0.193ns(50.923%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.419       3.400         sys_clk_g        
 CLMA_86_80/CLK                                                            r       u_top_fifo_to_led/u_WS2812/RGB[32][19]/opit_0/CLK
 clock pessimism                                        -0.276       3.124                          
 clock uncertainty                                       0.000       3.124                          

 Hold time                                              -0.002       3.122                          

 Data required time                                                  3.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.122                          
 Data arrival time                                                   3.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_G/block_mean_temp[8]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/DA0[2]
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.646
  Launch Clock Delay      :  3.063
  Clock Pessimism Removal :  0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.411       3.063         pclk_mod_in_g    
 CLMA_106_212/CLK                                                          r       u_top_color_block_mean/u_block_mean_G/block_mean_temp[8]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_106_212/Q1                   tco                   0.200       3.263 r       u_top_color_block_mean/u_block_mean_G/block_mean_temp[8]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.698       3.961         u_top_color_block_mean/u_block_mean_G/block_mean_temp [8]
 APM_110_172/P[14]                 td                    1.919       5.880 r       u_top_color_block_mean/u_block_mean_G/N967/gopapm/P[14]
                                   net (fanout=1)        1.134       7.014         u_top_color_block_mean/u_block_mean_G/N1441 [14]
 APM_110_224/P[14]                 td                    1.919       8.933 r       u_mux_command_control/N34/gopapm/P[14]
                                   net (fanout=1)        0.900       9.833         u_mux_command_control/N34 [14]
 CLMA_106_244/Y1                   td                    0.207      10.040 f       u_mux_command_control/block_mean_21[14]/gateop_perm/Z
                                   net (fanout=1)        1.080      11.120         block_mean[14]   
 DRM_62_268/DA0[2]                                                         f       u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/DA0[2]

 Data arrival time                                                  11.120         Logic Levels: 3  
                                                                                   Logic: 4.245ns(52.687%), Route: 3.812ns(47.313%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.419         _N13             
 USCM_74_104/CLK_USCM              td                    0.000    1001.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.227    1002.646         pclk_mod_in_g    
 DRM_62_268/CLKA[0]                                                        r       u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.233    1002.879                          
 clock uncertainty                                      -0.050    1002.829                          

 Setup time                                              0.015    1002.844                          

 Data required time                                               1002.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.844                          
 Data arrival time                                                  11.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.724                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_G/block_mean_temp[8]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.646
  Launch Clock Delay      :  3.063
  Clock Pessimism Removal :  0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.411       3.063         pclk_mod_in_g    
 CLMA_106_212/CLK                                                          r       u_top_color_block_mean/u_block_mean_G/block_mean_temp[8]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_106_212/Q1                   tco                   0.200       3.263 r       u_top_color_block_mean/u_block_mean_G/block_mean_temp[8]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.698       3.961         u_top_color_block_mean/u_block_mean_G/block_mean_temp [8]
 APM_110_172/P[14]                 td                    1.919       5.880 r       u_top_color_block_mean/u_block_mean_G/N967/gopapm/P[14]
                                   net (fanout=1)        1.134       7.014         u_top_color_block_mean/u_block_mean_G/N1441 [14]
 APM_110_224/P[12]                 td                    1.919       8.933 r       u_mux_command_control/N34/gopapm/P[12]
                                   net (fanout=1)        0.496       9.429         u_mux_command_control/N34 [12]
 CLMA_114_236/Y3                   td                    0.137       9.566 f       u_mux_command_control/block_mean_21[12]/gateop_perm/Z
                                   net (fanout=1)        1.237      10.803         block_mean[12]   
 DRM_62_268/DA0[0]                                                         f       u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                  10.803         Logic Levels: 3  
                                                                                   Logic: 4.175ns(53.941%), Route: 3.565ns(46.059%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.419         _N13             
 USCM_74_104/CLK_USCM              td                    0.000    1001.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.227    1002.646         pclk_mod_in_g    
 DRM_62_268/CLKA[0]                                                        r       u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.233    1002.879                          
 clock uncertainty                                      -0.050    1002.829                          

 Setup time                                              0.015    1002.844                          

 Data required time                                               1002.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.844                          
 Data arrival time                                                  10.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.041                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_G/block_mean_temp[8]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.646
  Launch Clock Delay      :  3.063
  Clock Pessimism Removal :  0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.411       3.063         pclk_mod_in_g    
 CLMA_106_212/CLK                                                          r       u_top_color_block_mean/u_block_mean_G/block_mean_temp[8]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_106_212/Q1                   tco                   0.200       3.263 r       u_top_color_block_mean/u_block_mean_G/block_mean_temp[8]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.698       3.961         u_top_color_block_mean/u_block_mean_G/block_mean_temp [8]
 APM_110_172/P[14]                 td                    1.919       5.880 r       u_top_color_block_mean/u_block_mean_G/N967/gopapm/P[14]
                                   net (fanout=1)        1.134       7.014         u_top_color_block_mean/u_block_mean_G/N1441 [14]
 APM_110_224/P[13]                 td                    1.919       8.933 r       u_mux_command_control/N34/gopapm/P[13]
                                   net (fanout=1)        0.446       9.379         u_mux_command_control/N34 [13]
 CLMS_102_237/Y0                   td                    0.133       9.512 f       u_mux_command_control/block_mean_21[13]/gateop_perm/Z
                                   net (fanout=1)        1.130      10.642         block_mean[13]   
 DRM_62_268/DA0[1]                                                         f       u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                  10.642         Logic Levels: 3  
                                                                                   Logic: 4.171ns(55.034%), Route: 3.408ns(44.966%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.419         _N13             
 USCM_74_104/CLK_USCM              td                    0.000    1001.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.227    1002.646         pclk_mod_in_g    
 DRM_62_268/CLKA[0]                                                        r       u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.233    1002.879                          
 clock uncertainty                                      -0.050    1002.829                          

 Setup time                                              0.015    1002.844                          

 Data required time                                               1002.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.844                          
 Data arrival time                                                  10.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_B/h_reg[5][2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_color_block_mean/u_block_mean_B/h_reg[5][4]/opit_0_inv_A2Q21/Cin
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.112
  Launch Clock Delay      :  2.644
  Clock Pessimism Removal :  -0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734       0.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038       0.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.419         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.225       2.644         pclk_mod_in_g    
 CLMA_42_244/CLK                                                           r       u_top_color_block_mean/u_block_mean_B/h_reg[5][2]/opit_0_inv_A2Q21/CLK

 CLMA_42_244/Q3                    tco                   0.185       2.829 f       u_top_color_block_mean/u_block_mean_B/h_reg[5][2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.129       2.958         u_top_color_block_mean/u_block_mean_B/h_reg[5] [2]
 CLMA_42_244/COUT                  td                    0.103       3.061 r       u_top_color_block_mean/u_block_mean_B/h_reg[5][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.061         u_top_color_block_mean/u_block_mean_B/_N1268
 CLMA_42_248/CIN                                                           r       u_top_color_block_mean/u_block_mean_B/h_reg[5][4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   3.061         Logic Levels: 1  
                                                                                   Logic: 0.288ns(69.065%), Route: 0.129ns(30.935%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.460       3.112         pclk_mod_in_g    
 CLMA_42_248/CLK                                                           r       u_top_color_block_mean/u_block_mean_B/h_reg[5][4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.233       2.879                          
 clock uncertainty                                       0.000       2.879                          

 Hold time                                              -0.058       2.821                          

 Data required time                                                  2.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.821                          
 Data arrival time                                                   3.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_B/h_reg[33][2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_color_block_mean/u_block_mean_B/h_reg[33][4]/opit_0_inv_A2Q21/Cin
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.145
  Launch Clock Delay      :  2.677
  Clock Pessimism Removal :  -0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734       0.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038       0.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.419         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.258       2.677         pclk_mod_in_g    
 CLMA_78_244/CLK                                                           r       u_top_color_block_mean/u_block_mean_B/h_reg[33][2]/opit_0_inv_A2Q21/CLK

 CLMA_78_244/Q3                    tco                   0.185       2.862 f       u_top_color_block_mean/u_block_mean_B/h_reg[33][2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.130       2.992         u_top_color_block_mean/u_block_mean_B/h_reg[33] [2]
 CLMA_78_244/COUT                  td                    0.103       3.095 r       u_top_color_block_mean/u_block_mean_B/h_reg[33][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.095         u_top_color_block_mean/u_block_mean_B/_N1688
 CLMA_78_248/CIN                                                           r       u_top_color_block_mean/u_block_mean_B/h_reg[33][4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   3.095         Logic Levels: 1  
                                                                                   Logic: 0.288ns(68.900%), Route: 0.130ns(31.100%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.493       3.145         pclk_mod_in_g    
 CLMA_78_248/CLK                                                           r       u_top_color_block_mean/u_block_mean_B/h_reg[33][4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.233       2.912                          
 clock uncertainty                                       0.000       2.912                          

 Hold time                                              -0.058       2.854                          

 Data required time                                                  2.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.854                          
 Data arrival time                                                   3.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_color_block_mean/u_block_mean_B/v_reg[31][2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_color_block_mean/u_block_mean_B/v_reg[31][4]/opit_0_inv_A2Q21/Cin
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.135
  Launch Clock Delay      :  2.667
  Clock Pessimism Removal :  -0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734       0.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038       0.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.419         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.248       2.667         pclk_mod_in_g    
 CLMA_70_244/CLK                                                           r       u_top_color_block_mean/u_block_mean_B/v_reg[31][2]/opit_0_inv_A2Q21/CLK

 CLMA_70_244/Q3                    tco                   0.185       2.852 f       u_top_color_block_mean/u_block_mean_B/v_reg[31][2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.130       2.982         u_top_color_block_mean/u_block_mean_B/v_reg[31] [2]
 CLMA_70_244/COUT                  td                    0.103       3.085 r       u_top_color_block_mean/u_block_mean_B/v_reg[31][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.085         u_top_color_block_mean/u_block_mean_B/_N2258
 CLMA_70_248/CIN                                                           r       u_top_color_block_mean/u_block_mean_B/v_reg[31][4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   3.085         Logic Levels: 1  
                                                                                   Logic: 0.288ns(68.900%), Route: 0.130ns(31.100%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N13             
 USCM_74_104/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2911)     1.483       3.135         pclk_mod_in_g    
 CLMA_70_248/CLK                                                           r       u_top_color_block_mean/u_block_mean_B/v_reg[31][4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.233       2.902                          
 clock uncertainty                                       0.000       2.902                          

 Hold time                                              -0.058       2.844                          

 Data required time                                                  2.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.844                          
 Data arrival time                                                   3.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[21]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.900
  Launch Clock Delay      :  5.676
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.390       5.676         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_34_64/QB0[5]                  tco                   1.780       7.456 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[5]
                                   net (fanout=1)        3.624      11.080         read_data[21]    
 CLMS_86_337/C4                                                            f       video_timing_data_m0/vout_data_r[21]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.080         Logic Levels: 0  
                                                                                   Logic: 1.780ns(32.939%), Route: 3.624ns(67.061%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      14.288 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.288         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      14.326 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      15.166         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      15.166 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      16.505         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319      16.824 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      17.124         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      17.124 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.237      18.361         video_clk        
 CLMS_86_337/CLK                                                           r       video_timing_data_m0/vout_data_r[21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.623      18.984                          
 clock uncertainty                                      -0.150      18.834                          

 Setup time                                             -0.078      18.756                          

 Data required time                                                 18.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.756                          
 Data arrival time                                                  11.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.676                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[19]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.900
  Launch Clock Delay      :  5.676
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.390       5.676         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_34_64/QB0[3]                  tco                   1.780       7.456 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[3]
                                   net (fanout=1)        3.621      11.077         read_data[19]    
 CLMS_86_337/A4                                                            f       video_timing_data_m0/vout_data_r[19]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.077         Logic Levels: 0  
                                                                                   Logic: 1.780ns(32.957%), Route: 3.621ns(67.043%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      14.288 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.288         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      14.326 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      15.166         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      15.166 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      16.505         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319      16.824 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      17.124         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      17.124 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.237      18.361         video_clk        
 CLMS_86_337/CLK                                                           r       video_timing_data_m0/vout_data_r[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.623      18.984                          
 clock uncertainty                                      -0.150      18.834                          

 Setup time                                             -0.078      18.756                          

 Data required time                                                 18.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.756                          
 Data arrival time                                                  11.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.679                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.900
  Launch Clock Delay      :  5.676
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.390       5.676         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_34_64/QB0[4]                  tco                   1.780       7.456 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=1)        3.620      11.076         read_data[20]    
 CLMS_86_337/D4                                                            f       video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.076         Logic Levels: 0  
                                                                                   Logic: 1.780ns(32.963%), Route: 3.620ns(67.037%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      14.288 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.288         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      14.326 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      15.166         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      15.166 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      16.505         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319      16.824 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      17.124         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      17.124 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.237      18.361         video_clk        
 CLMS_86_337/CLK                                                           r       video_timing_data_m0/vout_data_r[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.623      18.984                          
 clock uncertainty                                      -0.150      18.834                          

 Setup time                                             -0.079      18.755                          

 Data required time                                                 18.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.755                          
 Data arrival time                                                  11.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.679                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/din_q[6]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.743
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.249       4.912         video_clk        
 CLMA_82_344/CLK                                                           r       video_timing_data_m0/vout_data_r[22]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_344/Q0                    tco                   0.185       5.097 f       video_timing_data_m0/vout_data_r[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.261       5.358         vout_data[22]    
 CLMA_90_345/AD                                                            f       dvi_encoder_m0/encg/din_q[6]/opit_0/D

 Data arrival time                                                   5.358         Logic Levels: 0  
                                                                                   Logic: 0.185ns(41.480%), Route: 0.261ns(58.520%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.457       5.743         video_clk        
 CLMA_90_345/CLK                                                           r       dvi_encoder_m0/encg/din_q[6]/opit_0/CLK
 clock pessimism                                        -0.623       5.120                          
 clock uncertainty                                       0.000       5.120                          

 Hold time                                               0.027       5.147                          

 Data required time                                                  5.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.147                          
 Data arrival time                                                   5.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.211                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/din_q[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.746
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.249       4.912         video_clk        
 CLMA_82_344/CLK                                                           r       video_timing_data_m0/vout_data_r[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_344/Q1                    tco                   0.185       5.097 f       video_timing_data_m0/vout_data_r[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.282       5.379         vout_data[16]    
 CLMA_86_344/M3                                                            f       dvi_encoder_m0/encg/din_q[0]/opit_0/D

 Data arrival time                                                   5.379         Logic Levels: 0  
                                                                                   Logic: 0.185ns(39.615%), Route: 0.282ns(60.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.460       5.746         video_clk        
 CLMA_86_344/CLK                                                           r       dvi_encoder_m0/encg/din_q[0]/opit_0/CLK
 clock pessimism                                        -0.623       5.123                          
 clock uncertainty                                       0.000       5.123                          

 Hold time                                              -0.008       5.115                          

 Data required time                                                  5.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.115                          
 Data arrival time                                                   5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.732
  Launch Clock Delay      :  4.901
  Clock Pessimism Removal :  -0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.238       4.901         video_clk        
 CLMA_26_120/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK

 CLMA_26_120/Q0                    tco                   0.186       5.087 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/Q
                                   net (fanout=1)        0.143       5.230         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [8]
 CLMA_30_121/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/D

 Data arrival time                                                   5.230         Logic Levels: 0  
                                                                                   Logic: 0.186ns(56.535%), Route: 0.143ns(43.465%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.446       5.732         video_clk        
 CLMA_30_121/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK
 clock pessimism                                        -0.793       4.939                          
 clock uncertainty                                       0.000       4.939                          

 Hold time                                              -0.002       4.937                          

 Data required time                                                  4.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.937                          
 Data arrival time                                                   5.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.874
  Launch Clock Delay      :  5.705
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.417    9145.705         ntclkbufg_1      
 CLMS_38_101/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_38_101/Q0                    tco                   0.198    9145.903 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.579    9147.482         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [6]
 CLMS_38_105/M2                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                9147.482         Logic Levels: 0  
                                                                                   Logic: 0.198ns(11.142%), Route: 1.579ns(88.858%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.211    9144.893         video_clk        
 CLMS_38_105/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.446    9145.339                          
 clock uncertainty                                      -0.150    9145.189                          

 Setup time                                             -0.034    9145.155                          

 Data required time                                               9145.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.155                          
 Data arrival time                                                9147.482                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.327                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.870
  Launch Clock Delay      :  5.702
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.414    9145.702         ntclkbufg_1      
 CLMA_42_101/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_42_101/Q3                    tco                   0.198    9145.900 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.366    9147.266         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMA_38_100/M1                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                9147.266         Logic Levels: 0  
                                                                                   Logic: 0.198ns(12.660%), Route: 1.366ns(87.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.207    9144.889         video_clk        
 CLMA_38_100/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.446    9145.335                          
 clock uncertainty                                      -0.150    9145.185                          

 Setup time                                             -0.034    9145.151                          

 Data required time                                               9145.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.151                          
 Data arrival time                                                9147.266                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.115                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.869
  Launch Clock Delay      :  5.704
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.416    9145.704         ntclkbufg_1      
 CLMA_50_96/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_50_96/Q2                     tco                   0.198    9145.902 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.358    9147.260         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMA_50_97/M0                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                9147.260         Logic Levels: 0  
                                                                                   Logic: 0.198ns(12.725%), Route: 1.358ns(87.275%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.206    9144.888         video_clk        
 CLMA_50_97/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.446    9145.334                          
 clock uncertainty                                      -0.150    9145.184                          

 Setup time                                             -0.034    9145.150                          

 Data required time                                               9145.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.150                          
 Data arrival time                                                9147.260                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.110                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.725
  Launch Clock Delay      :  4.889
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.224    9494.889         ntclkbufg_1      
 CLMA_38_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_38_116/Q0                    tco                   0.186    9495.075 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.584    9495.659         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [10]
 CLMS_38_121/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                9495.659         Logic Levels: 0  
                                                                                   Logic: 0.186ns(24.156%), Route: 0.584ns(75.844%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.439    9495.730         video_clk        
 CLMS_38_121/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                        -0.446    9495.284                          
 clock uncertainty                                       0.150    9495.434                          

 Hold time                                              -0.002    9495.432                          

 Data required time                                               9495.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.432                          
 Data arrival time                                                9495.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.698
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.200    9494.865         ntclkbufg_1      
 CLMA_30_89/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_89/Q1                     tco                   0.186    9495.051 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.612    9495.663         frame_read_write_m0/read_fifo_aclr
 DRM_34_84/RSTB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                9495.663         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.308%), Route: 0.612ns(76.692%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.412    9495.703         video_clk        
 DRM_34_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.446    9495.257                          
 clock uncertainty                                       0.150    9495.407                          

 Hold time                                               0.006    9495.413                          

 Data required time                                               9495.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.413                          
 Data arrival time                                                9495.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  4.876
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.211    9494.876         ntclkbufg_1      
 CLMA_46_104/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_46_104/Q0                    tco                   0.186    9495.062 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.609    9495.671         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [5]
 CLMS_46_105/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                9495.671         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.396%), Route: 0.609ns(76.604%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.422    9495.713         video_clk        
 CLMS_46_105/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.446    9495.267                          
 clock uncertainty                                       0.150    9495.417                          

 Hold time                                              -0.002    9495.415                          

 Data required time                                               9495.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.415                          
 Data arrival time                                                9495.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.905
  Launch Clock Delay      :  5.696
  Clock Pessimism Removal :  0.795
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.412       5.696         video_clk5x      
 CLMS_134_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK

 CLMS_134_305/Q1                   tco                   0.198       5.894 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/Q
                                   net (fanout=41)       1.070       6.964         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [2]
 CLMA_106_356/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.964         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.615%), Route: 1.070ns(84.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.519 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.519         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.557 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.397         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.397 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       5.736         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       6.054 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       6.354         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       6.354 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.243       7.597         video_clk5x      
 CLMA_106_356/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.795       8.392                          
 clock uncertainty                                      -0.150       8.242                          

 Setup time                                             -0.078       8.164                          

 Data required time                                                  8.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.164                          
 Data arrival time                                                   6.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.200                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.904
  Launch Clock Delay      :  5.696
  Clock Pessimism Removal :  0.795
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.412       5.696         video_clk5x      
 CLMS_134_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK

 CLMS_134_305/Q1                   tco                   0.198       5.894 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/Q
                                   net (fanout=41)       1.031       6.925         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [2]
 CLMA_102_352/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.925         Logic Levels: 0  
                                                                                   Logic: 0.198ns(16.111%), Route: 1.031ns(83.889%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.519 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.519         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.557 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.397         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.397 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       5.736         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       6.054 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       6.354         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       6.354 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.242       7.596         video_clk5x      
 CLMA_102_352/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.795       8.391                          
 clock uncertainty                                      -0.150       8.241                          

 Setup time                                             -0.078       8.163                          

 Data required time                                                  8.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.163                          
 Data arrival time                                                   6.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.238                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.904
  Launch Clock Delay      :  5.696
  Clock Pessimism Removal :  0.795
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.412       5.696         video_clk5x      
 CLMS_134_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/CLK

 CLMS_134_305/Q1                   tco                   0.198       5.894 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[2]/opit_0_L5Q_perm/Q
                                   net (fanout=41)       1.026       6.920         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [2]
 CLMS_102_353/C4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.920         Logic Levels: 0  
                                                                                   Logic: 0.198ns(16.176%), Route: 1.026ns(83.824%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.519 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.519         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.557 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.397         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.397 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       5.736         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       6.054 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       6.354         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       6.354 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.242       7.596         video_clk5x      
 CLMS_102_353/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.795       8.391                          
 clock uncertainty                                      -0.150       8.241                          

 Setup time                                             -0.078       8.163                          

 Data required time                                                  8.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.163                          
 Data arrival time                                                   6.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.243                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.700
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  -0.835
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       3.362 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       3.662         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       3.662 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.203       4.865         video_clk5x      
 CLMA_134_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK

 CLMA_134_300/Q1                   tco                   0.186       5.051 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/Q
                                   net (fanout=1)        0.130       5.181         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [2]
 CLMA_134_300/M3                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/D

 Data arrival time                                                   5.181         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.861%), Route: 0.130ns(41.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.416       5.700         video_clk5x      
 CLMA_134_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/CLK
 clock pessimism                                        -0.835       4.865                          
 clock uncertainty                                       0.000       4.865                          

 Hold time                                              -0.002       4.863                          

 Data required time                                                  4.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.863                          
 Data arrival time                                                   5.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.696
  Launch Clock Delay      :  4.860
  Clock Pessimism Removal :  -0.835
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       3.362 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       3.662         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       3.662 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.198       4.860         video_clk5x      
 CLMS_134_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMS_134_305/Q2                   tco                   0.185       5.045 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.129       5.174         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMS_134_305/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.174         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.412       5.696         video_clk5x      
 CLMS_134_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.835       4.861                          
 clock uncertainty                                       0.000       4.861                          

 Hold time                                              -0.043       4.818                          

 Data required time                                                  4.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.818                          
 Data arrival time                                                   5.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.696
  Launch Clock Delay      :  4.860
  Clock Pessimism Removal :  -0.836
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       3.362 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       3.662         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       3.662 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.198       4.860         video_clk5x      
 CLMS_134_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMS_134_305/Q2                   tco                   0.185       5.045 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.129       5.174         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMS_134_305/C4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.174         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.412       5.696         video_clk5x      
 CLMS_134_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.836       4.860                          
 clock uncertainty                                       0.000       4.860                          

 Hold time                                              -0.044       4.816                          

 Data required time                                                  4.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.816                          
 Data arrival time                                                   5.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  5.705
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      27.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      27.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      28.903         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      28.903 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579      30.482         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374      30.856 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      31.208         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      31.208 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.419      32.627         video_clk        
 CLMA_94_304/CLK                                                           r       dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_304/Q0                    tco                   0.198      32.825 f       dvi_encoder_m0/encr/dout[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.997      33.822         dvi_encoder_m0/green [7]
 CLMA_98_304/A2                                                            f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q_perm/L2

 Data arrival time                                                  33.822         Logic Levels: 0  
                                                                                   Logic: 0.198ns(16.569%), Route: 0.997ns(83.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      30.439 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.439         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      30.477 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      31.317         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      31.317 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      32.656         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318      32.974 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300      33.274         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      33.274 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.202      34.476         video_clk5x      
 CLMA_98_304/CLK                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.516      34.992                          
 clock uncertainty                                      -0.150      34.842                          

 Setup time                                             -0.215      34.627                          

 Data required time                                                 34.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.627                          
 Data arrival time                                                  33.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.805                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  5.701
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      27.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      27.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      28.903         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      28.903 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579      30.482         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374      30.856 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      31.208         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      31.208 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.415      32.623         video_clk        
 CLMA_98_305/CLK                                                           r       dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_98_305/Q1                    tco                   0.198      32.821 f       dvi_encoder_m0/encb/dout[6]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.894      33.715         dvi_encoder_m0/blue [6]
 CLMA_98_304/C2                                                            f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/L2

 Data arrival time                                                  33.715         Logic Levels: 0  
                                                                                   Logic: 0.198ns(18.132%), Route: 0.894ns(81.868%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      30.439 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.439         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      30.477 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      31.317         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      31.317 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      32.656         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318      32.974 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300      33.274         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      33.274 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.202      34.476         video_clk5x      
 CLMA_98_304/CLK                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.516      34.992                          
 clock uncertainty                                      -0.150      34.842                          

 Setup time                                             -0.213      34.629                          

 Data required time                                                 34.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.629                          
 Data arrival time                                                  33.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.914                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.879
  Launch Clock Delay      :  5.720
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      27.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      27.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      28.903         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      28.903 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579      30.482         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374      30.856 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      31.208         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      31.208 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.434      32.642         video_clk        
 CLMA_86_320/CLK                                                           r       dvi_encoder_m0/encr/dout[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_320/Q0                    tco                   0.198      32.840 f       dvi_encoder_m0/encr/dout[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.798      33.638         dvi_encoder_m0/green [8]
 CLMA_90_320/A2                                                            f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                  33.638         Logic Levels: 0  
                                                                                   Logic: 0.198ns(19.880%), Route: 0.798ns(80.120%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      30.439 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.439         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      30.477 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      31.317         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      31.317 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      32.656         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318      32.974 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300      33.274         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      33.274 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.217      34.491         video_clk5x      
 CLMA_90_320/CLK                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.516      35.007                          
 clock uncertainty                                      -0.150      34.857                          

 Setup time                                             -0.215      34.642                          

 Data required time                                                 34.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.642                          
 Data arrival time                                                  33.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.004                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.693
  Launch Clock Delay      :  4.861
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.198       4.861         video_clk        
 CLMA_102_312/CLK                                                          r       dvi_encoder_m0/encr/dout[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_312/Q3                   tco                   0.185       5.046 f       dvi_encoder_m0/encr/dout[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.459       5.505         dvi_encoder_m0/green [9]
 CLMA_106_312/A0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.505         Logic Levels: 0  
                                                                                   Logic: 0.185ns(28.727%), Route: 0.459ns(71.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.409       5.693         video_clk5x      
 CLMA_106_312/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.516       5.177                          
 clock uncertainty                                       0.150       5.327                          

 Hold time                                              -0.065       5.262                          

 Data required time                                                  5.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.262                          
 Data arrival time                                                   5.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.706
  Launch Clock Delay      :  4.871
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.208       4.871         video_clk        
 CLMA_146_304/CLK                                                          r       dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_146_304/Q0                   tco                   0.185       5.056 f       dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.439       5.495         dvi_encoder_m0/blue [1]
 CLMA_146_313/B1                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.495         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.647%), Route: 0.439ns(70.353%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.422       5.706         video_clk5x      
 CLMA_146_313/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.516       5.190                          
 clock uncertainty                                       0.150       5.340                          

 Hold time                                              -0.089       5.251                          

 Data required time                                                  5.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.251                          
 Data arrival time                                                   5.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.318  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.723
  Launch Clock Delay      :  4.889
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.226       4.889         video_clk        
 CLMS_142_333/CLK                                                          r       dvi_encoder_m0/encr/dout[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_142_333/Q0                   tco                   0.186       5.075 r       dvi_encoder_m0/encr/dout[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.440       5.515         dvi_encoder_m0/green [0]
 CLMA_146_328/A1                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.515         Logic Levels: 0  
                                                                                   Logic: 0.186ns(29.712%), Route: 0.440ns(70.288%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.439       5.723         video_clk5x      
 CLMA_146_328/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.516       5.207                          
 clock uncertainty                                       0.150       5.357                          

 Hold time                                              -0.087       5.270                          

 Data required time                                                  5.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.270                          
 Data arrival time                                                   5.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.902
  Launch Clock Delay      :  5.679
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.391       5.679         ntclkbufg_1      
 CLMA_38_76/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_38_76/Q0                     tco                   0.198       5.877 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.081       6.958         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   6.958         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.481%), Route: 1.081ns(84.519%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.237      14.902         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.623      15.525                          
 clock uncertainty                                      -0.150      15.375                          

 Setup time                                             -4.911      10.464                          

 Data required time                                                 10.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.464                          
 Data arrival time                                                   6.958                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.506                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.902
  Launch Clock Delay      :  5.680
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.392       5.680         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMS_26_69/Q0                     tco                   0.198       5.878 f       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.603       6.481         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   6.481         Logic Levels: 0  
                                                                                   Logic: 0.198ns(24.719%), Route: 0.603ns(75.281%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.237      14.902         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.623      15.525                          
 clock uncertainty                                      -0.150      15.375                          

 Setup time                                             -4.912      10.463                          

 Data required time                                                 10.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.463                          
 Data arrival time                                                   6.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.259  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  5.736
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.448       5.736         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.851       6.587 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=6)        1.449       8.036         s00_axi_wready   
 CLMS_46_45/Y0                     td                    0.133       8.169 f       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=34)       0.576       8.745         u_aq_axi_master/N5
                                                         0.212       8.957 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.957         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1039
 CLMA_58_20/COUT                   td                    0.080       9.037 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.037         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1041
                                                         0.052       9.089 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.089         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N1043
 CLMA_58_24/Y3                     td                    0.292       9.381 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.467       9.848         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [7]
 CLMA_58_40/Y1                     td                    0.129       9.977 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[7]/gateop_perm/Z
                                   net (fanout=2)        0.454      10.431         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_50_37/COUT                   td                    0.327      10.758 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.758         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [6]
                                                         0.052      10.810 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_4/gateop_A2/Cout
                                                         0.000      10.810         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [10]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  10.810         Logic Levels: 5  
                                                                                   Logic: 2.128ns(41.939%), Route: 2.946ns(58.061%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.189      14.854         ntclkbufg_1      
 CLMA_50_41/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.623      15.477                          
 clock uncertainty                                      -0.150      15.327                          

 Setup time                                             -0.105      15.222                          

 Data required time                                                 15.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.222                          
 Data arrival time                                                  10.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.412                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[31]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.736
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.217       4.882         ntclkbufg_1      
 CLMS_26_101/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_101/Q2                    tco                   0.185       5.067 f       u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.335       5.402         s00_axi_araddr[31]
 HMEMC_16_1/SRB_IOL35_TX_DATA[1]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[31]

 Data arrival time                                                   5.402         Logic Levels: 0  
                                                                                   Logic: 0.185ns(35.577%), Route: 0.335ns(64.423%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.448       5.736         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.623       5.113                          
 clock uncertainty                                       0.000       5.113                          

 Hold time                                               0.111       5.224                          

 Data required time                                                  5.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.224                          
 Data arrival time                                                   5.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.178                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[24]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.236  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.736
  Launch Clock Delay      :  4.877
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.212       4.877         ntclkbufg_1      
 CLMA_26_96/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q2                     tco                   0.185       5.062 f       u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.346       5.408         s00_axi_araddr[24]
 HMEMC_16_1/SRB_IOL36_IODLY_CTRL[2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[24]

 Data arrival time                                                   5.408         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.840%), Route: 0.346ns(65.160%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.448       5.736         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.623       5.113                          
 clock uncertainty                                       0.000       5.113                          

 Hold time                                               0.112       5.225                          

 Data required time                                                  5.225                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.225                          
 Data arrival time                                                   5.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.183                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.736
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.217       4.882         ntclkbufg_1      
 CLMS_26_101/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_101/Q3                    tco                   0.186       5.068 r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.357       5.425         s00_axi_araddr[30]
 HMEMC_16_1/SRB_IOL35_TX_DATA[3]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]

 Data arrival time                                                   5.425         Logic Levels: 0  
                                                                                   Logic: 0.186ns(34.254%), Route: 0.357ns(65.746%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.448       5.736         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.623       5.113                          
 clock uncertainty                                       0.000       5.113                          

 Hold time                                               0.103       5.216                          

 Data required time                                                  5.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.216                          
 Data arrival time                                                   5.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.209                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.889
  Launch Clock Delay      :  5.721
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     350.938 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.938         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     350.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984     351.967         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     351.967 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579     353.546         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374     353.920 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352     354.272         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     354.272 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.435     355.707         video_clk        
 CLMA_46_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_46_116/Q1                    tco                   0.198     355.905 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.853     357.758         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMS_46_117/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                 357.758         Logic Levels: 0  
                                                                                   Logic: 0.198ns(9.654%), Route: 1.853ns(90.346%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     350.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     350.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840     351.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     351.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339     353.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321     353.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300     353.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     353.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.224     354.889         ntclkbufg_1      
 CLMS_46_117/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.446     355.335                          
 clock uncertainty                                      -0.150     355.185                          

 Setup time                                             -0.034     355.151                          

 Data required time                                                355.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                355.151                          
 Data arrival time                                                 357.758                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.607                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.858
  Launch Clock Delay      :  5.689
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     350.938 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.938         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     350.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984     351.967         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     351.967 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579     353.546         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374     353.920 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352     354.272         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     354.272 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.403     355.675         video_clk        
 CLMA_50_85/CLK                                                            r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q0                     tco                   0.198     355.873 f       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.602     357.475         read_req         
 CLMA_50_84/M0                                                             f       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                 357.475         Logic Levels: 0  
                                                                                   Logic: 0.198ns(11.000%), Route: 1.602ns(89.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     350.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     350.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840     351.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     351.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339     353.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321     353.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300     353.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     353.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.193     354.858         ntclkbufg_1      
 CLMA_50_84/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.446     355.304                          
 clock uncertainty                                      -0.150     355.154                          

 Setup time                                             -0.034     355.120                          

 Data required time                                                355.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                355.120                          
 Data arrival time                                                 357.475                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.355                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.889
  Launch Clock Delay      :  5.721
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     350.938 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.938         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     350.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984     351.967         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     351.967 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579     353.546         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374     353.920 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352     354.272         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     354.272 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.435     355.707         video_clk        
 CLMA_46_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/CLK

 CLMA_46_116/Q0                    tco                   0.198     355.905 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/Q
                                   net (fanout=1)        1.575     357.480         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [11]
 CLMS_46_117/M2                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                 357.480         Logic Levels: 0  
                                                                                   Logic: 0.198ns(11.168%), Route: 1.575ns(88.832%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     350.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     350.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840     351.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000     351.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339     353.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321     353.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300     353.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     353.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.224     354.889         ntclkbufg_1      
 CLMS_46_117/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.446     355.335                          
 clock uncertainty                                      -0.150     355.185                          

 Setup time                                             -0.034     355.151                          

 Data required time                                                355.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                355.151                          
 Data arrival time                                                 357.480                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.329                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.697
  Launch Clock Delay      :  4.861
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.198       4.861         video_clk        
 CLMA_46_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMA_46_92/Q2                     tco                   0.186       5.047 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.608       5.655         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [1]
 CLMS_46_93/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                   5.655         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.426%), Route: 0.608ns(76.574%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.409       5.697         ntclkbufg_1      
 CLMS_46_93/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                        -0.446       5.251                          
 clock uncertainty                                       0.150       5.401                          

 Hold time                                              -0.002       5.399                          

 Data required time                                                  5.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.399                          
 Data arrival time                                                   5.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.697
  Launch Clock Delay      :  4.861
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.198       4.861         video_clk        
 CLMA_46_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_46_92/Q0                     tco                   0.186       5.047 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.609       5.656         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMS_46_93/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                   5.656         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.396%), Route: 0.609ns(76.604%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.409       5.697         ntclkbufg_1      
 CLMS_46_93/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.446       5.251                          
 clock uncertainty                                       0.150       5.401                          

 Hold time                                              -0.002       5.399                          

 Data required time                                                  5.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.399                          
 Data arrival time                                                   5.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.727
  Launch Clock Delay      :  4.892
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.229       4.892         video_clk        
 CLMA_46_120/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_46_120/Q2                    tco                   0.186       5.078 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.621       5.699         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMS_46_121/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                   5.699         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.048%), Route: 0.621ns(76.952%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.439       5.727         ntclkbufg_1      
 CLMS_46_121/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.446       5.281                          
 clock uncertainty                                       0.150       5.431                          

 Hold time                                              -0.002       5.429                          

 Data required time                                                  5.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.429                          
 Data arrival time                                                   5.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.711
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.425       5.711         ntclkbufg_0      
 CLMA_66_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_66_92/Q2                     tco                   0.200       5.911 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=145)      0.542       6.453         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2]
 CLMA_58_92/Y0                     td                    0.294       6.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.231       6.978         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N27648
 CLMA_58_92/Y1                     td                    0.293       7.271 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.350       7.621         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_54_93/Y0                     td                    0.133       7.754 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[0]_3/gateop_perm/Z
                                   net (fanout=40)       0.994       8.748         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N13776
 CLMA_106_88/Y0                    td                    0.215       8.963 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[8]/gateop_perm/Z
                                   net (fanout=1)        2.106      11.069         u_ipsl_hmic_h_top/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  11.069         Logic Levels: 4  
                                                                                   Logic: 1.135ns(21.183%), Route: 4.223ns(78.817%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.229      24.892         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.793      25.685                          
 clock uncertainty                                      -0.150      25.535                          

 Setup time                                             -1.334      24.201                          

 Data required time                                                 24.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.201                          
 Data arrival time                                                  11.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.711
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.425       5.711         ntclkbufg_0      
 CLMA_66_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_66_92/Q2                     tco                   0.200       5.911 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=145)      0.542       6.453         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2]
 CLMA_58_92/Y0                     td                    0.294       6.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.231       6.978         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N27648
 CLMA_58_92/Y1                     td                    0.293       7.271 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.350       7.621         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_54_93/Y0                     td                    0.133       7.754 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[0]_3/gateop_perm/Z
                                   net (fanout=40)       0.999       8.753         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N13776
 CLMA_106_84/Y0                    td                    0.269       9.022 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[1]/gateop_perm/Z
                                   net (fanout=1)        2.600      11.622         u_ipsl_hmic_h_top/ddrc_pwdata [1]
 HMEMC_16_1/SRB_IOL4_TS_CTRL[1]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[1]

 Data arrival time                                                  11.622         Logic Levels: 4  
                                                                                   Logic: 1.189ns(20.115%), Route: 4.722ns(79.885%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.229      24.892         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.793      25.685                          
 clock uncertainty                                      -0.150      25.535                          

 Setup time                                             -0.718      24.817                          

 Data required time                                                 24.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.817                          
 Data arrival time                                                  11.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[10]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.711
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.425       5.711         ntclkbufg_0      
 CLMA_66_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_66_92/Q2                     tco                   0.200       5.911 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=145)      0.542       6.453         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [2]
 CLMA_58_92/Y0                     td                    0.294       6.747 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.231       6.978         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N27648
 CLMA_58_92/Y1                     td                    0.293       7.271 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.350       7.621         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_54_93/Y0                     td                    0.125       7.746 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[0]_3/gateop_perm/Z
                                   net (fanout=40)       0.977       8.723         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N13776
 CLMA_98_93/Y2                     td                    0.217       8.940 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[10]/gateop_perm/Z
                                   net (fanout=1)        2.274      11.214         u_ipsl_hmic_h_top/ddrc_pwdata [10]
 HMEMC_16_1/SRB_IOL3_TX_DATA[2]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[10]

 Data arrival time                                                  11.214         Logic Levels: 4  
                                                                                   Logic: 1.129ns(20.516%), Route: 4.374ns(79.484%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.229      24.892         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.793      25.685                          
 clock uncertainty                                      -0.150      25.535                          

 Setup time                                             -0.810      24.725                          

 Data required time                                                 24.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.725                          
 Data arrival time                                                  11.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.511                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.732
  Launch Clock Delay      :  4.894
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.231       4.894         ntclkbufg_0      
 CLMA_30_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6/opit_0_inv_L5Q_perm/CLK

 CLMA_30_128/Q3                    tco                   0.185       5.079 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.105       5.184         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_6
 CLMA_30_120/D4                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.184         Logic Levels: 0  
                                                                                   Logic: 0.185ns(63.793%), Route: 0.105ns(36.207%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.446       5.732         ntclkbufg_0      
 CLMA_30_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_7/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.623       5.109                          
 clock uncertainty                                       0.000       5.109                          

 Hold time                                              -0.044       5.065                          

 Data required time                                                  5.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.065                          
 Data arrival time                                                   5.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.119                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_ack/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.732
  Launch Clock Delay      :  4.898
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.235       4.898         ntclkbufg_0      
 CLMA_30_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9/opit_0_inv_L5Q_perm/CLK

 CLMA_30_120/Q2                    tco                   0.186       5.084 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.236       5.320         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9
 CLMA_30_125/M2                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_ack/opit_0_inv/D

 Data arrival time                                                   5.320         Logic Levels: 0  
                                                                                   Logic: 0.186ns(44.076%), Route: 0.236ns(55.924%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.446       5.732         ntclkbufg_0      
 CLMA_30_125/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_iorst_ack/opit_0_inv/CLK
 clock pessimism                                        -0.623       5.109                          
 clock uncertainty                                       0.000       5.109                          

 Hold time                                              -0.002       5.107                          

 Data required time                                                  5.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.107                          
 Data arrival time                                                   5.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_iorst_req/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.727
  Launch Clock Delay      :  4.901
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.238       4.901         ntclkbufg_0      
 CLMA_26_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK

 CLMA_26_124/Q1                    tco                   0.185       5.086 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.211       5.297         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2
 CLMA_26_112/B4                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_iorst_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.297         Logic Levels: 0  
                                                                                   Logic: 0.185ns(46.717%), Route: 0.211ns(53.283%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.441       5.727         ntclkbufg_0      
 CLMA_26_112/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_iorst_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.623       5.104                          
 clock uncertainty                                       0.000       5.104                          

 Hold time                                              -0.045       5.059                          

 Data required time                                                  5.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.059                          
 Data arrival time                                                   5.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.238                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.806  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.871
  Launch Clock Delay      :  4.581
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      15.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      15.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      16.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      16.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579      18.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386      18.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401      19.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.235      20.816 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        1.544      22.360         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMS_26_93/M2                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  22.360         Logic Levels: 0  
                                                                                   Logic: 1.235ns(44.440%), Route: 1.544ns(55.560%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.208      24.871         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                         0.516      25.387                          
 clock uncertainty                                      -0.150      25.237                          

 Setup time                                             -0.034      25.203                          

 Data required time                                                 25.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.203                          
 Data arrival time                                                  22.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.836  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.901
  Launch Clock Delay      :  4.581
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      15.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      15.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      16.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      16.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579      18.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386      18.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401      19.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.235      20.816 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.808      21.624         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_121/Y2                    td                    0.135      21.759 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.201      21.960         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_124/CE                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  21.960         Logic Levels: 1  
                                                                                   Logic: 1.370ns(57.587%), Route: 1.009ns(42.413%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.238      24.901         ntclkbufg_0      
 CLMA_26_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.516      25.417                          
 clock uncertainty                                      -0.150      25.267                          

 Setup time                                             -0.203      25.064                          

 Data required time                                                 25.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.064                          
 Data arrival time                                                  21.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.836  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.901
  Launch Clock Delay      :  4.581
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      15.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      15.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      16.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      16.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579      18.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386      18.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401      19.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.235      20.816 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.808      21.624         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_121/Y2                    td                    0.135      21.759 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.201      21.960         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_124/CE                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  21.960         Logic Levels: 1  
                                                                                   Logic: 1.370ns(57.587%), Route: 1.009ns(42.413%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.238      24.901         ntclkbufg_0      
 CLMA_26_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.516      25.417                          
 clock uncertainty                                      -0.150      25.267                          

 Setup time                                             -0.203      25.064                          

 Data required time                                                 25.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.064                          
 Data arrival time                                                  21.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.735
  Launch Clock Delay      :  3.915
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329      23.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342      23.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   0.967      24.882 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.583      25.465         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_124/D4                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.465         Logic Levels: 0  
                                                                                   Logic: 0.967ns(62.387%), Route: 0.583ns(37.613%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      20.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      21.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579      23.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374      23.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      24.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.449      25.735         ntclkbufg_0      
 CLMA_26_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.516      25.219                          
 clock uncertainty                                       0.150      25.369                          

 Hold time                                              -0.036      25.333                          

 Data required time                                                 25.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.333                          
 Data arrival time                                                  25.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.735
  Launch Clock Delay      :  3.915
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329      23.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342      23.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   0.967      24.882 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.585      25.467         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_124/C4                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.467         Logic Levels: 0  
                                                                                   Logic: 0.967ns(62.307%), Route: 0.585ns(37.693%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      20.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      21.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579      23.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374      23.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      24.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.449      25.735         ntclkbufg_0      
 CLMA_26_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.516      25.219                          
 clock uncertainty                                       0.150      25.369                          

 Hold time                                              -0.036      25.333                          

 Data required time                                                 25.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.333                          
 Data arrival time                                                  25.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.705
  Launch Clock Delay      :  3.915
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329      23.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342      23.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.927      24.842 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.778      25.620         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_93/A4                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.620         Logic Levels: 0  
                                                                                   Logic: 0.927ns(54.370%), Route: 0.778ns(45.630%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      20.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      21.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579      23.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374      23.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      24.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.419      25.705         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.516      25.189                          
 clock uncertainty                                       0.150      25.339                          

 Hold time                                              -0.035      25.304                          

 Data required time                                                 25.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.304                          
 Data arrival time                                                  25.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.972
  Launch Clock Delay      :  4.638
  Clock Pessimism Removal :  0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       4.638         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.418       5.056 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.056         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.056         Logic Levels: 0  
                                                                                   Logic: 0.418ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.327 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.327         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.365 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.205         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.205 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       5.544         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       5.873 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       6.215         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       6.415 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       6.472         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.666       7.138                          
 clock uncertainty                                      -0.150       6.988                          

 Setup time                                             -0.062       6.926                          

 Data required time                                                  6.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.926                          
 Data arrival time                                                   5.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.972
  Launch Clock Delay      :  4.638
  Clock Pessimism Removal :  0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       4.638         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.418       5.056 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.056         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.056         Logic Levels: 0  
                                                                                   Logic: 0.418ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.327 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.327         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.365 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.205         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.205 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       5.544         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       5.873 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       6.215         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       6.415 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       6.472         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.666       7.138                          
 clock uncertainty                                      -0.150       6.988                          

 Setup time                                             -0.062       6.926                          

 Data required time                                                  6.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.926                          
 Data arrival time                                                   5.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.972
  Launch Clock Delay      :  4.638
  Clock Pessimism Removal :  0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       4.638         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.418       5.056 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.056         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.056         Logic Levels: 0  
                                                                                   Logic: 0.418ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.327 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.327         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.365 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.205         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       4.205 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       5.544         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       5.873 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       6.215         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       6.415 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       6.472         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.666       7.138                          
 clock uncertainty                                      -0.150       6.988                          

 Setup time                                             -0.062       6.926                          

 Data required time                                                  6.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.926                          
 Data arrival time                                                   5.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.658
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  -0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       3.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       3.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       3.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.047       3.962         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.339       4.301 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.301         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.077       4.658         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.666       3.992                          
 clock uncertainty                                       0.000       3.992                          

 Hold time                                              -0.034       3.958                          

 Data required time                                                  3.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.958                          
 Data arrival time                                                   4.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.658
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  -0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       3.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       3.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       3.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.047       3.962         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.339       4.301 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.301         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.077       4.658         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.666       3.992                          
 clock uncertainty                                       0.000       3.992                          

 Hold time                                              -0.034       3.958                          

 Data required time                                                  3.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.958                          
 Data arrival time                                                   4.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.658
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  -0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       3.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       3.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       3.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.047       3.962         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.339       4.301 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.301         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.077       4.658         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.666       3.992                          
 clock uncertainty                                       0.000       3.992                          

 Hold time                                              -0.034       3.958                          

 Data required time                                                  3.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.958                          
 Data arrival time                                                   4.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  5.727
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.441       5.727         ntclkbufg_0      
 CLMA_26_112/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_26_112/Q0                    tco                   0.200       5.927 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.470       6.397         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_26_92/Y1                     td                    0.129       6.526 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.463       6.989         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   6.989         Logic Levels: 1  
                                                                                   Logic: 0.329ns(26.070%), Route: 0.933ns(73.930%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       5.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       5.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       6.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       6.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       8.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       8.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       8.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.516       9.431                          
 clock uncertainty                                      -0.150       9.281                          

 Setup time                                             -0.049       9.232                          

 Data required time                                                  9.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.232                          
 Data arrival time                                                   6.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  5.705
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.419       5.705         ntclkbufg_0      
 CLMA_26_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_26_92/Q1                     tco                   0.200       5.905 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.539       6.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.444         Logic Levels: 0  
                                                                                   Logic: 0.200ns(27.064%), Route: 0.539ns(72.936%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       5.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       5.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       6.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       6.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       8.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       8.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       8.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.516       9.431                          
 clock uncertainty                                      -0.150       9.281                          

 Setup time                                             -0.563       8.718                          

 Data required time                                                  8.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.718                          
 Data arrival time                                                   6.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  5.705
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.419       5.705         ntclkbufg_0      
 CLMA_26_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_92/Q0                     tco                   0.200       5.905 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.438       6.343         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.343         Logic Levels: 0  
                                                                                   Logic: 0.200ns(31.348%), Route: 0.438ns(68.652%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       5.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       5.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       6.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       6.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       8.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       8.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       8.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.516       9.431                          
 clock uncertainty                                      -0.150       9.281                          

 Setup time                                             -0.518       8.763                          

 Data required time                                                  8.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.763                          
 Data arrival time                                                   6.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.806  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.581
  Launch Clock Delay      :  4.871
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.208       4.871         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q0                     tco                   0.185       5.056 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.421       5.477         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   5.477         Logic Levels: 0  
                                                                                   Logic: 0.185ns(30.528%), Route: 0.421ns(69.472%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.516       4.065                          
 clock uncertainty                                       0.150       4.215                          

 Hold time                                               0.506       4.721                          

 Data required time                                                  4.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.721                          
 Data arrival time                                                   5.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.756                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.819  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.581
  Launch Clock Delay      :  4.884
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.221       4.884         ntclkbufg_0      
 CLMS_26_105/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_105/Q0                    tco                   0.186       5.070 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.427       5.497         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   5.497         Logic Levels: 0  
                                                                                   Logic: 0.186ns(30.343%), Route: 0.427ns(69.657%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.516       4.065                          
 clock uncertainty                                       0.150       4.215                          

 Hold time                                               0.503       4.718                          

 Data required time                                                  4.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.718                          
 Data arrival time                                                   5.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.779                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.806  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.581
  Launch Clock Delay      :  4.871
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.208       4.871         ntclkbufg_0      
 CLMA_26_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_92/Q0                     tco                   0.186       5.057 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.351       5.408         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   5.408         Logic Levels: 0  
                                                                                   Logic: 0.186ns(34.637%), Route: 0.351ns(65.363%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.516       4.065                          
 clock uncertainty                                       0.150       4.215                          

 Hold time                                               0.387       4.602                          

 Data required time                                                  4.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.602                          
 Data arrival time                                                   5.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.806                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.887
  Launch Clock Delay      :  5.699
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.411    9145.699         ntclkbufg_1      
 CLMA_30_89/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_89/Q1                     tco                   0.198    9145.897 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.845    9146.742         frame_read_write_m0/read_fifo_aclr
 CLMA_46_116/RS                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                9146.742         Logic Levels: 0  
                                                                                   Logic: 0.198ns(18.984%), Route: 0.845ns(81.016%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.224    9144.906         video_clk        
 CLMA_46_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.446    9145.352                          
 clock uncertainty                                      -0.150    9145.202                          

 Recovery time                                          -0.203    9144.999                          

 Data required time                                               9144.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9144.999                          
 Data arrival time                                                9146.742                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.743                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.887
  Launch Clock Delay      :  5.699
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.411    9145.699         ntclkbufg_1      
 CLMA_30_89/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_89/Q1                     tco                   0.198    9145.897 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.845    9146.742         frame_read_write_m0/read_fifo_aclr
 CLMA_46_116/RS                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/RS

 Data arrival time                                                9146.742         Logic Levels: 0  
                                                                                   Logic: 0.198ns(18.984%), Route: 0.845ns(81.016%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.224    9144.906         video_clk        
 CLMA_46_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/CLK
 clock pessimism                                         0.446    9145.352                          
 clock uncertainty                                      -0.150    9145.202                          

 Recovery time                                          -0.203    9144.999                          

 Data required time                                               9144.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9144.999                          
 Data arrival time                                                9146.742                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.743                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.363  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.890
  Launch Clock Delay      :  5.699
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.411    9145.699         ntclkbufg_1      
 CLMA_30_89/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_89/Q1                     tco                   0.198    9145.897 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.758    9146.655         frame_read_write_m0/read_fifo_aclr
 CLMA_50_116/RS                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS

 Data arrival time                                                9146.655         Logic Levels: 0  
                                                                                   Logic: 0.198ns(20.711%), Route: 0.758ns(79.289%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.227    9144.909         video_clk        
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                         0.446    9145.355                          
 clock uncertainty                                      -0.150    9145.205                          

 Recovery time                                          -0.203    9145.002                          

 Data required time                                               9145.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.002                          
 Data arrival time                                                9146.655                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.653                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.397  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.200    9494.865         ntclkbufg_1      
 CLMA_30_89/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_89/Q1                     tco                   0.186    9495.051 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.477    9495.528         frame_read_write_m0/read_fifo_aclr
 CLMS_38_101/RSCO                  td                    0.086    9495.614 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000    9495.614         ntR13            
 CLMS_38_105/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/RS

 Data arrival time                                                9495.614         Logic Levels: 1  
                                                                                   Logic: 0.272ns(36.315%), Route: 0.477ns(63.685%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.422    9495.713         video_clk        
 CLMS_38_105/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.446    9495.267                          
 clock uncertainty                                       0.150    9495.417                          

 Removal time                                            0.000    9495.417                          

 Data required time                                               9495.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.417                          
 Data arrival time                                                9495.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.397  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.200    9494.865         ntclkbufg_1      
 CLMA_30_89/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_89/Q1                     tco                   0.186    9495.051 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.477    9495.528         frame_read_write_m0/read_fifo_aclr
 CLMS_38_101/RSCO                  td                    0.086    9495.614 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000    9495.614         ntR13            
 CLMS_38_105/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS

 Data arrival time                                                9495.614         Logic Levels: 1  
                                                                                   Logic: 0.272ns(36.315%), Route: 0.477ns(63.685%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.422    9495.713         video_clk        
 CLMS_38_105/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                        -0.446    9495.267                          
 clock uncertainty                                       0.150    9495.417                          

 Removal time                                            0.000    9495.417                          

 Data required time                                               9495.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.417                          
 Data arrival time                                                9495.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.402  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.713
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.200    9494.865         ntclkbufg_1      
 CLMA_30_89/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_30_89/Q1                     tco                   0.186    9495.051 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=56)       0.487    9495.538         frame_read_write_m0/read_fifo_aclr
 CLMA_42_109/RSCO                  td                    0.086    9495.624 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9495.624         ntR10            
 CLMA_42_113/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                9495.624         Logic Levels: 1  
                                                                                   Logic: 0.272ns(35.837%), Route: 0.487ns(64.163%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N21             
 USCM_74_105/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.427    9495.718         video_clk        
 CLMA_42_113/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.446    9495.272                          
 clock uncertainty                                       0.150    9495.422                          

 Removal time                                            0.000    9495.422                          

 Data required time                                               9495.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.422                          
 Data arrival time                                                9495.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.862
  Launch Clock Delay      :  5.682
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.394       5.682         ntclkbufg_1      
 CLMA_50_45/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_45/Q0                     tco                   0.198       5.880 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=85)       0.827       6.707         frame_read_write_m0/write_fifo_aclr
 CLMS_66_29/RSCO                   td                    0.097       6.804 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.804         ntR44            
 CLMS_66_33/RSCO                   td                    0.075       6.879 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.879         ntR43            
 CLMS_66_37/RSCO                   td                    0.075       6.954 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.954         ntR42            
 CLMS_66_41/RSCO                   td                    0.075       7.029 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       7.029         ntR41            
 CLMS_66_45/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS

 Data arrival time                                                   7.029         Logic Levels: 4  
                                                                                   Logic: 0.520ns(38.604%), Route: 0.827ns(61.396%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.197      14.862         ntclkbufg_1      
 CLMS_66_45/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.793      15.655                          
 clock uncertainty                                      -0.150      15.505                          

 Recovery time                                           0.000      15.505                          

 Data required time                                                 15.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.505                          
 Data arrival time                                                   7.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.476                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.862
  Launch Clock Delay      :  5.682
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.394       5.682         ntclkbufg_1      
 CLMA_50_45/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_45/Q0                     tco                   0.198       5.880 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=85)       0.827       6.707         frame_read_write_m0/write_fifo_aclr
 CLMS_66_29/RSCO                   td                    0.097       6.804 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.804         ntR44            
 CLMS_66_33/RSCO                   td                    0.075       6.879 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.879         ntR43            
 CLMS_66_37/RSCO                   td                    0.075       6.954 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.954         ntR42            
 CLMS_66_41/RSCO                   td                    0.075       7.029 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       7.029         ntR41            
 CLMS_66_45/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/RS

 Data arrival time                                                   7.029         Logic Levels: 4  
                                                                                   Logic: 0.520ns(38.604%), Route: 0.827ns(61.396%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.197      14.862         ntclkbufg_1      
 CLMS_66_45/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
 clock pessimism                                         0.793      15.655                          
 clock uncertainty                                      -0.150      15.505                          

 Recovery time                                           0.000      15.505                          

 Data required time                                                 15.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.505                          
 Data arrival time                                                   7.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.476                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.862
  Launch Clock Delay      :  5.682
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.394       5.682         ntclkbufg_1      
 CLMA_50_45/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_45/Q0                     tco                   0.198       5.880 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=85)       0.827       6.707         frame_read_write_m0/write_fifo_aclr
 CLMS_66_29/RSCO                   td                    0.097       6.804 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.804         ntR44            
 CLMS_66_33/RSCO                   td                    0.075       6.879 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.879         ntR43            
 CLMS_66_37/RSCO                   td                    0.075       6.954 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.954         ntR42            
 CLMS_66_41/RSCO                   td                    0.075       7.029 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       7.029         ntR41            
 CLMS_66_45/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/RS

 Data arrival time                                                   7.029         Logic Levels: 4  
                                                                                   Logic: 0.520ns(38.604%), Route: 0.827ns(61.396%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.197      14.862         ntclkbufg_1      
 CLMS_66_45/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/CLK
 clock pessimism                                         0.793      15.655                          
 clock uncertainty                                      -0.150      15.505                          

 Recovery time                                           0.000      15.505                          

 Data required time                                                 15.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.505                          
 Data arrival time                                                   7.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.476                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.687
  Launch Clock Delay      :  4.849
  Clock Pessimism Removal :  -0.805
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.184       4.849         ntclkbufg_1      
 CLMA_50_45/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_45/Q0                     tco                   0.185       5.034 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=85)       0.246       5.280         frame_read_write_m0/write_fifo_aclr
 CLMA_50_41/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/RS

 Data arrival time                                                   5.280         Logic Levels: 0  
                                                                                   Logic: 0.185ns(42.923%), Route: 0.246ns(57.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.399       5.687         ntclkbufg_1      
 CLMA_50_41/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.805       4.882                          
 clock uncertainty                                       0.000       4.882                          

 Removal time                                           -0.147       4.735                          

 Data required time                                                  4.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.735                          
 Data arrival time                                                   5.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.545                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.690
  Launch Clock Delay      :  4.849
  Clock Pessimism Removal :  -0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.184       4.849         ntclkbufg_1      
 CLMA_50_45/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_45/Q0                     tco                   0.186       5.035 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=85)       0.350       5.385         frame_read_write_m0/write_fifo_aclr
 CLMA_54_36/RSCO                   td                    0.086       5.471 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/RSOUT
                                   net (fanout=1)        0.000       5.471         ntR50            
 CLMA_54_40/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/RS

 Data arrival time                                                   5.471         Logic Levels: 1  
                                                                                   Logic: 0.272ns(43.730%), Route: 0.350ns(56.270%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.402       5.690         ntclkbufg_1      
 CLMA_54_40/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.793       4.897                          
 clock uncertainty                                       0.000       4.897                          

 Removal time                                            0.000       4.897                          

 Data required time                                                  4.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.897                          
 Data arrival time                                                   5.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.574                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.694
  Launch Clock Delay      :  4.849
  Clock Pessimism Removal :  -0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.184       4.849         ntclkbufg_1      
 CLMA_50_45/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_45/Q0                     tco                   0.186       5.035 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=85)       0.350       5.385         frame_read_write_m0/write_fifo_aclr
 CLMA_54_36/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS

 Data arrival time                                                   5.385         Logic Levels: 0  
                                                                                   Logic: 0.186ns(34.701%), Route: 0.350ns(65.299%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.406       5.694         ntclkbufg_1      
 CLMA_54_36/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.793       4.901                          
 clock uncertainty                                       0.000       4.901                          

 Removal time                                           -0.154       4.747                          

 Data required time                                                  4.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.747                          
 Data arrival time                                                   5.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.638                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  5.722
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.436       5.722         ntclkbufg_0      
 CLMS_26_137/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_137/Q0                    tco                   0.198       5.920 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=66)       1.027       6.947         u_ipsl_hmic_h_top/global_reset_n
 CLMS_54_85/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.947         Logic Levels: 0  
                                                                                   Logic: 0.198ns(16.163%), Route: 1.027ns(83.837%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.196      24.859         ntclkbufg_0      
 CLMS_54_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.623      25.482                          
 clock uncertainty                                      -0.150      25.332                          

 Recovery time                                          -0.203      25.129                          

 Data required time                                                 25.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.129                          
 Data arrival time                                                   6.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.182                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  5.722
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.436       5.722         ntclkbufg_0      
 CLMS_26_137/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_137/Q0                    tco                   0.198       5.920 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=66)       1.027       6.947         u_ipsl_hmic_h_top/global_reset_n
 CLMS_54_85/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.947         Logic Levels: 0  
                                                                                   Logic: 0.198ns(16.163%), Route: 1.027ns(83.837%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.196      24.859         ntclkbufg_0      
 CLMS_54_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.623      25.482                          
 clock uncertainty                                      -0.150      25.332                          

 Recovery time                                          -0.203      25.129                          

 Data required time                                                 25.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.129                          
 Data arrival time                                                   6.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.182                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  5.722
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.436       5.722         ntclkbufg_0      
 CLMS_26_137/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_137/Q0                    tco                   0.198       5.920 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=66)       1.027       6.947         u_ipsl_hmic_h_top/global_reset_n
 CLMS_54_85/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.947         Logic Levels: 0  
                                                                                   Logic: 0.198ns(16.163%), Route: 1.027ns(83.837%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.196      24.859         ntclkbufg_0      
 CLMS_54_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.623      25.482                          
 clock uncertainty                                      -0.150      25.332                          

 Recovery time                                          -0.203      25.129                          

 Data required time                                                 25.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.129                          
 Data arrival time                                                   6.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.182                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.718
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  -0.806
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.225       4.888         ntclkbufg_0      
 CLMS_26_137/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_137/Q0                    tco                   0.185       5.073 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=66)       0.145       5.218         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_136/RSCO                  td                    0.086       5.304 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.304         ntR133           
 CLMA_26_140/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv/RS

 Data arrival time                                                   5.304         Logic Levels: 1  
                                                                                   Logic: 0.271ns(65.144%), Route: 0.145ns(34.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.432       5.718         ntclkbufg_0      
 CLMA_26_140/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv/CLK
 clock pessimism                                        -0.806       4.912                          
 clock uncertainty                                       0.000       4.912                          

 Removal time                                            0.000       4.912                          

 Data required time                                                  4.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.912                          
 Data arrival time                                                   5.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.392                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.718
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  -0.806
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.225       4.888         ntclkbufg_0      
 CLMS_26_137/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_137/Q0                    tco                   0.185       5.073 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=66)       0.145       5.218         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_136/RSCO                  td                    0.086       5.304 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.304         ntR133           
 CLMA_26_140/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv/RS

 Data arrival time                                                   5.304         Logic Levels: 1  
                                                                                   Logic: 0.271ns(65.144%), Route: 0.145ns(34.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.432       5.718         ntclkbufg_0      
 CLMA_26_140/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv/CLK
 clock pessimism                                        -0.806       4.912                          
 clock uncertainty                                       0.000       4.912                          

 Removal time                                            0.000       4.912                          

 Data required time                                                  4.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.912                          
 Data arrival time                                                   5.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.392                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[3]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.718
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  -0.806
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.225       4.888         ntclkbufg_0      
 CLMS_26_137/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_137/Q0                    tco                   0.185       5.073 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=66)       0.145       5.218         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_136/RSCO                  td                    0.086       5.304 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.304         ntR133           
 CLMA_26_140/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[3]/opit_0_inv/RS

 Data arrival time                                                   5.304         Logic Levels: 1  
                                                                                   Logic: 0.271ns(65.144%), Route: 0.145ns(34.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.432       5.718         ntclkbufg_0      
 CLMA_26_140/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[3]/opit_0_inv/CLK
 clock pessimism                                        -0.806       4.912                          
 clock uncertainty                                       0.000       4.912                          

 Removal time                                            0.000       4.912                          

 Data required time                                                  4.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.912                          
 Data arrival time                                                   5.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.392                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.400       5.686         ntclkbufg_0      
 CLMA_38_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_38_84/Q0                     tco                   0.198       5.884 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=5)        1.848       7.732         nt_ddr_init_done 
 IOL_151_110/DO                    td                    0.078       7.810 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.810         ddr_init_done_obuf/ntO
 IOBD_152_110/PAD                  td                    1.886       9.696 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.144       9.840         ddr_init_done    
 U13                                                                       f       ddr_init_done (port)

 Data arrival time                                                   9.840         Logic Levels: 2  
                                                                                   Logic: 2.162ns(52.046%), Route: 1.992ns(47.954%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.439       5.725         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_38_125/Q0                    tco                   0.198       5.923 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.654       7.577         nt_ddrphy_rst_done
 IOL_151_117/DO                    td                    0.078       7.655 f       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.655         ddrphy_rst_done_obuf/ntO
 IOBS_152_117/PAD                  td                    1.886       9.541 f       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.095       9.636         ddrphy_rst_done  
 T10                                                                       f       ddrphy_rst_done (port)

 Data arrival time                                                   9.636         Logic Levels: 2  
                                                                                   Logic: 2.162ns(55.280%), Route: 1.749ns(44.720%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.917       1.010 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.010         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       1.055 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.979       2.034         _N21             
 USCM_74_105/CLK_USCM              td                    0.000       2.034 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=2279)     1.581       3.615         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.987 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.339         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.339 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.421       5.760         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.322       6.082 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.082         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    1.795       7.877 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096       7.973         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   7.973         Logic Levels: 1  
                                                                                   Logic: 2.117ns(95.662%), Route: 0.096ns(4.338%)
====================================================================================================

====================================================================================================

Startpoint  : rgb_r[0] (port)
Endpoint    : u_top_color_block_mean/rgb_r_d[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N16                                                     0.000       0.000 r       rgb_r[0] (port)  
                                   net (fanout=1)        0.068       0.068         rgb_r[0]         
 IOBS_152_133/DIN                  td                    0.734       0.802 r       rgb_r_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.802         rgb_r_ibuf[0]/ntD
 IOL_151_133/RX_DATA_DD            td                    0.066       0.868 r       rgb_r_ibuf[0]/opit_1/OUT
                                   net (fanout=3)        0.352       1.220         write_data[16]   
 CLMA_130_128/M0                                                           r       u_top_color_block_mean/rgb_r_d[0]/opit_0_inv/D

 Data arrival time                                                   1.220         Logic Levels: 2  
                                                                                   Logic: 0.800ns(65.574%), Route: 0.420ns(34.426%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_top_color_block_mean/u_block_mean_R/h_reg[4][0]/opit_0_inv_A2Q1/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.734       0.879 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.879         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.066       0.945 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=1018)     0.362       1.307         nt_rst_n         
 CLMA_130_105/RS                                                           r       u_top_color_block_mean/u_block_mean_R/h_reg[4][0]/opit_0_inv_A2Q1/RS

 Data arrival time                                                   1.307         Logic Levels: 2  
                                                                                   Logic: 0.800ns(61.209%), Route: 0.507ns(38.791%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : u_top_color_block_mean/u_block_mean_R/h_reg[4][2]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.734       0.879 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.879         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.066       0.945 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=1018)     0.362       1.307         nt_rst_n         
 CLMA_130_105/RS                                                           r       u_top_color_block_mean/u_block_mean_R/h_reg[4][2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   1.307         Logic Levels: 2  
                                                                                   Logic: 0.800ns(61.209%), Route: 0.507ns(38.791%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.447       10.000          0.553           High Pulse Width  DRM_62_248/CLKB[0]      u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.447       10.000          0.553           Low Pulse Width   DRM_62_248/CLKB[0]      u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.447       10.000          0.553           Low Pulse Width   DRM_62_288/CLKB[0]      u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{top|pclk_mod_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.447     500.000         0.553           High Pulse Width  DRM_62_188/CLKA[0]      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.447     500.000         0.553           Low Pulse Width   DRM_62_188/CLKA[0]      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.447     500.000         0.553           High Pulse Width  DRM_62_164/CLKA[0]      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.177       6.730           0.553           High Pulse Width  DRM_34_84/CLKB[0]       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 6.177       6.730           0.553           High Pulse Width  DRM_34_104/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 6.177       6.730           0.553           High Pulse Width  DRM_34_64/CLKB[0]       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.171      1.346           1.517           High Pulse Width  IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           Low Pulse Width   IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           High Pulse Width  IOL_151_350/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.840       5.000           3.160           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 1.840       5.000           3.160           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 4.447       5.000           0.553           Low Pulse Width   DRM_34_84/CLKA[0]       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.000       10.000          4.000           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 6.000       10.000          4.000           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.700       10.000          0.300           Low Pulse Width   CLMA_38_84/CLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/IOCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.844       2.500           1.656           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.844       2.500           1.656           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------+
| Type       | File Name                                                                 
+-----------------------------------------------------------------------------------------+
| Input      | D:/Projects/FPGA_match/final_test_new_funcs/place_route/top_pnr.adf       
| Output     | D:/Projects/FPGA_match/final_test_new_funcs/report_timing/top_rtp.adf     
|            | D:/Projects/FPGA_match/final_test_new_funcs/report_timing/top.rtr         
+-----------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 662,147,072 bytes
Total CPU  time to report_timing completion : 9.516 sec
Total real time to report_timing completion : 11.000 sec
