Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 31 11:17:30 2021
| Host         : LAPTOP-VINCENZO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Interfaccia_Seriale_timing_summary_routed.rpt -pb Interfaccia_Seriale_timing_summary_routed.pb -rpx Interfaccia_Seriale_timing_summary_routed.rpx -warn_on_violation
| Design       : Interfaccia_Seriale
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.301        0.000                      0                  145        0.155        0.000                      0                  145        4.020        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.301        0.000                      0                  145        0.155        0.000                      0                  145        4.020        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 A/uart/tDelayCtr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/uart/tDelayCtr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.704ns (21.931%)  route 2.506ns (78.069%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  A/uart/tDelayCtr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  A/uart/tDelayCtr_reg[5]/Q
                         net (fo=2, routed)           1.004     6.782    A/uart/tDelayCtr_reg[5]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.906 r  A/uart/FSM_onehot_sttCur[3]_i_3/O
                         net (fo=3, routed)           0.800     7.706    A/uart/FSM_onehot_sttCur[3]_i_3_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.830 r  A/uart/tDelayCtr[0]_i_1/O
                         net (fo=13, routed)          0.702     8.532    A/uart/tDelayCtr0
    SLICE_X5Y85          FDRE                                         r  A/uart/tDelayCtr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.598    15.021    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  A/uart/tDelayCtr_reg[0]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    14.832    A/uart/tDelayCtr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 A/uart/tDelayCtr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/uart/tDelayCtr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.704ns (21.931%)  route 2.506ns (78.069%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  A/uart/tDelayCtr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  A/uart/tDelayCtr_reg[5]/Q
                         net (fo=2, routed)           1.004     6.782    A/uart/tDelayCtr_reg[5]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.906 r  A/uart/FSM_onehot_sttCur[3]_i_3/O
                         net (fo=3, routed)           0.800     7.706    A/uart/FSM_onehot_sttCur[3]_i_3_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.830 r  A/uart/tDelayCtr[0]_i_1/O
                         net (fo=13, routed)          0.702     8.532    A/uart/tDelayCtr0
    SLICE_X5Y85          FDRE                                         r  A/uart/tDelayCtr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.598    15.021    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  A/uart/tDelayCtr_reg[1]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    14.832    A/uart/tDelayCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 A/uart/tDelayCtr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/uart/tDelayCtr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.704ns (21.931%)  route 2.506ns (78.069%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  A/uart/tDelayCtr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  A/uart/tDelayCtr_reg[5]/Q
                         net (fo=2, routed)           1.004     6.782    A/uart/tDelayCtr_reg[5]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.906 r  A/uart/FSM_onehot_sttCur[3]_i_3/O
                         net (fo=3, routed)           0.800     7.706    A/uart/FSM_onehot_sttCur[3]_i_3_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.830 r  A/uart/tDelayCtr[0]_i_1/O
                         net (fo=13, routed)          0.702     8.532    A/uart/tDelayCtr0
    SLICE_X5Y85          FDRE                                         r  A/uart/tDelayCtr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.598    15.021    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  A/uart/tDelayCtr_reg[2]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    14.832    A/uart/tDelayCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 A/uart/tDelayCtr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/uart/tDelayCtr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.704ns (21.931%)  route 2.506ns (78.069%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  A/uart/tDelayCtr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  A/uart/tDelayCtr_reg[5]/Q
                         net (fo=2, routed)           1.004     6.782    A/uart/tDelayCtr_reg[5]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.906 r  A/uart/FSM_onehot_sttCur[3]_i_3/O
                         net (fo=3, routed)           0.800     7.706    A/uart/FSM_onehot_sttCur[3]_i_3_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.830 r  A/uart/tDelayCtr[0]_i_1/O
                         net (fo=13, routed)          0.702     8.532    A/uart/tDelayCtr0
    SLICE_X5Y85          FDRE                                         r  A/uart/tDelayCtr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.598    15.021    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  A/uart/tDelayCtr_reg[3]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    14.832    A/uart/tDelayCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 A/uart/tDelayCtr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/uart/tDelayCtr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.704ns (22.996%)  route 2.357ns (77.004%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  A/uart/tDelayCtr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  A/uart/tDelayCtr_reg[5]/Q
                         net (fo=2, routed)           1.004     6.782    A/uart/tDelayCtr_reg[5]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.906 r  A/uart/FSM_onehot_sttCur[3]_i_3/O
                         net (fo=3, routed)           0.800     7.706    A/uart/FSM_onehot_sttCur[3]_i_3_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.830 r  A/uart/tDelayCtr[0]_i_1/O
                         net (fo=13, routed)          0.553     8.383    A/uart/tDelayCtr0
    SLICE_X5Y87          FDRE                                         r  A/uart/tDelayCtr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.599    15.022    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  A/uart/tDelayCtr_reg[10]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X5Y87          FDRE (Setup_fdre_C_R)       -0.429    14.833    A/uart/tDelayCtr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 A/uart/tDelayCtr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/uart/tDelayCtr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.704ns (22.996%)  route 2.357ns (77.004%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  A/uart/tDelayCtr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  A/uart/tDelayCtr_reg[5]/Q
                         net (fo=2, routed)           1.004     6.782    A/uart/tDelayCtr_reg[5]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.906 r  A/uart/FSM_onehot_sttCur[3]_i_3/O
                         net (fo=3, routed)           0.800     7.706    A/uart/FSM_onehot_sttCur[3]_i_3_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.830 r  A/uart/tDelayCtr[0]_i_1/O
                         net (fo=13, routed)          0.553     8.383    A/uart/tDelayCtr0
    SLICE_X5Y87          FDRE                                         r  A/uart/tDelayCtr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.599    15.022    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  A/uart/tDelayCtr_reg[11]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X5Y87          FDRE (Setup_fdre_C_R)       -0.429    14.833    A/uart/tDelayCtr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 A/uart/tDelayCtr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/uart/tDelayCtr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.704ns (22.996%)  route 2.357ns (77.004%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  A/uart/tDelayCtr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  A/uart/tDelayCtr_reg[5]/Q
                         net (fo=2, routed)           1.004     6.782    A/uart/tDelayCtr_reg[5]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.906 r  A/uart/FSM_onehot_sttCur[3]_i_3/O
                         net (fo=3, routed)           0.800     7.706    A/uart/FSM_onehot_sttCur[3]_i_3_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.830 r  A/uart/tDelayCtr[0]_i_1/O
                         net (fo=13, routed)          0.553     8.383    A/uart/tDelayCtr0
    SLICE_X5Y87          FDRE                                         r  A/uart/tDelayCtr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.599    15.022    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  A/uart/tDelayCtr_reg[8]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X5Y87          FDRE (Setup_fdre_C_R)       -0.429    14.833    A/uart/tDelayCtr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 A/uart/tDelayCtr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/uart/tDelayCtr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.704ns (22.996%)  route 2.357ns (77.004%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  A/uart/tDelayCtr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  A/uart/tDelayCtr_reg[5]/Q
                         net (fo=2, routed)           1.004     6.782    A/uart/tDelayCtr_reg[5]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.906 r  A/uart/FSM_onehot_sttCur[3]_i_3/O
                         net (fo=3, routed)           0.800     7.706    A/uart/FSM_onehot_sttCur[3]_i_3_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.830 r  A/uart/tDelayCtr[0]_i_1/O
                         net (fo=13, routed)          0.553     8.383    A/uart/tDelayCtr0
    SLICE_X5Y87          FDRE                                         r  A/uart/tDelayCtr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.599    15.022    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  A/uart/tDelayCtr_reg[9]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X5Y87          FDRE (Setup_fdre_C_R)       -0.429    14.833    A/uart/tDelayCtr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 A/uart/tDelayCtr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/uart/tDelayCtr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.704ns (23.004%)  route 2.356ns (76.996%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  A/uart/tDelayCtr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  A/uart/tDelayCtr_reg[5]/Q
                         net (fo=2, routed)           1.004     6.782    A/uart/tDelayCtr_reg[5]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.906 r  A/uart/FSM_onehot_sttCur[3]_i_3/O
                         net (fo=3, routed)           0.800     7.706    A/uart/FSM_onehot_sttCur[3]_i_3_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.830 r  A/uart/tDelayCtr[0]_i_1/O
                         net (fo=13, routed)          0.552     8.382    A/uart/tDelayCtr0
    SLICE_X5Y88          FDRE                                         r  A/uart/tDelayCtr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.600    15.023    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  A/uart/tDelayCtr_reg[12]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y88          FDRE (Setup_fdre_C_R)       -0.429    14.834    A/uart/tDelayCtr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 A/uart/tDelayCtr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/uart/tDelayCtr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.704ns (22.930%)  route 2.366ns (77.070%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.719     5.322    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  A/uart/tDelayCtr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  A/uart/tDelayCtr_reg[5]/Q
                         net (fo=2, routed)           1.004     6.782    A/uart/tDelayCtr_reg[5]
    SLICE_X4Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.906 r  A/uart/FSM_onehot_sttCur[3]_i_3/O
                         net (fo=3, routed)           0.800     7.706    A/uart/FSM_onehot_sttCur[3]_i_3_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.830 r  A/uart/tDelayCtr[0]_i_1/O
                         net (fo=13, routed)          0.562     8.392    A/uart/tDelayCtr0
    SLICE_X5Y86          FDRE                                         r  A/uart/tDelayCtr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.598    15.021    A/uart/clock_in_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  A/uart/tDelayCtr_reg[4]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    14.857    A/uart/tDelayCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  6.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 B/uart/clkDiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/uart/clkDiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.601     1.520    B/uart/clock_in_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  B/uart/clkDiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  B/uart/clkDiv_reg[6]/Q
                         net (fo=5, routed)           0.110     1.772    B/uart/clkDiv_reg[6]
    SLICE_X6Y88          LUT5 (Prop_lut5_I2_O)        0.048     1.820 r  B/uart/clkDiv[9]_i_2/O
                         net (fo=1, routed)           0.000     1.820    B/uart/plusOp__0[9]
    SLICE_X6Y88          FDRE                                         r  B/uart/clkDiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.872     2.037    B/uart/clock_in_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  B/uart/clkDiv_reg[9]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.131     1.664    B/uart/clkDiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 B/uart/clkDiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/uart/clkDiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.601     1.520    B/uart/clock_in_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  B/uart/clkDiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  B/uart/clkDiv_reg[6]/Q
                         net (fo=5, routed)           0.110     1.772    B/uart/clkDiv_reg[6]
    SLICE_X6Y88          LUT4 (Prop_lut4_I0_O)        0.045     1.817 r  B/uart/clkDiv[8]_i_1/O
                         net (fo=1, routed)           0.000     1.817    B/uart/plusOp__0[8]
    SLICE_X6Y88          FDRE                                         r  B/uart/clkDiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.872     2.037    B/uart/clock_in_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  B/uart/clkDiv_reg[8]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.120     1.653    B/uart/clkDiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 B/uart/clkDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/uart/clkDiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.226%)  route 0.133ns (41.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.601     1.520    B/uart/clock_in_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  B/uart/clkDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  B/uart/clkDiv_reg[1]/Q
                         net (fo=8, routed)           0.133     1.795    B/uart/clkDiv_reg[1]
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.840 r  B/uart/clkDiv[5]_i_1/O
                         net (fo=1, routed)           0.000     1.840    B/uart/plusOp__0[5]
    SLICE_X6Y88          FDRE                                         r  B/uart/clkDiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.872     2.037    B/uart/clock_in_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  B/uart/clkDiv_reg[5]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.121     1.657    B/uart/clkDiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 B/uart/FSM_onehot_strCur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/uart/FSM_onehot_strCur_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.602     1.521    B/uart/clock_in_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  B/uart/FSM_onehot_strCur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  B/uart/FSM_onehot_strCur_reg[3]/Q
                         net (fo=2, routed)           0.069     1.718    B/uart/CE
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.099     1.817 r  B/uart/FSM_onehot_strCur[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    B/uart/FSM_onehot_strCur[0]_i_1_n_0
    SLICE_X1Y88          FDSE                                         r  B/uart/FSM_onehot_strCur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.875     2.040    B/uart/clock_in_IBUF_BUFG
    SLICE_X1Y88          FDSE                                         r  B/uart/FSM_onehot_strCur_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDSE (Hold_fdse_C_D)         0.091     1.612    B/uart/FSM_onehot_strCur_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 A/uart/FSM_onehot_sttCur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/uart/FSM_onehot_sttCur_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.785%)  route 0.077ns (25.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.600     1.519    A/uart/clock_in_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  A/uart/FSM_onehot_sttCur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  A/uart/FSM_onehot_sttCur_reg[4]/Q
                         net (fo=2, routed)           0.077     1.724    A/uart/FSM_onehot_sttCur_reg_n_0_[4]
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.099     1.823 r  A/uart/FSM_onehot_sttCur[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    A/uart/FSM_onehot_sttCur[0]_i_1_n_0
    SLICE_X4Y87          FDSE                                         r  A/uart/FSM_onehot_sttCur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.870     2.035    A/uart/clock_in_IBUF_BUFG
    SLICE_X4Y87          FDSE                                         r  A/uart/FSM_onehot_sttCur_reg[0]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X4Y87          FDSE (Hold_fdse_C_D)         0.092     1.611    A/uart/FSM_onehot_sttCur_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 A/uart/FSM_onehot_sttCur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/uart/tfSReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.497%)  route 0.171ns (47.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.600     1.519    A/uart/clock_in_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  A/uart/FSM_onehot_sttCur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  A/uart/FSM_onehot_sttCur_reg[1]/Q
                         net (fo=17, routed)          0.171     1.831    A/uart/tClkRST
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.048     1.879 r  A/uart/tfSReg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.879    A/uart/p_1_in[8]
    SLICE_X1Y87          FDRE                                         r  A/uart/tfSReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.873     2.038    A/uart/clock_in_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  A/uart/tfSReg_reg[8]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.107     1.665    A/uart/tfSReg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 A/uart/FSM_onehot_sttCur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/uart/tfSReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.098%)  route 0.171ns (47.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.600     1.519    A/uart/clock_in_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  A/uart/FSM_onehot_sttCur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  A/uart/FSM_onehot_sttCur_reg[1]/Q
                         net (fo=17, routed)          0.171     1.831    A/uart/tClkRST
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.045     1.876 r  A/uart/tfSReg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.876    A/uart/p_1_in[7]
    SLICE_X1Y87          FDRE                                         r  A/uart/tfSReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.873     2.038    A/uart/clock_in_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  A/uart/tfSReg_reg[7]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.091     1.649    A/uart/tfSReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 A/uart/tfSReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/uart/rdSReg_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.882%)  route 0.193ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.601     1.520    A/uart/clock_in_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  A/uart/tfSReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  A/uart/tfSReg_reg[0]/Q
                         net (fo=4, routed)           0.193     1.878    B/uart/p_0_in__0[0]
    SLICE_X2Y84          SRL16E                                       r  B/uart/rdSReg_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.871     2.036    B/uart/clock_in_IBUF_BUFG
    SLICE_X2Y84          SRL16E                                       r  B/uart/rdSReg_reg[8]_srl2/CLK
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y84          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.650    B/uart/rdSReg_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 B/uart/rdSReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/uart/rdSReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.940%)  route 0.173ns (55.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.600     1.519    B/uart/clock_in_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  B/uart/rdSReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  B/uart/rdSReg_reg[5]/Q
                         net (fo=2, routed)           0.173     1.833    B/uart/p_2_in8_in
    SLICE_X1Y85          FDRE                                         r  B/uart/rdSReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.872     2.037    B/uart/clock_in_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  B/uart/rdSReg_reg[4]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.070     1.604    B/uart/rdSReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 A/uart/FSM_onehot_sttCur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/uart/tfSReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.691%)  route 0.204ns (52.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.599     1.518    A/uart/clock_in_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  A/uart/FSM_onehot_sttCur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  A/uart/FSM_onehot_sttCur_reg[3]/Q
                         net (fo=9, routed)           0.204     1.863    A/uart/tfIncr
    SLICE_X2Y87          LUT4 (Prop_lut4_I3_O)        0.045     1.908 r  A/uart/tfSReg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.908    A/uart/tfSReg[0]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  A/uart/tfSReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.873     2.038    A/uart/clock_in_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  A/uart/tfSReg_reg[0]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.120     1.678    A/uart/tfSReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_in_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X4Y87     A/uart/FSM_onehot_sttCur_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y87     A/uart/FSM_onehot_sttCur_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y86     A/uart/FSM_onehot_sttCur_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y86     A/uart/FSM_onehot_sttCur_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y87     A/uart/FSM_onehot_sttCur_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y85     A/uart/tDelayCtr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y87     A/uart/tDelayCtr_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y87     A/uart/tDelayCtr_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y88     A/uart/tDelayCtr_reg[12]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y84     B/uart/rdSReg_reg[8]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y84     B/uart/rdSReg_reg[8]_srl2/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y84     B/uart/rdReg_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y84     B/uart/rdReg_reg[5]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y84     B/uart/rdReg_reg[6]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y84     B/uart/rdReg_reg[7]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y84     B/uart/rdSReg_reg[5]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y84     B/uart/rdSReg_reg[6]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y84     B/uart/rdSReg_reg[7]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X4Y87     A/uart/FSM_onehot_sttCur_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y84     B/uart/rdSReg_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y84     B/uart/rdSReg_reg[8]_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y84     B/uart/rdReg_reg[3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y84     B/uart/rdReg_reg[5]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y84     B/uart/rdReg_reg[6]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y84     B/uart/rdReg_reg[7]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y84     B/uart/rdSReg_reg[5]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y84     B/uart/rdSReg_reg[6]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y84     B/uart/rdSReg_reg[7]/C
High Pulse Width  Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X4Y87     A/uart/FSM_onehot_sttCur_reg[0]/C



