#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct 28 22:25:10 2021
# Process ID: 189520
# Current directory: /home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.runs/synth_1
# Command line: vivado -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: /home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.runs/synth_1/Top.vds
# Journal file: /home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1353.141 ; gain = 0.023 ; free physical = 136 ; free virtual = 15330
Command: synth_design -top Top -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 189674 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1417.141 ; gain = 63.926 ; free physical = 123 ; free virtual = 15187
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/sources_1/new/Top.vhd:9]
INFO: [Synth 8-3491] module 'frq_div' declared at '/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/sources_1/new/frq_div.vhd:5' bound to instance 'freqdiv' of component 'frq_div' [/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/sources_1/new/Top.vhd:30]
INFO: [Synth 8-638] synthesizing module 'frq_div' [/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/sources_1/new/frq_div.vhd:10]
WARNING: [Synth 8-614] signal 'tmp' is read in the process but is not in the sensitivity list [/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/sources_1/new/frq_div.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'frq_div' (1#1) [/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/sources_1/new/frq_div.vhd:10]
INFO: [Synth 8-3491] module 'BCD_counter' declared at '/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/sources_1/new/BCD_counter.vhd:6' bound to instance 'counter' of component 'BCD_counter' [/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/sources_1/new/Top.vhd:31]
INFO: [Synth 8-638] synthesizing module 'BCD_counter' [/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/sources_1/new/BCD_counter.vhd:11]
WARNING: [Synth 8-614] signal 's0' is read in the process but is not in the sensitivity list [/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/sources_1/new/BCD_counter.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'BCD_counter' (2#1) [/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/sources_1/new/BCD_counter.vhd:11]
INFO: [Synth 8-3491] module 'decoder' declared at '/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/sources_1/new/decoder.vhd:4' bound to instance 'diplay' of component 'decoder' [/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/sources_1/new/Top.vhd:32]
INFO: [Synth 8-638] synthesizing module 'decoder' [/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/sources_1/new/decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/sources_1/new/decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Top' (4#1) [/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/sources_1/new/Top.vhd:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1461.891 ; gain = 108.676 ; free physical = 193 ; free virtual = 15190
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1461.891 ; gain = 108.676 ; free physical = 192 ; free virtual = 15191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1461.891 ; gain = 108.676 ; free physical = 192 ; free virtual = 15191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1803.555 ; gain = 0.000 ; free physical = 127 ; free virtual = 14949
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1803.555 ; gain = 0.000 ; free physical = 127 ; free virtual = 14949
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1803.555 ; gain = 0.000 ; free physical = 127 ; free virtual = 14949
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1803.555 ; gain = 0.000 ; free physical = 127 ; free virtual = 14949
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1803.555 ; gain = 450.340 ; free physical = 203 ; free virtual = 15028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1803.555 ; gain = 450.340 ; free physical = 203 ; free virtual = 15028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1803.555 ; gain = 450.340 ; free physical = 204 ; free virtual = 15029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1803.555 ; gain = 450.340 ; free physical = 190 ; free virtual = 15018
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module frq_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BCD_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1803.555 ; gain = 450.340 ; free physical = 147 ; free virtual = 14991
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1803.555 ; gain = 450.340 ; free physical = 123 ; free virtual = 14882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1803.555 ; gain = 450.340 ; free physical = 149 ; free virtual = 14880
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1803.555 ; gain = 450.340 ; free physical = 149 ; free virtual = 14879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1803.555 ; gain = 450.340 ; free physical = 149 ; free virtual = 14879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1803.555 ; gain = 450.340 ; free physical = 149 ; free virtual = 14879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1803.555 ; gain = 450.340 ; free physical = 149 ; free virtual = 14879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1803.555 ; gain = 450.340 ; free physical = 149 ; free virtual = 14879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1803.555 ; gain = 450.340 ; free physical = 149 ; free virtual = 14879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1803.555 ; gain = 450.340 ; free physical = 149 ; free virtual = 14879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |LUT3   |     2|
|6     |LUT4   |    10|
|7     |LUT6   |     4|
|8     |FDRE   |    32|
|9     |IBUF   |     1|
|10    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+----------+------------+------+
|      |Instance  |Module      |Cells |
+------+----------+------------+------+
|1     |top       |            |    68|
|2     |  counter |BCD_counter |    16|
|3     |  freqdiv |frq_div     |    43|
+------+----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1803.555 ; gain = 450.340 ; free physical = 149 ; free virtual = 14879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1803.555 ; gain = 108.676 ; free physical = 206 ; free virtual = 14937
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1803.555 ; gain = 450.340 ; free physical = 206 ; free virtual = 14936
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1811.562 ; gain = 0.000 ; free physical = 159 ; free virtual = 14890
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1811.562 ; gain = 458.422 ; free physical = 213 ; free virtual = 14944
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1811.562 ; gain = 0.000 ; free physical = 213 ; free virtual = 14944
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 28 22:26:52 2021...
