#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x15673b830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x156765030 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x15677ba70 .functor BUFZ 32, L_0x15677b9d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x156714d90_0 .net *"_ivl_0", 31 0, L_0x15677b9d0;  1 drivers
o0x148030040 .functor BUFZ 1, C4<z>; HiZ drive
v0x1567733a0_0 .net "clk", 0 0, o0x148030040;  0 drivers
o0x148030070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x156773440_0 .net "data_address", 31 0, o0x148030070;  0 drivers
o0x1480300a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1567734e0_0 .net "data_read", 0 0, o0x1480300a0;  0 drivers
v0x156773580_0 .net "data_readdata", 31 0, L_0x15677ba70;  1 drivers
o0x148030100 .functor BUFZ 1, C4<z>; HiZ drive
v0x156773670_0 .net "data_write", 0 0, o0x148030100;  0 drivers
o0x148030130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x156773710_0 .net "data_writedata", 31 0, o0x148030130;  0 drivers
v0x1567737c0_0 .var/i "i", 31 0;
v0x156773870 .array "ram", 0 65535, 31 0;
E_0x156767180 .event posedge, v0x1567733a0_0;
L_0x15677b9d0 .array/port v0x156773870, o0x148030070;
S_0x15675edb0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x15674dff0 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x15677bce0 .functor BUFZ 32, L_0x15677bb40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x156773c50_0 .net *"_ivl_0", 31 0, L_0x15677bb40;  1 drivers
v0x156773d10_0 .net *"_ivl_3", 29 0, L_0x15677bc00;  1 drivers
o0x148030340 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x156773db0_0 .net "instr_address", 31 0, o0x148030340;  0 drivers
v0x156773e50_0 .net "instr_readdata", 31 0, L_0x15677bce0;  1 drivers
v0x156773f00 .array "memory1", 0 65535, 31 0;
L_0x15677bb40 .array/port v0x156773f00, L_0x15677bc00;
L_0x15677bc00 .part o0x148030340, 0, 30;
S_0x156773a00 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 9, 4 9 0, S_0x15675edb0;
 .timescale 0 0;
v0x156773bc0_0 .var/i "i", 31 0;
S_0x15674f900 .scope module, "lw_tb" "lw_tb" 5 1;
 .timescale 0 0;
v0x15677b190_0 .net "active", 0 0, v0x156779520_0;  1 drivers
v0x15677b240_0 .var "clk", 0 0;
v0x15677b2d0_0 .var "clk_enable", 0 0;
v0x15677b360_0 .net "data_address", 31 0, L_0x15677e640;  1 drivers
v0x15677b3f0_0 .net "data_read", 0 0, L_0x15677d280;  1 drivers
v0x15677b4c0_0 .var "data_readdata", 31 0;
v0x15677b550_0 .net "data_write", 0 0, L_0x15677d1d0;  1 drivers
v0x15677b600_0 .net "data_writedata", 31 0, L_0x15677dff0;  1 drivers
v0x15677b6b0_0 .net "instr_address", 31 0, L_0x15677f4b0;  1 drivers
v0x15677b7e0_0 .var "instr_readdata", 31 0;
v0x15677b870_0 .net "register_v0", 31 0, L_0x15677df80;  1 drivers
v0x15677b940_0 .var "reset", 0 0;
S_0x156774010 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x15674f900;
 .timescale 0 0;
v0x156774200_0 .var "imm", 15 0;
v0x1567742c0_0 .var "imm_instr", 31 0;
v0x156774370_0 .var "opcode", 5 0;
v0x156774430_0 .var "rs", 4 0;
v0x1567744e0_0 .var "rt", 4 0;
E_0x1567741d0 .event posedge, v0x156776f10_0;
S_0x1567745d0 .scope module, "dut" "mips_cpu_harvard" 5 110, 6 1 0, S_0x15674f900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x15677d1d0 .functor BUFZ 1, L_0x15677cd80, C4<0>, C4<0>, C4<0>;
L_0x15677d280 .functor BUFZ 1, L_0x15677cc90, C4<0>, C4<0>, C4<0>;
L_0x15677d930 .functor BUFZ 1, L_0x15677cbe0, C4<0>, C4<0>, C4<0>;
L_0x15677dff0 .functor BUFZ 32, L_0x15677ded0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15677e180 .functor BUFZ 32, L_0x15677dba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15677e640 .functor BUFZ 32, v0x156774f30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15677ee10 .functor OR 1, L_0x15677eb30, L_0x15677ecf0, C4<0>, C4<0>;
L_0x15677efe0 .functor AND 1, L_0x15677f1b0, L_0x15677f390, C4<1>, C4<1>;
L_0x15677f4b0 .functor BUFZ 32, v0x156776fc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x156778700_0 .net *"_ivl_11", 4 0, L_0x15677d530;  1 drivers
v0x156778790_0 .net *"_ivl_13", 4 0, L_0x15677d5d0;  1 drivers
L_0x148068298 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x156778820_0 .net/2u *"_ivl_26", 15 0, L_0x148068298;  1 drivers
v0x1567788b0_0 .net *"_ivl_29", 15 0, L_0x15677e230;  1 drivers
L_0x148068328 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x156778940_0 .net/2u *"_ivl_36", 31 0, L_0x148068328;  1 drivers
v0x1567789f0_0 .net *"_ivl_40", 31 0, L_0x15677e950;  1 drivers
L_0x148068370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x156778aa0_0 .net *"_ivl_43", 25 0, L_0x148068370;  1 drivers
L_0x1480683b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x156778b50_0 .net/2u *"_ivl_44", 31 0, L_0x1480683b8;  1 drivers
v0x156778c00_0 .net *"_ivl_46", 0 0, L_0x15677eb30;  1 drivers
v0x156778d10_0 .net *"_ivl_48", 31 0, L_0x15677ec10;  1 drivers
L_0x148068400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x156778db0_0 .net *"_ivl_51", 25 0, L_0x148068400;  1 drivers
L_0x148068448 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x156778e60_0 .net/2u *"_ivl_52", 31 0, L_0x148068448;  1 drivers
v0x156778f10_0 .net *"_ivl_54", 0 0, L_0x15677ecf0;  1 drivers
v0x156778fb0_0 .net *"_ivl_58", 31 0, L_0x15677ef40;  1 drivers
L_0x148068490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x156779060_0 .net *"_ivl_61", 25 0, L_0x148068490;  1 drivers
L_0x1480684d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x156779110_0 .net/2u *"_ivl_62", 31 0, L_0x1480684d8;  1 drivers
v0x1567791c0_0 .net *"_ivl_64", 0 0, L_0x15677f1b0;  1 drivers
v0x156779350_0 .net *"_ivl_67", 5 0, L_0x15677f250;  1 drivers
L_0x148068520 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x1567793e0_0 .net/2u *"_ivl_68", 5 0, L_0x148068520;  1 drivers
v0x156779480_0 .net *"_ivl_70", 0 0, L_0x15677f390;  1 drivers
v0x156779520_0 .var "active", 0 0;
v0x1567795c0_0 .net "alu_control_out", 3 0, v0x156775380_0;  1 drivers
v0x1567796a0_0 .net "alu_fcode", 5 0, L_0x15677e0a0;  1 drivers
v0x156779730_0 .net "alu_op", 1 0, L_0x15677d060;  1 drivers
v0x1567797c0_0 .net "alu_op1", 31 0, L_0x15677e180;  1 drivers
v0x156779850_0 .net "alu_op2", 31 0, L_0x15677e4c0;  1 drivers
v0x1567798e0_0 .net "alu_out", 31 0, v0x156774f30_0;  1 drivers
v0x156779990_0 .net "alu_src", 0 0, L_0x15677c8e0;  1 drivers
v0x156779a40_0 .net "alu_z_flag", 0 0, L_0x15677e6b0;  1 drivers
v0x156779af0_0 .net "branch", 0 0, L_0x15677ce30;  1 drivers
v0x156779ba0_0 .net "clk", 0 0, v0x15677b240_0;  1 drivers
v0x156779c70_0 .net "clk_enable", 0 0, v0x15677b2d0_0;  1 drivers
v0x156779d00_0 .net "curr_addr", 31 0, v0x156776fc0_0;  1 drivers
v0x156779270_0 .net "curr_addr_p4", 31 0, L_0x15677e810;  1 drivers
v0x156779f90_0 .net "data_address", 31 0, L_0x15677e640;  alias, 1 drivers
v0x15677a020_0 .net "data_read", 0 0, L_0x15677d280;  alias, 1 drivers
v0x15677a0b0_0 .net "data_readdata", 31 0, v0x15677b4c0_0;  1 drivers
v0x15677a140_0 .net "data_write", 0 0, L_0x15677d1d0;  alias, 1 drivers
v0x15677a1d0_0 .net "data_writedata", 31 0, L_0x15677dff0;  alias, 1 drivers
v0x15677a260_0 .net "instr_address", 31 0, L_0x15677f4b0;  alias, 1 drivers
v0x15677a310_0 .net "instr_opcode", 5 0, L_0x15677bdb0;  1 drivers
v0x15677a3d0_0 .net "instr_readdata", 31 0, v0x15677b7e0_0;  1 drivers
v0x15677a470_0 .net "j_type", 0 0, L_0x15677ee10;  1 drivers
v0x15677a510_0 .net "jr_type", 0 0, L_0x15677efe0;  1 drivers
v0x15677a5b0_0 .net "mem_read", 0 0, L_0x15677cc90;  1 drivers
v0x15677a660_0 .net "mem_to_reg", 0 0, L_0x15677ca10;  1 drivers
v0x15677a710_0 .net "mem_write", 0 0, L_0x15677cd80;  1 drivers
v0x15677a7c0_0 .var "next_instr_addr", 31 0;
v0x15677a870_0 .net "offset", 31 0, L_0x15677e420;  1 drivers
v0x15677a900_0 .net "reg_a_read_data", 31 0, L_0x15677dba0;  1 drivers
v0x15677a9b0_0 .net "reg_a_read_index", 4 0, L_0x15677d2f0;  1 drivers
v0x15677aa60_0 .net "reg_b_read_data", 31 0, L_0x15677ded0;  1 drivers
v0x15677ab10_0 .net "reg_b_read_index", 4 0, L_0x15677d3d0;  1 drivers
v0x15677abc0_0 .net "reg_dst", 0 0, L_0x15677c700;  1 drivers
v0x15677ac70_0 .net "reg_write", 0 0, L_0x15677cbe0;  1 drivers
v0x15677ad20_0 .net "reg_write_data", 31 0, L_0x15677d790;  1 drivers
v0x15677add0_0 .net "reg_write_enable", 0 0, L_0x15677d930;  1 drivers
v0x15677ae80_0 .net "reg_write_index", 4 0, L_0x15677d670;  1 drivers
v0x15677af30_0 .net "register_v0", 31 0, L_0x15677df80;  alias, 1 drivers
v0x15677afe0_0 .net "reset", 0 0, v0x15677b940_0;  1 drivers
E_0x156774920/0 .event edge, v0x156776450_0, v0x156775020_0, v0x156779270_0, v0x15677a870_0;
E_0x156774920/1 .event edge, v0x15677a470_0, v0x15677a3d0_0, v0x15677a510_0, v0x156777b00_0;
E_0x156774920 .event/or E_0x156774920/0, E_0x156774920/1;
L_0x15677bdb0 .part v0x15677b7e0_0, 26, 6;
L_0x15677d2f0 .part v0x15677b7e0_0, 21, 5;
L_0x15677d3d0 .part v0x15677b7e0_0, 16, 5;
L_0x15677d530 .part v0x15677b7e0_0, 11, 5;
L_0x15677d5d0 .part v0x15677b7e0_0, 16, 5;
L_0x15677d670 .functor MUXZ 5, L_0x15677d5d0, L_0x15677d530, L_0x15677c700, C4<>;
L_0x15677d790 .functor MUXZ 32, v0x156774f30_0, v0x15677b4c0_0, L_0x15677ca10, C4<>;
L_0x15677e0a0 .part v0x15677b7e0_0, 0, 6;
L_0x15677e230 .part v0x15677b7e0_0, 0, 16;
L_0x15677e420 .concat [ 16 16 0 0], L_0x15677e230, L_0x148068298;
L_0x15677e4c0 .functor MUXZ 32, L_0x15677ded0, L_0x15677e420, L_0x15677c8e0, C4<>;
L_0x15677e810 .arith/sum 32, v0x156776fc0_0, L_0x148068328;
L_0x15677e950 .concat [ 6 26 0 0], L_0x15677bdb0, L_0x148068370;
L_0x15677eb30 .cmp/eq 32, L_0x15677e950, L_0x1480683b8;
L_0x15677ec10 .concat [ 6 26 0 0], L_0x15677bdb0, L_0x148068400;
L_0x15677ecf0 .cmp/eq 32, L_0x15677ec10, L_0x148068448;
L_0x15677ef40 .concat [ 6 26 0 0], L_0x15677bdb0, L_0x148068490;
L_0x15677f1b0 .cmp/eq 32, L_0x15677ef40, L_0x1480684d8;
L_0x15677f250 .part v0x15677b7e0_0, 0, 6;
L_0x15677f390 .cmp/ne 6, L_0x15677f250, L_0x148068520;
S_0x156774990 .scope module, "cpu_alu" "alu" 6 112, 7 1 0, S_0x1567745d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x1480682e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x156774c50_0 .net/2u *"_ivl_0", 31 0, L_0x1480682e0;  1 drivers
v0x156774d10_0 .net "control", 3 0, v0x156775380_0;  alias, 1 drivers
v0x156774dc0_0 .net "op1", 31 0, L_0x15677e180;  alias, 1 drivers
v0x156774e80_0 .net "op2", 31 0, L_0x15677e4c0;  alias, 1 drivers
v0x156774f30_0 .var "result", 31 0;
v0x156775020_0 .net "z_flag", 0 0, L_0x15677e6b0;  alias, 1 drivers
E_0x156774c00 .event edge, v0x156774e80_0, v0x156774dc0_0, v0x156774d10_0;
L_0x15677e6b0 .cmp/eq 32, v0x156774f30_0, L_0x1480682e0;
S_0x156775140 .scope module, "cpu_alu_control" "alu_control" 6 97, 8 1 0, S_0x1567745d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x156775380_0 .var "alu_control_out", 3 0;
v0x156775440_0 .net "alu_fcode", 5 0, L_0x15677e0a0;  alias, 1 drivers
v0x1567754e0_0 .net "alu_opcode", 1 0, L_0x15677d060;  alias, 1 drivers
E_0x156775350 .event edge, v0x1567754e0_0, v0x156775440_0;
S_0x1567755f0 .scope module, "cpu_control" "control" 6 36, 9 1 0, S_0x1567745d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x15677c700 .functor BUFZ 1, L_0x15677c000, C4<0>, C4<0>, C4<0>;
L_0x15677c7f0 .functor OR 1, L_0x15677c420, L_0x15677c500, C4<0>, C4<0>;
L_0x15677c8e0 .functor OR 1, L_0x15677c7f0, L_0x15677c2a0, C4<0>, C4<0>;
L_0x15677ca10 .functor BUFZ 1, L_0x15677c420, C4<0>, C4<0>, C4<0>;
L_0x15677cac0 .functor OR 1, L_0x15677c000, L_0x15677c420, C4<0>, C4<0>;
L_0x15677cbe0 .functor OR 1, L_0x15677cac0, L_0x15677c2a0, C4<0>, C4<0>;
L_0x15677cc90 .functor BUFZ 1, L_0x15677c420, C4<0>, C4<0>, C4<0>;
L_0x15677cd80 .functor BUFZ 1, L_0x15677c500, C4<0>, C4<0>, C4<0>;
L_0x15677ce30 .functor BUFZ 1, L_0x15677c600, C4<0>, C4<0>, C4<0>;
L_0x15677cf70 .functor BUFZ 1, L_0x15677c000, C4<0>, C4<0>, C4<0>;
L_0x15677d100 .functor BUFZ 1, L_0x15677c600, C4<0>, C4<0>, C4<0>;
v0x1567758f0_0 .net *"_ivl_0", 31 0, L_0x15677bed0;  1 drivers
L_0x1480680a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1567759a0_0 .net *"_ivl_11", 25 0, L_0x1480680a0;  1 drivers
L_0x1480680e8 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x156775a50_0 .net/2u *"_ivl_12", 31 0, L_0x1480680e8;  1 drivers
L_0x148068130 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x156775b10_0 .net/2u *"_ivl_16", 5 0, L_0x148068130;  1 drivers
L_0x148068178 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x156775bc0_0 .net/2u *"_ivl_20", 5 0, L_0x148068178;  1 drivers
L_0x1480681c0 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x156775cb0_0 .net/2u *"_ivl_24", 5 0, L_0x1480681c0;  1 drivers
L_0x148068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x156775d60_0 .net *"_ivl_3", 25 0, L_0x148068010;  1 drivers
v0x156775e10_0 .net *"_ivl_31", 0 0, L_0x15677c7f0;  1 drivers
v0x156775eb0_0 .net *"_ivl_37", 0 0, L_0x15677cac0;  1 drivers
L_0x148068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x156775fc0_0 .net/2u *"_ivl_4", 31 0, L_0x148068058;  1 drivers
v0x156776060_0 .net *"_ivl_49", 0 0, L_0x15677cf70;  1 drivers
v0x156776110_0 .net *"_ivl_54", 0 0, L_0x15677d100;  1 drivers
v0x1567761c0_0 .net *"_ivl_8", 31 0, L_0x15677c120;  1 drivers
v0x156776270_0 .net "alu_op", 1 0, L_0x15677d060;  alias, 1 drivers
v0x156776330_0 .net "alu_src", 0 0, L_0x15677c8e0;  alias, 1 drivers
v0x1567763c0_0 .net "beq", 0 0, L_0x15677c600;  1 drivers
v0x156776450_0 .net "branch", 0 0, L_0x15677ce30;  alias, 1 drivers
v0x1567765e0_0 .net "i_format", 0 0, L_0x15677c2a0;  1 drivers
v0x156776670_0 .net "instr_opcode", 5 0, L_0x15677bdb0;  alias, 1 drivers
v0x156776710_0 .var "jump", 0 0;
v0x1567767b0_0 .net "lw", 0 0, L_0x15677c420;  1 drivers
v0x156776850_0 .net "mem_read", 0 0, L_0x15677cc90;  alias, 1 drivers
v0x1567768f0_0 .net "mem_to_reg", 0 0, L_0x15677ca10;  alias, 1 drivers
v0x156776990_0 .net "mem_write", 0 0, L_0x15677cd80;  alias, 1 drivers
v0x156776a30_0 .net "r_format", 0 0, L_0x15677c000;  1 drivers
v0x156776ad0_0 .net "reg_dst", 0 0, L_0x15677c700;  alias, 1 drivers
v0x156776b70_0 .net "reg_write", 0 0, L_0x15677cbe0;  alias, 1 drivers
v0x156776c10_0 .net "sw", 0 0, L_0x15677c500;  1 drivers
L_0x15677bed0 .concat [ 6 26 0 0], L_0x15677bdb0, L_0x148068010;
L_0x15677c000 .cmp/eq 32, L_0x15677bed0, L_0x148068058;
L_0x15677c120 .concat [ 6 26 0 0], L_0x15677bdb0, L_0x1480680a0;
L_0x15677c2a0 .cmp/eq 32, L_0x15677c120, L_0x1480680e8;
L_0x15677c420 .cmp/eq 6, L_0x15677bdb0, L_0x148068130;
L_0x15677c500 .cmp/eq 6, L_0x15677bdb0, L_0x148068178;
L_0x15677c600 .cmp/eq 6, L_0x15677bdb0, L_0x1480681c0;
L_0x15677d060 .concat8 [ 1 1 0 0], L_0x15677d100, L_0x15677cf70;
S_0x156776da0 .scope module, "cpu_pc" "pc" 6 150, 10 1 0, S_0x1567745d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x156776f10_0 .net "clk", 0 0, v0x15677b240_0;  alias, 1 drivers
v0x156776fc0_0 .var "curr_addr", 31 0;
v0x156777070_0 .net "next_addr", 31 0, v0x15677a7c0_0;  1 drivers
v0x156777130_0 .net "reset", 0 0, v0x15677b940_0;  alias, 1 drivers
S_0x156777230 .scope module, "register" "regfile" 6 69, 11 1 0, S_0x1567745d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x15677dba0 .functor BUFZ 32, L_0x15677d9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15677ded0 .functor BUFZ 32, L_0x15677dc90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x156777ef0_2 .array/port v0x156777ef0, 2;
L_0x15677df80 .functor BUFZ 32, v0x156777ef0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1567775a0_0 .net *"_ivl_0", 31 0, L_0x15677d9e0;  1 drivers
v0x156777640_0 .net *"_ivl_10", 6 0, L_0x15677dd30;  1 drivers
L_0x148068250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1567776e0_0 .net *"_ivl_13", 1 0, L_0x148068250;  1 drivers
v0x156777790_0 .net *"_ivl_2", 6 0, L_0x15677da80;  1 drivers
L_0x148068208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x156777840_0 .net *"_ivl_5", 1 0, L_0x148068208;  1 drivers
v0x156777930_0 .net *"_ivl_8", 31 0, L_0x15677dc90;  1 drivers
v0x1567779e0_0 .net "r_clk", 0 0, v0x15677b240_0;  alias, 1 drivers
v0x156777a70_0 .net "r_clk_enable", 0 0, v0x15677b2d0_0;  alias, 1 drivers
v0x156777b00_0 .net "read_data1", 31 0, L_0x15677dba0;  alias, 1 drivers
v0x156777c30_0 .net "read_data2", 31 0, L_0x15677ded0;  alias, 1 drivers
v0x156777ce0_0 .net "read_reg1", 4 0, L_0x15677d2f0;  alias, 1 drivers
v0x156777d90_0 .net "read_reg2", 4 0, L_0x15677d3d0;  alias, 1 drivers
v0x156777e40_0 .net "register_v0", 31 0, L_0x15677df80;  alias, 1 drivers
v0x156777ef0 .array "registers", 0 31, 31 0;
v0x156778290_0 .net "reset", 0 0, v0x15677b940_0;  alias, 1 drivers
v0x156778340_0 .net "write_control", 0 0, L_0x15677d930;  alias, 1 drivers
v0x1567783d0_0 .net "write_data", 31 0, L_0x15677d790;  alias, 1 drivers
v0x156778560_0 .net "write_reg", 4 0, L_0x15677d670;  alias, 1 drivers
L_0x15677d9e0 .array/port v0x156777ef0, L_0x15677da80;
L_0x15677da80 .concat [ 5 2 0 0], L_0x15677d2f0, L_0x148068208;
L_0x15677dc90 .array/port v0x156777ef0, L_0x15677dd30;
L_0x15677dd30 .concat [ 5 2 0 0], L_0x15677d3d0, L_0x148068250;
    .scope S_0x156765030;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1567737c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x1567737c0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1567737c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156773870, 0, 4;
    %load/vec4 v0x1567737c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1567737c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x156765030;
T_1 ;
    %wait E_0x156767180;
    %load/vec4 v0x156773670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x156773710_0;
    %ix/getv 3, v0x156773440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156773870, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15675edb0;
T_2 ;
    %fork t_1, S_0x156773a00;
    %jmp t_0;
    .scope S_0x156773a00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156773bc0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x156773bc0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x156773bc0_0;
    %store/vec4a v0x156773f00, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x156773bc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x156773bc0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156773f00, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156773f00, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156773f00, 4, 0;
    %end;
    .scope S_0x15675edb0;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x156777230;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156777ef0, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x156777230;
T_4 ;
    %wait E_0x1567741d0;
    %load/vec4 v0x156778290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x156777a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x156778340_0;
    %load/vec4 v0x156778560_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x1567783d0_0;
    %load/vec4 v0x156778560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156777ef0, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x156775140;
T_5 ;
    %wait E_0x156775350;
    %load/vec4 v0x1567754e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x156775380_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1567754e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x156775380_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x1567754e0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x156775440_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x156775380_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x156775380_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x156775380_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x156775380_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x156775380_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x156774990;
T_6 ;
    %wait E_0x156774c00;
    %load/vec4 v0x156774d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x156774f30_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x156774dc0_0;
    %load/vec4 v0x156774e80_0;
    %and;
    %assign/vec4 v0x156774f30_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x156774dc0_0;
    %load/vec4 v0x156774e80_0;
    %or;
    %assign/vec4 v0x156774f30_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x156774dc0_0;
    %load/vec4 v0x156774e80_0;
    %add;
    %assign/vec4 v0x156774f30_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x156774dc0_0;
    %load/vec4 v0x156774e80_0;
    %sub;
    %assign/vec4 v0x156774f30_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x156774dc0_0;
    %load/vec4 v0x156774e80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x156774f30_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x156774dc0_0;
    %load/vec4 v0x156774e80_0;
    %or;
    %inv;
    %assign/vec4 v0x156774f30_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x156776da0;
T_7 ;
    %wait E_0x1567741d0;
    %load/vec4 v0x156777130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x156776fc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x156777070_0;
    %assign/vec4 v0x156776fc0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1567745d0;
T_8 ;
    %wait E_0x156774920;
    %load/vec4 v0x156779af0_0;
    %load/vec4 v0x156779a40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x156779270_0;
    %load/vec4 v0x15677a870_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x15677a7c0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x15677a470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x156779270_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x15677a3d0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x15677a7c0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x15677a510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x15677a900_0;
    %store/vec4 v0x15677a7c0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x156779270_0;
    %store/vec4 v0x15677a7c0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x15674f900;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15677b240_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15677b240_0;
    %inv;
    %store/vec4 v0x15677b240_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x15674f900;
T_10 ;
    %fork t_3, S_0x156774010;
    %jmp t_2;
    .scope S_0x156774010;
t_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15677b940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15677b2d0_0, 0, 1;
    %wait E_0x1567741d0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15677b940_0, 0, 1;
    %wait E_0x1567741d0;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x156774370_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x156774430_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1567744e0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x156774200_0, 0, 16;
    %load/vec4 v0x156774370_0;
    %load/vec4 v0x156774430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1567744e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x156774200_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1567742c0_0, 0, 32;
    %load/vec4 v0x1567742c0_0;
    %store/vec4 v0x15677b7e0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x15677b4c0_0, 0, 32;
    %delay 2, 0;
    %wait E_0x1567741d0;
    %delay 2, 0;
    %load/vec4 v0x15677b550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 5 68 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.1 ;
    %load/vec4 v0x15677b3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 69 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.3 ;
    %load/vec4 v0x15677b360_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 70 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_10.5 ;
    %load/vec4 v0x15677b870_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 5 71 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_10.7 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x156774370_0, 0, 6;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x156774430_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1567744e0_0, 0, 5;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x156774200_0, 0, 16;
    %load/vec4 v0x156774370_0;
    %load/vec4 v0x156774430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1567744e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x156774200_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1567742c0_0, 0, 32;
    %load/vec4 v0x1567742c0_0;
    %store/vec4 v0x15677b7e0_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x15677b4c0_0, 0, 32;
    %wait E_0x1567741d0;
    %delay 2, 0;
    %load/vec4 v0x15677b550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 5 86 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.9 ;
    %load/vec4 v0x15677b3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 5 87 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.11 ;
    %load/vec4 v0x15677b360_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x156774200_0;
    %concat/vec4; draw_concat_vec4
    %addi 0, 0, 32;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 5 88 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_10.13 ;
    %load/vec4 v0x15677b870_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %jmp T_10.15;
T_10.14 ;
    %vpi_call/w 5 89 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_10.15 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x156774370_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x156774430_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1567744e0_0, 0, 5;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x156774200_0, 0, 16;
    %load/vec4 v0x156774370_0;
    %load/vec4 v0x156774430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1567744e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x156774200_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1567742c0_0, 0, 32;
    %load/vec4 v0x1567742c0_0;
    %store/vec4 v0x15677b7e0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x15677b4c0_0, 0, 32;
    %wait E_0x1567741d0;
    %delay 2, 0;
    %load/vec4 v0x15677b550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %jmp T_10.17;
T_10.16 ;
    %vpi_call/w 5 104 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.17 ;
    %load/vec4 v0x15677b3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %jmp T_10.19;
T_10.18 ;
    %vpi_call/w 5 105 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.19 ;
    %load/vec4 v0x15677b360_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x156774200_0;
    %concat/vec4; draw_concat_vec4
    %addi 16, 0, 32;
    %cmp/e;
    %jmp/0xz  T_10.20, 4;
    %jmp T_10.21;
T_10.20 ;
    %vpi_call/w 5 106 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_10.21 ;
    %load/vec4 v0x15677b870_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_10.22, 4;
    %jmp T_10.23;
T_10.22 ;
    %vpi_call/w 5 107 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_10.23 ;
    %end;
    .scope S_0x15674f900;
t_2 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/lw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
