{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port ext_ram -pg 1 -y 1080 -defaultsOSRD
preplace port flash -pg 1 -y 1220 -defaultsOSRD
preplace port uart -pg 1 -y 250 -defaultsOSRD
preplace port base_ram -pg 1 -y 940 -defaultsOSRD
preplace port clk -pg 1 -y 250 -defaultsOSRD
preplace port reset -pg 1 -y 230 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 2 -y 360 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 410 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 6 -y 540 -defaultsOSRD
preplace inst jtag_axi_0 -pg 1 -lvl 2 -y 140 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -y 460 -defaultsOSRD
preplace inst rst_clk_50M -pg 1 -lvl 4 -y 250 -defaultsOSRD
preplace inst axi_emc_flash -pg 1 -lvl 3 -y 1360 -defaultsOSRD
preplace inst axi_emc_ext -pg 1 -lvl 3 -y 1060 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 5 -y 930 -defaultsOSRD
preplace inst axi_bram_ctrl_1_bram -pg 1 -lvl 6 -y 680 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -y 280 -defaultsOSRD
preplace inst axi_emc_base -pg 1 -lvl 3 -y 900 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -y 270 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -y 580 -defaultsOSRD
preplace inst mycpu_top_0 -pg 1 -lvl 4 -y 460 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 5 -y 720 -defaultsOSRD
preplace netloc axi_mem_intercon_M01_AXI 1 5 1 1710
preplace netloc clk_wiz_locked 1 2 2 NJ 360 810
preplace netloc clk_wiz_clk_out2 1 2 3 460 380 820 590 1280
preplace netloc rst_clk_50M_mb_reset 1 2 3 490J 600 NJ 600 1200
preplace netloc cp0_epc_o 1 4 1 1240
preplace netloc axi_emc_base_EMC_INTF 1 3 4 NJ 900 1220J 1080 1740J 940 NJ
preplace netloc cp0_cause_o 1 4 1 1250
preplace netloc axi_mem_intercon_M03_AXI 1 2 4 470 780 NJ 780 1230J 1090 1670
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 1710
preplace netloc axi_mem_intercon_M05_AXI 1 2 4 490 810 NJ 810 1200J 1130 1680
preplace netloc axi_emc_ext_EMC_INTF 1 3 4 NJ 1060 1190J 1100 1750J 1080 NJ
preplace netloc util_vector_logic_0_Res 1 3 1 N
preplace netloc rst_clk_50M_interconnect_aresetn 1 4 1 1240
preplace netloc jtag_axi_0_M_AXI 1 2 3 NJ 140 NJ 140 1200
preplace netloc axi_mem_intercon_M00_AXI 1 4 2 1350 20 1700
preplace netloc rst_clk_50M_peripheral_aresetn 1 1 5 200 450 450 800 N 800 1300 10 1720
preplace netloc axi_mem_intercon_M02_AXI 1 4 2 1350 1110 1700
preplace netloc cp0_status_o 1 4 1 1260
preplace netloc axi_emc_0_EMC_INTF 1 3 4 810J 1220 NJ 1220 NJ 1220 NJ
preplace netloc mycpu_top_0_interface_aximm 1 4 1 1340
preplace netloc xlconstant_0_dout 1 1 1 180
preplace netloc clk_1 1 1 5 190 440 450 400 810 610 1270 1140 1730
preplace netloc debug_wb_rf_data 1 4 1 1290
preplace netloc debug_wb_pc 1 4 1 1330
preplace netloc clk_2 1 0 2 N 250 170
preplace netloc axi_uartlite_0_UART 1 6 1 N
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 5 1 1720
preplace netloc debug_wb_rf_wnum 1 4 1 1310
preplace netloc reset_1 1 0 4 N 230 N 230 N 230 N
preplace netloc axi_mem_intercon_M04_AXI 1 2 4 480 790 NJ 790 1210J 1120 1690
preplace netloc debug_wb_rf_wen 1 4 1 1320
levelinfo -pg 1 -60 90 350 660 1010 1520 1880 2030 -top 0 -bot 1590
"
}
{
   "da_axi4_cnt":"8",
   "da_board_cnt":"4",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"1"
}
