{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1690952993623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1690952993623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 02 13:09:53 2023 " "Processing started: Wed Aug 02 13:09:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1690952993623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1690952993623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_adc_data -c spi_adc_data " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_adc_data -c spi_adc_data" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1690952993623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1690952993819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_register.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_register " "Found entity 1: spi_register" {  } { { "spi_register.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952993845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952993845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_top.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_top " "Found entity 1: dac_top" {  } { { "dac_top.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/dac_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952993846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952993846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952993848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952993848 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "spi_adc_data.v(240) " "Verilog HDL Module Instantiation warning at spi_adc_data.v(240): ignored dangling comma in List of Port Connections" {  } { { "spi_adc_data.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 240 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1690952993849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_adc_data.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_adc_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_adc_data " "Found entity 1: spi_adc_data" {  } { { "spi_adc_data.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952993849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952993849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/1port_ram/ram_1port.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/1port_ram/ram_1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1port " "Found entity 1: ram_1port" {  } { { "ipcore/1port_ram/ram_1port.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/ipcore/1port_ram/ram_1port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952993851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952993851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll/pll.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/ipcore/pll/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952993853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952993853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom/rom_1024_10b.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom/rom_1024_10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1024_10b " "Found entity 1: rom_1024_10b" {  } { { "ipcore/rom/rom_1024_10b.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/ipcore/rom/rom_1024_10b.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952993854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952993854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_tri/rom_1024_10b_tri.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_tri/rom_1024_10b_tri.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1024_10b_tri " "Found entity 1: rom_1024_10b_tri" {  } { { "ipcore/rom_tri/rom_1024_10b_tri.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/ipcore/rom_tri/rom_1024_10b_tri.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952993856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952993856 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs_nedge spi_slave.v(67) " "Verilog HDL Implicit Net warning at spi_slave.v(67): created implicit net for \"cs_nedge\"" {  } { { "spi_slave.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_slave.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690952993856 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_done spi_adc_data.v(252) " "Verilog HDL Implicit Net warning at spi_adc_data.v(252): created implicit net for \"rx_done\"" {  } { { "spi_adc_data.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 252 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690952993856 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "recv_done spi_adc_data.v(268) " "Verilog HDL Implicit Net warning at spi_adc_data.v(268): created implicit net for \"recv_done\"" {  } { { "spi_adc_data.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 268 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690952993856 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "spi_adc_data.v(269) " "Verilog HDL Instantiation warning at spi_adc_data.v(269): instance has no name" {  } { { "spi_adc_data.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 269 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1690952993857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_adc_data " "Elaborating entity \"spi_adc_data\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1690952994062 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "freq spi_adc_data.v(153) " "Verilog HDL or VHDL warning at spi_adc_data.v(153): object \"freq\" assigned a value but never read" {  } { { "spi_adc_data.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1690952994064 "|spi_adc_data"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "default_reg spi_adc_data.v(154) " "Verilog HDL or VHDL warning at spi_adc_data.v(154): object \"default_reg\" assigned a value but never read" {  } { { "spi_adc_data.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1690952994064 "|spi_adc_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spi_adc_data.v(115) " "Verilog HDL assignment warning at spi_adc_data.v(115): truncated value with size 32 to match size of target (10)" {  } { { "spi_adc_data.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690952994064 "|spi_adc_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 spi_adc_data.v(175) " "Verilog HDL assignment warning at spi_adc_data.v(175): truncated value with size 10 to match size of target (7)" {  } { { "spi_adc_data.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690952994064 "|spi_adc_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 spi_adc_data.v(177) " "Verilog HDL assignment warning at spi_adc_data.v(177): truncated value with size 10 to match size of target (7)" {  } { { "spi_adc_data.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690952994064 "|spi_adc_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 spi_adc_data.v(183) " "Verilog HDL assignment warning at spi_adc_data.v(183): truncated value with size 10 to match size of target (7)" {  } { { "spi_adc_data.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690952994064 "|spi_adc_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 spi_adc_data.v(188) " "Verilog HDL assignment warning at spi_adc_data.v(188): truncated value with size 10 to match size of target (7)" {  } { { "spi_adc_data.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690952994064 "|spi_adc_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 spi_adc_data.v(193) " "Verilog HDL assignment warning at spi_adc_data.v(193): truncated value with size 10 to match size of target (7)" {  } { { "spi_adc_data.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690952994064 "|spi_adc_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1024_10b rom_1024_10b:u_rom_1024_10b " "Elaborating entity \"rom_1024_10b\" for hierarchy \"rom_1024_10b:u_rom_1024_10b\"" {  } { { "spi_adc_data.v" "u_rom_1024_10b" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_1024_10b:u_rom_1024_10b\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_1024_10b:u_rom_1024_10b\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom/rom_1024_10b.v" "altsyncram_component" { Text "D:/Programing/FPGA_proj/ADC_SPI/ipcore/rom/rom_1024_10b.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_1024_10b:u_rom_1024_10b\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_1024_10b:u_rom_1024_10b\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom/rom_1024_10b.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/ipcore/rom/rom_1024_10b.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690952994085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_1024_10b:u_rom_1024_10b\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_1024_10b:u_rom_1024_10b\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../NUEDC_2023/sin_wave_100x14.mif " "Parameter \"init_file\" = \"../../NUEDC_2023/sin_wave_100x14.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 98 " "Parameter \"numwords_a\" = \"98\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994085 ""}  } { { "ipcore/rom/rom_1024_10b.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/ipcore/rom/rom_1024_10b.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1690952994085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_onb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_onb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_onb1 " "Found entity 1: altsyncram_onb1" {  } { { "db/altsyncram_onb1.tdf" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/db/altsyncram_onb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952994124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952994124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_onb1 rom_1024_10b:u_rom_1024_10b\|altsyncram:altsyncram_component\|altsyncram_onb1:auto_generated " "Elaborating entity \"altsyncram_onb1\" for hierarchy \"rom_1024_10b:u_rom_1024_10b\|altsyncram:altsyncram_component\|altsyncram_onb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/quartus 13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1024_10b_tri rom_1024_10b_tri:u_rom_1024_10b_tri " "Elaborating entity \"rom_1024_10b_tri\" for hierarchy \"rom_1024_10b_tri:u_rom_1024_10b_tri\"" {  } { { "spi_adc_data.v" "u_rom_1024_10b_tri" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_1024_10b_tri:u_rom_1024_10b_tri\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_1024_10b_tri:u_rom_1024_10b_tri\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_tri/rom_1024_10b_tri.v" "altsyncram_component" { Text "D:/Programing/FPGA_proj/ADC_SPI/ipcore/rom_tri/rom_1024_10b_tri.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_1024_10b_tri:u_rom_1024_10b_tri\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_1024_10b_tri:u_rom_1024_10b_tri\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_tri/rom_1024_10b_tri.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/ipcore/rom_tri/rom_1024_10b_tri.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690952994133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_1024_10b_tri:u_rom_1024_10b_tri\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_1024_10b_tri:u_rom_1024_10b_tri\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../dds_1024x14b_wave_tri.mif " "Parameter \"init_file\" = \"../dds_1024x14b_wave_tri.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994133 ""}  } { { "ipcore/rom_tri/rom_1024_10b_tri.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/ipcore/rom_tri/rom_1024_10b_tri.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1690952994133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0eb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0eb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0eb1 " "Found entity 1: altsyncram_0eb1" {  } { { "db/altsyncram_0eb1.tdf" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/db/altsyncram_0eb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952994170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952994170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0eb1 rom_1024_10b_tri:u_rom_1024_10b_tri\|altsyncram:altsyncram_component\|altsyncram_0eb1:auto_generated " "Elaborating entity \"altsyncram_0eb1\" for hierarchy \"rom_1024_10b_tri:u_rom_1024_10b_tri\|altsyncram:altsyncram_component\|altsyncram_0eb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/quartus 13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_top dac_top:u_dac_top " "Elaborating entity \"dac_top\" for hierarchy \"dac_top:u_dac_top\"" {  } { { "spi_adc_data.v" "u_dac_top" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994174 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 dac_top.v(28) " "Verilog HDL assignment warning at dac_top.v(28): truncated value with size 10 to match size of target (7)" {  } { { "dac_top.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/dac_top.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690952994174 "|spi_adc_data|dac_top:u_dac_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 dac_top.v(31) " "Verilog HDL assignment warning at dac_top.v(31): truncated value with size 10 to match size of target (7)" {  } { { "dac_top.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/dac_top.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690952994174 "|spi_adc_data|dac_top:u_dac_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 dac_top.v(35) " "Verilog HDL assignment warning at dac_top.v(35): truncated value with size 10 to match size of target (7)" {  } { { "dac_top.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/dac_top.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690952994174 "|spi_adc_data|dac_top:u_dac_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1port ram_1port:u_ram_1port " "Elaborating entity \"ram_1port\" for hierarchy \"ram_1port:u_ram_1port\"" {  } { { "spi_adc_data.v" "u_ram_1port" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_1port:u_ram_1port\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_1port:u_ram_1port\|altsyncram:altsyncram_component\"" {  } { { "ipcore/1port_ram/ram_1port.v" "altsyncram_component" { Text "D:/Programing/FPGA_proj/ADC_SPI/ipcore/1port_ram/ram_1port.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_1port:u_ram_1port\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_1port:u_ram_1port\|altsyncram:altsyncram_component\"" {  } { { "ipcore/1port_ram/ram_1port.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/ipcore/1port_ram/ram_1port.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690952994179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_1port:u_ram_1port\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_1port:u_ram_1port\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994179 ""}  } { { "ipcore/1port_ram/ram_1port.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/ipcore/1port_ram/ram_1port.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1690952994179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_itg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_itg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_itg1 " "Found entity 1: altsyncram_itg1" {  } { { "db/altsyncram_itg1.tdf" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/db/altsyncram_itg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952994219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952994219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_itg1 ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_itg1:auto_generated " "Elaborating entity \"altsyncram_itg1\" for hierarchy \"ram_1port:u_ram_1port\|altsyncram:altsyncram_component\|altsyncram_itg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program/quartus 13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:u_spi_slave " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:u_spi_slave\"" {  } { { "spi_adc_data.v" "u_spi_slave" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994221 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spi_slave2.v 1 1 " "Using design file spi_slave2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave2 " "Found entity 1: spi_slave2" {  } { { "spi_slave2.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_slave2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952994227 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1690952994227 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs_nedge spi_slave2.v(67) " "Verilog HDL Implicit Net warning at spi_slave2.v(67): created implicit net for \"cs_nedge\"" {  } { { "spi_slave2.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_slave2.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690952994227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave2 spi_slave2:u_spi_slave2 " "Elaborating entity \"spi_slave2\" for hierarchy \"spi_slave2:u_spi_slave2\"" {  } { { "spi_adc_data.v" "u_spi_slave2" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"pll:u_pll\"" {  } { { "spi_adc_data.v" "u_pll" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll/pll.v" "altpll_component" { Text "D:/Programing/FPGA_proj/ADC_SPI/ipcore/pll/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll/pll.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/ipcore/pll/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:u_pll\|altpll:altpll_component " "Instantiated megafunction \"pll:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994250 ""}  } { { "ipcore/pll/pll.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/ipcore/pll/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1690952994250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952994291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952994291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/program/quartus 13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_register spi_register:comb_585 " "Elaborating entity \"spi_register\" for hierarchy \"spi_register:comb_585\"" {  } { { "spi_adc_data.v" "comb_585" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690952994295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 spi_register.v(32) " "Verilog HDL assignment warning at spi_register.v(32): truncated value with size 8 to match size of target (4)" {  } { { "spi_register.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_register.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690952994295 "|spi_adc_data|spi_register:comb_433"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e124 " "Found entity 1: altsyncram_e124" {  } { { "db/altsyncram_e124.tdf" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/db/altsyncram_e124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952995022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952995022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952995109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952995109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952995158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952995158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qgi " "Found entity 1: cntr_qgi" {  } { { "db/cntr_qgi.tdf" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/db/cntr_qgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952995220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952995220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952995258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952995258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952995311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952995311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952995367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952995367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952995404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952995404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952995455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952995455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690952995493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690952995493 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690952995556 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1690952996219 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_adc_data.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 59 -1 0 } } { "spi_slave.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_slave.v" 65 -1 0 } } { "spi_slave2.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_slave2.v" 65 -1 0 } } { "spi_slave2.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_slave2.v" 76 -1 0 } } { "spi_slave.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_slave.v" 76 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1690952996285 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1690952996285 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GND1 GND " "Pin \"GND1\" is stuck at GND" {  } { { "spi_adc_data.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1690952996337 "|spi_adc_data|GND1"} { "Warning" "WMLS_MLS_STUCK_PIN" "GND2 GND " "Pin \"GND2\" is stuck at GND" {  } { { "spi_adc_data.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1690952996337 "|spi_adc_data|GND2"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_miso GND " "Pin \"spi_miso\" is stuck at GND" {  } { { "spi_adc_data.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1690952996337 "|spi_adc_data|spi_miso"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1690952996337 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690952996422 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "rom_1024_10b_tri:u_rom_1024_10b_tri\|altsyncram:altsyncram_component\|altsyncram_0eb1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"rom_1024_10b_tri:u_rom_1024_10b_tri\|altsyncram:altsyncram_component\|altsyncram_0eb1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0eb1.tdf" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/db/altsyncram_0eb1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "d:/program/quartus 13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ipcore/rom_tri/rom_1024_10b_tri.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/ipcore/rom_tri/rom_1024_10b_tri.v" 81 0 0 } } { "spi_adc_data.v" "" { Text "D:/Programing/FPGA_proj/ADC_SPI/spi_adc_data.v" 208 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690952996569 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 160 184 0 0 24 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 160 of its 184 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 24 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1690952996869 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1690952996900 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690952996900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2237 " "Implemented 2237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1690952997071 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1690952997071 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2054 " "Implemented 2054 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1690952997071 ""} { "Info" "ICUT_CUT_TM_RAMS" "135 " "Implemented 135 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1690952997071 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1690952997071 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1690952997071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1690952997092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 02 13:09:57 2023 " "Processing ended: Wed Aug 02 13:09:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1690952997092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1690952997092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1690952997092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1690952997092 ""}
